#ifndef __LEOPARD_REG_DEFINITION_H___
#define __LEOPARD_REG_DEFINITION_H___

//--------------NIC-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     NIC_BASE                                                          0xB0500000
#define     NIC_FORSPECTEST                                                   (NIC_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------SPS_PG-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPS_PG_BASE                                                       0xB01C0100
#define     SPS_PG_CTL                                                        (SPS_PG_BASE+0x0000)
#define     SPS_PG_ACK                                                        (SPS_PG_BASE+0x0004)
#define     SPS_BDG_CTL                                                       (SPS_PG_BASE+0x0008)

//--------------Bits Location------------------------------------------//
//--------------CMU-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     CMU_BASE                                                          0xB0150000
#define     CMU_COREPLL                                                       (CMU_BASE+0x0000)
#define     CMU_DEVPLL                                                        (CMU_BASE+0x0004)
#define     CMU_DDRPLL                                                        (CMU_BASE+0x0008)
#define     CMU_NANDPLL                                                       (CMU_BASE+0x000C)
#define     CMU_DISPLAYPLL                                                    (CMU_BASE+0x0010)
#define     CMU_AUDIOPLL                                                      (CMU_BASE+0x0014)
#define     CMU_TVOUTPLL                                                      (CMU_BASE+0x0018)
#define     CMU_BUSCLK                                                        (CMU_BASE+0x001C)
#define     CMU_SENSORCLK                                                     (CMU_BASE+0x0020)
#define     CMU_LCDCLK                                                        (CMU_BASE+0x0024)
#define     CMU_DSICLK                                                        (CMU_BASE+0x0028)
#define     CMU_DECLK                                                         (CMU_BASE+0x0030)
#define     CMU_SICLK                                                         (CMU_BASE+0x0034)
#define     CMU_VDECLK                                                        (CMU_BASE+0x0040)
#define     CMU_VCECLK                                                        (CMU_BASE+0x0044)
#define     CMU_GPUCLK                                                        (CMU_BASE+0x0048)
#define     CMU_NANDCCLK                                                      (CMU_BASE+0x004C)
#define     CMU_SD0CLK                                                        (CMU_BASE+0x0050)
#define     CMU_SD1CLK                                                        (CMU_BASE+0x0054)
#define     CMU_SD2CLK                                                        (CMU_BASE+0x0058)
#define     CMU_UART0CLK                                                      (CMU_BASE+0x005C)
#define     CMU_UART1CLK                                                      (CMU_BASE+0x0060)
#define     CMU_UART2CLK                                                      (CMU_BASE+0x0064)
#define     CMU_DMACLK                                                        (CMU_BASE+0x006C)
#define     CMU_PWM0CLK                                                       (CMU_BASE+0x0070)
#define     CMU_PWM1CLK                                                       (CMU_BASE+0x0074)
#define     CMU_PWM2CLK                                                       (CMU_BASE+0x0078)
#define     CMU_PWM3CLK                                                       (CMU_BASE+0x007C)
#define     CMU_USBCLK                                                        (CMU_BASE+0x0080)
#define     CMU_120MPLL                                                       (CMU_BASE+0x0084)
#define     CMU_TLSCLK                                                        (CMU_BASE+0x0088)
#define     CMU_ETHERNETCLK                                                   (CMU_BASE+0x0094)
#define     CMU_DEVCLKEN0                                                     (CMU_BASE+0x00A0)
#define     CMU_DEVCLKEN1                                                     (CMU_BASE+0x00A4)
#define     CMU_DEVRST0                                                       (CMU_BASE+0x00A8)
#define     CMU_DEVRST1                                                       (CMU_BASE+0x00AC)
#define     CMU_UART3CLK                                                      (CMU_BASE+0x00B0)
#define     CMU_UART4CLK                                                      (CMU_BASE+0x00B4)
#define     CMU_UART5CLK                                                      (CMU_BASE+0x00B8)
#define     CMU_DIGITALDEBUG                                                  (CMU_BASE+0x00D0)
#define     CMU_ANALOGDEBUG                                                   (CMU_BASE+0x00D4)
#define     CMU_COREPLLDEBUG                                                  (CMU_BASE+0x00D8)
#define     CMU_DEVPLLDEBUG                                                   (CMU_BASE+0x00DC)
#define     CMU_DDRPLLDEBUG                                                   (CMU_BASE+0x00E0)
#define     CMU_NANDPLLDEBUG                                                  (CMU_BASE+0x00E4)
#define     CMU_DISPLAYPLLDEBUG                                               (CMU_BASE+0x00E8)
#define     CMU_TVOUTPLL0DEBUG                                                (CMU_BASE+0x00EC)
#define     CMU_TVOUTPLL1DEBUG                                                (CMU_BASE+0x00F0)
#define     CMU_DCPPLLDEBUG                                                   (CMU_BASE+0x00F4)
#define     CMU_AUDIOPLL_120MPLL_DEBUG                                        (CMU_BASE+0x00F8)

//--------------Bits Location------------------------------------------//
//--------------TwoHZ_Timer-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     TWOHZ_TIMER_BASE                                                  0xB0158000
#define     TWOHZ0_CTL                                                        (TWOHZ_TIMER_BASE+0x0000)
#define     T0_CTL                                                            (TWOHZ_TIMER_BASE+0x0008)
#define     T0_CMP                                                            (TWOHZ_TIMER_BASE+0x000C)
#define     T0_VAL                                                            (TWOHZ_TIMER_BASE+0x0010)
#define     T1_CTL                                                            (TWOHZ_TIMER_BASE+0x0014)
#define     T1_CMP                                                            (TWOHZ_TIMER_BASE+0x0018)
#define     T1_VAL                                                            (TWOHZ_TIMER_BASE+0x001C)
#define     TWOHZ1_CTL                                                        (TWOHZ_TIMER_BASE+0x0020)
#define     CPU1_ADDR                                                         (TWOHZ_TIMER_BASE+0x0050)
#define     CPU1_FLAG                                                         (TWOHZ_TIMER_BASE+0x0054)
#define     UNDEFINED_HANDLER_ADDR                                            (TWOHZ_TIMER_BASE+0x0058)
#define     SWI_HANDLER_ADDR                                                  (TWOHZ_TIMER_BASE+0x005c)
#define     PREFETCH_HANDLER_ADDR                                             (TWOHZ_TIMER_BASE+0x0060)
#define     ABORT_HANDLER_ADDR                                                (TWOHZ_TIMER_BASE+0x0064)
#define     RESERVED_HANDLER_ADDR                                             (TWOHZ_TIMER_BASE+0x0068)
#define     IRQ_HANDLER_ADDR                                                  (TWOHZ_TIMER_BASE+0x006c)
#define     FIQ_HANDLER_ADDR                                                  (TWOHZ_TIMER_BASE+0x0070)
#define     CPU2_ADDR                                                         (TWOHZ_TIMER_BASE+0x0080)
#define     CPU2_FLAG                                                         (TWOHZ_TIMER_BASE+0x0084)
#define     CPU3_ADDR                                                         (TWOHZ_TIMER_BASE+0x0088)
#define     CPU3_FLAG                                                         (TWOHZ_TIMER_BASE+0x008c)
#define     USB3_P0_CTL                                                       (TWOHZ_TIMER_BASE+0x0090)
#define     USB2_0ECS_ATM7029                                                 (TWOHZ_TIMER_BASE+0x0094)
#define     USB2_1ECS_ATM7029                                                 (TWOHZ_TIMER_BASE+0x0098)
#define     USB2_0ECS_ATM7023                                                 (TWOHZ_TIMER_BASE+0x0090)
#define     USB2_1ECS_ATM7023                                                 (TWOHZ_TIMER_BASE+0x0094)

//--------------Bits Location------------------------------------------//
//--------------CHIPID-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     CHIPID_BASE                                                       0xB0140000
#define     CHIPID_CTRL0                                                      (CHIPID_BASE+0x0000)
#define     CHIPID_DAT_1                                                      (CHIPID_BASE+0x0004)
#define     CHIPID_CTRL1                                                      (CHIPID_BASE+0x0008)
#define     CHIPID_CTRL2                                                      (CHIPID_BASE+0x000C)
#define     CHIPID_DAT_2                                                      (CHIPID_BASE+0x0010)
#define     CHIPID_CTRL3                                                      (CHIPID_BASE+0x0014)
#define     CHIPID_CTRL4                                                      (CHIPID_BASE+0x0018)

//--------------Bits Location------------------------------------------//
//--------------TLS_SENSOR-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     TLS_SENSOR_BASE                                                   0xB01C0300
#define     THERMAL_SENSOR0_CTL                                               (TLS_SENSOR_BASE+0x00)
#define     THERMAL_SENSOR1_CTL                                               (TLS_SENSOR_BASE+0x04)
#define     THERMAL_SENSOR2_CTL                                               (TLS_SENSOR_BASE+0x08)
#define     THERMAL_SENSOR3_CTL                                               (TLS_SENSOR_BASE+0x0C)
#define     THERMAL_SENSOR4_CTL                                               (TLS_SENSOR_BASE+0x10)
#define     THERMAL_SENSOR5_CTL                                               (TLS_SENSOR_BASE+0x14)
#define     LEAKAGE_SENSOR0_CTL                                               (TLS_SENSOR_BASE+0x18)
#define     LEAKAGE_SENSOR1_CTL                                               (TLS_SENSOR_BASE+0x1C)
#define     LEAKAGE_SENSOR2_CTL                                               (TLS_SENSOR_BASE+0x20)
#define     LEAKAGE_SENSOR3_CTL                                               (TLS_SENSOR_BASE+0x24)
#define     LEAKAGE_SENSOR4_CTL                                               (TLS_SENSOR_BASE+0x28)
#define     LEAKAGE_SENSOR5_CTL                                               (TLS_SENSOR_BASE+0x2C)
#define     SPEED_SENSOR0_CTL                                                 (TLS_SENSOR_BASE+0x30)
#define     SPEED_SENSOR1_CTL                                                 (TLS_SENSOR_BASE+0x34)
#define     SPEED_SENSOR2_CTL                                                 (TLS_SENSOR_BASE+0x38)
#define     SPEED_SENSOR3_CTL                                                 (TLS_SENSOR_BASE+0x3C)
#define     SPEED_SENSOR4_CTL                                                 (TLS_SENSOR_BASE+0x40)
#define     SPEED_SENSOR5_CTL                                                 (TLS_SENSOR_BASE+0x44)

//--------------Bits Location------------------------------------------//
//--------------VDE-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VDE_BASE                                                          0xB0270000
#define     VDE_FORSPECTEST                                                   (VDE_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------VCE_ENC-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VCE_ENC_BASE                                                      0xB0278000
#define     VCE_ENC_FORSPECTEST                                               (VCE_ENC_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------VCE_UIS-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VCE_UIS_BASE                                                      0xB02780C0
#define     VCE_UIS_FORSPECTEST                                               (VCE_UIS_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------DMA-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DMA_BASE                                                          0xB0220000
#define     DMA_CTL                                                           (DMA_BASE+0x0000)
#define     DMA_IRQEN                                                         (DMA_BASE+0x0004)
#define     DMA_IRQPD                                                         (DMA_BASE+0x0008)
#define     DMA_PAUSE                                                         (DMA_BASE+0x000C)

//--------------Bits Location------------------------------------------//
//--------------BDMA0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     BDMA0_BASE                                                        0xB0220100
#define     BDMA0_MODE                                                        (BDMA0_BASE+0x0000)
#define     BDMA0_SRC                                                         (BDMA0_BASE+0x0004)
#define     BDMA0_DST                                                         (BDMA0_BASE+0x0008)
#define     BDMA0_CNT                                                         (BDMA0_BASE+0x000C)
#define     BDMA0_REM                                                         (BDMA0_BASE+0x0010)
#define     BDMA0_CMD                                                         (BDMA0_BASE+0x0014)
#define     BDMA0_CACHE                                                       (BDMA0_BASE+0x0018)

//--------------Bits Location------------------------------------------//
//--------------BDMA1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     BDMA1_BASE                                                        0xB0220130
#define     BDMA1_MODE                                                        (BDMA1_BASE+0x0000)
#define     BDMA1_SRC                                                         (BDMA1_BASE+0x0004)
#define     BDMA1_DST                                                         (BDMA1_BASE+0x0008)
#define     BDMA1_CNT                                                         (BDMA1_BASE+0x000C)
#define     BDMA1_REM                                                         (BDMA1_BASE+0x0010)
#define     BDMA1_CMD                                                         (BDMA1_BASE+0x0014)
#define     BDMA1_CACHE                                                       (BDMA1_BASE+0x0018)

//--------------Bits Location------------------------------------------//
//--------------BDMA2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     BDMA2_BASE                                                        0xB0220160
#define     BDMA2_MODE                                                        (BDMA2_BASE+0x0000)
#define     BDMA2_SRC                                                         (BDMA2_BASE+0x0004)
#define     BDMA2_DST                                                         (BDMA2_BASE+0x0008)
#define     BDMA2_CNT                                                         (BDMA2_BASE+0x000C)
#define     BDMA2_REM                                                         (BDMA2_BASE+0x0010)
#define     BDMA2_CMD                                                         (BDMA2_BASE+0x0014)
#define     BDMA2_CACHE                                                       (BDMA2_BASE+0x0018)

//--------------Bits Location------------------------------------------//
//--------------BDMA3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     BDMA3_BASE                                                        0xB0220190
#define     BDMA3_MODE                                                        (BDMA3_BASE+0x0000)
#define     BDMA3_SRC                                                         (BDMA3_BASE+0x0004)
#define     BDMA3_DST                                                         (BDMA3_BASE+0x0008)
#define     BDMA3_CNT                                                         (BDMA3_BASE+0x000C)
#define     BDMA3_REM                                                         (BDMA3_BASE+0x0010)
#define     BDMA3_CMD                                                         (BDMA3_BASE+0x0014)
#define     BDMA3_CACHE                                                       (BDMA3_BASE+0x0018)

//--------------Bits Location------------------------------------------//
//--------------SI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SI_BASE                                                           0xB0210000
#define     SI_SYNC_POLARITY                                                  (SI_BASE+0x00)
#define     SI_ROW_RANGE                                                      (SI_BASE+0x04)
#define     SI_COL_RANGE                                                      (SI_BASE+0x08)
#define     SI_FORMAT                                                         (SI_BASE+0x0c)
#define     SI_ADDR0                                                          (SI_BASE+0x10)
#define     SI_ADDR1                                                          (SI_BASE+0x14)
#define     SI_CON_STAT                                                       (SI_BASE+0x18)

//--------------Bits Location------------------------------------------//
//--------------DE-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DE_BASE                                                           0xB02F0000
#define     DE_INTEN                                                          (DE_BASE+0x0000)
#define     DE_STAT                                                           (DE_BASE+0x0004)
#define     OUTPUT_CON                                                        (DE_BASE+0x4000)
#define     OUTPUT_STAT                                                       (DE_BASE+0x402c)
#define     WB_CON                                                            (DE_BASE+0x4070)
#define     WB_ADDR                                                           (DE_BASE+0x4074)
#define     WB_CNT                                                            (DE_BASE+0x4078)

//--------------Bits Location------------------------------------------//
//--------------PATH1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PATH1_BASE                                                        0xB02F0100
#define     PATH1_CTL                                                         (PATH1_BASE+0x0000)
#define     PATH1_FCR                                                         (PATH1_BASE+0x0004)
#define     PATH1_EN                                                          (PATH1_BASE+0x0008)
#define     PATH1_BK                                                          (PATH1_BASE+0x000C)
#define     PATH1_SIZE                                                        (PATH1_BASE+0x0010)
#define     PATH1_A_COOR                                                      (PATH1_BASE+0x0014)
#define     PATH1_GAMMA_IDX                                                   (PATH1_BASE+0x0028)
#define     PATH1_GAMMA_RAM                                                   (PATH1_BASE+0x002C)

//--------------Bits Location------------------------------------------//
//--------------PATH2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PATH2_BASE                                                        0xB02F0140
#define     PATH2_CTL                                                         (PATH2_BASE+0x0000)
#define     PATH2_FCR                                                         (PATH2_BASE+0x0004)
#define     PATH2_EN                                                          (PATH2_BASE+0x0008)
#define     PATH2_BK                                                          (PATH2_BASE+0x000C)
#define     PATH2_SIZE                                                        (PATH2_BASE+0x0010)
#define     PATH2_A_COOR                                                      (PATH2_BASE+0x0014)
#define     PATH2_GAMMA_IDX                                                   (PATH2_BASE+0x0028)
#define     PATH2_GAMMA_RAM                                                   (PATH2_BASE+0x002C)

//--------------Bits Location------------------------------------------//
//--------------VIDEO1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VIDEO1_BASE                                                       0xB02F0220
#define     VIDEO1_CFG                                                        (VIDEO1_BASE+0x0000)
#define     VIDEO1_ISIZE                                                      (VIDEO1_BASE+0x0004)
#define     VIDEO1_OSIZE                                                      (VIDEO1_BASE+0x0008)
#define     VIDEO1_SR                                                         (VIDEO1_BASE+0x000c)
#define     VIDEO1_SCOEF0                                                     (VIDEO1_BASE+0x0010)
#define     VIDEO1_SCOEF1                                                     (VIDEO1_BASE+0x0014)
#define     VIDEO1_SCOEF2                                                     (VIDEO1_BASE+0x0018)
#define     VIDEO1_SCOEF3                                                     (VIDEO1_BASE+0x001c)
#define     VIDEO1_SCOEF4                                                     (VIDEO1_BASE+0x0020)
#define     VIDEO1_SCOEF5                                                     (VIDEO1_BASE+0x0024)
#define     VIDEO1_SCOEF6                                                     (VIDEO1_BASE+0x0028)
#define     VIDEO1_SCOEF7                                                     (VIDEO1_BASE+0x002c)
#define     VIDEO1_FB_0                                                       (VIDEO1_BASE+0x0030)
#define     VIDEO1_FB_1                                                       (VIDEO1_BASE+0x0034)
#define     VIDEO1_FB_2                                                       (VIDEO1_BASE+0x0038)
#define     VIDEO1_FB_RIGHT_0                                                 (VIDEO1_BASE+0x003c)
#define     VIDEO1_FB_RIGHT_1                                                 (VIDEO1_BASE+0x0040)
#define     VIDEO1_FB_RIGHT_2                                                 (VIDEO1_BASE+0x0044)
#define     VIDEO1_STR                                                        (VIDEO1_BASE+0x0048)
#define     VIDEO1_CRITICAL_CFG                                               (VIDEO1_BASE+0x004c)
#define     VIDEO1_REMAPPING                                                  (VIDEO1_BASE+0x0050)

//--------------Bits Location------------------------------------------//
//--------------VIDEO2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     VIDEO2_BASE                                                       0xB02F02A0
#define     VIDEO2_CFG                                                        (VIDEO2_BASE+0x0000)
#define     VIDEO2_ISIZE                                                      (VIDEO2_BASE+0x0004)
#define     VIDEO2_OSIZE                                                      (VIDEO2_BASE+0x0008)
#define     VIDEO2_SR                                                         (VIDEO2_BASE+0x000c)
#define     VIDEO2_SCOEF0                                                     (VIDEO2_BASE+0x0010)
#define     VIDEO2_SCOEF1                                                     (VIDEO2_BASE+0x0014)
#define     VIDEO2_SCOEF2                                                     (VIDEO2_BASE+0x0018)
#define     VIDEO2_SCOEF3                                                     (VIDEO2_BASE+0x001c)
#define     VIDEO2_SCOEF4                                                     (VIDEO2_BASE+0x0020)
#define     VIDEO2_SCOEF5                                                     (VIDEO2_BASE+0x0024)
#define     VIDEO2_SCOEF6                                                     (VIDEO2_BASE+0x0028)
#define     VIDEO2_SCOEF7                                                     (VIDEO2_BASE+0x002c)
#define     VIDEO2_FB_0                                                       (VIDEO2_BASE+0x0030)
#define     VIDEO2_FB_1                                                       (VIDEO2_BASE+0x0034)
#define     VIDEO2_FB_2                                                       (VIDEO2_BASE+0x0038)
#define     VIDEO2_FB_RIGHT_0                                                 (VIDEO2_BASE+0x003c)
#define     VIDEO2_FB_RIGHT_1                                                 (VIDEO2_BASE+0x0040)
#define     VIDEO2_FB_RIGHT_2                                                 (VIDEO2_BASE+0x0044)
#define     VIDEO2_STR                                                        (VIDEO2_BASE+0x0048)
#define     VIDEO2_CRITICAL_CFG                                               (VIDEO2_BASE+0x004c)
#define     VIDEO2_REMAPPING                                                  (VIDEO2_BASE+0x0050)

//--------------Bits Location------------------------------------------//
//--------------GPU-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     GPU_BASE                                                          0xB0350000
#define     GPU_FORSPECTEST                                                   (GPU_BASE+0x0000)

//--------------Bits Location------------------------------------------//
//--------------DCU-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DCU_BASE                                                          0xB0230000
#define     DCU_EN                                                            (DCU_BASE+0x0000)
#define     DCU_FEA                                                           (DCU_BASE+0x0004)
#define     DCU_NMR                                                           (DCU_BASE+0x0008)
#define     DCU_EMR1                                                          (DCU_BASE+0x000C)
#define     DCU_EMR2                                                          (DCU_BASE+0x0010)
#define     DCU_EMR3                                                          (DCU_BASE+0x0014)
#define     DCU_TIME1                                                         (DCU_BASE+0x0018)
#define     DCU_TIME2                                                         (DCU_BASE+0x001C)
#define     DCU_TIME3                                                         (DCU_BASE+0x0020)
#define     DCU_TIME4                                                         (DCU_BASE+0x0024)
#define     DCU_SR_CFG                                                        (DCU_BASE+0x0028)
#define     DCU_CAL_CTRL                                                      (DCU_BASE+0x002C)
#define     DCU_RD_DQS_AC_FEA                                                 (DCU_BASE+0x0030)
#define     DCU_RD_DQS_AC_RES                                                 (DCU_BASE+0x0034)
#define     DCU_RD_DQS_FIX                                                    (DCU_BASE+0x0038)
#define     DCU_RD_DQS_DLY                                                    (DCU_BASE+0x003C)
#define     DCU_RD_DQ_DLY0                                                    (DCU_BASE+0x0040)
#define     DCU_RD_DQ_DLY1                                                    (DCU_BASE+0x0044)
#define     DCU_RD_DQ_DLY2                                                    (DCU_BASE+0x0048)
#define     DCU_RD_DQ_DLY3                                                    (DCU_BASE+0x004C)
#define     DCU_PREAMBLE_GPIPE_CTRL                                           (DCU_BASE+0x0050)
#define     DCU_WR_DQS_DLY                                                    (DCU_BASE+0x0054)
#define     DCU_WR_DQ_DLY0                                                    (DCU_BASE+0x0058)
#define     DCU_WR_DQ_DLY1                                                    (DCU_BASE+0x005C)
#define     DCU_WR_DQ_DLY2                                                    (DCU_BASE+0x0060)
#define     DCU_WR_DQ_DLY3                                                    (DCU_BASE+0x0064)
#define     DCU_CLK_DLY                                                       (DCU_BASE+0x0068)
#define     DCU_WR_DM_DLY                                                     (DCU_BASE+0x0070)
#define     DCU_MS_PRIO_TO_CTL                                                (DCU_BASE+0x0074)
#define     DCU_MS_PRIO_TO_VALUE0                                             (DCU_BASE+0x0078)
#define     DCU_CMD                                                           (DCU_BASE+0x007C)
#define     DCU_DIGITAL_DEBUG                                                 (DCU_BASE+0x0080)
#define     DCU_WATCH_ADDR                                                    (DCU_BASE+0x0088)
#define     DCU_WATCH_ADDR_MASK                                               (DCU_BASE+0x008C)
#define     DCU_WATCH_DATA                                                    (DCU_BASE+0x0090)
#define     DCU_WATCH_DATA_MASK                                               (DCU_BASE+0x0094)
#define     DCU_WATCH_CTRL                                                    (DCU_BASE+0x0098)
#define     DCU_MONITOR_CTRL                                                  (DCU_BASE+0x009C)
#define     DCU_PM_CTRL                                                       (DCU_BASE+0x00A0)
#define     DCU_PC0                                                           (DCU_BASE+0x00A4)
#define     DCU_PC1                                                           (DCU_BASE+0x00A8)
#define     DCU_PAD_DRV0                                                      (DCU_BASE+0x00AC)
#define     DCU_PAD_DRV1                                                      (DCU_BASE+0x00B0)
#define     DCU_DQS_EN_DLY                                                    (DCU_BASE+0x00B4)
#define     DCU_CAL_ADDR                                                      (DCU_BASE+0x00B8)
#define     DCU_ECAL_RES                                                      (DCU_BASE+0x00BC)
#define     DCU_ZQ_TEST_MODE                                                  (DCU_BASE+0x00C0)

//--------------Bits Location------------------------------------------//
//--------------NANDC-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     NANDC_BASE                                                        0xB0320000
#define     NAND_CTL                                                          (NANDC_BASE+0x0000)
#define     NAND_STATUS                                                       (NANDC_BASE+0X0004)
#define     NAND_CONFIG                                                       (NANDC_BASE+0X0008)
#define     NAND_BC                                                           (NANDC_BASE+0X000c)
#define     NAND_DATA                                                         (NANDC_BASE+0X0010)
#define     NAND_COLADDR                                                      (NANDC_BASE+0X0014)
#define     NAND_ROWADDR0                                                     (NANDC_BASE+0X0018)
#define     NAND_ROWADDR1                                                     (NANDC_BASE+0X001c)
#define     NAND_CMD_FSM0                                                     (NANDC_BASE+0X0020)
#define     NAND_CMD_FSM_CTL0                                                 (NANDC_BASE+0x0024)
#define     NAND_CMD_FSM1                                                     (NANDC_BASE+0X0028)
#define     NAND_CMD_FSM_CTL1                                                 (NANDC_BASE+0x002c)
#define     NAND_CMD_FSM2                                                     (NANDC_BASE+0X0030)
#define     NAND_CMD_FSM_CTL2                                                 (NANDC_BASE+0x0034)
#define     NAND_FSM_START                                                    (NANDC_BASE+0x0038)
#define     NAND_ECCST0                                                       (NANDC_BASE+0X003c)
#define     NAND_ECCST1                                                       (NANDC_BASE+0X0040)
#define     NAND_ECCST2                                                       (NANDC_BASE+0X0044)
#define     NAND_ECCST3                                                       (NANDC_BASE+0X0048)
#define     NAND_UDATAC0                                                      (NANDC_BASE+0X004c)
#define     NAND_UDATAC1                                                      (NANDC_BASE+0X0050)
#define     NAND_UDATAC2                                                      (NANDC_BASE+0X0054)
#define     NAND_UDATAC3                                                      (NANDC_BASE+0X0058)
#define     NAND_TIMING                                                       (NANDC_BASE+0X005c)
#define     NAND_ANALOG_CTL                                                   (NANDC_BASE+0x0060)
#define     NAND_DMA_ADDR                                                     (NANDC_BASE+0x0064)
#define     NAND_DMA_CTL                                                      (NANDC_BASE+0x0068)

//--------------Bits Location------------------------------------------//
//--------------SD0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SD0_BASE                                                          0xB0340000
#define     SD0_EN                                                            (SD0_BASE+0x0000)
#define     SD0_CTL                                                           (SD0_BASE+0x0004)
#define     SD0_STATE                                                         (SD0_BASE+0x0008)
#define     SD0_CMD                                                           (SD0_BASE+0x000C)
#define     SD0_ARG                                                           (SD0_BASE+0x0010)
#define     SD0_RSPBUF0                                                       (SD0_BASE+0x0014)
#define     SD0_RSPBUF1                                                       (SD0_BASE+0x0018)
#define     SD0_RSPBUF2                                                       (SD0_BASE+0x001C)
#define     SD0_RSPBUF3                                                       (SD0_BASE+0x0020)
#define     SD0_RSPBUF4                                                       (SD0_BASE+0x0024)
#define     SD0_DAT                                                           (SD0_BASE+0x0028)
#define     SD0_BLK_SIZE                                                      (SD0_BASE+0x002C)
#define     SD0_BLK_NUM                                                       (SD0_BASE+0x0030)
#define     SD0_DMA_ADDR                                                      (SD0_BASE+0x0034)
#define     SD0_DMA_CTL                                                       (SD0_BASE+0x0038)

//--------------Bits Location------------------------------------------//
//--------------SD1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SD1_BASE                                                          0xB0344000
#define     SD1_EN                                                            (SD1_BASE+0x0000)
#define     SD1_CTL                                                           (SD1_BASE+0x0004)
#define     SD1_STATE                                                         (SD1_BASE+0x0008)
#define     SD1_CMD                                                           (SD1_BASE+0x000C)
#define     SD1_ARG                                                           (SD1_BASE+0x0010)
#define     SD1_RSPBUF0                                                       (SD1_BASE+0x0014)
#define     SD1_RSPBUF1                                                       (SD1_BASE+0x0018)
#define     SD1_RSPBUF2                                                       (SD1_BASE+0x001C)
#define     SD1_RSPBUF3                                                       (SD1_BASE+0x0020)
#define     SD1_RSPBUF4                                                       (SD1_BASE+0x0024)
#define     SD1_DAT                                                           (SD1_BASE+0x0028)
#define     SD1_BLK_SIZE                                                      (SD1_BASE+0x002C)
#define     SD1_BLK_NUM                                                       (SD1_BASE+0x0030)
#define     SD1_DMA_ADDR                                                      (SD1_BASE+0x0034)
#define     SD1_DMA_CTL                                                       (SD1_BASE+0x0038)

//--------------Bits Location------------------------------------------//
//--------------SD2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SD2_BASE                                                          0xB0348000
#define     SD2_EN                                                            (SD2_BASE+0x0000)
#define     SD2_CTL                                                           (SD2_BASE+0x0004)
#define     SD2_STATE                                                         (SD2_BASE+0x0008)
#define     SD2_CMD                                                           (SD2_BASE+0x000C)
#define     SD2_ARG                                                           (SD2_BASE+0x0010)
#define     SD2_RSPBUF0                                                       (SD2_BASE+0x0014)
#define     SD2_RSPBUF1                                                       (SD2_BASE+0x0018)
#define     SD2_RSPBUF2                                                       (SD2_BASE+0x001C)
#define     SD2_RSPBUF3                                                       (SD2_BASE+0x0020)
#define     SD2_RSPBUF4                                                       (SD2_BASE+0x0024)
#define     SD2_DAT                                                           (SD2_BASE+0x0028)
#define     SD2_BLK_SIZE                                                      (SD2_BASE+0x002C)
#define     SD2_BLK_NUM                                                       (SD2_BASE+0x0030)
#define     SD2_DMA_ADDR                                                      (SD2_BASE+0x0034)
#define     SD2_DMA_CTL                                                       (SD2_BASE+0x0038)

//--------------Bits Location------------------------------------------//
//--------------SRAMI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SRAMI_BASE                                                        0xB0200000
#define     SRAMI_CTL                                                         (SRAMI_BASE+0x00)

//--------------Bits Location------------------------------------------//
//--------------SHARESRAM-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SHARESRAM_BASE                                                    0xB0200004
#define     SHARESRAM_CTL                                                     (SHARESRAM_BASE+0x00)

//--------------Bits Location------------------------------------------//
//--------------USB3_Register-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USB3_REGISTER_BASE                                                0xB0400000
#define     USB3_CAPLENGTH                                                    (USB3_REGISTER_BASE+0x0000)
#define     USB3_HCSPARAMS1                                                   (USB3_REGISTER_BASE+0x0004)
#define     USB3_HCSPARAMS2                                                   (USB3_REGISTER_BASE+0x0008)
#define     USB3_HCSPARAMS3                                                   (USB3_REGISTER_BASE+0x000C)
#define     USB3_HCCPARAMS                                                    (USB3_REGISTER_BASE+0x0010)
#define     USB3_DBOFF                                                        (USB3_REGISTER_BASE+0x0014)
#define     USB3_RTSOFF                                                       (USB3_REGISTER_BASE+0x0018)
#define     USB3_USBCMD                                                       (USB3_REGISTER_BASE+0x0020)
#define     USB3_USBSTS                                                       (USB3_REGISTER_BASE+0x0024)
#define     USB3_PAGESIZE                                                     (USB3_REGISTER_BASE+0x0028)
#define     USB3_DNCTRL                                                       (USB3_REGISTER_BASE+0x0034)
#define     USB3_CRCR_L                                                       (USB3_REGISTER_BASE+0x0038)
#define     USB3_CRCR_H                                                       (USB3_REGISTER_BASE+0x003C)
#define     USB3_DCBAAP_L                                                     (USB3_REGISTER_BASE+0x0050)
#define     USB3_DCBAAP_H                                                     (USB3_REGISTER_BASE+0x0054)
#define     USB3_CONFIG                                                       (USB3_REGISTER_BASE+0x0058)
#define     USB3_PORT0_PORTSC                                                 (USB3_REGISTER_BASE+0x0420)
#define     USB3_PORT0_PORTPMSC                                               (USB3_REGISTER_BASE+0x0424)
#define     USB3_PORT0_PORTLI                                                 (USB3_REGISTER_BASE+0x0428)
#define     USB3_PORT0_PORTHLPMC                                              (USB3_REGISTER_BASE+0x042c)
#define     USB3_PORT1_PORTSC                                                 (USB3_REGISTER_BASE+0x0430)
#define     USB3_PORT1_PORTPMSC                                               (USB3_REGISTER_BASE+0x0434)
#define     USB3_PORT1_PORTLI                                                 (USB3_REGISTER_BASE+0x0438)
#define     USB3_PORT1_PORTHLPMC                                              (USB3_REGISTER_BASE+0x043c)
#define     USB3_MFINDEX                                                      (USB3_REGISTER_BASE+0x0440)
#define     USB3_IMAN                                                         (USB3_REGISTER_BASE+0x0460)
#define     USB3_IMOD                                                         (USB3_REGISTER_BASE+0x0464)
#define     USB3_ERSTSZ                                                       (USB3_REGISTER_BASE+0x0468)
#define     USB3_ERSTBA_L                                                     (USB3_REGISTER_BASE+0x0470)
#define     USB3_ERSTBA_H                                                     (USB3_REGISTER_BASE+0x0474)
#define     USB3_ERDP_L                                                       (USB3_REGISTER_BASE+0x0478)
#define     USB3_ERDP_H                                                       (USB3_REGISTER_BASE+0x047c)
#define     USB3_DB_HOST                                                      (USB3_REGISTER_BASE+0x0480)
#define     USB3_DB_DEVICE1                                                   (USB3_REGISTER_BASE+0x0484)
#define     USB3_DB_DEVICE2                                                   (USB3_REGISTER_BASE+0x0488)
#define     USB3_DB_DEVICE3                                                   (USB3_REGISTER_BASE+0x048c)
#define     USB3_DB_DEVICE4                                                   (USB3_REGISTER_BASE+0x0490)
#define     USB3_DB_DEVICE5                                                   (USB3_REGISTER_BASE+0x0494)
#define     USB3_DB_DEVICE6                                                   (USB3_REGISTER_BASE+0x0498)
#define     USB3_DB_DEVICE7                                                   (USB3_REGISTER_BASE+0x049c)
#define     USB3_DB_DEVICE8                                                   (USB3_REGISTER_BASE+0x04a0)
#define     USB3_DB_DEVICE9                                                   (USB3_REGISTER_BASE+0x04a4)
#define     USB3_DB_DEVICE10                                                  (USB3_REGISTER_BASE+0x04a8)
#define     USB3_DB_DEVICE11                                                  (USB3_REGISTER_BASE+0x04ac)
#define     USB3_DB_DEVICE12                                                  (USB3_REGISTER_BASE+0x04b0)
#define     USB3_DB_DEVICE13                                                  (USB3_REGISTER_BASE+0x04b4)
#define     USB3_DB_DEVICE14                                                  (USB3_REGISTER_BASE+0x04b8)
#define     USB3_DB_DEVICE15                                                  (USB3_REGISTER_BASE+0x04bc)
#define     USB3_DB_DEVICE16                                                  (USB3_REGISTER_BASE+0x04c0)
#define     USB3_DB_DEVICE17                                                  (USB3_REGISTER_BASE+0x04c4)
#define     USB3_DB_DEVICE18                                                  (USB3_REGISTER_BASE+0x04c8)
#define     USB3_DB_DEVICE19                                                  (USB3_REGISTER_BASE+0x04cc)
#define     USB3_DB_DEVICE20                                                  (USB3_REGISTER_BASE+0x04d0)
#define     USB3_DB_DEVICE21                                                  (USB3_REGISTER_BASE+0x04d4)
#define     USB3_DB_DEVICE22                                                  (USB3_REGISTER_BASE+0x04d8)
#define     USB3_DB_DEVICE23                                                  (USB3_REGISTER_BASE+0x04dc)
#define     USB3_DB_DEVICE24                                                  (USB3_REGISTER_BASE+0x04e0)
#define     USB3_DB_DEVICE25                                                  (USB3_REGISTER_BASE+0x04e4)
#define     USB3_DB_DEVICE26                                                  (USB3_REGISTER_BASE+0x04e8)
#define     USB3_DB_DEVICE27                                                  (USB3_REGISTER_BASE+0x04ec)
#define     USB3_DB_DEVICE28                                                  (USB3_REGISTER_BASE+0x04f0)
#define     USB3_DB_DEVICE29                                                  (USB3_REGISTER_BASE+0x04f4)
#define     USB3_DB_DEVICE30                                                  (USB3_REGISTER_BASE+0x04f8)
#define     USB3_DB_DEVICE31                                                  (USB3_REGISTER_BASE+0x04fc)
#define     USB3_USBLEGSUP                                                    (USB3_REGISTER_BASE+0x0880)
#define     USB3_USBLEGCTLSTS                                                 (USB3_REGISTER_BASE+0x0884)
#define     USB3_SUPTPRT2_DW0                                                 (USB3_REGISTER_BASE+0x0890)
#define     USB3_SUPTPRT2_DW1                                                 (USB3_REGISTER_BASE+0x0894)
#define     USB3_SUPTPRT2_DW2                                                 (USB3_REGISTER_BASE+0x0898)
#define     USB3_SUPTPRT2_DW3                                                 (USB3_REGISTER_BASE+0x089c)
#define     USB3_SUPTPRT3_DW0                                                 (USB3_REGISTER_BASE+0x08a0)
#define     USB3_SUPTPRT3_DW1                                                 (USB3_REGISTER_BASE+0x08a4)
#define     USB3_SUPTPRT3_DW2                                                 (USB3_REGISTER_BASE+0x08a8)
#define     USB3_SUPTPRT3_DW3                                                 (USB3_REGISTER_BASE+0x08ac)
#define     USB3_DCID                                                         (USB3_REGISTER_BASE+0x08b0)
#define     USB3_DCDB                                                         (USB3_REGISTER_BASE+0x08b4)
#define     USB3_DCERSTSZ                                                     (USB3_REGISTER_BASE+0x08b8)
#define     USB3_DCERSTBA_LO                                                  (USB3_REGISTER_BASE+0x08c0)
#define     USB3_DCERSTBA_HI                                                  (USB3_REGISTER_BASE+0x08c4)
#define     USB3_DCERDP_LO                                                    (USB3_REGISTER_BASE+0x08c8)
#define     USB3_DCERDP_HI                                                    (USB3_REGISTER_BASE+0x08cc)
#define     USB3_DCCTRL                                                       (USB3_REGISTER_BASE+0x08d0)
#define     USB3_DCSTAT                                                       (USB3_REGISTER_BASE+0x08d4)
#define     USB3_DCPORTSC                                                     (USB3_REGISTER_BASE+0x08d8)
#define     USB3_DCECP_LO                                                     (USB3_REGISTER_BASE+0x08e0)
#define     USB3_DCECP_HI                                                     (USB3_REGISTER_BASE+0x08e4)
#define     USB3_DCDDI1                                                       (USB3_REGISTER_BASE+0x08e8)
#define     USB3_DCDDI2                                                       (USB3_REGISTER_BASE+0x08ec)
#define     USB3_GSBUSCFG0                                                    (USB3_REGISTER_BASE+0xC100)
#define     USB3_GSBUSCFG1                                                    (USB3_REGISTER_BASE+0xC104)
#define     USB3_GTXTHRCFG                                                    (USB3_REGISTER_BASE+0xC108)
#define     USB3_GRXTHRCFG                                                    (USB3_REGISTER_BASE+0xC10C)
#define     USB3_GCTL                                                         (USB3_REGISTER_BASE+0xC110)
#define     USB3_GSTS                                                         (USB3_REGISTER_BASE+0xC118)
#define     USB3_GSNPSID                                                      (USB3_REGISTER_BASE+0xC120)
#define     USB3_GGPIO                                                        (USB3_REGISTER_BASE+0xC124)
#define     USB3_GUID                                                         (USB3_REGISTER_BASE+0xC128)
#define     USB3_GUCTL                                                        (USB3_REGISTER_BASE+0xC12C)
#define     USB3_GBUSERRADDRLO                                                (USB3_REGISTER_BASE+0xC130)
#define     USB3_GBUSERRADDRHI                                                (USB3_REGISTER_BASE+0xC134)
#define     USB3_GPRTBIMAPL                                                   (USB3_REGISTER_BASE+0xC138)
#define     USB3_GPRTBIMAPH                                                   (USB3_REGISTER_BASE+0xC13C)
#define     USB3_GHWPARAMS0                                                   (USB3_REGISTER_BASE+0xC140)
#define     USB3_GHWPARAMS1                                                   (USB3_REGISTER_BASE+0xC144)
#define     USB3_GHWPARAMS2                                                   (USB3_REGISTER_BASE+0xC148)
#define     USB3_GHWPARAMS3                                                   (USB3_REGISTER_BASE+0xC14C)
#define     USB3_GHWPARAMS4                                                   (USB3_REGISTER_BASE+0xC150)
#define     USB3_GHWPARAMS5                                                   (USB3_REGISTER_BASE+0xC154)
#define     USB3_GHWPARAMS6                                                   (USB3_REGISTER_BASE+0xC158)
#define     USB3_GHWPARAMS7                                                   (USB3_REGISTER_BASE+0xC15C)
#define     USB3_GBDGFIFOSPACE                                                (USB3_REGISTER_BASE+0xC160)
#define     USB3_GDBGLTSSM                                                    (USB3_REGISTER_BASE+0xC164)
#define     USB3_GDBGLNMCC                                                    (USB3_REGISTER_BASE+0xC168)
#define     USB3_GDBGBMU                                                      (USB3_REGISTER_BASE+0xC16C)
#define     USB3_GDBGLSPMUX                                                   (USB3_REGISTER_BASE+0xC170)
#define     USB3_GDBGLSP                                                      (USB3_REGISTER_BASE+0xC174)
#define     USB3_GDBGEPINFO0                                                  (USB3_REGISTER_BASE+0xC178)
#define     USB3_GDBGEPINFO1                                                  (USB3_REGISTER_BASE+0xC17C)
#define     USB3_GPRTBIMAPLO_HS                                               (USB3_REGISTER_BASE+0xC180)
#define     USB3_GPRTBIMAPHI_HS                                               (USB3_REGISTER_BASE+0xC184)
#define     USB3_GPRTBIMAPLO_FS                                               (USB3_REGISTER_BASE+0xC188)
#define     USB3_GPRTBIMAPHI_FS                                               (USB3_REGISTER_BASE+0xC18C)
#define     USB3_GUSB2CFG                                                     (USB3_REGISTER_BASE+0xC200)
#define     USB3_GUSB2I2CCTL                                                  (USB3_REGISTER_BASE+0xC240)
#define     USB3_GUSB2PHYACC                                                  (USB3_REGISTER_BASE+0xC280)
#define     USB3_GUSB3PIPECTL                                                 (USB3_REGISTER_BASE+0xC2C0)
#define     USB3_GTXFIFOSIZ0                                                  (USB3_REGISTER_BASE+0xC300)
#define     USB3_GTXFIFOSIZ1                                                  (USB3_REGISTER_BASE+0xC304)
#define     USB3_GTXFIFOSIZ2                                                  (USB3_REGISTER_BASE+0xC308)
#define     USB3_GTXFIFOSIZ3                                                  (USB3_REGISTER_BASE+0xC30C)
#define     USB3_GTXFIFOSIZ4                                                  (USB3_REGISTER_BASE+0xC310)
#define     USB3_GRXFIFOSIZ0                                                  (USB3_REGISTER_BASE+0xC380)
#define     USB3_GRXFIFOSIZ1                                                  (USB3_REGISTER_BASE+0xC384)
#define     USB3_GRXFIFOSIZ2                                                  (USB3_REGISTER_BASE+0xC388)
#define     USB3_GEVETADR0                                                    (USB3_REGISTER_BASE+0xC400)
#define     USB3_GEVNTSIZ0                                                    (USB3_REGISTER_BASE+0xC408)
#define     USB3_GEVNTCOUNT0                                                  (USB3_REGISTER_BASE+0xC40C)
#define     USB3_DCFG                                                         (USB3_REGISTER_BASE+0xC700)
#define     USB3_DCTL                                                         (USB3_REGISTER_BASE+0xC704)
#define     USB3_DEVTEN                                                       (USB3_REGISTER_BASE+0xC708)
#define     USB3_DSTS                                                         (USB3_REGISTER_BASE+0xC70C)
#define     USB3_DGCMDPAR                                                     (USB3_REGISTER_BASE+0xC710)
#define     USB3_DGCMD                                                        (USB3_REGISTER_BASE+0xC714)
#define     USB3_DALEPENA                                                     (USB3_REGISTER_BASE+0xC720)
#define     USB3_DEPCMDPAR2_0                                                 (USB3_REGISTER_BASE+0xC800)
#define     USB3_DEPCMDPAR1_0                                                 (USB3_REGISTER_BASE+0xC804)
#define     USB3_DEPCMDPAR0_0                                                 (USB3_REGISTER_BASE+0xC808)
#define     USB3_DEPCMD_0                                                     (USB3_REGISTER_BASE+0xC80C)
#define     USB3_DEPCMDPAR2_1                                                 (USB3_REGISTER_BASE+0xC810)
#define     USB3_DEPCMDPAR1_1                                                 (USB3_REGISTER_BASE+0xC814)
#define     USB3_DEPCMDPAR0_1                                                 (USB3_REGISTER_BASE+0xC818)
#define     USB3_DEPCMD_1                                                     (USB3_REGISTER_BASE+0xC81C)
#define     USB3_DEPCMDPAR2_2                                                 (USB3_REGISTER_BASE+0xC820)
#define     USB3_DEPCMDPAR1_2                                                 (USB3_REGISTER_BASE+0xC824)
#define     USB3_DEPCMDPAR0_2                                                 (USB3_REGISTER_BASE+0xC828)
#define     USB3_DEPCMD_2                                                     (USB3_REGISTER_BASE+0xC82C)
#define     USB3_DEPCMDPAR2_3                                                 (USB3_REGISTER_BASE+0xC830)
#define     USB3_DEPCMDPAR1_3                                                 (USB3_REGISTER_BASE+0xC834)
#define     USB3_DEPCMDPAR0_3                                                 (USB3_REGISTER_BASE+0xC838)
#define     USB3_DEPCMD_3                                                     (USB3_REGISTER_BASE+0xC83C)
#define     USB3_DEPCMDPAR2_4                                                 (USB3_REGISTER_BASE+0xC840)
#define     USB3_DEPCMDPAR1_4                                                 (USB3_REGISTER_BASE+0xC844)
#define     USB3_DEPCMDPAR0_4                                                 (USB3_REGISTER_BASE+0xC848)
#define     USB3_DEPCMD_4                                                     (USB3_REGISTER_BASE+0xC84C)
#define     USB3_DEPCMDPAR2_5                                                 (USB3_REGISTER_BASE+0xC850)
#define     USB3_DEPCMDPAR1_5                                                 (USB3_REGISTER_BASE+0xC854)
#define     USB3_DEPCMDPAR0_5                                                 (USB3_REGISTER_BASE+0xC858)
#define     USB3_DEPCMD_5                                                     (USB3_REGISTER_BASE+0xC85C)
#define     USB3_DEPCMDPAR2_6                                                 (USB3_REGISTER_BASE+0xC860)
#define     USB3_DEPCMDPAR1_6                                                 (USB3_REGISTER_BASE+0xC864)
#define     USB3_DEPCMDPAR0_6                                                 (USB3_REGISTER_BASE+0xC868)
#define     USB3_DEPCMD_6                                                     (USB3_REGISTER_BASE+0xC86C)
#define     USB3_DEPCMDPAR2_7                                                 (USB3_REGISTER_BASE+0xC870)
#define     USB3_DEPCMDPAR1_7                                                 (USB3_REGISTER_BASE+0xC874)
#define     USB3_DEPCMDPAR0_7                                                 (USB3_REGISTER_BASE+0xC878)
#define     USB3_DEPCMD_7                                                     (USB3_REGISTER_BASE+0xC87C)
#define     USB3_DEPCMDPAR2_8                                                 (USB3_REGISTER_BASE+0xC880)
#define     USB3_DEPCMDPAR1_8                                                 (USB3_REGISTER_BASE+0xC884)
#define     USB3_DEPCMDPAR0_8                                                 (USB3_REGISTER_BASE+0xC888)
#define     USB3_DEPCMD_8                                                     (USB3_REGISTER_BASE+0xC88C)
#define     USB3_DEPCMDPAR2_9                                                 (USB3_REGISTER_BASE+0xC890)
#define     USB3_DEPCMDPAR1_9                                                 (USB3_REGISTER_BASE+0xC894)
#define     USB3_DEPCMDPAR0_9                                                 (USB3_REGISTER_BASE+0xC898)
#define     USB3_DEPCMD_9                                                     (USB3_REGISTER_BASE+0xC89C)
#define     USB3_OCFG                                                         (USB3_REGISTER_BASE+0xCC00)
#define     USB3_OCTL                                                         (USB3_REGISTER_BASE+0xCC04)
#define     USB3_OEVEN                                                        (USB3_REGISTER_BASE+0xCC08)
#define     USB3_OSTS                                                         (USB3_REGISTER_BASE+0xCC0C)
#define     USB3_CDR_KIKD                                                     (USB3_REGISTER_BASE+0xCD00)
#define     USB3_CDR_KP1                                                      (USB3_REGISTER_BASE+0xCD04)
#define     USB3_TIMER_INIT                                                   (USB3_REGISTER_BASE+0xCD08)
#define     USB3_CDR_CONTROL                                                  (USB3_REGISTER_BASE+0xCD0C)
#define     USB3_RX_OFFSET_PS                                                 (USB3_REGISTER_BASE+0xCD10)
#define     USB3_EQ_CONTROL                                                   (USB3_REGISTER_BASE+0xCD14)
#define     USB3_RX_OOBS_SSC0                                                 (USB3_REGISTER_BASE+0xCD18)
#define     USB3_CMU_SSC1                                                     (USB3_REGISTER_BASE+0xCD1C)
#define     USB3_CMU_DEBUG_LDO                                                (USB3_REGISTER_BASE+0xCD20)
#define     USB3_TX_AMP_DEBUG                                                 (USB3_REGISTER_BASE+0xCD24)
#define     USB3_Z0                                                           (USB3_REGISTER_BASE+0xCD28)
#define     USB3_DMR_BACR                                                     (USB3_REGISTER_BASE+0xCD2C)
#define     USB3_IER_BCSR                                                     (USB3_REGISTER_BASE+0xCD30)
#define     USB3_BPR                                                          (USB3_REGISTER_BASE+0xCD34)
#define     USB3_BFNR                                                         (USB3_REGISTER_BASE+0xCD38)
#define     USB3_BENR_REV                                                     (USB3_REGISTER_BASE+0xCD3C)
#define     USB3_FLD                                                          (USB3_REGISTER_BASE+0xCD40)
#define     USB3_CMU_PLL2_BISTDEBUG                                           (USB3_REGISTER_BASE+0xCD44)
#define     USB3_USB2_P0_VDCTRL                                               (USB3_REGISTER_BASE+0xCD48)
#define     USB3_BACKDOOR                                                     (USB3_REGISTER_BASE+0xCD4C)
#define     USB3_EXT_CTL                                                      (USB3_REGISTER_BASE+0xCD50)
#define     USB3_EFUSE_CTR                                                    (USB3_REGISTER_BASE+0xCD54)

//--------------Bits Location------------------------------------------//
//--------------USB0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USB0_BASE                                                         0xB0240000
#define     USB0_OTGIRQ                                                       (USB0_BASE+0x01BC)
#define     USB0_OTGSTATE                                                     (USB0_BASE+0x01BD)
#define     USB0_OTGCTRL                                                      (USB0_BASE+0x01BE)
#define     USB0_OTGSTATUS                                                    (USB0_BASE+0x01BF)
#define     USB0_OTGIEN                                                       (USB0_BASE+0x01C0)
#define     USB0_TAAIDLBDIS                                                   (USB0_BASE+0x01C1)
#define     USB0_TAWAITBCON                                                   (USB0_BASE+0x01C2)
#define     USB0_TBVBUSPLS                                                    (USB0_BASE+0x01C3)
#define     USB0_TBVBUSDISPLS                                                 (USB0_BASE+0x01C7)
#define     USB0_HCEP0CTRL                                                    (USB0_BASE+0x00C0)
#define     USB0_HCOUT1CTRL                                                   (USB0_BASE+0x00C4)
#define     USB0_HCOUT2CTRL                                                   (USB0_BASE+0x00C8)
#define     USB0_HCOUT3CTRL                                                   (USB0_BASE+0x00CC)
#define     USB0_HCOUT4CTRL                                                   (USB0_BASE+0x00D0)
#define     USB0_HCOUT5CTRL                                                   (USB0_BASE+0x00D4)
#define     USB0_HCOUT0ERR                                                    (USB0_BASE+0x00C1)
#define     USB0_HCOUT1ERR                                                    (USB0_BASE+0x00C5)
#define     USB0_HCOUT2ERR                                                    (USB0_BASE+0x00C9)
#define     USB0_HCOUT3ERR                                                    (USB0_BASE+0x00CD)
#define     USB0_HCOUT4ERR                                                    (USB0_BASE+0x00D1)
#define     USB0_HCOUT5ERR                                                    (USB0_BASE+0x00D5)
#define     USB0_HCIN1CTRL                                                    (USB0_BASE+0x00C6)
#define     USB0_HCIN2CTRL                                                    (USB0_BASE+0x00CA)
#define     USB0_HCIN3CTRL                                                    (USB0_BASE+0x00CE)
#define     USB0_HCIN4CTRL                                                    (USB0_BASE+0x00D2)
#define     USB0_HCIN5CTRL                                                    (USB0_BASE+0x00D6)
#define     USB0_HCIN0ERR                                                     (USB0_BASE+0x00C3)
#define     USB0_HCIN1ERR                                                     (USB0_BASE+0x00C7)
#define     USB0_HCIN2ERR                                                     (USB0_BASE+0x00CB)
#define     USB0_HCIN3ERR                                                     (USB0_BASE+0x00CF)
#define     USB0_HCIN4ERR                                                     (USB0_BASE+0x00D3)
#define     USB0_HCIN5ERR                                                     (USB0_BASE+0x00D7)
#define     USB0_HCPORTCTRL                                                   (USB0_BASE+0x01AB)
#define     USB0_HCFRMNRL                                                     (USB0_BASE+0x01AC)
#define     USB0_HCFRMNRH                                                     (USB0_BASE+0x01AD)
#define     USB0_HCFRMREMAINL                                                 (USB0_BASE+0x01AE)
#define     USB0_HCFRMREMAINH                                                 (USB0_BASE+0x01AF)
#define     USB0_HCINXERRIRQ                                                  (USB0_BASE+0x01B4)
#define     USB0_HCOUTXERRIRQ                                                 (USB0_BASE+0x01B6)
#define     USB0_HCINXERRIEN                                                  (USB0_BASE+0x01B8)
#define     USB0_HCOUTXERRIEN                                                 (USB0_BASE+0x01BA)
#define     USB0_HCIN0MAXPCK                                                  (USB0_BASE+0x01E0)
#define     USB0_HCIN1MAXPCKL                                                 (USB0_BASE+0x01E2)
#define     USB0_HCIN2MAXPCKL                                                 (USB0_BASE+0x01E4)
#define     USB0_HCIN3MAXPCKL                                                 (USB0_BASE+0x01E6)
#define     USB0_HCIN4MAXPCKL                                                 (USB0_BASE+0x01E8)
#define     USB0_HCIN5MAXPCKL                                                 (USB0_BASE+0x01EA)
#define     USB0_HCIN1MAXPCKH                                                 (USB0_BASE+0x01E3)
#define     USB0_HCIN2MAXPCKH                                                 (USB0_BASE+0x01E5)
#define     USB0_HCIN3MAXPCKH                                                 (USB0_BASE+0x01E7)
#define     USB0_HCIN4MAXPCKH                                                 (USB0_BASE+0x01E9)
#define     USB0_HCIN5MAXPCKH                                                 (USB0_BASE+0x01EB)
#define     USB0_HCOUT1MAXPCKL                                                (USB0_BASE+0x03E2)
#define     USB0_HCOUT2MAXPCKL                                                (USB0_BASE+0x03E4)
#define     USB0_HCOUT3MAXPCKL                                                (USB0_BASE+0x03E6)
#define     USB0_HCOUT4MAXPCKL                                                (USB0_BASE+0x03E8)
#define     USB0_HCOUT5MAXPCKL                                                (USB0_BASE+0x03EA)
#define     USB0_HCOUT1MAXPCKH                                                (USB0_BASE+0x03E3)
#define     USB0_HCOUT2MAXPCKH                                                (USB0_BASE+0x03E5)
#define     USB0_HCOUT3MAXPCKH                                                (USB0_BASE+0x03E7)
#define     USB0_HCOUT4MAXPCKH                                                (USB0_BASE+0x03E9)
#define     USB0_HCOUT5MAXPCKH                                                (USB0_BASE+0x03EB)
#define     USB0_OUT0BC                                                       (USB0_BASE+0x0000)
#define     USB0_IN0BC                                                        (USB0_BASE+0x0001)
#define     USB0_EP0CS                                                        (USB0_BASE+0x0002)
#define     USB0_OUT1BCL                                                      (USB0_BASE+0x0008)
#define     USB0_OUT2BCL                                                      (USB0_BASE+0x0010)
#define     USB0_OUT3BCL                                                      (USB0_BASE+0x0018)
#define     USB0_OUT4BCL                                                      (USB0_BASE+0x0020)
#define     USB0_OUT5BCL                                                      (USB0_BASE+0x0028)
#define     USB0_OUT1BCH                                                      (USB0_BASE+0x0009)
#define     USB0_OUT2BCH                                                      (USB0_BASE+0x0011)
#define     USB0_OUT3BCH                                                      (USB0_BASE+0x0019)
#define     USB0_OUT4BCH                                                      (USB0_BASE+0x0021)
#define     USB0_OUT5BCH                                                      (USB0_BASE+0x0029)
#define     USB0_OUT1CS                                                       (USB0_BASE+0x000B)
#define     USB0_OUT2CS                                                       (USB0_BASE+0x0013)
#define     USB0_OUT3CS                                                       (USB0_BASE+0x001B)
#define     USB0_OUT4CS                                                       (USB0_BASE+0x0023)
#define     USB0_OUT5CS                                                       (USB0_BASE+0x002B)
#define     USB0_OUT1CON                                                      (USB0_BASE+0x000A)
#define     USB0_OUT2CON                                                      (USB0_BASE+0x0012)
#define     USB0_OUT3CON                                                      (USB0_BASE+0x001A)
#define     USB0_OUT4CON                                                      (USB0_BASE+0x0022)
#define     USB0_OUT5CON                                                      (USB0_BASE+0x002A)
#define     USB0_IN1BCL                                                       (USB0_BASE+0x000C)
#define     USB0_IN2BCL                                                       (USB0_BASE+0x0014)
#define     USB0_IN3BCL                                                       (USB0_BASE+0x001C)
#define     USB0_IN4BCL                                                       (USB0_BASE+0x0024)
#define     USB0_IN5BCL                                                       (USB0_BASE+0x002C)
#define     USB0_IN1BCH                                                       (USB0_BASE+0x000D)
#define     USB0_IN2BCH                                                       (USB0_BASE+0x0015)
#define     USB0_IN3BCH                                                       (USB0_BASE+0x001D)
#define     USB0_IN4BCH                                                       (USB0_BASE+0x0025)
#define     USB0_IN5BCH                                                       (USB0_BASE+0x002D)
#define     USB0_IN1CS                                                        (USB0_BASE+0x000F)
#define     USB0_IN2CS                                                        (USB0_BASE+0x0017)
#define     USB0_IN3CS                                                        (USB0_BASE+0x001F)
#define     USB0_IN4CS                                                        (USB0_BASE+0x0027)
#define     USB0_IN5CS                                                        (USB0_BASE+0x002F)
#define     USB0_IN1CON                                                       (USB0_BASE+0x000E)
#define     USB0_IN2CON                                                       (USB0_BASE+0x0016)
#define     USB0_IN3CON                                                       (USB0_BASE+0x001E)
#define     USB0_IN4CON                                                       (USB0_BASE+0x0026)
#define     USB0_IN5CON                                                       (USB0_BASE+0x002E)
#define     USB0_FIFO1DATA                                                    (USB0_BASE+0x0084)
#define     USB0_FIFO2DATA                                                    (USB0_BASE+0x0088)
#define     USB0_FIFO3DATA                                                    (USB0_BASE+0x008C)
#define     USB0_FIFO4DATA                                                    (USB0_BASE+0x0090)
#define     USB0_FIFO5DATA                                                    (USB0_BASE+0x0094)
#define     USB0_EP0INDATA_W0                                                 (USB0_BASE+0X100)
#define     USB0_EP0INDATA_W1                                                 (USB0_BASE+0X104)
#define     USB0_EP0INDATA_W2                                                 (USB0_BASE+0X108)
#define     USB0_EP0INDATA_W3                                                 (USB0_BASE+0X10C)
#define     USB0_EP0INDATA_W4                                                 (USB0_BASE+0X110)
#define     USB0_EP0INDATA_W5                                                 (USB0_BASE+0X114)
#define     USB0_EP0INDATA_W6                                                 (USB0_BASE+0X118)
#define     USB0_EP0INDATA_W7                                                 (USB0_BASE+0X11C)
#define     USB0_EP0INDATA_W8                                                 (USB0_BASE+0X120)
#define     USB0_EP0INDATA_W9                                                 (USB0_BASE+0X124)
#define     USB0_EP0INDATA_W10                                                (USB0_BASE+0X128)
#define     USB0_EP0INDATA_W11                                                (USB0_BASE+0X12C)
#define     USB0_EP0INDATA_W12                                                (USB0_BASE+0X130)
#define     USB0_EP0INDATA_W13                                                (USB0_BASE+0X134)
#define     USB0_EP0INDATA_W14                                                (USB0_BASE+0X138)
#define     USB0_EP0INDATA_W15                                                (USB0_BASE+0X13C)
#define     USB0_EP0OUTDATA_W0                                                (USB0_BASE+0X140)
#define     USB0_EP0OUTDATA_W1                                                (USB0_BASE+0X144)
#define     USB0_EP0OUTDATA_W2                                                (USB0_BASE+0X148)
#define     USB0_EP0OUTDATA_W3                                                (USB0_BASE+0X14C)
#define     USB0_EP0OUTDATA_W4                                                (USB0_BASE+0X150)
#define     USB0_EP0OUTDATA_W5                                                (USB0_BASE+0X154)
#define     USB0_EP0OUTDATA_W6                                                (USB0_BASE+0X158)
#define     USB0_EP0OUTDATA_W7                                                (USB0_BASE+0X15C)
#define     USB0_EP0OUTDATA_W8                                                (USB0_BASE+0X160)
#define     USB0_EP0OUTDATA_W9                                                (USB0_BASE+0X164)
#define     USB0_EP0OUTDATA_W10                                               (USB0_BASE+0X168)
#define     USB0_EP0OUTDATA_W11                                               (USB0_BASE+0X16C)
#define     USB0_EP0OUTDATA_W12                                               (USB0_BASE+0X170)
#define     USB0_EP0OUTDATA_W13                                               (USB0_BASE+0X174)
#define     USB0_EP0OUTDATA_W14                                               (USB0_BASE+0X178)
#define     USB0_EP0OUTDATA_W15                                               (USB0_BASE+0X17C)
#define     USB0_SETUPDATA_W0                                                 (USB0_BASE+0X180)
#define     USB0_SETUPDATA_W1                                                 (USB0_BASE+0X184)
#define     USB0_INXIRQ                                                       (USB0_BASE+0x0188)
#define     USB0_OUTXIRQ                                                      (USB0_BASE+0x018A)
#define     USB0_USBIRQ                                                       (USB0_BASE+0x018C)
#define     USB0_OUTXPNGIRQ                                                   (USB0_BASE+0x018E)
#define     USB0_INXIEN                                                       (USB0_BASE+0x0194)
#define     USB0_OUTXIEN                                                      (USB0_BASE+0x0196)
#define     USB0_USBIEN                                                       (USB0_BASE+0x0198)
#define     USB0_OUTXPNGIEN                                                   (USB0_BASE+0x019A)
#define     USB0_INXTOKIRQ                                                    (USB0_BASE+0x0190)
#define     USB0_OUTXTOKIRQ                                                   (USB0_BASE+0x0191)
#define     USB0_INXTOKIEN                                                    (USB0_BASE+0x019C)
#define     USB0_OUTXTOKIEN                                                   (USB0_BASE+0x019D)
#define     USB0_IVECT                                                        (USB0_BASE+0x01A0)
#define     USB0_ENDPRST                                                      (USB0_BASE+0x01A2)
#define     USB0_USBCS                                                        (USB0_BASE+0x01A3)
#define     USB0_FRMNRL                                                       (USB0_BASE+0x01A4)
#define     USB0_FRMNRH                                                       (USB0_BASE+0x01A5)
#define     USB0_FNADDR                                                       (USB0_BASE+0x01A6)
#define     USB0_CLKGATE                                                      (USB0_BASE+0x01A7)
#define     USB0_FIFOCTRL                                                     (USB0_BASE+0x01A8)
#define     USB0_OUT1STADDR                                                   (USB0_BASE+0x0304)
#define     USB0_OUT2STADDR                                                   (USB0_BASE+0x0308)
#define     USB0_OUT3STADDR                                                   (USB0_BASE+0x030C)
#define     USB0_OUT4STADDR                                                   (USB0_BASE+0x0310)
#define     USB0_OUT5STADDR                                                   (USB0_BASE+0x0314)
#define     USB0_IN1STADDR                                                    (USB0_BASE+0x0344)
#define     USB0_IN2STADDR                                                    (USB0_BASE+0x0348)
#define     USB0_IN3STADDR                                                    (USB0_BASE+0x034C)
#define     USB0_IN4STADDR                                                    (USB0_BASE+0x0350)
#define     USB0_IN5STADDR                                                    (USB0_BASE+0x0354)
#define     USB0_USBERESET                                                    (USB0_BASE+0x0400)
#define     USB0_TA_BCON_COUNT                                                (USB0_BASE+0x0401)
#define     USB0_VBUSDBCTIMERL                                                (USB0_BASE+0x0402)
#define     USB0_VBUSDBCTIMERH                                                (USB0_BASE+0x0403)
#define     USB0_VDCTRL                                                       (USB0_BASE+0x0404)
#define     USB0_VDSTATE                                                      (USB0_BASE+0x0405)
#define     USB0_BKDOOR                                                       (USB0_BASE+0x0406)
#define     USB0_DBGMODE                                                      (USB0_BASE+0x0407)
#define     USB0_SRPCTRL                                                      (USB0_BASE+0x0408)
#define     USB0_USBEIRQ                                                      (USB0_BASE+0x040A)
#define     USB0_USBEIEN                                                      (USB0_BASE+0x040C)
#define     USB0_UDMAIRQ                                                      (USB0_BASE+0x040E)
#define     USB0_UDMAIEN                                                      (USB0_BASE+0x040F)
#define     USB0_OUTXSHORTPCKIRQ                                              (USB0_BASE+0x0410)
#define     USB0_OUTXSHORTPCKIEN                                              (USB0_BASE+0x0412)
#define     USB0_OUTXNAKCTRL                                                  (USB0_BASE+0x0414)
#define     USB0_HCINXSTART                                                   (USB0_BASE+0x0416)
#define     USB0_HCINXENDIRQ                                                  (USB0_BASE+0x0418)
#define     USB0_HCINXENDIEN                                                  (USB0_BASE+0x041A)
#define     USB0_HCIN1_COUNTL                                                 (USB0_BASE+0x0420)
#define     USB0_HCIN2_COUNTL                                                 (USB0_BASE+0x0424)
#define     USB0_HCIN3_COUNTL                                                 (USB0_BASE+0x0428)
#define     USB0_HCIN4_COUNTL                                                 (USB0_BASE+0x042c)
#define     USB0_HCIN5_COUNTL                                                 (USB0_BASE+0x0430)
#define     USB0_HCIN1_COUNTH                                                 (USB0_BASE+0x0421)
#define     USB0_HCIN2_COUNTH                                                 (USB0_BASE+0x0425)
#define     USB0_HCIN3_COUNTH                                                 (USB0_BASE+0x0429)
#define     USB0_HCIN4_COUNTH                                                 (USB0_BASE+0x042d)
#define     USB0_HCIN5_COUNTH                                                 (USB0_BASE+0x0431)
#define     USB0_INXBUFEMPTYIRQ                                               (USB0_BASE+0x0440)
#define     USB0_INXBUFEMPTYIEN                                               (USB0_BASE+0x0442)
#define     USB0_INXBUFEMPTYCTRL                                              (USB0_BASE+0x0444)
#define     USB0_OUTXZEROPCKIRQ                                               (USB0_BASE+0x0448)
#define     USB0_OUTXZEROPCKIEN                                               (USB0_BASE+0x044a)
#define     USB0_UDMA1MEMADDR                                                 (USB0_BASE+0x0450)
#define     USB0_UDMA1EPSEL                                                   (USB0_BASE+0x0454)
#define     USB0_UDMA1COM                                                     (USB0_BASE+0x0455)
#define     USB0_UDMA1CNTL                                                    (USB0_BASE+0x0458)
#define     USB0_UDMA1CNTM                                                    (USB0_BASE+0x0459)
#define     USB0_UDMA1CNTH                                                    (USB0_BASE+0x045A)
#define     USB0_UDMA1REML                                                    (USB0_BASE+0x045C)
#define     USB0_UDMA1REMM                                                    (USB0_BASE+0x045D)
#define     USB0_UDMA1REMH                                                    (USB0_BASE+0x045E)
#define     USB0_UDMA2MEMADDR                                                 (USB0_BASE+0x0460)
#define     USB0_UDMA2EPSEL                                                   (USB0_BASE+0x0464)
#define     USB0_UDMA2COM                                                     (USB0_BASE+0x0465)
#define     USB0_UDMA2CNTL                                                    (USB0_BASE+0x0468)
#define     USB0_UDMA2CNTM                                                    (USB0_BASE+0x0469)
#define     USB0_UDMA2CNTH                                                    (USB0_BASE+0x046A)
#define     USB0_UDMA2REML                                                    (USB0_BASE+0x046C)
#define     USB0_UDMA2REMM                                                    (USB0_BASE+0x046D)
#define     USB0_UDMA2REMH                                                    (USB0_BASE+0x046E)

//--------------Bits Location------------------------------------------//
//--------------USB1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USB1_BASE                                                         0xB0250000
#define     USB1_OTGIRQ                                                       (USB1_BASE+0x01BC)
#define     USB1_OTGSTATE                                                     (USB1_BASE+0x01BD)
#define     USB1_OTGCTRL                                                      (USB1_BASE+0x01BE)
#define     USB1_OTGSTATUS                                                    (USB1_BASE+0x01BF)
#define     USB1_OTGIEN                                                       (USB1_BASE+0x01C0)
#define     USB1_TAAIDLBDIS                                                   (USB1_BASE+0x01C1)
#define     USB1_TAWAITBCON                                                   (USB1_BASE+0x01C2)
#define     USB1_TBVBUSPLS                                                    (USB1_BASE+0x01C3)
#define     USB1_TBVBUSDISPLS                                                 (USB1_BASE+0x01C7)
#define     USB1_HCEP0CTRL                                                    (USB1_BASE+0x00C0)
#define     USB1_HCOUT1CTRL                                                   (USB1_BASE+0x00C4)
#define     USB1_HCOUT2CTRL                                                   (USB1_BASE+0x00C8)
#define     USB1_HCOUT3CTRL                                                   (USB1_BASE+0x00CC)
#define     USB1_HCOUT4CTRL                                                   (USB1_BASE+0x00D0)
#define     USB1_HCOUT5CTRL                                                   (USB1_BASE+0x00D4)
#define     USB1_HCOUT0ERR                                                    (USB1_BASE+0x00C1)
#define     USB1_HCOUT1ERR                                                    (USB1_BASE+0x00C5)
#define     USB1_HCOUT2ERR                                                    (USB1_BASE+0x00C9)
#define     USB1_HCOUT3ERR                                                    (USB1_BASE+0x00CD)
#define     USB1_HCOUT4ERR                                                    (USB1_BASE+0x00D1)
#define     USB1_HCOUT5ERR                                                    (USB1_BASE+0x00D5)
#define     USB1_HCIN1CTRL                                                    (USB1_BASE+0x00C6)
#define     USB1_HCIN2CTRL                                                    (USB1_BASE+0x00CA)
#define     USB1_HCIN3CTRL                                                    (USB1_BASE+0x00CE)
#define     USB1_HCIN4CTRL                                                    (USB1_BASE+0x00D2)
#define     USB1_HCIN5CTRL                                                    (USB1_BASE+0x00D6)
#define     USB1_HCIN0ERR                                                     (USB1_BASE+0x00C3)
#define     USB1_HCIN1ERR                                                     (USB1_BASE+0x00C7)
#define     USB1_HCIN2ERR                                                     (USB1_BASE+0x00CB)
#define     USB1_HCIN3ERR                                                     (USB1_BASE+0x00CF)
#define     USB1_HCIN4ERR                                                     (USB1_BASE+0x00D3)
#define     USB1_HCIN5ERR                                                     (USB1_BASE+0x00D7)
#define     USB1_HCPORTCTRL                                                   (USB1_BASE+0x01AB)
#define     USB1_HCFRMNRL                                                     (USB1_BASE+0x01AC)
#define     USB1_HCFRMNRH                                                     (USB1_BASE+0x01AD)
#define     USB1_HCFRMREMAINL                                                 (USB1_BASE+0x01AE)
#define     USB1_HCFRMREMAINH                                                 (USB1_BASE+0x01AF)
#define     USB1_HCINXERRIRQ                                                  (USB1_BASE+0x01B4)
#define     USB1_HCOUTXERRIRQ                                                 (USB1_BASE+0x01B6)
#define     USB1_HCINXERRIEN                                                  (USB1_BASE+0x01B8)
#define     USB1_HCOUTXERRIEN                                                 (USB1_BASE+0x01BA)
#define     USB1_HCIN0MAXPCK                                                  (USB1_BASE+0x01E0)
#define     USB1_HCIN1MAXPCKL                                                 (USB1_BASE+0x01E2)
#define     USB1_HCIN2MAXPCKL                                                 (USB1_BASE+0x01E4)
#define     USB1_HCIN3MAXPCKL                                                 (USB1_BASE+0x01E6)
#define     USB1_HCIN4MAXPCKL                                                 (USB1_BASE+0x01E8)
#define     USB1_HCIN5MAXPCKL                                                 (USB1_BASE+0x01EA)
#define     USB1_HCIN1MAXPCKH                                                 (USB1_BASE+0x01E3)
#define     USB1_HCIN2MAXPCKH                                                 (USB1_BASE+0x01E5)
#define     USB1_HCIN3MAXPCKH                                                 (USB1_BASE+0x01E7)
#define     USB1_HCIN4MAXPCKH                                                 (USB1_BASE+0x01E9)
#define     USB1_HCIN5MAXPCKH                                                 (USB1_BASE+0x01EB)
#define     USB1_HCOUT1MAXPCKL                                                (USB1_BASE+0x03E2)
#define     USB1_HCOUT2MAXPCKL                                                (USB1_BASE+0x03E4)
#define     USB1_HCOUT3MAXPCKL                                                (USB1_BASE+0x03E6)
#define     USB1_HCOUT4MAXPCKL                                                (USB1_BASE+0x03E8)
#define     USB1_HCOUT5MAXPCKL                                                (USB1_BASE+0x03EA)
#define     USB1_HCOUT1MAXPCKH                                                (USB1_BASE+0x03E3)
#define     USB1_HCOUT2MAXPCKH                                                (USB1_BASE+0x03E5)
#define     USB1_HCOUT3MAXPCKH                                                (USB1_BASE+0x03E7)
#define     USB1_HCOUT4MAXPCKH                                                (USB1_BASE+0x03E9)
#define     USB1_HCOUT5MAXPCKH                                                (USB1_BASE+0x03EB)
#define     USB1_OUT0BC                                                       (USB1_BASE+0x0000)
#define     USB1_IN0BC                                                        (USB1_BASE+0x0001)
#define     USB1_EP0CS                                                        (USB1_BASE+0x0002)
#define     USB1_OUT1BCL                                                      (USB1_BASE+0x0008)
#define     USB1_OUT2BCL                                                      (USB1_BASE+0x0010)
#define     USB1_OUT3BCL                                                      (USB1_BASE+0x0018)
#define     USB1_OUT4BCL                                                      (USB1_BASE+0x0020)
#define     USB1_OUT5BCL                                                      (USB1_BASE+0x0028)
#define     USB1_OUT1BCH                                                      (USB1_BASE+0x0009)
#define     USB1_OUT2BCH                                                      (USB1_BASE+0x0011)
#define     USB1_OUT3BCH                                                      (USB1_BASE+0x0019)
#define     USB1_OUT4BCH                                                      (USB1_BASE+0x0021)
#define     USB1_OUT5BCH                                                      (USB1_BASE+0x0029)
#define     USB1_OUT1CS                                                       (USB1_BASE+0x000B)
#define     USB1_OUT2CS                                                       (USB1_BASE+0x0013)
#define     USB1_OUT3CS                                                       (USB1_BASE+0x001B)
#define     USB1_OUT4CS                                                       (USB1_BASE+0x0023)
#define     USB1_OUT5CS                                                       (USB1_BASE+0x002B)
#define     USB1_OUT1CON                                                      (USB1_BASE+0x000A)
#define     USB1_OUT2CON                                                      (USB1_BASE+0x0012)
#define     USB1_OUT3CON                                                      (USB1_BASE+0x001A)
#define     USB1_OUT4CON                                                      (USB1_BASE+0x0022)
#define     USB1_OUT5CON                                                      (USB1_BASE+0x002A)
#define     USB1_IN1BCL                                                       (USB1_BASE+0x000C)
#define     USB1_IN2BCL                                                       (USB1_BASE+0x0014)
#define     USB1_IN3BCL                                                       (USB1_BASE+0x001C)
#define     USB1_IN4BCL                                                       (USB1_BASE+0x0024)
#define     USB1_IN5BCL                                                       (USB1_BASE+0x002C)
#define     USB1_IN1BCH                                                       (USB1_BASE+0x000D)
#define     USB1_IN2BCH                                                       (USB1_BASE+0x0015)
#define     USB1_IN3BCH                                                       (USB1_BASE+0x001D)
#define     USB1_IN4BCH                                                       (USB1_BASE+0x0025)
#define     USB1_IN5BCH                                                       (USB1_BASE+0x002D)
#define     USB1_IN1CS                                                        (USB1_BASE+0x000F)
#define     USB1_IN2CS                                                        (USB1_BASE+0x0017)
#define     USB1_IN3CS                                                        (USB1_BASE+0x001F)
#define     USB1_IN4CS                                                        (USB1_BASE+0x0027)
#define     USB1_IN5CS                                                        (USB1_BASE+0x002F)
#define     USB1_IN1CON                                                       (USB1_BASE+0x000E)
#define     USB1_IN2CON                                                       (USB1_BASE+0x0016)
#define     USB1_IN3CON                                                       (USB1_BASE+0x001E)
#define     USB1_IN4CON                                                       (USB1_BASE+0x0026)
#define     USB1_IN5CON                                                       (USB1_BASE+0x002E)
#define     USB1_FIFO1DATA                                                    (USB1_BASE+0x0084)
#define     USB1_FIFO2DATA                                                    (USB1_BASE+0x0088)
#define     USB1_FIFO3DATA                                                    (USB1_BASE+0x008C)
#define     USB1_FIFO4DATA                                                    (USB1_BASE+0x0090)
#define     USB1_FIFO5DATA                                                    (USB1_BASE+0x0094)
#define     USB1_EP0INDATA_W0                                                 (USB1_BASE+0X100)
#define     USB1_EP0INDATA_W1                                                 (USB1_BASE+0X104)
#define     USB1_EP0INDATA_W2                                                 (USB1_BASE+0X108)
#define     USB1_EP0INDATA_W3                                                 (USB1_BASE+0X10C)
#define     USB1_EP0INDATA_W4                                                 (USB1_BASE+0X110)
#define     USB1_EP0INDATA_W5                                                 (USB1_BASE+0X114)
#define     USB1_EP0INDATA_W6                                                 (USB1_BASE+0X118)
#define     USB1_EP0INDATA_W7                                                 (USB1_BASE+0X11C)
#define     USB1_EP0INDATA_W8                                                 (USB1_BASE+0X120)
#define     USB1_EP0INDATA_W9                                                 (USB1_BASE+0X124)
#define     USB1_EP0INDATA_W10                                                (USB1_BASE+0X128)
#define     USB1_EP0INDATA_W11                                                (USB1_BASE+0X12C)
#define     USB1_EP0INDATA_W12                                                (USB1_BASE+0X130)
#define     USB1_EP0INDATA_W13                                                (USB1_BASE+0X134)
#define     USB1_EP0INDATA_W14                                                (USB1_BASE+0X138)
#define     USB1_EP0INDATA_W15                                                (USB1_BASE+0X13C)
#define     USB1_EP0OUTDATA_W0                                                (USB1_BASE+0X140)
#define     USB1_EP0OUTDATA_W1                                                (USB1_BASE+0X144)
#define     USB1_EP0OUTDATA_W2                                                (USB1_BASE+0X148)
#define     USB1_EP0OUTDATA_W3                                                (USB1_BASE+0X14C)
#define     USB1_EP0OUTDATA_W4                                                (USB1_BASE+0X150)
#define     USB1_EP0OUTDATA_W5                                                (USB1_BASE+0X154)
#define     USB1_EP0OUTDATA_W6                                                (USB1_BASE+0X158)
#define     USB1_EP0OUTDATA_W7                                                (USB1_BASE+0X15C)
#define     USB1_EP0OUTDATA_W8                                                (USB1_BASE+0X160)
#define     USB1_EP0OUTDATA_W9                                                (USB1_BASE+0X164)
#define     USB1_EP0OUTDATA_W10                                               (USB1_BASE+0X168)
#define     USB1_EP0OUTDATA_W11                                               (USB1_BASE+0X16C)
#define     USB1_EP0OUTDATA_W12                                               (USB1_BASE+0X170)
#define     USB1_EP0OUTDATA_W13                                               (USB1_BASE+0X174)
#define     USB1_EP0OUTDATA_W14                                               (USB1_BASE+0X178)
#define     USB1_EP0OUTDATA_W15                                               (USB1_BASE+0X17C)
#define     USB1_SETUPDATA_W0                                                 (USB1_BASE+0X180)
#define     USB1_SETUPDATA_W1                                                 (USB1_BASE+0X184)
#define     USB1_INXIRQ                                                       (USB1_BASE+0x0188)
#define     USB1_OUTXIRQ                                                      (USB1_BASE+0x018A)
#define     USB1_USBIRQ                                                       (USB1_BASE+0x018C)
#define     USB1_OUTXPNGIRQ                                                   (USB1_BASE+0x018E)
#define     USB1_INXIEN                                                       (USB1_BASE+0x0194)
#define     USB1_OUTXIEN                                                      (USB1_BASE+0x0196)
#define     USB1_USBIEN                                                       (USB1_BASE+0x0198)
#define     USB1_OUTXPNGIEN                                                   (USB1_BASE+0x019A)
#define     USB1_INXTOKIRQ                                                    (USB1_BASE+0x0190)
#define     USB1_OUTXTOKIRQ                                                   (USB1_BASE+0x0191)
#define     USB1_INXTOKIEN                                                    (USB1_BASE+0x019C)
#define     USB1_OUTXTOKIEN                                                   (USB1_BASE+0x019D)
#define     USB1_IVECT                                                        (USB1_BASE+0x01A0)
#define     USB1_ENDPRST                                                      (USB1_BASE+0x01A2)
#define     USB1_USBCS                                                        (USB1_BASE+0x01A3)
#define     USB1_FRMNRL                                                       (USB1_BASE+0x01A4)
#define     USB1_FRMNRH                                                       (USB1_BASE+0x01A5)
#define     USB1_FNADDR                                                       (USB1_BASE+0x01A6)
#define     USB1_CLKGATE                                                      (USB1_BASE+0x01A7)
#define     USB1_FIFOCTRL                                                     (USB1_BASE+0x01A8)
#define     USB1_OUT1STADDR                                                   (USB1_BASE+0x0304)
#define     USB1_OUT2STADDR                                                   (USB1_BASE+0x0308)
#define     USB1_OUT3STADDR                                                   (USB1_BASE+0x030C)
#define     USB1_OUT4STADDR                                                   (USB1_BASE+0x0310)
#define     USB1_OUT5STADDR                                                   (USB1_BASE+0x0314)
#define     USB1_IN1STADDR                                                    (USB1_BASE+0x0344)
#define     USB1_IN2STADDR                                                    (USB1_BASE+0x0348)
#define     USB1_IN3STADDR                                                    (USB1_BASE+0x034C)
#define     USB1_IN4STADDR                                                    (USB1_BASE+0x0350)
#define     USB1_IN5STADDR                                                    (USB1_BASE+0x0354)
#define     USB1_USBERESET                                                    (USB1_BASE+0x0400)
#define     USB1_TA_BCON_COUNT                                                (USB1_BASE+0x0401)
#define     USB1_VBUSDBCTIMERL                                                (USB1_BASE+0x0402)
#define     USB1_VBUSDBCTIMERH                                                (USB1_BASE+0x0403)
#define     USB1_VDCTRL                                                       (USB1_BASE+0x0404)
#define     USB1_VDSTATE                                                      (USB1_BASE+0x0405)
#define     USB1_BKDOOR                                                       (USB1_BASE+0x0406)
#define     USB1_DBGMODE                                                      (USB1_BASE+0x0407)
#define     USB1_SRPCTRL                                                      (USB1_BASE+0x0408)
#define     USB1_USBEIRQ                                                      (USB1_BASE+0x040A)
#define     USB1_USBEIEN                                                      (USB1_BASE+0x040C)
#define     USB1_UDMAIRQ                                                      (USB1_BASE+0x040E)
#define     USB1_UDMAIEN                                                      (USB1_BASE+0x040F)
#define     USB1_OUTXSHORTPCKIRQ                                              (USB1_BASE+0x0410)
#define     USB1_OUTXSHORTPCKIEN                                              (USB1_BASE+0x0412)
#define     USB1_OUTXNAKCTRL                                                  (USB1_BASE+0x0414)
#define     USB1_HCINXSTART                                                   (USB1_BASE+0x0416)
#define     USB1_HCINXENDIRQ                                                  (USB1_BASE+0x0418)
#define     USB1_HCINXENDIEN                                                  (USB1_BASE+0x041A)
#define     USB1_HCIN1_COUNTL                                                 (USB1_BASE+0x0420)
#define     USB1_HCIN2_COUNTL                                                 (USB1_BASE+0x0424)
#define     USB1_HCIN3_COUNTL                                                 (USB1_BASE+0x0428)
#define     USB1_HCIN4_COUNTL                                                 (USB1_BASE+0x042c)
#define     USB1_HCIN5_COUNTL                                                 (USB1_BASE+0x0430)
#define     USB1_HCIN1_COUNTH                                                 (USB1_BASE+0x0421)
#define     USB1_HCIN2_COUNTH                                                 (USB1_BASE+0x0425)
#define     USB1_HCIN3_COUNTH                                                 (USB1_BASE+0x0429)
#define     USB1_HCIN4_COUNTH                                                 (USB1_BASE+0x042d)
#define     USB1_HCIN5_COUNTH                                                 (USB1_BASE+0x0431)
#define     USB1_INXBUFEMPTYIRQ                                               (USB1_BASE+0x0440)
#define     USB1_INXBUFEMPTYIEN                                               (USB1_BASE+0x0442)
#define     USB1_INXBUFEMPTYCTRL                                              (USB1_BASE+0x0444)
#define     USB1_OUTXZEROPCKIRQ                                               (USB1_BASE+0x0448)
#define     USB1_OUTXZEROPCKIEN                                               (USB1_BASE+0x044a)
#define     USB1_UDMA1MEMADDR                                                 (USB1_BASE+0x0450)
#define     USB1_UDMA1EPSEL                                                   (USB1_BASE+0x0454)
#define     USB1_UDMA1COM                                                     (USB1_BASE+0x0455)
#define     USB1_UDMA1CNTL                                                    (USB1_BASE+0x0458)
#define     USB1_UDMA1CNTM                                                    (USB1_BASE+0x0459)
#define     USB1_UDMA1CNTH                                                    (USB1_BASE+0x045A)
#define     USB1_UDMA1REML                                                    (USB1_BASE+0x045C)
#define     USB1_UDMA1REMM                                                    (USB1_BASE+0x045D)
#define     USB1_UDMA1REMH                                                    (USB1_BASE+0x045E)
#define     USB1_UDMA2MEMADDR                                                 (USB1_BASE+0x0460)
#define     USB1_UDMA2EPSEL                                                   (USB1_BASE+0x0464)
#define     USB1_UDMA2COM                                                     (USB1_BASE+0x0465)
#define     USB1_UDMA2CNTL                                                    (USB1_BASE+0x0468)
#define     USB1_UDMA2CNTM                                                    (USB1_BASE+0x0469)
#define     USB1_UDMA2CNTH                                                    (USB1_BASE+0x046A)
#define     USB1_UDMA2REML                                                    (USB1_BASE+0x046C)
#define     USB1_UDMA2REMM                                                    (USB1_BASE+0x046D)
#define     USB1_UDMA2REMH                                                    (USB1_BASE+0x046E)

//--------------Bits Location------------------------------------------//
//--------------USBH (for ATM7023/ATM7021) -------------------------------------------//
//--------------Register Address---------------------------------------//
#define     USBH_BASE                                                         0xB0260000
#define     USBH_OUT0BC                                                       (USBH_BASE+0x0000)
#define     USBH_IN0BC                                                        (USBH_BASE+0x0001)
#define     USBH_EP0CS                                                        (USBH_BASE+0x0002)
#define     USBH_OUT1BCL                                                      (USBH_BASE+0x0008)
#define     USBH_OUT2BCL                                                      (USBH_BASE+0x0010)
#define     USBH_OUT3BCL                                                      (USBH_BASE+0x0018)
#define     USBH_OUT4BCL                                                      (USBH_BASE+0x0020)
#define     USBH_OUT5BCL                                                      (USBH_BASE+0x0028)
#define     USBH_OUT6BCL                                                      (USBH_BASE+0x0030)
#define     USBH_OUT7BCL                                                      (USBH_BASE+0x0038)
#define     USBH_OUT8BCL                                                      (USBH_BASE+0x0040)
#define     USBH_OUT9BCL                                                      (USBH_BASE+0x0048)
#define     USBH_OUT10BCL                                                     (USBH_BASE+0x0050)
#define     USBH_OUT11BCL                                                     (USBH_BASE+0x0058)
#define     USBH_OUT12BCL                                                     (USBH_BASE+0x0060)
#define     USBH_OUT13BCL                                                     (USBH_BASE+0x0068)
#define     USBH_OUT14BCL                                                     (USBH_BASE+0x0070)
#define     USBH_OUT15BCL                                                     (USBH_BASE+0x0078)
#define     USBH_OUT1BCH                                                      (USBH_BASE+0x0009)
#define     USBH_OUT2BCH                                                      (USBH_BASE+0x0011)
#define     USBH_OUT3BCH                                                      (USBH_BASE+0x0019)
#define     USBH_OUT4BCH                                                      (USBH_BASE+0x0021)
#define     USBH_OUT5BCH                                                      (USBH_BASE+0x0029)
#define     USBH_OUT6BCH                                                      (USBH_BASE+0x0031)
#define     USBH_OUT7BCH                                                      (USBH_BASE+0x0039)
#define     USBH_OUT8BCH                                                      (USBH_BASE+0x0041)
#define     USBH_OUT9BCH                                                      (USBH_BASE+0x0049)
#define     USBH_OUT10BCH                                                     (USBH_BASE+0x0051)
#define     USBH_OUT11BCH                                                     (USBH_BASE+0x0059)
#define     USBH_OUT12BCH                                                     (USBH_BASE+0x0061)
#define     USBH_OUT13BCH                                                     (USBH_BASE+0x0069)
#define     USBH_OUT14BCH                                                     (USBH_BASE+0x0071)
#define     USBH_OUT15BCH                                                     (USBH_BASE+0x0079)
#define     USBH_OUT1CON                                                      (USBH_BASE+0x000A)
#define     USBH_OUT2CON                                                      (USBH_BASE+0x0012)
#define     USBH_OUT3CON                                                      (USBH_BASE+0x001A)
#define     USBH_OUT4CON                                                      (USBH_BASE+0x0022)
#define     USBH_OUT5CON                                                      (USBH_BASE+0x002A)
#define     USBH_OUT6CON                                                      (USBH_BASE+0x0032)
#define     USBH_OUT7CON                                                      (USBH_BASE+0x003A)
#define     USBH_OUT8CON                                                      (USBH_BASE+0x0042)
#define     USBH_OUT9CON                                                      (USBH_BASE+0x004A)
#define     USBH_OUT10CON                                                     (USBH_BASE+0x0052)
#define     USBH_OUT11CON                                                     (USBH_BASE+0x005A)
#define     USBH_OUT12CON                                                     (USBH_BASE+0x0062)
#define     USBH_OUT13CON                                                     (USBH_BASE+0x006A)
#define     USBH_OUT14CON                                                     (USBH_BASE+0x0072)
#define     USBH_OUT15CON                                                     (USBH_BASE+0x007A)
#define     USBH_OUT1CS                                                       (USBH_BASE+0x000B)
#define     USBH_OUT2CS                                                       (USBH_BASE+0x0013)
#define     USBH_OUT3CS                                                       (USBH_BASE+0x001B)
#define     USBH_OUT4CS                                                       (USBH_BASE+0x0023)
#define     USBH_OUT5CS                                                       (USBH_BASE+0x002B)
#define     USBH_OUT6CS                                                       (USBH_BASE+0x0033)
#define     USBH_OUT7CS                                                       (USBH_BASE+0x003B)
#define     USBH_OUT8CS                                                       (USBH_BASE+0x0043)
#define     USBH_OUT9CS                                                       (USBH_BASE+0x004B)
#define     USBH_OUT10CS                                                      (USBH_BASE+0x0053)
#define     USBH_OUT11CS                                                      (USBH_BASE+0x005B)
#define     USBH_OUT12CS                                                      (USBH_BASE+0x0063)
#define     USBH_OUT13CS                                                      (USBH_BASE+0x006B)
#define     USBH_OUT14CS                                                      (USBH_BASE+0x0073)
#define     USBH_OUT15CS                                                      (USBH_BASE+0x007B)
#define     USBH_IN1BCL                                                       (USBH_BASE+0x000C)
#define     USBH_IN2BCL                                                       (USBH_BASE+0x0014)
#define     USBH_IN3BCL                                                       (USBH_BASE+0x001C)
#define     USBH_IN4BCL                                                       (USBH_BASE+0x0024)
#define     USBH_IN5BCL                                                       (USBH_BASE+0x002C)
#define     USBH_IN6BCL                                                       (USBH_BASE+0x0034)
#define     USBH_IN7BCL                                                       (USBH_BASE+0x003C)
#define     USBH_IN8BCL                                                       (USBH_BASE+0x0044)
#define     USBH_IN9BCL                                                       (USBH_BASE+0x004C)
#define     USBH_IN10BCL                                                      (USBH_BASE+0x0054)
#define     USBH_IN11BCL                                                      (USBH_BASE+0x005C)
#define     USBH_IN12BCL                                                      (USBH_BASE+0x0064)
#define     USBH_IN13BCL                                                      (USBH_BASE+0x006C)
#define     USBH_IN14BCL                                                      (USBH_BASE+0x0074)
#define     USBH_IN15BCL                                                      (USBH_BASE+0x007C)
#define     USBH_IN1BCH                                                       (USBH_BASE+0x000D)
#define     USBH_IN2BCH                                                       (USBH_BASE+0x0015)
#define     USBH_IN3BCH                                                       (USBH_BASE+0x001D)
#define     USBH_IN4BCH                                                       (USBH_BASE+0x0025)
#define     USBH_IN5BCH                                                       (USBH_BASE+0x002D)
#define     USBH_IN6BCH                                                       (USBH_BASE+0x0035)
#define     USBH_IN7BCH                                                       (USBH_BASE+0x003D)
#define     USBH_IN8BCH                                                       (USBH_BASE+0x0045)
#define     USBH_IN9BCH                                                       (USBH_BASE+0x004D)
#define     USBH_IN10BCH                                                      (USBH_BASE+0x0055)
#define     USBH_IN11BCH                                                      (USBH_BASE+0x005D)
#define     USBH_IN12BCH                                                      (USBH_BASE+0x0065)
#define     USBH_IN13BCH                                                      (USBH_BASE+0x006D)
#define     USBH_IN14BCH                                                      (USBH_BASE+0x0075)
#define     USBH_IN15BCH                                                      (USBH_BASE+0x007D)
#define     USBH_IN1CON                                                       (USBH_BASE+0x000E)
#define     USBH_IN2CON                                                       (USBH_BASE+0x0016)
#define     USBH_IN3CON                                                       (USBH_BASE+0x001E)
#define     USBH_IN4CON                                                       (USBH_BASE+0x0026)
#define     USBH_IN5CON                                                       (USBH_BASE+0x002E)
#define     USBH_IN6CON                                                       (USBH_BASE+0x0036)
#define     USBH_IN7CON                                                       (USBH_BASE+0x003E)
#define     USBH_IN8CON                                                       (USBH_BASE+0x0046)
#define     USBH_IN9CON                                                       (USBH_BASE+0x004E)
#define     USBH_IN10CON                                                      (USBH_BASE+0x0056)
#define     USBH_IN11CON                                                      (USBH_BASE+0x005E)
#define     USBH_IN12CON                                                      (USBH_BASE+0x0066)
#define     USBH_IN13CON                                                      (USBH_BASE+0x006E)
#define     USBH_IN14CON                                                      (USBH_BASE+0x0076)
#define     USBH_IN15CON                                                      (USBH_BASE+0x007E)
#define     USBH_IN1CS                                                        (USBH_BASE+0x000F)
#define     USBH_IN2CS                                                        (USBH_BASE+0x0017)
#define     USBH_IN3CS                                                        (USBH_BASE+0x001F)
#define     USBH_IN4CS                                                        (USBH_BASE+0x0027)
#define     USBH_IN5CS                                                        (USBH_BASE+0x002F)
#define     USBH_IN6CS                                                        (USBH_BASE+0x0037)
#define     USBH_IN7CS                                                        (USBH_BASE+0x003F)
#define     USBH_IN8CS                                                        (USBH_BASE+0x0047)
#define     USBH_IN9CS                                                        (USBH_BASE+0x004F)
#define     USBH_IN10CS                                                       (USBH_BASE+0x0057)
#define     USBH_IN11CS                                                       (USBH_BASE+0x005F)
#define     USBH_IN12CS                                                       (USBH_BASE+0x0067)
#define     USBH_IN13CS                                                       (USBH_BASE+0x006F)
#define     USBH_IN14CS                                                       (USBH_BASE+0x0077)
#define     USBH_IN15CS                                                       (USBH_BASE+0x007F)
#define     USBH_HCEP0CTRL                                                    (USBH_BASE+0x00C0)
#define     USBH_HCOUT1CTRL                                                   (USBH_BASE+0x00C4)
#define     USBH_HCOUT2CTRL                                                   (USBH_BASE+0x00C8)
#define     USBH_HCOUT3CTRL                                                   (USBH_BASE+0x00CC)
#define     USBH_HCOUT4CTRL                                                   (USBH_BASE+0x00D0)
#define     USBH_HCOUT5CTRL                                                   (USBH_BASE+0x00D4)
#define     USBH_HCOUT6CTRL                                                   (USBH_BASE+0x00D8)
#define     USBH_HCOUT7CTRL                                                   (USBH_BASE+0x00DC)
#define     USBH_HCOUT8CTRL                                                   (USBH_BASE+0x00E0)
#define     USBH_HCOUT9CTRL                                                   (USBH_BASE+0x00E4)
#define     USBH_HCOUT10CTRL                                                  (USBH_BASE+0x00E8)
#define     USBH_HCOUT11CTRL                                                  (USBH_BASE+0x00EC)
#define     USBH_HCOUT12CTRL                                                  (USBH_BASE+0x00F0)
#define     USBH_HCOUT13CTRL                                                  (USBH_BASE+0x00F4)
#define     USBH_HCOUT14CTRL                                                  (USBH_BASE+0x00F8)
#define     USBH_HCOUT15CTRL                                                  (USBH_BASE+0x00FC)
#define     USBH_HCOUT0ERR                                                    (USBH_BASE+0x00C1)
#define     USBH_HCOUT1ERR                                                    (USBH_BASE+0x00C5)
#define     USBH_HCOUT2ERR                                                    (USBH_BASE+0x00C9)
#define     USBH_HCOUT3ERR                                                    (USBH_BASE+0x00CD)
#define     USBH_HCOUT4ERR                                                    (USBH_BASE+0x00D1)
#define     USBH_HCOUT5ERR                                                    (USBH_BASE+0x00D5)
#define     USBH_HCOUT6ERR                                                    (USBH_BASE+0x00D9)
#define     USBH_HCOUT7ERR                                                    (USBH_BASE+0x00DD)
#define     USBH_HCOUT8ERR                                                    (USBH_BASE+0x00E1)
#define     USBH_HCOUT9ERR                                                    (USBH_BASE+0x00E5)
#define     USBH_HCOUT10ERR                                                   (USBH_BASE+0x00E9)
#define     USBH_HCOUT11ERR                                                   (USBH_BASE+0x00ED)
#define     USBH_HCOUT12ERR                                                   (USBH_BASE+0x00F1)
#define     USBH_HCOUT13ERR                                                   (USBH_BASE+0x00F5)
#define     USBH_HCOUT14ERR                                                   (USBH_BASE+0x00F9)
#define     USBH_HCOUT15ERR                                                   (USBH_BASE+0x00FD)
#define     USBH_HCIN1CTRL                                                    (USBH_BASE+0x00C6)
#define     USBH_HCIN2CTRL                                                    (USBH_BASE+0x00CA)
#define     USBH_HCIN3CTRL                                                    (USBH_BASE+0x00CE)
#define     USBH_HCIN4CTRL                                                    (USBH_BASE+0x00D2)
#define     USBH_HCIN5CTRL                                                    (USBH_BASE+0x00D6)
#define     USBH_HCIN6CTRL                                                    (USBH_BASE+0x00DA)
#define     USBH_HCIN7CTRL                                                    (USBH_BASE+0x00DE)
#define     USBH_HCIN8CTRL                                                    (USBH_BASE+0x00E2)
#define     USBH_HCIN9CTRL                                                    (USBH_BASE+0x00E6)
#define     USBH_HCIN10CTRL                                                   (USBH_BASE+0x00EA)
#define     USBH_HCIN11CTRL                                                   (USBH_BASE+0x00EE)
#define     USBH_HCIN12CTRL                                                   (USBH_BASE+0x00F2)
#define     USBH_HCIN13CTRL                                                   (USBH_BASE+0x00F6)
#define     USBH_HCIN14CTRL                                                   (USBH_BASE+0x00FA)
#define     USBH_HCIN15CTRL                                                   (USBH_BASE+0x00FE)
#define     USBH_HCIN0ERR                                                     (USBH_BASE+0x00C3)
#define     USBH_HCIN1ERR                                                     (USBH_BASE+0x00C7)
#define     USBH_HCIN2ERR                                                     (USBH_BASE+0x00CB)
#define     USBH_HCIN3ERR                                                     (USBH_BASE+0x00CF)
#define     USBH_HCIN4ERR                                                     (USBH_BASE+0x00D3)
#define     USBH_HCIN5ERR                                                     (USBH_BASE+0x00D7)
#define     USBH_HCIN6ERR                                                     (USBH_BASE+0x00DB)
#define     USBH_HCIN7ERR                                                     (USBH_BASE+0x00DF)
#define     USBH_HCIN8ERR                                                     (USBH_BASE+0x00E3)
#define     USBH_HCIN9ERR                                                     (USBH_BASE+0x00E7)
#define     USBH_HCIN10ERR                                                    (USBH_BASE+0x00EB)
#define     USBH_HCIN11ERR                                                    (USBH_BASE+0x00EF)
#define     USBH_HCIN12ERR                                                    (USBH_BASE+0x00F3)
#define     USBH_HCIN13ERR                                                    (USBH_BASE+0x00F7)
#define     USBH_HCIN14ERR                                                    (USBH_BASE+0x00FB)
#define     USBH_HCIN15ERR                                                    (USBH_BASE+0x00FF)
#define     USBH_EP0INDATA_W0                                                 (USBH_BASE+0X100)
#define     USBH_EP0INDATA_W1                                                 (USBH_BASE+0X104)
#define     USBH_EP0INDATA_W2                                                 (USBH_BASE+0X108)
#define     USBH_EP0INDATA_W3                                                 (USBH_BASE+0X10C)
#define     USBH_EP0INDATA_W4                                                 (USBH_BASE+0X110)
#define     USBH_EP0INDATA_W5                                                 (USBH_BASE+0X114)
#define     USBH_EP0INDATA_W6                                                 (USBH_BASE+0X118)
#define     USBH_EP0INDATA_W7                                                 (USBH_BASE+0X11C)
#define     USBH_EP0INDATA_W8                                                 (USBH_BASE+0X120)
#define     USBH_EP0INDATA_W9                                                 (USBH_BASE+0X124)
#define     USBH_EP0INDATA_W10                                                (USBH_BASE+0X128)
#define     USBH_EP0INDATA_W11                                                (USBH_BASE+0X12C)
#define     USBH_EP0INDATA_W12                                                (USBH_BASE+0X130)
#define     USBH_EP0INDATA_W13                                                (USBH_BASE+0X134)
#define     USBH_EP0INDATA_W14                                                (USBH_BASE+0X138)
#define     USBH_EP0INDATA_W15                                                (USBH_BASE+0X13C)
#define     USBH_EP0OUTDATA_W0                                                (USBH_BASE+0X140)
#define     USBH_EP0OUTDATA_W1                                                (USBH_BASE+0X144)
#define     USBH_EP0OUTDATA_W2                                                (USBH_BASE+0X148)
#define     USBH_EP0OUTDATA_W3                                                (USBH_BASE+0X14C)
#define     USBH_EP0OUTDATA_W4                                                (USBH_BASE+0X150)
#define     USBH_EP0OUTDATA_W5                                                (USBH_BASE+0X154)
#define     USBH_EP0OUTDATA_W6                                                (USBH_BASE+0X158)
#define     USBH_EP0OUTDATA_W7                                                (USBH_BASE+0X15C)
#define     USBH_EP0OUTDATA_W8                                                (USBH_BASE+0X160)
#define     USBH_EP0OUTDATA_W9                                                (USBH_BASE+0X164)
#define     USBH_EP0OUTDATA_W10                                               (USBH_BASE+0X168)
#define     USBH_EP0OUTDATA_W11                                               (USBH_BASE+0X16C)
#define     USBH_EP0OUTDATA_W12                                               (USBH_BASE+0X170)
#define     USBH_EP0OUTDATA_W13                                               (USBH_BASE+0X174)
#define     USBH_EP0OUTDATA_W14                                               (USBH_BASE+0X178)
#define     USBH_EP0OUTDATA_W15                                               (USBH_BASE+0X17C)
#define     USBH_SETUPDATA_W0                                                 (USBH_BASE+0X180)
#define     USBH_SETUPDATA_W1                                                 (USBH_BASE+0X184)
#define     USBH_INXIRQ0                                                      (USBH_BASE+0x0188)
#define     USBH_INXIRQ1                                                      (USBH_BASE+0x0189)
#define     USBH_OUTXIRQ0                                                     (USBH_BASE+0x018A)
#define     USBH_OUTXIRQ1                                                     (USBH_BASE+0x018B)
#define     USBH_USBIRQ                                                       (USBH_BASE+0x018C)
#define     USBH_OUTXPNGIRQ0                                                  (USBH_BASE+0x018E)
#define     USBH_OUTXPNGIRQ1                                                  (USBH_BASE+0x018F)
#define     USBH_INXTOKIRQ0                                                   (USBH_BASE+0x0190)
#define     USBH_INXTOKIRQ1                                                   (USBH_BASE+0x0191)
#define     USBH_OUTXTOKIRQ0                                                  (USBH_BASE+0x0192)
#define     USBH_OUTXTOKIRQ1                                                  (USBH_BASE+0x0193)
#define     USBH_INXIEN0                                                      (USBH_BASE+0x0194)
#define     USBH_INXIEN1                                                      (USBH_BASE+0x0195)
#define     USBH_OUTXIEN0                                                     (USBH_BASE+0x0196)
#define     USBH_OUTXIEN1                                                     (USBH_BASE+0x0197)
#define     USBH_USBIEN                                                       (USBH_BASE+0x0198)
#define     USBH_OUTXPNGIEN0                                                  (USBH_BASE+0x019A)
#define     USBH_OUTXPNGIEN1                                                  (USBH_BASE+0x019B)
#define     USBH_INXTOKIEN0                                                   (USBH_BASE+0x019C)
#define     USBH_INXTOKIEN1                                                   (USBH_BASE+0x019D)
#define     USBH_OUTXTOKIEN0                                                  (USBH_BASE+0x019E)
#define     USBH_OUTXTOKIEN1                                                  (USBH_BASE+0x019F)
#define     USBH_IVECT                                                        (USBH_BASE+0x01A0)
#define     USBH_ENDPRST                                                      (USBH_BASE+0x01A2)
#define     USBH_USBCS                                                        (USBH_BASE+0x01A3)
#define     USBH_FRMNRL                                                       (USBH_BASE+0x01A4)
#define     USBH_FRMNRH                                                       (USBH_BASE+0x01A5)
#define     USBH_FNADDR                                                       (USBH_BASE+0x01A6)
#define     USBH_CLKGATE                                                      (USBH_BASE+0x01A7)
#define     USBH_HCTRAINTERVAL                                                (USBH_BASE+0x01A8)
#define     USBH_HCPORTCTRL                                                   (USBH_BASE+0x01AB)
#define     USBH_HCFRMNRL                                                     (USBH_BASE+0x01AC)
#define     USBH_HCFRMNRH                                                     (USBH_BASE+0x01AD)
#define     USBH_HCFRMREMAINL                                                 (USBH_BASE+0x01AE)
#define     USBH_HCFRMREMAINH                                                 (USBH_BASE+0x01AF)
#define     USBH_HCINXERRIRQ0                                                 (USBH_BASE+0x01B4)
#define     USBH_HCINXERRIRQ1                                                 (USBH_BASE+0x01B5)
#define     USBH_HCOUTXERRIRQ0                                                (USBH_BASE+0x01B6)
#define     USBH_HCOUTXERRIRQ1                                                (USBH_BASE+0x01B7)
#define     USBH_HCINXERRIEN0                                                 (USBH_BASE+0x01B8)
#define     USBH_HCINXERRIEN1                                                 (USBH_BASE+0x01B9)
#define     USBH_HCOUTXERRIEN0                                                (USBH_BASE+0x01BA)
#define     USBH_HCOUTXERRIEN1                                                (USBH_BASE+0x01BB)
#define     USBH_OTGIRQ                                                       (USBH_BASE+0x01BC)
#define     USBH_OTGSTATE                                                     (USBH_BASE+0x01BD)
#define     USBH_OTGCTRL                                                      (USBH_BASE+0x01BE)
#define     USBH_OTGSTATUS                                                    (USBH_BASE+0x01BF)
#define     USBH_OTGIEN                                                       (USBH_BASE+0x01C0)
#define     USBH_TAAIDLBDIS                                                   (USBH_BASE+0x01C1)
#define     USBH_TAWAITBCON                                                   (USBH_BASE+0x01C2)
#define     USBH_TBVBUSPLS                                                    (USBH_BASE+0x01C3)
#define     USBH_TBVBUSDISPLS                                                 (USBH_BASE+0x01C7)
#define     USBH_OUT0MAXPCK                                                   (USBH_BASE+0x01E0)
#define     USBH_OUT1MAXPCKL                                                  (USBH_BASE+0x01E2)
#define     USBH_OUT2MAXPCKL                                                  (USBH_BASE+0x01E4)
#define     USBH_OUT3MAXPCKL                                                  (USBH_BASE+0x01E6)
#define     USBH_OUT4MAXPCKL                                                  (USBH_BASE+0x01E8)
#define     USBH_OUT5MAXPCKL                                                  (USBH_BASE+0x01EA)
#define     USBH_OUT6MAXPCKL                                                  (USBH_BASE+0x01EC)
#define     USBH_OUT7MAXPCKL                                                  (USBH_BASE+0x01EE)
#define     USBH_OUT8MAXPCKL                                                  (USBH_BASE+0x01F0)
#define     USBH_OUT9MAXPCKL                                                  (USBH_BASE+0x01F2)
#define     USBH_OUT10MAXPCKL                                                 (USBH_BASE+0x01F4)
#define     USBH_OUT11MAXPCKL                                                 (USBH_BASE+0x01F6)
#define     USBH_OUT12MAXPCKL                                                 (USBH_BASE+0x01F8)
#define     USBH_OUT13MAXPCKL                                                 (USBH_BASE+0x01FA)
#define     USBH_OUT14MAXPCKL                                                 (USBH_BASE+0x01FC)
#define     USBH_OUT15MAXPCKL                                                 (USBH_BASE+0x01FE)
#define     USBH_OUT1MAXPCKH                                                  (USBH_BASE+0x01E3)
#define     USBH_OUT2MAXPCKH                                                  (USBH_BASE+0x01E5)
#define     USBH_OUT3MAXPCKH                                                  (USBH_BASE+0x01E7)
#define     USBH_OUT4MAXPCKH                                                  (USBH_BASE+0x01E9)
#define     USBH_OUT5MAXPCKH                                                  (USBH_BASE+0x01EB)
#define     USBH_OUT6MAXPCKH                                                  (USBH_BASE+0x01ED)
#define     USBH_OUT7MAXPCKH                                                  (USBH_BASE+0x01EF)
#define     USBH_OUT8MAXPCKH                                                  (USBH_BASE+0x01F1)
#define     USBH_OUT9MAXPCKH                                                  (USBH_BASE+0x01F3)
#define     USBH_OUT10MAXPCKH                                                 (USBH_BASE+0x01F5)
#define     USBH_OUT11MAXPCKH                                                 (USBH_BASE+0x01F7)
#define     USBH_OUT12MAXPCKH                                                 (USBH_BASE+0x01F9)
#define     USBH_OUT13MAXPCKH                                                 (USBH_BASE+0x01FB)
#define     USBH_OUT14MAXPCKH                                                 (USBH_BASE+0x01FD)
#define     USBH_OUT15MAXPCKH                                                 (USBH_BASE+0x01FF)
#define     USBH_HCEP0BINTERVAL                                               (USBH_BASE+0x0200)
#define     USBH_HCIN1BINTERVAL                                               (USBH_BASE+0x0208)
#define     USBH_HCIN2BINTERVAL                                               (USBH_BASE+0x0210)
#define     USBH_HCIN3BINTERVAL                                               (USBH_BASE+0x0218)
#define     USBH_HCIN4BINTERVAL                                               (USBH_BASE+0x0220)
#define     USBH_HCIN5BINTERVAL                                               (USBH_BASE+0x0228)
#define     USBH_HCIN6BINTERVAL                                               (USBH_BASE+0x0230)
#define     USBH_HCIN7BINTERVAL                                               (USBH_BASE+0x0238)
#define     USBH_HCIN8BINTERVAL                                               (USBH_BASE+0x0240)
#define     USBH_HCIN9BINTERVAL                                               (USBH_BASE+0x0248)
#define     USBH_HCIN10BINTERVAL                                              (USBH_BASE+0x0250)
#define     USBH_HCIN11BINTERVAL                                              (USBH_BASE+0x0258)
#define     USBH_HCIN12BINTERVAL                                              (USBH_BASE+0x0260)
#define     USBH_HCIN13BINTERVAL                                              (USBH_BASE+0x0268)
#define     USBH_HCIN14BINTERVAL                                              (USBH_BASE+0x0270)
#define     USBH_HCIN15BINTERVAL                                              (USBH_BASE+0x0278)
#define     USBH_HCEP0ADDR                                                    (USBH_BASE+0x201)
#define     USBH_HCIN1ADDR                                                    (USBH_BASE+0x0209)
#define     USBH_HCIN2ADDR                                                    (USBH_BASE+0x0211)
#define     USBH_HCIN3ADDR                                                    (USBH_BASE+0x0219)
#define     USBH_HCIN4ADDR                                                    (USBH_BASE+0x0221)
#define     USBH_HCIN5ADDR                                                    (USBH_BASE+0x0229)
#define     USBH_HCIN6ADDR                                                    (USBH_BASE+0x0231)
#define     USBH_HCIN7ADDR                                                    (USBH_BASE+0x0239)
#define     USBH_HCIN8ADDR                                                    (USBH_BASE+0x0241)
#define     USBH_HCIN9ADDR                                                    (USBH_BASE+0x0249)
#define     USBH_HCIN10ADDR                                                   (USBH_BASE+0x0251)
#define     USBH_HCIN11ADDR                                                   (USBH_BASE+0x0259)
#define     USBH_HCIN12ADDR                                                   (USBH_BASE+0x0261)
#define     USBH_HCIN13ADDR                                                   (USBH_BASE+0x0269)
#define     USBH_HCIN14ADDR                                                   (USBH_BASE+0x0271)
#define     USBH_HCIN15ADDR                                                   (USBH_BASE+0x0279)
#define     USBH_HCEP0PORT                                                    (USBH_BASE+0x0202)
#define     USBH_HCIN1PORT                                                    (USBH_BASE+0x020A)
#define     USBH_HCIN2PORT                                                    (USBH_BASE+0x0212)
#define     USBH_HCIN3PORT                                                    (USBH_BASE+0x021A)
#define     USBH_HCIN4PORT                                                    (USBH_BASE+0x0222)
#define     USBH_HCIN5PORT                                                    (USBH_BASE+0x022A)
#define     USBH_HCIN6PORT                                                    (USBH_BASE+0x0232)
#define     USBH_HCIN7PORT                                                    (USBH_BASE+0x023A)
#define     USBH_HCIN8PORT                                                    (USBH_BASE+0x0242)
#define     USBH_HCIN9PORT                                                    (USBH_BASE+0x024A)
#define     USBH_HCIN10PORT                                                   (USBH_BASE+0x0252)
#define     USBH_HCIN11PORT                                                   (USBH_BASE+0x025A)
#define     USBH_HCIN12PORT                                                   (USBH_BASE+0x0262)
#define     USBH_HCIN13PORT                                                   (USBH_BASE+0x026A)
#define     USBH_HCIN14PORT                                                   (USBH_BASE+0x0272)
#define     USBH_HCIN15PORT                                                   (USBH_BASE+0x027A)
#define     USBH_HCEP0SPILITCS                                                (USBH_BASE+0x0203)
#define     USBH_HCIN1SPILITCS                                                (USBH_BASE+0x020B)
#define     USBH_HCIN2SPILITCS                                                (USBH_BASE+0x0213)
#define     USBH_HCIN3SPILITCS                                                (USBH_BASE+0x021B)
#define     USBH_HCIN4SPILITCS                                                (USBH_BASE+0x0223)
#define     USBH_HCIN5SPILITCS                                                (USBH_BASE+0x022B)
#define     USBH_HCIN6SPILITCS                                                (USBH_BASE+0x0233)
#define     USBH_HCIN7SPILITCS                                                (USBH_BASE+0x023B)
#define     USBH_HCIN8SPILITCS                                                (USBH_BASE+0x0243)
#define     USBH_HCIN9SPILITCS                                                (USBH_BASE+0x024B)
#define     USBH_HCIN10SPILITCS                                               (USBH_BASE+0x0253)
#define     USBH_HCIN11SPILITCS                                               (USBH_BASE+0x025B)
#define     USBH_HCIN12SPILITCS                                               (USBH_BASE+0x0263)
#define     USBH_HCIN13SPILITCS                                               (USBH_BASE+0x026B)
#define     USBH_HCIN14SPILITCS                                               (USBH_BASE+0x0273)
#define     USBH_HCIN15SPILITCS                                               (USBH_BASE+0x027B)
#define     USBH_HCOUT1BINTERVAL                                              (USBH_BASE+0x0288)
#define     USBH_HCOUT2BINTERVAL                                              (USBH_BASE+0x0290)
#define     USBH_HCOUT3BINTERVAL                                              (USBH_BASE+0x0298)
#define     USBH_HCOUT4BINTERVAL                                              (USBH_BASE+0x02A0)
#define     USBH_HCOUT5BINTERVAL                                              (USBH_BASE+0x02A8)
#define     USBH_HCOUT6BINTERVAL                                              (USBH_BASE+0x02B0)
#define     USBH_HCOUT7BINTERVAL                                              (USBH_BASE+0x02B8)
#define     USBH_HCOUT8BINTERVAL                                              (USBH_BASE+0x02C0)
#define     USBH_HCOUT9BINTERVAL                                              (USBH_BASE+0x02C8)
#define     USBH_HCOUT10BINTERVAL                                             (USBH_BASE+0x02D0)
#define     USBH_HCOUT11BINTERVAL                                             (USBH_BASE+0x02D8)
#define     USBH_HCOUT12BINTERVAL                                             (USBH_BASE+0x02E0)
#define     USBH_HCOUT13BINTERVAL                                             (USBH_BASE+0x02E8)
#define     USBH_HCOUT14BINTERVAL                                             (USBH_BASE+0x02F0)
#define     USBH_HCOUT15BINTERVAL                                             (USBH_BASE+0x02F8)
#define     USBH_HCOUT1ADDR                                                   (USBH_BASE+0x0289)
#define     USBH_HCOUT2ADDR                                                   (USBH_BASE+0x0291)
#define     USBH_HCOUT3ADDR                                                   (USBH_BASE+0x0299)
#define     USBH_HCOUT4ADDR                                                   (USBH_BASE+0x02A1)
#define     USBH_HCOUT5ADDR                                                   (USBH_BASE+0x02A9)
#define     USBH_HCOUT6ADDR                                                   (USBH_BASE+0x02B1)
#define     USBH_HCOUT7ADDR                                                   (USBH_BASE+0x02B9)
#define     USBH_HCOUT8ADDR                                                   (USBH_BASE+0x02C1)
#define     USBH_HCOUT9ADDR                                                   (USBH_BASE+0x02C9)
#define     USBH_HCOUT10ADDR                                                  (USBH_BASE+0x02D1)
#define     USBH_HCOUT11ADDR                                                  (USBH_BASE+0x02D9)
#define     USBH_HCOUT12ADDR                                                  (USBH_BASE+0x02E1)
#define     USBH_HCOUT13ADDR                                                  (USBH_BASE+0x02E9)
#define     USBH_HCOUT14ADDR                                                  (USBH_BASE+0x02F1)
#define     USBH_HCOUT15ADDR                                                  (USBH_BASE+0x02F9)
#define     USBH_HCOUT1PORT                                                   (USBH_BASE+0x028A)
#define     USBH_HCOUT2PORT                                                   (USBH_BASE+0x0292)
#define     USBH_HCOUT3PORT                                                   (USBH_BASE+0x029A)
#define     USBH_HCOUT4PORT                                                   (USBH_BASE+0x02A2)
#define     USBH_HCOUT5PORT                                                   (USBH_BASE+0x02AA)
#define     USBH_HCOUT6PORT                                                   (USBH_BASE+0x02B2)
#define     USBH_HCOUT7PORT                                                   (USBH_BASE+0x02BA)
#define     USBH_HCOUT8PORT                                                   (USBH_BASE+0x02C2)
#define     USBH_HCOUT9PORT                                                   (USBH_BASE+0x02CA)
#define     USBH_HCOUT10PORT                                                  (USBH_BASE+0x02D2)
#define     USBH_HCOUT11PORT                                                  (USBH_BASE+0x02DA)
#define     USBH_HCOUT12PORT                                                  (USBH_BASE+0x02E2)
#define     USBH_HCOUT13PORT                                                  (USBH_BASE+0x02EA)
#define     USBH_HCOUT14PORT                                                  (USBH_BASE+0x02F2)
#define     USBH_HCOUT15PORT                                                  (USBH_BASE+0x02FA)
#define     USBH_HCOUT1SPILITCS                                               (USBH_BASE+0x028B)
#define     USBH_HCOUT2SPILITCS                                               (USBH_BASE+0x0293)
#define     USBH_HCOUT3SPILITCS                                               (USBH_BASE+0x029B)
#define     USBH_HCOUT4SPILITCS                                               (USBH_BASE+0x02A3)
#define     USBH_HCOUT5SPILITCS                                               (USBH_BASE+0x02AB)
#define     USBH_HCOUT6SPILITCS                                               (USBH_BASE+0x02B3)
#define     USBH_HCOUT7SPILITCS                                               (USBH_BASE+0x02BB)
#define     USBH_HCOUT8SPILITCS                                               (USBH_BASE+0x02C3)
#define     USBH_HCOUT9SPILITCS                                               (USBH_BASE+0x02CB)
#define     USBH_HCOUT10SPILITCS                                              (USBH_BASE+0x02D3)
#define     USBH_HCOUT11SPILITCS                                              (USBH_BASE+0x02DB)
#define     USBH_HCOUT12SPILITCS                                              (USBH_BASE+0x02E3)
#define     USBH_HCOUT13SPILITCS                                              (USBH_BASE+0x02EB)
#define     USBH_HCOUT14SPILITCS                                              (USBH_BASE+0x02F3)
#define     USBH_HCOUT15SPILITCS                                              (USBH_BASE+0x02FB)
#define     USBH_OUT1STADDR                                                   (USBH_BASE+0x0304)
#define     USBH_OUT2STADDR                                                   (USBH_BASE+0x0308)
#define     USBH_OUT3STADDR                                                   (USBH_BASE+0x030C)
#define     USBH_OUT4STADDR                                                   (USBH_BASE+0x0310)
#define     USBH_OUT5STADDR                                                   (USBH_BASE+0x0314)
#define     USBH_OUT6STADDR                                                   (USBH_BASE+0x0318)
#define     USBH_OUT7STADDR                                                   (USBH_BASE+0x031C)
#define     USBH_OUT8STADDR                                                   (USBH_BASE+0x0320)
#define     USBH_OUT9STADDR                                                   (USBH_BASE+0x0324)
#define     USBH_OUT10STADDR                                                  (USBH_BASE+0x0328)
#define     USBH_OUT11STADDR                                                  (USBH_BASE+0x032C)
#define     USBH_OUT12STADDR                                                  (USBH_BASE+0x0330)
#define     USBH_OUT13STADDR                                                  (USBH_BASE+0x0334)
#define     USBH_OUT14STADDR                                                  (USBH_BASE+0x0338)
#define     USBH_OUT15STADDR                                                  (USBH_BASE+0x033C)
#define     USBH_IN1STADDR                                                    (USBH_BASE+0x0344)
#define     USBH_IN2STADDR                                                    (USBH_BASE+0x0348)
#define     USBH_IN3STADDR                                                    (USBH_BASE+0x034C)
#define     USBH_IN4STADDR                                                    (USBH_BASE+0x0350)
#define     USBH_IN5STADDR                                                    (USBH_BASE+0x0354)
#define     USBH_IN6STADDR                                                    (USBH_BASE+0x0358)
#define     USBH_IN7STADDR                                                    (USBH_BASE+0x035C)
#define     USBH_IN8STADDR                                                    (USBH_BASE+0x0360)
#define     USBH_IN9STADDR                                                    (USBH_BASE+0x0364)
#define     USBH_IN10STADDR                                                   (USBH_BASE+0x0368)
#define     USBH_IN11STADDR                                                   (USBH_BASE+0x036C)
#define     USBH_IN12STADDR                                                   (USBH_BASE+0x0370)
#define     USBH_IN13STADDR                                                   (USBH_BASE+0x0374)
#define     USBH_IN14STADDR                                                   (USBH_BASE+0x0378)
#define     USBH_IN15STADDR                                                   (USBH_BASE+0x037C)
#define     USBH_IN1MAXPCKL                                                   (USBH_BASE+0x03E2)
#define     USBH_IN2MAXPCKL                                                   (USBH_BASE+0x03E4)
#define     USBH_IN3MAXPCKL                                                   (USBH_BASE+0x03E6)
#define     USBH_IN4MAXPCKL                                                   (USBH_BASE+0x03E8)
#define     USBH_IN5MAXPCKL                                                   (USBH_BASE+0x03EA)
#define     USBH_IN6MAXPCKL                                                   (USBH_BASE+0x03EC)
#define     USBH_IN7MAXPCKL                                                   (USBH_BASE+0x03EE)
#define     USBH_IN8MAXPCKL                                                   (USBH_BASE+0x3F0)
#define     USBH_IN9MAXPCKL                                                   (USBH_BASE+0x03F2)
#define     USBH_IN10MAXPCKL                                                  (USBH_BASE+0x03F4)
#define     USBH_IN11MAXPCKL                                                  (USBH_BASE+0x03F6)
#define     USBH_IN12MAXPCKL                                                  (USBH_BASE+0x03F8)
#define     USBH_IN13MAXPCKL                                                  (USBH_BASE+0x03FA)
#define     USBH_IN14MAXPCKL                                                  (USBH_BASE+0x03FC)
#define     USBH_IN15MAXPCKL                                                  (USBH_BASE+0x03FE)
#define     USBH_IN1MAXPCKH                                                   (USBH_BASE+0x03E3)
#define     USBH_IN2MAXPCKH                                                   (USBH_BASE+0x03E5)
#define     USBH_IN3MAXPCKH                                                   (USBH_BASE+0x03E7)
#define     USBH_IN4MAXPCKH                                                   (USBH_BASE+0x03E9)
#define     USBH_IN5MAXPCKH                                                   (USBH_BASE+0x03EB)
#define     USBH_IN6MAXPCKH                                                   (USBH_BASE+0x03ED)
#define     USBH_IN7MAXPCKH                                                   (USBH_BASE+0x03EF)
#define     USBH_IN8MAXPCKH                                                   (USBH_BASE+0x3F1)
#define     USBH_IN9MAXPCKH                                                   (USBH_BASE+0x03F3)
#define     USBH_IN10MAXPCKH                                                  (USBH_BASE+0x03F5)
#define     USBH_IN11MAXPCKH                                                  (USBH_BASE+0x03F7)
#define     USBH_IN12MAXPCKH                                                  (USBH_BASE+0x03F9)
#define     USBH_IN13MAXPCKH                                                  (USBH_BASE+0x03FB)
#define     USBH_IN14MAXPCKH                                                  (USBH_BASE+0x03FD)
#define     USBH_IN15MAXPCKH                                                  (USBH_BASE+0x03FF)
#define     USBH_OUTXDMASTATUS0                                               (USBH_BASE+0x0400)
#define     USBH_OUTXDMASTATUS1                                               (USBH_BASE+0x0401)
#define     USBH_OUTDMAERROR                                                  (USBH_BASE+0x0402)
#define     USBH_OUTXDMAIRQ0                                                  (USBH_BASE+0x0404)
#define     USBH_OUTXDMAIRQ1                                                  (USBH_BASE+0x0405)
#define     USBH_OUTXDMAIEN0                                                  (USBH_BASE+0x0406)
#define     USBH_OUTXDMAIEN1                                                  (USBH_BASE+0x0407)
#define     USBH_OUT1DMASTADDR                                                (USBH_BASE+0x0408)
#define     USBH_OUT2DMASTADDR                                                (USBH_BASE+0x0410)
#define     USBH_OUT3DMASTADDR                                                (USBH_BASE+0x0418)
#define     USBH_OUT4DMASTADDR                                                (USBH_BASE+0x0420)
#define     USBH_OUT5DMASTADDR                                                (USBH_BASE+0x0428)
#define     USBH_OUT6DMASTADDR                                                (USBH_BASE+0x0430)
#define     USBH_OUT7DMASTADDR                                                (USBH_BASE+0x0438)
#define     USBH_OUT8DMASTADDR                                                (USBH_BASE+0x0440)
#define     USBH_OUT9DMASTADDR                                                (USBH_BASE+0x0448)
#define     USBH_OUT10DMASTADDR                                               (USBH_BASE+0x0450)
#define     USBH_OUT11DMASTADDR                                               (USBH_BASE+0x0458)
#define     USBH_OUT12DMASTADDR                                               (USBH_BASE+0x0460)
#define     USBH_OUT13DMASTADDR                                               (USBH_BASE+0x0468)
#define     USBH_OUT14DMASTADDR                                               (USBH_BASE+0x0470)
#define     USBH_OUT15DMASTADDR                                               (USBH_BASE+0x0478)
#define     USBH_OUT1DMACOUNTER                                               (USBH_BASE+0x040C)
#define     USBH_OUT2DMACOUNTER                                               (USBH_BASE+0x0414)
#define     USBH_OUT3DMACOUNTER                                               (USBH_BASE+0x041C)
#define     USBH_OUT4DMACOUNTER                                               (USBH_BASE+0x0424)
#define     USBH_OUT5DMACOUNTER                                               (USBH_BASE+0x042C)
#define     USBH_OUT6DMACOUNTER                                               (USBH_BASE+0x0434)
#define     USBH_OUT7DMACOUNTER                                               (USBH_BASE+0x043C)
#define     USBH_OUT8DMACOUNTER                                               (USBH_BASE+0x0444)
#define     USBH_OUT9DMACOUNTER                                               (USBH_BASE+0x044C)
#define     USBH_OUT10DMACOUNTER                                              (USBH_BASE+0x0454)
#define     USBH_OUT11DMACOUNTER                                              (USBH_BASE+0x045C)
#define     USBH_OUT12DMACOUNTER                                              (USBH_BASE+0x0464)
#define     USBH_OUT13DMACOUNTER                                              (USBH_BASE+0x046C)
#define     USBH_OUT14DMACOUNTER                                              (USBH_BASE+0x0474)
#define     USBH_OUT15DMACOUNTER                                              (USBH_BASE+0x047C)
#define     USBH_INXDMASTATUS0                                                (USBH_BASE+0x0480)
#define     USBH_INXDMASTATUS1                                                (USBH_BASE+0x0481)
#define     USBH_INXDMAIRQ0                                                   (USBH_BASE+0x0484)
#define     USBH_INXDMAIRQ1                                                   (USBH_BASE+0x0485)
#define     USBH_INXDMAIEN0                                                   (USBH_BASE+0x0486)
#define     USBH_INXDMAIEN1                                                   (USBH_BASE+0x0487)
#define     USBH_IN1DMASTADDR                                                 (USBH_BASE+0x0488)
#define     USBH_IN2DMASTADDR                                                 (USBH_BASE+0x0490)
#define     USBH_IN3DMASTADDR                                                 (USBH_BASE+0x0498)
#define     USBH_IN4DMASTADDR                                                 (USBH_BASE+0x04A0)
#define     USBH_IN5DMASTADDR                                                 (USBH_BASE+0x04A8)
#define     USBH_IN6DMASTADDR                                                 (USBH_BASE+0x04B0)
#define     USBH_IN7DMASTADDR                                                 (USBH_BASE+0x04B8)
#define     USBH_IN8DMASTADDR                                                 (USBH_BASE+0x04C0)
#define     USBH_IN9DMASTADDR                                                 (USBH_BASE+0x04C8)
#define     USBH_IN10DMASTADDR                                                (USBH_BASE+0x04D0)
#define     USBH_IN11DMASTADDR                                                (USBH_BASE+0x04D8)
#define     USBH_IN12DMASTADDR                                                (USBH_BASE+0x04E0)
#define     USBH_IN13DMASTADDR                                                (USBH_BASE+0x04E8)
#define     USBH_IN14DMASTADDR                                                (USBH_BASE+0x04F0)
#define     USBH_IN15DMASTADDR                                                (USBH_BASE+0x04F8)
#define     USBH_IN1DMACOUNTER                                                (USBH_BASE+0x048C)
#define     USBH_IN2DMACOUNTER                                                (USBH_BASE+0x0494)
#define     USBH_IN3DMACOUNTER                                                (USBH_BASE+0x049C)
#define     USBH_IN4DMACOUNTER                                                (USBH_BASE+0x04A4)
#define     USBH_IN5DMACOUNTER                                                (USBH_BASE+0x04AC)
#define     USBH_IN6DMACOUNTER                                                (USBH_BASE+0x04B4)
#define     USBH_IN7DMACOUNTER                                                (USBH_BASE+0x04BC)
#define     USBH_IN8DMACOUNTER                                                (USBH_BASE+0x04C4)
#define     USBH_IN9DMACOUNTER                                                (USBH_BASE+0x04CC)
#define     USBH_IN10DMACOUNTER                                               (USBH_BASE+0x04D4)
#define     USBH_IN11DMACOUNTER                                               (USBH_BASE+0x04DC)
#define     USBH_IN12DMACOUNTER                                               (USBH_BASE+0x04E4)
#define     USBH_IN13DMACOUNTER                                               (USBH_BASE+0x04EC)
#define     USBH_IN14DMACOUNTER                                               (USBH_BASE+0x04F4)
#define     USBH_IN15DMACOUNTER                                               (USBH_BASE+0x04FC)
#define     USBH_USBERESET                                                    (USBH_BASE+0x0500)
#define     USBH_TA_BCON_COUNT                                                (USBH_BASE+0x0501)
#define     USBH_VBUSDBCTIMERL                                                (USBH_BASE+0x0502)
#define     USBH_VBUSDBCTIMERH                                                (USBH_BASE+0x0503)
#define     USBH_VDCTRL                                                       (USBH_BASE+0x0504)
#define     USBH_VDSTATUS                                                     (USBH_BASE+0x0505)
#define     USBH_BKDOOR                                                       (USBH_BASE+0x0506)
#define     USBH_DBGMODE                                                      (USBH_BASE+0x0507)
#define     USBH_SRPCTRL                                                      (USBH_BASE+0x0508)
#define     USBH_USBEIRQ                                                      (USBH_BASE+0x050A)
#define     USBH_USBEIEN                                                      (USBH_BASE+0x050B)
#define     USBH_OUTXSHORTPCKIRQ0                                             (USBH_BASE+0x0510)
#define     USBH_OUTXSHORTPCKIRQ1                                             (USBH_BASE+0x0511)
#define     USBH_OUTXSHORTPCKIEN0                                             (USBH_BASE+0x0512)
#define     USBH_OUTXSHORTPCKIEN1                                             (USBH_BASE+0x0513)
#define     USBH_OUTXZEROPCKIRQ0                                              (USBH_BASE+0x0514)
#define     USBH_OUTXZEROPCKIRQ1                                              (USBH_BASE+0x0515)
#define     USBH_OUTXZEROPCKIEN0                                              (USBH_BASE+0x0516)
#define     USBH_OUTXZEROPCKIEN1                                              (USBH_BASE+0x0517)
#define     USBH_INXBUFEMPTYIRQ0                                              (USBH_BASE+0x0518)
#define     USBH_INXBUFEMPTYIRQ1                                              (USBH_BASE+0x0519)
#define     USBH_INXBUFEMPTYIEN0                                              (USBH_BASE+0x051A)
#define     USBH_INXBUFEMPTYIEN1                                              (USBH_BASE+0x051B)
#define     USBH_INXBUFEMPTYCTRL0                                             (USBH_BASE+0x051C)
#define     USBH_INXBUFEMPTYCTRL1                                             (USBH_BASE+0x051D)

//--------------Bits Location------------------------------------------//
//--------------Ethernet-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     ETHERNET_BASE                                                     0xB0330000
#define     MAC_CSR0                                                          (ETHERNET_BASE+0x0000)
#define     MAC_CSR1                                                          (ETHERNET_BASE+0x0008)
#define     MAC_CSR2                                                          (ETHERNET_BASE+0x0010)
#define     MAC_CSR3                                                          (ETHERNET_BASE+0x0018)
#define     MAC_CSR4                                                          (ETHERNET_BASE+0x0020)
#define     MAC_CSR5                                                          (ETHERNET_BASE+0x0028)
#define     MAC_CSR6                                                          (ETHERNET_BASE+0x0030)
#define     MAC_CSR7                                                          (ETHERNET_BASE+0x0038)
#define     MAC_CSR8                                                          (ETHERNET_BASE+0x0040)
#define     MAC_CSR9                                                          (ETHERNET_BASE+0x0048)
#define     MAC_CSR10                                                         (ETHERNET_BASE+0x0050)
#define     MAC_CSR11                                                         (ETHERNET_BASE+0x0058)
#define     MAC_CSR16                                                         (ETHERNET_BASE+0x0080)
#define     MAC_CSR17                                                         (ETHERNET_BASE+0x0088)
#define     MAC_CSR18                                                         (ETHERNET_BASE+0x0090)
#define     MAC_CSR19                                                         (ETHERNET_BASE+0x0098)
#define     MAC_CSR20                                                         (ETHERNET_BASE+0x00A0)
#define     SC0                                                               (ETHERNET_BASE+0X200)
#define     SC1                                                               (ETHERNET_BASE+0X204)
#define     SC2                                                               (ETHERNET_BASE+0X208)
#define     SC3                                                               (ETHERNET_BASE+0X20C)
#define     SC4                                                               (ETHERNET_BASE+0X210)
#define     SC5                                                               (ETHERNET_BASE+0X214)
#define     SC6                                                               (ETHERNET_BASE+0X218)
#define     SC7                                                               (ETHERNET_BASE+0X21C)
#define     SC8                                                               (ETHERNET_BASE+0X220)
#define     SC9                                                               (ETHERNET_BASE+0X224)
#define     SC10                                                              (ETHERNET_BASE+0X228)
#define     SC11                                                              (ETHERNET_BASE+0X22C)
#define     SC12                                                              (ETHERNET_BASE+0X230)
#define     SC13                                                              (ETHERNET_BASE+0X234)
#define     SC14                                                              (ETHERNET_BASE+0X238)
#define     SC15                                                              (ETHERNET_BASE+0X23C)
#define     SC16                                                              (ETHERNET_BASE+0X240)
#define     SC17                                                              (ETHERNET_BASE+0X244)
#define     SC18                                                              (ETHERNET_BASE+0X248)
#define     SC19                                                              (ETHERNET_BASE+0X24C)
#define     SC20                                                              (ETHERNET_BASE+0X250)
#define     SC21                                                              (ETHERNET_BASE+0X254)
#define     SC22                                                              (ETHERNET_BASE+0X258)
#define     SC23                                                              (ETHERNET_BASE+0X25C)
#define     SC24                                                              (ETHERNET_BASE+0X260)
#define     SC25                                                              (ETHERNET_BASE+0X264)
#define     SC26                                                              (ETHERNET_BASE+0X268)
#define     SC27                                                              (ETHERNET_BASE+0X26C)
#define     SC28                                                              (ETHERNET_BASE+0X270)
#define     SC29                                                              (ETHERNET_BASE+0X274)
#define     SC30                                                              (ETHERNET_BASE+0X278)
#define     SC31                                                              (ETHERNET_BASE+0X27C)
#define     SC32                                                              (ETHERNET_BASE+0X280)
#define     SC33                                                              (ETHERNET_BASE+0X284)
#define     SC34                                                              (ETHERNET_BASE+0X288)
#define     SC35                                                              (ETHERNET_BASE+0X28C)
#define     SC36                                                              (ETHERNET_BASE+0X290)
#define     SC37                                                              (ETHERNET_BASE+0X294)
#define     SC38                                                              (ETHERNET_BASE+0X298)
#define     SC39                                                              (ETHERNET_BASE+0X29C)
#define     SC40                                                              (ETHERNET_BASE+0X2A0)
#define     SC41                                                              (ETHERNET_BASE+0X2A4)
#define     SC42                                                              (ETHERNET_BASE+0X2A8)
#define     SC43                                                              (ETHERNET_BASE+0X2AC)
#define     SC44                                                              (ETHERNET_BASE+0X2B0)
#define     SC45                                                              (ETHERNET_BASE+0X2B4)
#define     SC46                                                              (ETHERNET_BASE+0X2B8)
#define     SC47                                                              (ETHERNET_BASE+0X2BC)
#define     SC48                                                              (ETHERNET_BASE+0X2C0)
#define     SC49                                                              (ETHERNET_BASE+0X2C4)
#define     SC50                                                              (ETHERNET_BASE+0X2C8)
#define     SC51                                                              (ETHERNET_BASE+0X2CC)
#define     SC52                                                              (ETHERNET_BASE+0X2D0)
#define     SC53                                                              (ETHERNET_BASE+0X2D4)
#define     SC54                                                              (ETHERNET_BASE+0X2D8)
#define     SC55                                                              (ETHERNET_BASE+0X2DC)
#define     SC56                                                              (ETHERNET_BASE+0X2E0)
#define     SC57                                                              (ETHERNET_BASE+0X2E4)
#define     SC58                                                              (ETHERNET_BASE+0X2E8)
#define     SC59                                                              (ETHERNET_BASE+0X2EC)
#define     SC60                                                              (ETHERNET_BASE+0X2F0)
#define     SC61                                                              (ETHERNET_BASE+0X2F4)
#define     SC62                                                              (ETHERNET_BASE+0X2F8)
#define     SC63                                                              (ETHERNET_BASE+0X2FC)
#define     SC64                                                              (ETHERNET_BASE+0X300)
#define     SC65                                                              (ETHERNET_BASE+0X304)
#define     SC66                                                              (ETHERNET_BASE+0X308)
#define     SC67                                                              (ETHERNET_BASE+0X30C)
#define     SC68                                                              (ETHERNET_BASE+0X310)
#define     SC69                                                              (ETHERNET_BASE+0X314)
#define     SC70                                                              (ETHERNET_BASE+0X318)
#define     SC71                                                              (ETHERNET_BASE+0X31C)
#define     SC72                                                              (ETHERNET_BASE+0X320)
#define     SC73                                                              (ETHERNET_BASE+0X324)
#define     SC74                                                              (ETHERNET_BASE+0X328)
#define     SC75                                                              (ETHERNET_BASE+0X32C)
#define     SC76                                                              (ETHERNET_BASE+0X330)
#define     SC77                                                              (ETHERNET_BASE+0X334)
#define     SC78                                                              (ETHERNET_BASE+0X338)
#define     SC79                                                              (ETHERNET_BASE+0X33C)
#define     SC80                                                              (ETHERNET_BASE+0X340)
#define     SC81                                                              (ETHERNET_BASE+0X344)
#define     SC82                                                              (ETHERNET_BASE+0X348)
#define     SC83                                                              (ETHERNET_BASE+0X34C)
#define     SC84                                                              (ETHERNET_BASE+0X350)
#define     SC85                                                              (ETHERNET_BASE+0X354)
#define     SC86                                                              (ETHERNET_BASE+0X358)
#define     SC87                                                              (ETHERNET_BASE+0X35C)
#define     SC88                                                              (ETHERNET_BASE+0X360)
#define     SC89                                                              (ETHERNET_BASE+0X364)
#define     SC90                                                              (ETHERNET_BASE+0X368)
#define     SC91                                                              (ETHERNET_BASE+0X36C)
#define     SC92                                                              (ETHERNET_BASE+0X370)
#define     SC93                                                              (ETHERNET_BASE+0X374)
#define     SC94                                                              (ETHERNET_BASE+0X378)
#define     SC95                                                              (ETHERNET_BASE+0X37C)
#define     SC96                                                              (ETHERNET_BASE+0X380)
#define     SC97                                                              (ETHERNET_BASE+0X384)
#define     SC98                                                              (ETHERNET_BASE+0X388)
#define     SC99                                                              (ETHERNET_BASE+0X38C)
#define     SC100                                                             (ETHERNET_BASE+0X390)
#define     SC101                                                             (ETHERNET_BASE+0X394)
#define     SC102                                                             (ETHERNET_BASE+0X398)
#define     SC103                                                             (ETHERNET_BASE+0X39C)
#define     SC104                                                             (ETHERNET_BASE+0X3A0)
#define     SC105                                                             (ETHERNET_BASE+0X3A4)
#define     SC106                                                             (ETHERNET_BASE+0X3A8)
#define     SC107                                                             (ETHERNET_BASE+0X3AC)
#define     SC108                                                             (ETHERNET_BASE+0X3B0)
#define     SC109                                                             (ETHERNET_BASE+0X3B4)
#define     SC110                                                             (ETHERNET_BASE+0X3B8)
#define     SC111                                                             (ETHERNET_BASE+0X3BC)
#define     SC112                                                             (ETHERNET_BASE+0X3C0)
#define     SC113                                                             (ETHERNET_BASE+0X3C4)
#define     SC114                                                             (ETHERNET_BASE+0X3C8)
#define     SC115                                                             (ETHERNET_BASE+0X3CC)
#define     SC116                                                             (ETHERNET_BASE+0X3D0)
#define     SC117                                                             (ETHERNET_BASE+0X3D4)
#define     SC118                                                             (ETHERNET_BASE+0X3D8)
#define     SC119                                                             (ETHERNET_BASE+0X3DC)
#define     SC120                                                             (ETHERNET_BASE+0X3E0)
#define     SC121                                                             (ETHERNET_BASE+0X3E4)
#define     SC122                                                             (ETHERNET_BASE+0X3E8)
#define     SC123                                                             (ETHERNET_BASE+0X3EC)
#define     SC124                                                             (ETHERNET_BASE+0X3F0)
#define     SC125                                                             (ETHERNET_BASE+0X3F4)
#define     SC126                                                             (ETHERNET_BASE+0X3F8)
#define     MAC_CTRL                                                          (ETHERNET_BASE+0x00B0)

//--------------Bits Location------------------------------------------//
//--------------SPI0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI0_BASE                                                         0xB0300000
#define     SPI0_CTL                                                          (SPI0_BASE+0x0000)
#define     SPI0_CLKDIV                                                       (SPI0_BASE+0x0004)
#define     SPI0_STAT                                                         (SPI0_BASE+0x0008)
#define     SPI0_RXDAT                                                        (SPI0_BASE+0x000c)
#define     SPI0_TXDAT                                                        (SPI0_BASE+0x0010)
#define     SPI0_TCNT                                                         (SPI0_BASE+0x0014)
#define     SPI0_SEED                                                         (SPI0_BASE+0x0018)
#define     SPI0_TXCR                                                         (SPI0_BASE+0x001c)
#define     SPI0_RXCR                                                         (SPI0_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------SPI1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI1_BASE                                                         0xB0304000
#define     SPI1_CTL                                                          (SPI1_BASE+0x0000)
#define     SPI1_CLKDIV                                                       (SPI1_BASE+0x0004)
#define     SPI1_STAT                                                         (SPI1_BASE+0x0008)
#define     SPI1_RXDAT                                                        (SPI1_BASE+0x000c)
#define     SPI1_TXDAT                                                        (SPI1_BASE+0x0010)
#define     SPI1_TCNT                                                         (SPI1_BASE+0x0014)
#define     SPI1_SEED                                                         (SPI1_BASE+0x0018)
#define     SPI1_TXCR                                                         (SPI1_BASE+0x001c)
#define     SPI1_RXCR                                                         (SPI1_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------SPI2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI2_BASE                                                         0xB0308000
#define     SPI2_CTL                                                          (SPI2_BASE+0x0000)
#define     SPI2_CLKDIV                                                       (SPI2_BASE+0x0004)
#define     SPI2_STAT                                                         (SPI2_BASE+0x0008)
#define     SPI2_RXDAT                                                        (SPI2_BASE+0x000c)
#define     SPI2_TXDAT                                                        (SPI2_BASE+0x0010)
#define     SPI2_TCNT                                                         (SPI2_BASE+0x0014)
#define     SPI2_SEED                                                         (SPI2_BASE+0x0018)
#define     SPI2_TXCR                                                         (SPI2_BASE+0x001c)
#define     SPI2_RXCR                                                         (SPI2_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------SPI3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     SPI3_BASE                                                         0xB030C000
#define     SPI3_CTL                                                          (SPI3_BASE+0x0000)
#define     SPI3_CLKDIV                                                       (SPI3_BASE+0x0004)
#define     SPI3_STAT                                                         (SPI3_BASE+0x0008)
#define     SPI3_RXDAT                                                        (SPI3_BASE+0x000c)
#define     SPI3_TXDAT                                                        (SPI3_BASE+0x0010)
#define     SPI3_TCNT                                                         (SPI3_BASE+0x0014)
#define     SPI3_SEED                                                         (SPI3_BASE+0x0018)
#define     SPI3_TXCR                                                         (SPI3_BASE+0x001c)
#define     SPI3_RXCR                                                         (SPI3_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------UART0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART0_BASE                                                        0xB0160000
#define     UART0_CTL                                                         (UART0_BASE+0x0000)
#define     UART0_RXDAT                                                       (UART0_BASE+0x0004)
#define     UART0_TXDAT                                                       (UART0_BASE+0x0008)
#define     UART0_STAT                                                        (UART0_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART1_BASE                                                        0xB0162000
#define     UART1_CTL                                                         (UART1_BASE+0x0000)
#define     UART1_RXDAT                                                       (UART1_BASE+0x0004)
#define     UART1_TXDAT                                                       (UART1_BASE+0x0008)
#define     UART1_STAT                                                        (UART1_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART2_BASE                                                        0xB0164000
#define     UART2_CTL                                                         (UART2_BASE+0x0000)
#define     UART2_RXDAT                                                       (UART2_BASE+0x0004)
#define     UART2_TXDAT                                                       (UART2_BASE+0x0008)
#define     UART2_STAT                                                        (UART2_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART3-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART3_BASE                                                        0xB0166000
#define     UART3_CTL                                                         (UART3_BASE+0x0000)
#define     UART3_RXDAT                                                       (UART3_BASE+0x0004)
#define     UART3_TXDAT                                                       (UART3_BASE+0x0008)
#define     UART3_STAT                                                        (UART3_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART4-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART4_BASE                                                        0xB0168000
#define     UART4_CTL                                                         (UART4_BASE+0x0000)
#define     UART4_RXDAT                                                       (UART4_BASE+0x0004)
#define     UART4_TXDAT                                                       (UART4_BASE+0x0008)
#define     UART4_STAT                                                        (UART4_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------UART5-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     UART5_BASE                                                        0xB016a000
#define     UART5_CTL                                                         (UART5_BASE+0x0000)
#define     UART5_RXDAT                                                       (UART5_BASE+0x0004)
#define     UART5_TXDAT                                                       (UART5_BASE+0x0008)
#define     UART5_STAT                                                        (UART5_BASE+0x000c)

//--------------Bits Location------------------------------------------//
//--------------IRC-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     IRC_BASE                                                          0xB0160050
#define     IR_CTL                                                            (IRC_BASE+0x00)
#define     IR_STAT                                                           (IRC_BASE+0x04)
#define     IR_CC                                                             (IRC_BASE+0x08)
#define     IR_KDC                                                            (IRC_BASE+0x0C)
#define     IR_TCOUNTER                                                       (IRC_BASE+0x10)
#define     IR_RCC                                                            (IRC_BASE+0x14)

//--------------Bits Location------------------------------------------//
//--------------I2C0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C0_BASE                                                         0xB0180000
#define     I2C0_CTL                                                          (I2C0_BASE+0x0000)
#define     I2C0_CLKDIV                                                       (I2C0_BASE+0x0004)
#define     I2C0_STAT                                                         (I2C0_BASE+0x0008)
#define     I2C0_ADDR                                                         (I2C0_BASE+0x000C)
#define     I2C0_TXDAT                                                        (I2C0_BASE+0x0010)
#define     I2C0_RXDAT                                                        (I2C0_BASE+0x0014)
#define     I2C0_CMD                                                          (I2C0_BASE+0x0018)
#define     I2C0_FIFOCTL                                                      (I2C0_BASE+0x001C)
#define     I2C0_FIFOSTAT                                                     (I2C0_BASE+0x0020)
#define     I2C0_DATCNT                                                       (I2C0_BASE+0x0024)
#define     I2C0_RCNT                                                         (I2C0_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------I2C1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C1_BASE                                                         0xB0184000
#define     I2C1_CTL                                                          (I2C1_BASE+0x0000)
#define     I2C1_CLKDIV                                                       (I2C1_BASE+0x0004)
#define     I2C1_STAT                                                         (I2C1_BASE+0x0008)
#define     I2C1_ADDR                                                         (I2C1_BASE+0x000C)
#define     I2C1_TXDAT                                                        (I2C1_BASE+0x0010)
#define     I2C1_RXDAT                                                        (I2C1_BASE+0x0014)
#define     I2C1_CMD                                                          (I2C1_BASE+0x0018)
#define     I2C1_FIFOCTL                                                      (I2C1_BASE+0x001C)
#define     I2C1_FIFOSTAT                                                     (I2C1_BASE+0x0020)
#define     I2C1_DATCNT                                                       (I2C1_BASE+0x0024)
#define     I2C1_RCNT                                                         (I2C1_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------I2C2-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2C2_BASE                                                         0xB0188000
#define     I2C2_CTL                                                          (I2C2_BASE+0x0000)
#define     I2C2_CLKDIV                                                       (I2C2_BASE+0x0004)
#define     I2C2_STAT                                                         (I2C2_BASE+0x0008)
#define     I2C2_ADDR                                                         (I2C2_BASE+0x000C)
#define     I2C2_TXDAT                                                        (I2C2_BASE+0x0010)
#define     I2C2_RXDAT                                                        (I2C2_BASE+0x0014)
#define     I2C2_CMD                                                          (I2C2_BASE+0x0018)
#define     I2C2_FIFOCTL                                                      (I2C2_BASE+0x001C)
#define     I2C2_FIFOSTAT                                                     (I2C2_BASE+0x0020)
#define     I2C2_DATCNT                                                       (I2C2_BASE+0x0024)
#define     I2C2_RCNT                                                         (I2C2_BASE+0x0028)

//--------------Bits Location------------------------------------------//
//--------------LCD-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     LCD_BASE                                                          0xB02A0000
#define     LCD_CTL                                                           (LCD_BASE+0x0000)
#define     LCD_SIZE                                                          (LCD_BASE+0x0004)
#define     LCD_STATUS                                                        (LCD_BASE+0x0008)
#define     LCD_TIM0                                                          (LCD_BASE+0x000C)
#define     LCD_TIM1                                                          (LCD_BASE+0x0010)
#define     LCD_TIM2                                                          (LCD_BASE+0x0014)
#define     LCD_COLOR                                                         (LCD_BASE+0x0018)
#define     LCD_CPU_CTL                                                       (LCD_BASE+0x001c)
#define     LCD_CPU_CMD                                                       (LCD_BASE+0x0020)
#define     LCD_TEST_P0                                                       (LCD_BASE+0x0024)
#define     LCD_TEST_P1                                                       (LCD_BASE+0x0028)
#define     LCD_IMG_XPOS                                                      (LCD_BASE+0x002c)
#define     LCD_IMG_YPOS                                                      (LCD_BASE+0x0030)

//--------------Bits Location------------------------------------------//
//--------------LVDS-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     LVDS_BASE                                                         0xB02A0200
#define     LVDS_CTL                                                          (LVDS_BASE+0x0000)
#define     LVDS_ALG_CTL0                                                     (LVDS_BASE+0x0004)
#define     LVDS_DEBUG                                                        (LVDS_BASE+0x0008)

//--------------Bits Location------------------------------------------//
//--------------HDMI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     HDMI_BASE                                                         0xB02C0000
#define     HDMI_VICTL                                                        (HDMI_BASE+0x0000)
#define     HDMI_VIVSYNC                                                      (HDMI_BASE+0x0004)
#define     HDMI_VIVHSYNC                                                     (HDMI_BASE+0x0008)
#define     HDMI_VIALSEOF                                                     (HDMI_BASE+0x000C)
#define     HDMI_VIALSEEF                                                     (HDMI_BASE+0x0010)
#define     HDMI_VIADLSE                                                      (HDMI_BASE+0x0014)
#define     HDMI_AIFRAMEC                                                     (HDMI_BASE+0x0020)
#define     HDMI_AICHSTABYTE0TO3                                              (HDMI_BASE+0x0024)
#define     HDMI_AICHSTABYTE4TO7                                              (HDMI_BASE+0x0028)
#define     HDMI_AICHSTABYTE8TO11                                             (HDMI_BASE+0x002C)
#define     HDMI_AICHSTABYTE12TO15                                            (HDMI_BASE+0x0030)
#define     HDMI_AICHSTABYTE16TO19                                            (HDMI_BASE+0x0034)
#define     HDMI_AICHSTABYTE20TO23                                            (HDMI_BASE+0x0038)
#define     HDMI_AICHSTASCN                                                   (HDMI_BASE+0x003C)
#define     HDMI_VR                                                           (HDMI_BASE+0x0050)
#define     HDMI_CR                                                           (HDMI_BASE+0x0054)
#define     HDMI_SCHCR                                                        (HDMI_BASE+0x0058)
#define     HDMI_ICR                                                          (HDMI_BASE+0x005C)
#define     HDMI_SCR                                                          (HDMI_BASE+0x0060)
#define     HDMI_LPCR                                                         (HDMI_BASE+0x0064)
#define     HDCP_CR                                                           (HDMI_BASE+0x0068)
#define     HDCP_SR                                                           (HDMI_BASE+0x006C)
#define     HDCP_ANLR                                                         (HDMI_BASE+0x0070)
#define     HDCP_ANMR                                                         (HDMI_BASE+0x0074)
#define     HDCP_ANILR                                                        (HDMI_BASE+0x0078)
#define     HDCP_ANIMR                                                        (HDMI_BASE+0x007C)
#define     HDCP_DPKLR                                                        (HDMI_BASE+0x0080)
#define     HDCP_DPKMR                                                        (HDMI_BASE+0x0084)
#define     HDCP_LIR                                                          (HDMI_BASE+0x0088)
#define     HDCP_SHACR                                                        (HDMI_BASE+0x008C)
#define     HDCP_SHADR                                                        (HDMI_BASE+0x0090)
#define     HDCP_ICR                                                          (HDMI_BASE+0x0094)
#define     HDCP_KMMR                                                         (HDMI_BASE+0x0098)
#define     HDCP_KMLR                                                         (HDMI_BASE+0x009C)
#define     HDCP_MILR                                                         (HDMI_BASE+0x00A0)
#define     HDCP_MIMR                                                         (HDMI_BASE+0x00A4)
#define     HDCP_KOWR                                                         (HDMI_BASE+0x00A8)
#define     HDCP_OWR                                                          (HDMI_BASE+0x00AC)
#define     TMDS_STR0                                                         (HDMI_BASE+0x00B8)
#define     TMDS_STR1                                                         (HDMI_BASE+0x00BC)
#define     TMDS_EODR0                                                        (HDMI_BASE+0x00C0)
#define     TMDS_EODR1                                                        (HDMI_BASE+0x00C4)
#define     HDMI_ASPCR                                                        (HDMI_BASE+0x00D0)
#define     HDMI_ACACR                                                        (HDMI_BASE+0x00D4)
#define     HDMI_ACRPCR                                                       (HDMI_BASE+0x00D8)
#define     HDMI_ACRPCTSR                                                     (HDMI_BASE+0x00DC)
#define     HDMI_ACRPPR                                                       (HDMI_BASE+0x00E0)
#define     HDMI_GCPCR                                                        (HDMI_BASE+0x00E4)
#define     HDMI_RPCR                                                         (HDMI_BASE+0x00E8)
#define     HDMI_RPRBDR                                                       (HDMI_BASE+0x00EC)
#define     HDMI_OPCR                                                         (HDMI_BASE+0x00F0)
#define     HDMI_DIPCCR                                                       (HDMI_BASE+0x00F4)
#define     HDMI_ORP6PH                                                       (HDMI_BASE+0x00F8)
#define     HDMI_ORSP6W0                                                      (HDMI_BASE+0x00FC)
#define     HDMI_ORSP6W1                                                      (HDMI_BASE+0x0100)
#define     HDMI_ORSP6W2                                                      (HDMI_BASE+0x0104)
#define     HDMI_ORSP6W3                                                      (HDMI_BASE+0x0108)
#define     HDMI_ORSP6W4                                                      (HDMI_BASE+0x010C)
#define     HDMI_ORSP6W5                                                      (HDMI_BASE+0x0110)
#define     HDMI_ORSP6W6                                                      (HDMI_BASE+0x0114)
#define     HDMI_ORSP6W7                                                      (HDMI_BASE+0x0118)
#define     HDMI_CECCR                                                        (HDMI_BASE+0x011C)
#define     HDMI_CECRTCR                                                      (HDMI_BASE+0x0120)
#define     HDMI_CECRXCR                                                      (HDMI_BASE+0x0124)
#define     HDMI_CECTXCR                                                      (HDMI_BASE+0x0128)
#define     HDMI_CECTXDR                                                      (HDMI_BASE+0x012C)
#define     HDMI_CECRXDR                                                      (HDMI_BASE+0x0130)
#define     HDMI_CECRXTCR                                                     (HDMI_BASE+0x0134)
#define     HDMI_CECTXTCR0                                                    (HDMI_BASE+0x0138)
#define     HDMI_CECTXTCR1                                                    (HDMI_BASE+0x013C)
#define     HDMI_CRCCR                                                        (HDMI_BASE+0x0140)
#define     HDMI_CRCDOR                                                       (HDMI_BASE+0x0144)
#define     HDMI_TX_1                                                         (HDMI_BASE+0x0154)
#define     HDMI_TX_2                                                         (HDMI_BASE+0x0158)
#define     CEC_DDC_HPD                                                       (HDMI_BASE+0x015C)

//--------------Bits Location------------------------------------------//
//--------------DSI-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     DSI_BASE                                                          0xB0310000
#define     DSI_CTRL                                                          (DSI_BASE+0x00)
#define     DSI_SIZE                                                          (DSI_BASE+0x04)
#define     DSI_COLOR                                                         (DSI_BASE+0x08)
#define     DSI_VIDEO_CFG                                                     (DSI_BASE+0x0C)
#define     DSI_RGBHT0                                                        (DSI_BASE+0x10)
#define     DSI_RGBHT1                                                        (DSI_BASE+0x14)
#define     DSI_RGBVT0                                                        (DSI_BASE+0x18)
#define     DSI_RGBVT1                                                        (DSI_BASE+0x1C)
#define     DSI_TIMEOUT                                                       (DSI_BASE+0x20)
#define     DSI_TR_STA                                                        (DSI_BASE+0x24)
#define     DSI_INT_EN                                                        (DSI_BASE+0x28)
#define     DSI_ERROR_REPORT                                                  (DSI_BASE+0x2C)
#define     DSI_FIFO_ODAT                                                     (DSI_BASE+0x30)
#define     DSI_FIFO_IDAT                                                     (DSI_BASE+0x34)
#define     DSI_IPACK                                                         (DSI_BASE+0x38)
#define     DSI_PACK_CFG                                                      (DSI_BASE+0x40)
#define     DSI_PACK_HEADER                                                   (DSI_BASE+0x44)
#define     DSI_TX_TRIGGER                                                    (DSI_BASE+0x48)
#define     DSI_RX_TRIGGER                                                    (DSI_BASE+0x4C)
#define     DSI_LANE_CTRL                                                     (DSI_BASE+0x50)
#define     DSI_LANE_STA                                                      (DSI_BASE+0x54)
#define     DSI_PHY_T0                                                        (DSI_BASE+0x60)
#define     DSI_PHY_T1                                                        (DSI_BASE+0x64)
#define     DSI_PHY_T2                                                        (DSI_BASE+0x68)
#define     DSI_APHY_DEBUG0                                                   (DSI_BASE+0x70)
#define     DSI_APHY_DEBUG1                                                   (DSI_BASE+0x74)
#define     DSI_SELF_TEST                                                     (DSI_BASE+0x78)
#define     DSI_PHY_CTRL                                                      (DSI_BASE+0x80)
#define     DSI_FT_TEST                                                       (DSI_BASE+0x88)

//--------------Bits Location------------------------------------------//
//--------------I2S_SPDIF-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     I2S_SPDIF_BASE                                                    0xb0100000
#define     I2S_CTL                                                           (I2S_SPDIF_BASE+0x0000)
#define     I2S_FIFOCTL                                                       (I2S_SPDIF_BASE+0x0004)
#define     I2STX_DAT                                                         (I2S_SPDIF_BASE+0x0008)
#define     I2SRX_DAT                                                         (I2S_SPDIF_BASE+0x000c)
#define     SPDIF_HDMI_CTL                                                    (I2S_SPDIF_BASE+0x0010)
#define     SPDIF_DAT                                                         (I2S_SPDIF_BASE+0x0014)
#define     SPDIF_CLSTAT                                                      (I2S_SPDIF_BASE+0x0018)
#define     SPDIF_CHSTAT                                                      (I2S_SPDIF_BASE+0x001c)
#define     HDMI_DAT                                                          (I2S_SPDIF_BASE+0x0020)
#define     I2STX_DAT_DBG                                                     (I2S_SPDIF_BASE+0x0024)
#define     I2SRX_DAT_DBG                                                     (I2S_SPDIF_BASE+0x0028)
#define     I2STX_SPDIF_HDMI_CTL                                              (I2S_SPDIF_BASE+0x002c)
#define     I2STX_SPDIF_HDMI_DAT                                              (I2S_SPDIF_BASE+0x0030)

//--------------Bits Location------------------------------------------//
//--------------PCM0-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PCM0_BASE                                                         0xB0130000
#define     PCM0_CTL                                                          (PCM0_BASE+0x0000)
#define     PCM0_STAT                                                         (PCM0_BASE+0x0004)
#define     PCM0_RXDAT                                                        (PCM0_BASE+0x0008)
#define     PCM0_TXDAT                                                        (PCM0_BASE+0x000C)

//--------------Bits Location------------------------------------------//
//--------------PCM1-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     PCM1_BASE                                                         0xB0138000
#define     PCM1_CTL                                                          (PCM1_BASE+0x0000)
#define     PCM1_STAT                                                         (PCM1_BASE+0x0004)
#define     PCM1_RXDAT                                                        (PCM1_BASE+0x0008)
#define     PCM1_TXDAT                                                        (PCM1_BASE+0x000C)

//--------------Bits Location------------------------------------------//
//--------------KEY-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     KEY_BASE                                                          0xB01A0000
#define     KEY_CTL                                                           (KEY_BASE+0x0000)
#define     KEY_DAT0                                                          (KEY_BASE+0x0004)
#define     KEY_DAT1                                                          (KEY_BASE+0x0008)
#define     KEY_DAT2                                                          (KEY_BASE+0x000C)
#define     KEY_DAT3                                                          (KEY_BASE+0x0010)
#define     KEY_DAT4                                                          (KEY_BASE+0x0014)
#define     KEY_DAT5                                                          (KEY_BASE+0x0018)
#define     KEY_DAT6                                                          (KEY_BASE+0x001C)
#define     KEY_DAT7                                                          (KEY_BASE+0x0020)

//--------------Bits Location------------------------------------------//
//--------------GPIO_MFP_PWM-------------------------------------------//
//--------------Register Address---------------------------------------//
#define     GPIO_MFP_PWM_BASE                                                 0xb01C0000
#define     GPIO_AOUTEN                                                       (GPIO_MFP_PWM_BASE+0x0000)
#define     GPIO_AINEN                                                        (GPIO_MFP_PWM_BASE+0x0004)
#define     GPIO_ADAT                                                         (GPIO_MFP_PWM_BASE+0x0008)
#define     GPIO_BOUTEN                                                       (GPIO_MFP_PWM_BASE+0x000C)
#define     GPIO_BINEN                                                        (GPIO_MFP_PWM_BASE+0x0010)
#define     GPIO_BDAT                                                         (GPIO_MFP_PWM_BASE+0x0014)
#define     GPIO_COUTEN                                                       (GPIO_MFP_PWM_BASE+0x0018)
#define     GPIO_CINEN                                                        (GPIO_MFP_PWM_BASE+0x001C)
#define     GPIO_CDAT                                                         (GPIO_MFP_PWM_BASE+0x0020)
#define     GPIO_DOUTEN                                                       (GPIO_MFP_PWM_BASE+0x0024)
#define     GPIO_DINEN                                                        (GPIO_MFP_PWM_BASE+0x0028)
#define     GPIO_DDAT                                                         (GPIO_MFP_PWM_BASE+0x002C)
#define     GPIO_EOUTEN                                                       (GPIO_MFP_PWM_BASE+0x0030)
#define     GPIO_EINEN                                                        (GPIO_MFP_PWM_BASE+0x0034)
#define     GPIO_EDAT                                                         (GPIO_MFP_PWM_BASE+0x0038)
#define     MFP_CTL0                                                          (GPIO_MFP_PWM_BASE+0x0040)
#define     MFP_CTL1                                                          (GPIO_MFP_PWM_BASE+0x0044)
#define     MFP_CTL2                                                          (GPIO_MFP_PWM_BASE+0x0048)
#define     MFP_CTL3                                                          (GPIO_MFP_PWM_BASE+0x004C)
#define     PWM_CTL0                                                          (GPIO_MFP_PWM_BASE+0X50)
#define     PWM_CTL1                                                          (GPIO_MFP_PWM_BASE+0X54)
#define     PWM_CTL2                                                          (GPIO_MFP_PWM_BASE+0X58)
#define     PWM_CTL3                                                          (GPIO_MFP_PWM_BASE+0X5C)
#define     PAD_PULLCTL0                                                      (GPIO_MFP_PWM_BASE+0x0060)
#define     PAD_PULLCTL1                                                      (GPIO_MFP_PWM_BASE+0x0064)
#define     PAD_PULLCTL2                                                      (GPIO_MFP_PWM_BASE+0x0068)
#define     PAD_ST0                                                           (GPIO_MFP_PWM_BASE+0x006C)
#define     PAD_ST1                                                           (GPIO_MFP_PWM_BASE+0x0070)
#define     PAD_CTL                                                           (GPIO_MFP_PWM_BASE+0x0074)
#define     PAD_DRV0                                                          (GPIO_MFP_PWM_BASE+0x0080)
#define     PAD_DRV1                                                          (GPIO_MFP_PWM_BASE+0x0084)
#define     PAD_DRV2                                                          (GPIO_MFP_PWM_BASE+0x0088)
#define     DEBUG_SEL                                                         (GPIO_MFP_PWM_BASE+0x0090)
#define     DEBUG_OEN0                                                        (GPIO_MFP_PWM_BASE+0x0094)
#define     DEBUG_OEN1                                                        (GPIO_MFP_PWM_BASE+0x0098)
#define     DEBUG_IEN0                                                        (GPIO_MFP_PWM_BASE+0x009C)
#define     DEBUG_IEN1                                                        (GPIO_MFP_PWM_BASE+0x00A0)
#define     BIST_START0                                                       (GPIO_MFP_PWM_BASE+0x00C0)
#define     BIST_START1                                                       (GPIO_MFP_PWM_BASE+0x00C4)
#define     BIST_DONE0                                                        (GPIO_MFP_PWM_BASE+0x00C8)
#define     BIST_DONE1                                                        (GPIO_MFP_PWM_BASE+0x00CC)
#define     BIST_DONE2                                                        (GPIO_MFP_PWM_BASE+0x00D0)
#define     BIST_FAIL0                                                        (GPIO_MFP_PWM_BASE+0x00D4)
#define     BIST_FAIL1                                                        (GPIO_MFP_PWM_BASE+0x00D8)
#define     BIST_FAIL2                                                        (GPIO_MFP_PWM_BASE+0x00DC)
#define     L2_BIST_INSTR1                                                    (GPIO_MFP_PWM_BASE+0x00F0)
#define     L2_BIST_INSTR2                                                    (GPIO_MFP_PWM_BASE+0x00F4)
#define     L2_BIST_INSTR3                                                    (GPIO_MFP_PWM_BASE+0x00F8)
#define     INTC_EXTCTL                                                       (GPIO_MFP_PWM_BASE+0x0200)
#define     INTC_GPIOCTL                                                      (GPIO_MFP_PWM_BASE+0x0204)
#define     INTC_GPIOA_PD                                                     (GPIO_MFP_PWM_BASE+0x0208)
#define     INTC_GPIOA_MSK                                                    (GPIO_MFP_PWM_BASE+0x020c)
#define     INTC_GPIOB_PD                                                     (GPIO_MFP_PWM_BASE+0x0210)
#define     INTC_GPIOB_MSK                                                    (GPIO_MFP_PWM_BASE+0x0214)
#define     INTC_GPIOC_PD                                                     (GPIO_MFP_PWM_BASE+0x0218)
#define     INTC_GPIOC_MSK                                                    (GPIO_MFP_PWM_BASE+0x021c)
#define     INTC_GPIOD_PD                                                     (GPIO_MFP_PWM_BASE+0x0220)
#define     INTC_GPIOD_MSK                                                    (GPIO_MFP_PWM_BASE+0x0224)
#define     INTC_GPIOE_PD                                                     (GPIO_MFP_PWM_BASE+0x0228)
#define     INTC_GPIOE_MSK                                                    (GPIO_MFP_PWM_BASE+0x022c)

//--------------Bits Location------------------------------------------//
//---------------------------------------------------------------------//
#endif
