// Seed: 2432859662
module module_0;
  supply1 id_2;
  case (id_2)
    id_2: wire id_3;
    id_1: begin
      wire id_4;
    end
  endcase
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1
    , id_7,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5
);
  wire id_8;
  assign id_1 = 1;
  assign id_7 = 1'b0;
  wire id_9;
  id_10(
      .id_0(id_3), .id_1(id_1), .id_2(id_7), .id_3(id_1 != 1), .id_4(1'b0), .id_5(1)
  ); module_0();
endmodule
