// Seed: 660361545
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_25 = 32'd0,
    parameter id_31 = 32'd46
) (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri id_8
    , id_37,
    output wire id_9,
    input tri id_10,
    input wire id_11,
    input tri0 id_12,
    input supply0 id_13,
    output wor id_14,
    input tri id_15,
    output wor id_16,
    input wand id_17,
    input supply1 id_18,
    input supply1 id_19
    , id_38,
    output wire id_20,
    input wor id_21,
    output supply1 id_22,
    input wand id_23,
    input wire id_24,
    output uwire _id_25,
    input tri0 id_26,
    output tri0 id_27,
    output supply1 id_28
    , id_39,
    output wor id_29,
    input wire id_30,
    input wand _id_31,
    input wand id_32,
    input tri id_33,
    output wire id_34,
    input wor id_35
);
  logic [id_25 : id_31] id_40;
  ;
  assign id_6 = -1;
  wire id_41;
  assign id_27 = -1;
  wire id_42;
  always @(negedge 1'b0 or id_32) begin : LABEL_0
    $signed(31);
    ;
    SystemTFIdentifier(id_38[1 :-1], -1'b0, 1, 1, id_41, id_23, id_30, id_18);
  end
  localparam id_43 = 1;
  wire id_44;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_2
  );
endmodule
