Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_Sim_behav xil_defaultlib.Main_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'i_out' [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sim_1/new/Main_Sim.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture highresnco_beh of entity xil_defaultlib.HighResNCO [\HighResNCO(lut_size=8)\]
Compiling module xil_defaultlib.Main_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Sim_behav
