{
  "module_name": "ib_user_verbs.h",
  "hash_id": "c53d37408aea604c605e6c23b82ceca6e8c2368b1e83fafbbde81aa36b372bdb",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/rdma/ib_user_verbs.h",
  "human_readable_source": " \n \n\n#ifndef IB_USER_VERBS_H\n#define IB_USER_VERBS_H\n\n#include <linux/types.h>\n\n \n#define IB_USER_VERBS_ABI_VERSION\t6\n#define IB_USER_VERBS_CMD_THRESHOLD    50\n\nenum ib_uverbs_write_cmds {\n\tIB_USER_VERBS_CMD_GET_CONTEXT,\n\tIB_USER_VERBS_CMD_QUERY_DEVICE,\n\tIB_USER_VERBS_CMD_QUERY_PORT,\n\tIB_USER_VERBS_CMD_ALLOC_PD,\n\tIB_USER_VERBS_CMD_DEALLOC_PD,\n\tIB_USER_VERBS_CMD_CREATE_AH,\n\tIB_USER_VERBS_CMD_MODIFY_AH,\n\tIB_USER_VERBS_CMD_QUERY_AH,\n\tIB_USER_VERBS_CMD_DESTROY_AH,\n\tIB_USER_VERBS_CMD_REG_MR,\n\tIB_USER_VERBS_CMD_REG_SMR,\n\tIB_USER_VERBS_CMD_REREG_MR,\n\tIB_USER_VERBS_CMD_QUERY_MR,\n\tIB_USER_VERBS_CMD_DEREG_MR,\n\tIB_USER_VERBS_CMD_ALLOC_MW,\n\tIB_USER_VERBS_CMD_BIND_MW,\n\tIB_USER_VERBS_CMD_DEALLOC_MW,\n\tIB_USER_VERBS_CMD_CREATE_COMP_CHANNEL,\n\tIB_USER_VERBS_CMD_CREATE_CQ,\n\tIB_USER_VERBS_CMD_RESIZE_CQ,\n\tIB_USER_VERBS_CMD_DESTROY_CQ,\n\tIB_USER_VERBS_CMD_POLL_CQ,\n\tIB_USER_VERBS_CMD_PEEK_CQ,\n\tIB_USER_VERBS_CMD_REQ_NOTIFY_CQ,\n\tIB_USER_VERBS_CMD_CREATE_QP,\n\tIB_USER_VERBS_CMD_QUERY_QP,\n\tIB_USER_VERBS_CMD_MODIFY_QP,\n\tIB_USER_VERBS_CMD_DESTROY_QP,\n\tIB_USER_VERBS_CMD_POST_SEND,\n\tIB_USER_VERBS_CMD_POST_RECV,\n\tIB_USER_VERBS_CMD_ATTACH_MCAST,\n\tIB_USER_VERBS_CMD_DETACH_MCAST,\n\tIB_USER_VERBS_CMD_CREATE_SRQ,\n\tIB_USER_VERBS_CMD_MODIFY_SRQ,\n\tIB_USER_VERBS_CMD_QUERY_SRQ,\n\tIB_USER_VERBS_CMD_DESTROY_SRQ,\n\tIB_USER_VERBS_CMD_POST_SRQ_RECV,\n\tIB_USER_VERBS_CMD_OPEN_XRCD,\n\tIB_USER_VERBS_CMD_CLOSE_XRCD,\n\tIB_USER_VERBS_CMD_CREATE_XSRQ,\n\tIB_USER_VERBS_CMD_OPEN_QP,\n};\n\nenum {\n\tIB_USER_VERBS_EX_CMD_QUERY_DEVICE = IB_USER_VERBS_CMD_QUERY_DEVICE,\n\tIB_USER_VERBS_EX_CMD_CREATE_CQ = IB_USER_VERBS_CMD_CREATE_CQ,\n\tIB_USER_VERBS_EX_CMD_CREATE_QP = IB_USER_VERBS_CMD_CREATE_QP,\n\tIB_USER_VERBS_EX_CMD_MODIFY_QP = IB_USER_VERBS_CMD_MODIFY_QP,\n\tIB_USER_VERBS_EX_CMD_CREATE_FLOW = IB_USER_VERBS_CMD_THRESHOLD,\n\tIB_USER_VERBS_EX_CMD_DESTROY_FLOW,\n\tIB_USER_VERBS_EX_CMD_CREATE_WQ,\n\tIB_USER_VERBS_EX_CMD_MODIFY_WQ,\n\tIB_USER_VERBS_EX_CMD_DESTROY_WQ,\n\tIB_USER_VERBS_EX_CMD_CREATE_RWQ_IND_TBL,\n\tIB_USER_VERBS_EX_CMD_DESTROY_RWQ_IND_TBL,\n\tIB_USER_VERBS_EX_CMD_MODIFY_CQ\n};\n\n \nenum ib_placement_type {\n\tIB_FLUSH_GLOBAL = 1U << 0,\n\tIB_FLUSH_PERSISTENT = 1U << 1,\n};\n\n \nenum ib_selectivity_level {\n\tIB_FLUSH_RANGE = 0,\n\tIB_FLUSH_MR,\n};\n\n \n\nstruct ib_uverbs_async_event_desc {\n\t__aligned_u64 element;\n\t__u32 event_type;\t \n\t__u32 reserved;\n};\n\nstruct ib_uverbs_comp_event_desc {\n\t__aligned_u64 cq_handle;\n};\n\nstruct ib_uverbs_cq_moderation_caps {\n\t__u16     max_cq_moderation_count;\n\t__u16     max_cq_moderation_period;\n\t__u32     reserved;\n};\n\n \n\n#define IB_USER_VERBS_CMD_COMMAND_MASK 0xff\n#define IB_USER_VERBS_CMD_FLAG_EXTENDED 0x80000000u\n\nstruct ib_uverbs_cmd_hdr {\n\t__u32 command;\n\t__u16 in_words;\n\t__u16 out_words;\n};\n\nstruct ib_uverbs_ex_cmd_hdr {\n\t__aligned_u64 response;\n\t__u16 provider_in_words;\n\t__u16 provider_out_words;\n\t__u32 cmd_hdr_reserved;\n};\n\nstruct ib_uverbs_get_context {\n\t__aligned_u64 response;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_get_context_resp {\n\t__u32 async_fd;\n\t__u32 num_comp_vectors;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_query_device {\n\t__aligned_u64 response;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_query_device_resp {\n\t__aligned_u64 fw_ver;\n\t__be64 node_guid;\n\t__be64 sys_image_guid;\n\t__aligned_u64 max_mr_size;\n\t__aligned_u64 page_size_cap;\n\t__u32 vendor_id;\n\t__u32 vendor_part_id;\n\t__u32 hw_ver;\n\t__u32 max_qp;\n\t__u32 max_qp_wr;\n\t__u32 device_cap_flags;\n\t__u32 max_sge;\n\t__u32 max_sge_rd;\n\t__u32 max_cq;\n\t__u32 max_cqe;\n\t__u32 max_mr;\n\t__u32 max_pd;\n\t__u32 max_qp_rd_atom;\n\t__u32 max_ee_rd_atom;\n\t__u32 max_res_rd_atom;\n\t__u32 max_qp_init_rd_atom;\n\t__u32 max_ee_init_rd_atom;\n\t__u32 atomic_cap;\n\t__u32 max_ee;\n\t__u32 max_rdd;\n\t__u32 max_mw;\n\t__u32 max_raw_ipv6_qp;\n\t__u32 max_raw_ethy_qp;\n\t__u32 max_mcast_grp;\n\t__u32 max_mcast_qp_attach;\n\t__u32 max_total_mcast_qp_attach;\n\t__u32 max_ah;\n\t__u32 max_fmr;\n\t__u32 max_map_per_fmr;\n\t__u32 max_srq;\n\t__u32 max_srq_wr;\n\t__u32 max_srq_sge;\n\t__u16 max_pkeys;\n\t__u8  local_ca_ack_delay;\n\t__u8  phys_port_cnt;\n\t__u8  reserved[4];\n};\n\nstruct ib_uverbs_ex_query_device {\n\t__u32 comp_mask;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_odp_caps {\n\t__aligned_u64 general_caps;\n\tstruct {\n\t\t__u32 rc_odp_caps;\n\t\t__u32 uc_odp_caps;\n\t\t__u32 ud_odp_caps;\n\t} per_transport_caps;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_rss_caps {\n\t \n\t__u32 supported_qpts;\n\t__u32 max_rwq_indirection_tables;\n\t__u32 max_rwq_indirection_table_size;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_tm_caps {\n\t \n\t__u32 max_rndv_hdr_size;\n\t \n\t__u32 max_num_tags;\n\t \n\t__u32 flags;\n\t \n\t__u32 max_ops;\n\t \n\t__u32 max_sge;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_ex_query_device_resp {\n\tstruct ib_uverbs_query_device_resp base;\n\t__u32 comp_mask;\n\t__u32 response_length;\n\tstruct ib_uverbs_odp_caps odp_caps;\n\t__aligned_u64 timestamp_mask;\n\t__aligned_u64 hca_core_clock;  \n\t__aligned_u64 device_cap_flags_ex;\n\tstruct ib_uverbs_rss_caps rss_caps;\n\t__u32  max_wq_type_rq;\n\t__u32 raw_packet_caps;\n\tstruct ib_uverbs_tm_caps tm_caps;\n\tstruct ib_uverbs_cq_moderation_caps cq_moderation_caps;\n\t__aligned_u64 max_dm_size;\n\t__u32 xrc_odp_caps;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_query_port {\n\t__aligned_u64 response;\n\t__u8  port_num;\n\t__u8  reserved[7];\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_query_port_resp {\n\t__u32 port_cap_flags;\t\t \n\t__u32 max_msg_sz;\n\t__u32 bad_pkey_cntr;\n\t__u32 qkey_viol_cntr;\n\t__u32 gid_tbl_len;\n\t__u16 pkey_tbl_len;\n\t__u16 lid;\n\t__u16 sm_lid;\n\t__u8  state;\n\t__u8  max_mtu;\n\t__u8  active_mtu;\n\t__u8  lmc;\n\t__u8  max_vl_num;\n\t__u8  sm_sl;\n\t__u8  subnet_timeout;\n\t__u8  init_type_reply;\n\t__u8  active_width;\n\t__u8  active_speed;\n\t__u8  phys_state;\n\t__u8  link_layer;\n\t__u8  flags;\t\t\t \n\t__u8  reserved;\n};\n\nstruct ib_uverbs_alloc_pd {\n\t__aligned_u64 response;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_alloc_pd_resp {\n\t__u32 pd_handle;\n\t__u32 driver_data[];\n};\n\nstruct ib_uverbs_dealloc_pd {\n\t__u32 pd_handle;\n};\n\nstruct ib_uverbs_open_xrcd {\n\t__aligned_u64 response;\n\t__u32 fd;\n\t__u32 oflags;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_open_xrcd_resp {\n\t__u32 xrcd_handle;\n\t__u32 driver_data[];\n};\n\nstruct ib_uverbs_close_xrcd {\n\t__u32 xrcd_handle;\n};\n\nstruct ib_uverbs_reg_mr {\n\t__aligned_u64 response;\n\t__aligned_u64 start;\n\t__aligned_u64 length;\n\t__aligned_u64 hca_va;\n\t__u32 pd_handle;\n\t__u32 access_flags;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_reg_mr_resp {\n\t__u32 mr_handle;\n\t__u32 lkey;\n\t__u32 rkey;\n\t__u32 driver_data[];\n};\n\nstruct ib_uverbs_rereg_mr {\n\t__aligned_u64 response;\n\t__u32 mr_handle;\n\t__u32 flags;\n\t__aligned_u64 start;\n\t__aligned_u64 length;\n\t__aligned_u64 hca_va;\n\t__u32 pd_handle;\n\t__u32 access_flags;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_rereg_mr_resp {\n\t__u32 lkey;\n\t__u32 rkey;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_dereg_mr {\n\t__u32 mr_handle;\n};\n\nstruct ib_uverbs_alloc_mw {\n\t__aligned_u64 response;\n\t__u32 pd_handle;\n\t__u8  mw_type;\n\t__u8  reserved[3];\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_alloc_mw_resp {\n\t__u32 mw_handle;\n\t__u32 rkey;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_dealloc_mw {\n\t__u32 mw_handle;\n};\n\nstruct ib_uverbs_create_comp_channel {\n\t__aligned_u64 response;\n};\n\nstruct ib_uverbs_create_comp_channel_resp {\n\t__u32 fd;\n};\n\nstruct ib_uverbs_create_cq {\n\t__aligned_u64 response;\n\t__aligned_u64 user_handle;\n\t__u32 cqe;\n\t__u32 comp_vector;\n\t__s32 comp_channel;\n\t__u32 reserved;\n\t__aligned_u64 driver_data[];\n};\n\nenum ib_uverbs_ex_create_cq_flags {\n\tIB_UVERBS_CQ_FLAGS_TIMESTAMP_COMPLETION = 1 << 0,\n\tIB_UVERBS_CQ_FLAGS_IGNORE_OVERRUN = 1 << 1,\n};\n\nstruct ib_uverbs_ex_create_cq {\n\t__aligned_u64 user_handle;\n\t__u32 cqe;\n\t__u32 comp_vector;\n\t__s32 comp_channel;\n\t__u32 comp_mask;\n\t__u32 flags;   \n\t__u32 reserved;\n};\n\nstruct ib_uverbs_create_cq_resp {\n\t__u32 cq_handle;\n\t__u32 cqe;\n\t__aligned_u64 driver_data[0];\n};\n\nstruct ib_uverbs_ex_create_cq_resp {\n\tstruct ib_uverbs_create_cq_resp base;\n\t__u32 comp_mask;\n\t__u32 response_length;\n};\n\nstruct ib_uverbs_resize_cq {\n\t__aligned_u64 response;\n\t__u32 cq_handle;\n\t__u32 cqe;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_resize_cq_resp {\n\t__u32 cqe;\n\t__u32 reserved;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_poll_cq {\n\t__aligned_u64 response;\n\t__u32 cq_handle;\n\t__u32 ne;\n};\n\nenum ib_uverbs_wc_opcode {\n\tIB_UVERBS_WC_SEND = 0,\n\tIB_UVERBS_WC_RDMA_WRITE = 1,\n\tIB_UVERBS_WC_RDMA_READ = 2,\n\tIB_UVERBS_WC_COMP_SWAP = 3,\n\tIB_UVERBS_WC_FETCH_ADD = 4,\n\tIB_UVERBS_WC_BIND_MW = 5,\n\tIB_UVERBS_WC_LOCAL_INV = 6,\n\tIB_UVERBS_WC_TSO = 7,\n\tIB_UVERBS_WC_FLUSH = 8,\n\tIB_UVERBS_WC_ATOMIC_WRITE = 9,\n};\n\nstruct ib_uverbs_wc {\n\t__aligned_u64 wr_id;\n\t__u32 status;\n\t__u32 opcode;\n\t__u32 vendor_err;\n\t__u32 byte_len;\n\tunion {\n\t\t__be32 imm_data;\n\t\t__u32 invalidate_rkey;\n\t} ex;\n\t__u32 qp_num;\n\t__u32 src_qp;\n\t__u32 wc_flags;\n\t__u16 pkey_index;\n\t__u16 slid;\n\t__u8 sl;\n\t__u8 dlid_path_bits;\n\t__u8 port_num;\n\t__u8 reserved;\n};\n\nstruct ib_uverbs_poll_cq_resp {\n\t__u32 count;\n\t__u32 reserved;\n\tstruct ib_uverbs_wc wc[];\n};\n\nstruct ib_uverbs_req_notify_cq {\n\t__u32 cq_handle;\n\t__u32 solicited_only;\n};\n\nstruct ib_uverbs_destroy_cq {\n\t__aligned_u64 response;\n\t__u32 cq_handle;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_destroy_cq_resp {\n\t__u32 comp_events_reported;\n\t__u32 async_events_reported;\n};\n\nstruct ib_uverbs_global_route {\n\t__u8  dgid[16];\n\t__u32 flow_label;\n\t__u8  sgid_index;\n\t__u8  hop_limit;\n\t__u8  traffic_class;\n\t__u8  reserved;\n};\n\nstruct ib_uverbs_ah_attr {\n\tstruct ib_uverbs_global_route grh;\n\t__u16 dlid;\n\t__u8  sl;\n\t__u8  src_path_bits;\n\t__u8  static_rate;\n\t__u8  is_global;\n\t__u8  port_num;\n\t__u8  reserved;\n};\n\nstruct ib_uverbs_qp_attr {\n\t__u32\tqp_attr_mask;\n\t__u32\tqp_state;\n\t__u32\tcur_qp_state;\n\t__u32\tpath_mtu;\n\t__u32\tpath_mig_state;\n\t__u32\tqkey;\n\t__u32\trq_psn;\n\t__u32\tsq_psn;\n\t__u32\tdest_qp_num;\n\t__u32\tqp_access_flags;\n\n\tstruct ib_uverbs_ah_attr ah_attr;\n\tstruct ib_uverbs_ah_attr alt_ah_attr;\n\n\t \n\t__u32\tmax_send_wr;\n\t__u32\tmax_recv_wr;\n\t__u32\tmax_send_sge;\n\t__u32\tmax_recv_sge;\n\t__u32\tmax_inline_data;\n\n\t__u16\tpkey_index;\n\t__u16\talt_pkey_index;\n\t__u8\ten_sqd_async_notify;\n\t__u8\tsq_draining;\n\t__u8\tmax_rd_atomic;\n\t__u8\tmax_dest_rd_atomic;\n\t__u8\tmin_rnr_timer;\n\t__u8\tport_num;\n\t__u8\ttimeout;\n\t__u8\tretry_cnt;\n\t__u8\trnr_retry;\n\t__u8\talt_port_num;\n\t__u8\talt_timeout;\n\t__u8\treserved[5];\n};\n\nstruct ib_uverbs_create_qp {\n\t__aligned_u64 response;\n\t__aligned_u64 user_handle;\n\t__u32 pd_handle;\n\t__u32 send_cq_handle;\n\t__u32 recv_cq_handle;\n\t__u32 srq_handle;\n\t__u32 max_send_wr;\n\t__u32 max_recv_wr;\n\t__u32 max_send_sge;\n\t__u32 max_recv_sge;\n\t__u32 max_inline_data;\n\t__u8  sq_sig_all;\n\t__u8  qp_type;\n\t__u8  is_srq;\n\t__u8  reserved;\n\t__aligned_u64 driver_data[];\n};\n\nenum ib_uverbs_create_qp_mask {\n\tIB_UVERBS_CREATE_QP_MASK_IND_TABLE = 1UL << 0,\n};\n\nenum {\n\tIB_UVERBS_CREATE_QP_SUP_COMP_MASK = IB_UVERBS_CREATE_QP_MASK_IND_TABLE,\n};\n\nstruct ib_uverbs_ex_create_qp {\n\t__aligned_u64 user_handle;\n\t__u32 pd_handle;\n\t__u32 send_cq_handle;\n\t__u32 recv_cq_handle;\n\t__u32 srq_handle;\n\t__u32 max_send_wr;\n\t__u32 max_recv_wr;\n\t__u32 max_send_sge;\n\t__u32 max_recv_sge;\n\t__u32 max_inline_data;\n\t__u8  sq_sig_all;\n\t__u8  qp_type;\n\t__u8  is_srq;\n\t__u8 reserved;\n\t__u32 comp_mask;\n\t__u32 create_flags;\n\t__u32 rwq_ind_tbl_handle;\n\t__u32  source_qpn;\n};\n\nstruct ib_uverbs_open_qp {\n\t__aligned_u64 response;\n\t__aligned_u64 user_handle;\n\t__u32 pd_handle;\n\t__u32 qpn;\n\t__u8  qp_type;\n\t__u8  reserved[7];\n\t__aligned_u64 driver_data[];\n};\n\n \nstruct ib_uverbs_create_qp_resp {\n\t__u32 qp_handle;\n\t__u32 qpn;\n\t__u32 max_send_wr;\n\t__u32 max_recv_wr;\n\t__u32 max_send_sge;\n\t__u32 max_recv_sge;\n\t__u32 max_inline_data;\n\t__u32 reserved;\n\t__u32 driver_data[0];\n};\n\nstruct ib_uverbs_ex_create_qp_resp {\n\tstruct ib_uverbs_create_qp_resp base;\n\t__u32 comp_mask;\n\t__u32 response_length;\n};\n\n \nstruct ib_uverbs_qp_dest {\n\t__u8  dgid[16];\n\t__u32 flow_label;\n\t__u16 dlid;\n\t__u16 reserved;\n\t__u8  sgid_index;\n\t__u8  hop_limit;\n\t__u8  traffic_class;\n\t__u8  sl;\n\t__u8  src_path_bits;\n\t__u8  static_rate;\n\t__u8  is_global;\n\t__u8  port_num;\n};\n\nstruct ib_uverbs_query_qp {\n\t__aligned_u64 response;\n\t__u32 qp_handle;\n\t__u32 attr_mask;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_query_qp_resp {\n\tstruct ib_uverbs_qp_dest dest;\n\tstruct ib_uverbs_qp_dest alt_dest;\n\t__u32 max_send_wr;\n\t__u32 max_recv_wr;\n\t__u32 max_send_sge;\n\t__u32 max_recv_sge;\n\t__u32 max_inline_data;\n\t__u32 qkey;\n\t__u32 rq_psn;\n\t__u32 sq_psn;\n\t__u32 dest_qp_num;\n\t__u32 qp_access_flags;\n\t__u16 pkey_index;\n\t__u16 alt_pkey_index;\n\t__u8  qp_state;\n\t__u8  cur_qp_state;\n\t__u8  path_mtu;\n\t__u8  path_mig_state;\n\t__u8  sq_draining;\n\t__u8  max_rd_atomic;\n\t__u8  max_dest_rd_atomic;\n\t__u8  min_rnr_timer;\n\t__u8  port_num;\n\t__u8  timeout;\n\t__u8  retry_cnt;\n\t__u8  rnr_retry;\n\t__u8  alt_port_num;\n\t__u8  alt_timeout;\n\t__u8  sq_sig_all;\n\t__u8  reserved[5];\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_modify_qp {\n\tstruct ib_uverbs_qp_dest dest;\n\tstruct ib_uverbs_qp_dest alt_dest;\n\t__u32 qp_handle;\n\t__u32 attr_mask;\n\t__u32 qkey;\n\t__u32 rq_psn;\n\t__u32 sq_psn;\n\t__u32 dest_qp_num;\n\t__u32 qp_access_flags;\n\t__u16 pkey_index;\n\t__u16 alt_pkey_index;\n\t__u8  qp_state;\n\t__u8  cur_qp_state;\n\t__u8  path_mtu;\n\t__u8  path_mig_state;\n\t__u8  en_sqd_async_notify;\n\t__u8  max_rd_atomic;\n\t__u8  max_dest_rd_atomic;\n\t__u8  min_rnr_timer;\n\t__u8  port_num;\n\t__u8  timeout;\n\t__u8  retry_cnt;\n\t__u8  rnr_retry;\n\t__u8  alt_port_num;\n\t__u8  alt_timeout;\n\t__u8  reserved[2];\n\t__aligned_u64 driver_data[0];\n};\n\nstruct ib_uverbs_ex_modify_qp {\n\tstruct ib_uverbs_modify_qp base;\n\t__u32\trate_limit;\n\t__u32\treserved;\n};\n\nstruct ib_uverbs_ex_modify_qp_resp {\n\t__u32  comp_mask;\n\t__u32  response_length;\n};\n\nstruct ib_uverbs_destroy_qp {\n\t__aligned_u64 response;\n\t__u32 qp_handle;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_destroy_qp_resp {\n\t__u32 events_reported;\n};\n\n \nstruct ib_uverbs_sge {\n\t__aligned_u64 addr;\n\t__u32 length;\n\t__u32 lkey;\n};\n\nenum ib_uverbs_wr_opcode {\n\tIB_UVERBS_WR_RDMA_WRITE = 0,\n\tIB_UVERBS_WR_RDMA_WRITE_WITH_IMM = 1,\n\tIB_UVERBS_WR_SEND = 2,\n\tIB_UVERBS_WR_SEND_WITH_IMM = 3,\n\tIB_UVERBS_WR_RDMA_READ = 4,\n\tIB_UVERBS_WR_ATOMIC_CMP_AND_SWP = 5,\n\tIB_UVERBS_WR_ATOMIC_FETCH_AND_ADD = 6,\n\tIB_UVERBS_WR_LOCAL_INV = 7,\n\tIB_UVERBS_WR_BIND_MW = 8,\n\tIB_UVERBS_WR_SEND_WITH_INV = 9,\n\tIB_UVERBS_WR_TSO = 10,\n\tIB_UVERBS_WR_RDMA_READ_WITH_INV = 11,\n\tIB_UVERBS_WR_MASKED_ATOMIC_CMP_AND_SWP = 12,\n\tIB_UVERBS_WR_MASKED_ATOMIC_FETCH_AND_ADD = 13,\n\tIB_UVERBS_WR_FLUSH = 14,\n\tIB_UVERBS_WR_ATOMIC_WRITE = 15,\n\t \n};\n\nstruct ib_uverbs_send_wr {\n\t__aligned_u64 wr_id;\n\t__u32 num_sge;\n\t__u32 opcode;\t\t \n\t__u32 send_flags;\n\tunion {\n\t\t__be32 imm_data;\n\t\t__u32 invalidate_rkey;\n\t} ex;\n\tunion {\n\t\tstruct {\n\t\t\t__aligned_u64 remote_addr;\n\t\t\t__u32 rkey;\n\t\t\t__u32 reserved;\n\t\t} rdma;\n\t\tstruct {\n\t\t\t__aligned_u64 remote_addr;\n\t\t\t__aligned_u64 compare_add;\n\t\t\t__aligned_u64 swap;\n\t\t\t__u32 rkey;\n\t\t\t__u32 reserved;\n\t\t} atomic;\n\t\tstruct {\n\t\t\t__u32 ah;\n\t\t\t__u32 remote_qpn;\n\t\t\t__u32 remote_qkey;\n\t\t\t__u32 reserved;\n\t\t} ud;\n\t} wr;\n};\n\nstruct ib_uverbs_post_send {\n\t__aligned_u64 response;\n\t__u32 qp_handle;\n\t__u32 wr_count;\n\t__u32 sge_count;\n\t__u32 wqe_size;\n\tstruct ib_uverbs_send_wr send_wr[];\n};\n\nstruct ib_uverbs_post_send_resp {\n\t__u32 bad_wr;\n};\n\nstruct ib_uverbs_recv_wr {\n\t__aligned_u64 wr_id;\n\t__u32 num_sge;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_post_recv {\n\t__aligned_u64 response;\n\t__u32 qp_handle;\n\t__u32 wr_count;\n\t__u32 sge_count;\n\t__u32 wqe_size;\n\tstruct ib_uverbs_recv_wr recv_wr[];\n};\n\nstruct ib_uverbs_post_recv_resp {\n\t__u32 bad_wr;\n};\n\nstruct ib_uverbs_post_srq_recv {\n\t__aligned_u64 response;\n\t__u32 srq_handle;\n\t__u32 wr_count;\n\t__u32 sge_count;\n\t__u32 wqe_size;\n\tstruct ib_uverbs_recv_wr recv[];\n};\n\nstruct ib_uverbs_post_srq_recv_resp {\n\t__u32 bad_wr;\n};\n\nstruct ib_uverbs_create_ah {\n\t__aligned_u64 response;\n\t__aligned_u64 user_handle;\n\t__u32 pd_handle;\n\t__u32 reserved;\n\tstruct ib_uverbs_ah_attr attr;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_create_ah_resp {\n\t__u32 ah_handle;\n\t__u32 driver_data[];\n};\n\nstruct ib_uverbs_destroy_ah {\n\t__u32 ah_handle;\n};\n\nstruct ib_uverbs_attach_mcast {\n\t__u8  gid[16];\n\t__u32 qp_handle;\n\t__u16 mlid;\n\t__u16 reserved;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_detach_mcast {\n\t__u8  gid[16];\n\t__u32 qp_handle;\n\t__u16 mlid;\n\t__u16 reserved;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_flow_spec_hdr {\n\t__u32 type;\n\t__u16 size;\n\t__u16 reserved;\n\t \n\t__aligned_u64 flow_spec_data[0];\n};\n\nstruct ib_uverbs_flow_eth_filter {\n\t__u8  dst_mac[6];\n\t__u8  src_mac[6];\n\t__be16 ether_type;\n\t__be16 vlan_tag;\n};\n\nstruct ib_uverbs_flow_spec_eth {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_eth_filter val;\n\tstruct ib_uverbs_flow_eth_filter mask;\n};\n\nstruct ib_uverbs_flow_ipv4_filter {\n\t__be32 src_ip;\n\t__be32 dst_ip;\n\t__u8\tproto;\n\t__u8\ttos;\n\t__u8\tttl;\n\t__u8\tflags;\n};\n\nstruct ib_uverbs_flow_spec_ipv4 {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_ipv4_filter val;\n\tstruct ib_uverbs_flow_ipv4_filter mask;\n};\n\nstruct ib_uverbs_flow_tcp_udp_filter {\n\t__be16 dst_port;\n\t__be16 src_port;\n};\n\nstruct ib_uverbs_flow_spec_tcp_udp {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_tcp_udp_filter val;\n\tstruct ib_uverbs_flow_tcp_udp_filter mask;\n};\n\nstruct ib_uverbs_flow_ipv6_filter {\n\t__u8    src_ip[16];\n\t__u8    dst_ip[16];\n\t__be32\tflow_label;\n\t__u8\tnext_hdr;\n\t__u8\ttraffic_class;\n\t__u8\thop_limit;\n\t__u8\treserved;\n};\n\nstruct ib_uverbs_flow_spec_ipv6 {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_ipv6_filter val;\n\tstruct ib_uverbs_flow_ipv6_filter mask;\n};\n\nstruct ib_uverbs_flow_spec_action_tag {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\t__u32\t\t\t      tag_id;\n\t__u32\t\t\t      reserved1;\n};\n\nstruct ib_uverbs_flow_spec_action_drop {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n};\n\nstruct ib_uverbs_flow_spec_action_handle {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\t__u32\t\t\t      handle;\n\t__u32\t\t\t      reserved1;\n};\n\nstruct ib_uverbs_flow_spec_action_count {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\t__u32\t\t\t      handle;\n\t__u32\t\t\t      reserved1;\n};\n\nstruct ib_uverbs_flow_tunnel_filter {\n\t__be32 tunnel_id;\n};\n\nstruct ib_uverbs_flow_spec_tunnel {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_tunnel_filter val;\n\tstruct ib_uverbs_flow_tunnel_filter mask;\n};\n\nstruct ib_uverbs_flow_spec_esp_filter {\n\t__u32 spi;\n\t__u32 seq;\n};\n\nstruct ib_uverbs_flow_spec_esp {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_spec_esp_filter val;\n\tstruct ib_uverbs_flow_spec_esp_filter mask;\n};\n\nstruct ib_uverbs_flow_gre_filter {\n\t \n\t__be16 c_ks_res0_ver;\n\t__be16 protocol;\n\t__be32 key;\n};\n\nstruct ib_uverbs_flow_spec_gre {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_gre_filter     val;\n\tstruct ib_uverbs_flow_gre_filter     mask;\n};\n\nstruct ib_uverbs_flow_mpls_filter {\n\t \n\t__be32 label;\n};\n\nstruct ib_uverbs_flow_spec_mpls {\n\tunion {\n\t\tstruct ib_uverbs_flow_spec_hdr hdr;\n\t\tstruct {\n\t\t\t__u32 type;\n\t\t\t__u16 size;\n\t\t\t__u16 reserved;\n\t\t};\n\t};\n\tstruct ib_uverbs_flow_mpls_filter     val;\n\tstruct ib_uverbs_flow_mpls_filter     mask;\n};\n\nstruct ib_uverbs_flow_attr {\n\t__u32 type;\n\t__u16 size;\n\t__u16 priority;\n\t__u8  num_of_specs;\n\t__u8  reserved[2];\n\t__u8  port;\n\t__u32 flags;\n\t \n\tstruct ib_uverbs_flow_spec_hdr flow_specs[];\n};\n\nstruct ib_uverbs_create_flow  {\n\t__u32 comp_mask;\n\t__u32 qp_handle;\n\tstruct ib_uverbs_flow_attr flow_attr;\n};\n\nstruct ib_uverbs_create_flow_resp {\n\t__u32 comp_mask;\n\t__u32 flow_handle;\n};\n\nstruct ib_uverbs_destroy_flow  {\n\t__u32 comp_mask;\n\t__u32 flow_handle;\n};\n\nstruct ib_uverbs_create_srq {\n\t__aligned_u64 response;\n\t__aligned_u64 user_handle;\n\t__u32 pd_handle;\n\t__u32 max_wr;\n\t__u32 max_sge;\n\t__u32 srq_limit;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_create_xsrq {\n\t__aligned_u64 response;\n\t__aligned_u64 user_handle;\n\t__u32 srq_type;\n\t__u32 pd_handle;\n\t__u32 max_wr;\n\t__u32 max_sge;\n\t__u32 srq_limit;\n\t__u32 max_num_tags;\n\t__u32 xrcd_handle;\n\t__u32 cq_handle;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_create_srq_resp {\n\t__u32 srq_handle;\n\t__u32 max_wr;\n\t__u32 max_sge;\n\t__u32 srqn;\n\t__u32 driver_data[];\n};\n\nstruct ib_uverbs_modify_srq {\n\t__u32 srq_handle;\n\t__u32 attr_mask;\n\t__u32 max_wr;\n\t__u32 srq_limit;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_query_srq {\n\t__aligned_u64 response;\n\t__u32 srq_handle;\n\t__u32 reserved;\n\t__aligned_u64 driver_data[];\n};\n\nstruct ib_uverbs_query_srq_resp {\n\t__u32 max_wr;\n\t__u32 max_sge;\n\t__u32 srq_limit;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_destroy_srq {\n\t__aligned_u64 response;\n\t__u32 srq_handle;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_destroy_srq_resp {\n\t__u32 events_reported;\n};\n\nstruct ib_uverbs_ex_create_wq  {\n\t__u32 comp_mask;\n\t__u32 wq_type;\n\t__aligned_u64 user_handle;\n\t__u32 pd_handle;\n\t__u32 cq_handle;\n\t__u32 max_wr;\n\t__u32 max_sge;\n\t__u32 create_flags;  \n\t__u32 reserved;\n};\n\nstruct ib_uverbs_ex_create_wq_resp {\n\t__u32 comp_mask;\n\t__u32 response_length;\n\t__u32 wq_handle;\n\t__u32 max_wr;\n\t__u32 max_sge;\n\t__u32 wqn;\n};\n\nstruct ib_uverbs_ex_destroy_wq  {\n\t__u32 comp_mask;\n\t__u32 wq_handle;\n};\n\nstruct ib_uverbs_ex_destroy_wq_resp {\n\t__u32 comp_mask;\n\t__u32 response_length;\n\t__u32 events_reported;\n\t__u32 reserved;\n};\n\nstruct ib_uverbs_ex_modify_wq  {\n\t__u32 attr_mask;\n\t__u32 wq_handle;\n\t__u32 wq_state;\n\t__u32 curr_wq_state;\n\t__u32 flags;  \n\t__u32 flags_mask;  \n};\n\n \n#define IB_USER_VERBS_MAX_LOG_IND_TBL_SIZE 0x0d\nstruct ib_uverbs_ex_create_rwq_ind_table  {\n\t__u32 comp_mask;\n\t__u32 log_ind_tbl_size;\n\t \n\t__u32 wq_handles[];\n};\n\nstruct ib_uverbs_ex_create_rwq_ind_table_resp {\n\t__u32 comp_mask;\n\t__u32 response_length;\n\t__u32 ind_tbl_handle;\n\t__u32 ind_tbl_num;\n};\n\nstruct ib_uverbs_ex_destroy_rwq_ind_table  {\n\t__u32 comp_mask;\n\t__u32 ind_tbl_handle;\n};\n\nstruct ib_uverbs_cq_moderation {\n\t__u16 cq_count;\n\t__u16 cq_period;\n};\n\nstruct ib_uverbs_ex_modify_cq {\n\t__u32 cq_handle;\n\t__u32 attr_mask;\n\tstruct ib_uverbs_cq_moderation attr;\n\t__u32 reserved;\n};\n\n#define IB_DEVICE_NAME_MAX 64\n\n \nenum ib_uverbs_device_cap_flags {\n\tIB_UVERBS_DEVICE_RESIZE_MAX_WR = 1 << 0,\n\tIB_UVERBS_DEVICE_BAD_PKEY_CNTR = 1 << 1,\n\tIB_UVERBS_DEVICE_BAD_QKEY_CNTR = 1 << 2,\n\tIB_UVERBS_DEVICE_RAW_MULTI = 1 << 3,\n\tIB_UVERBS_DEVICE_AUTO_PATH_MIG = 1 << 4,\n\tIB_UVERBS_DEVICE_CHANGE_PHY_PORT = 1 << 5,\n\tIB_UVERBS_DEVICE_UD_AV_PORT_ENFORCE = 1 << 6,\n\tIB_UVERBS_DEVICE_CURR_QP_STATE_MOD = 1 << 7,\n\tIB_UVERBS_DEVICE_SHUTDOWN_PORT = 1 << 8,\n\t \n\tIB_UVERBS_DEVICE_PORT_ACTIVE_EVENT = 1 << 10,\n\tIB_UVERBS_DEVICE_SYS_IMAGE_GUID = 1 << 11,\n\tIB_UVERBS_DEVICE_RC_RNR_NAK_GEN = 1 << 12,\n\tIB_UVERBS_DEVICE_SRQ_RESIZE = 1 << 13,\n\tIB_UVERBS_DEVICE_N_NOTIFY_CQ = 1 << 14,\n\tIB_UVERBS_DEVICE_MEM_WINDOW = 1 << 17,\n\tIB_UVERBS_DEVICE_UD_IP_CSUM = 1 << 18,\n\tIB_UVERBS_DEVICE_XRC = 1 << 20,\n\tIB_UVERBS_DEVICE_MEM_MGT_EXTENSIONS = 1 << 21,\n\tIB_UVERBS_DEVICE_MEM_WINDOW_TYPE_2A = 1 << 23,\n\tIB_UVERBS_DEVICE_MEM_WINDOW_TYPE_2B = 1 << 24,\n\tIB_UVERBS_DEVICE_RC_IP_CSUM = 1 << 25,\n\t \n\tIB_UVERBS_DEVICE_RAW_IP_CSUM = 1 << 26,\n\tIB_UVERBS_DEVICE_MANAGED_FLOW_STEERING = 1 << 29,\n\t \n\tIB_UVERBS_DEVICE_RAW_SCATTER_FCS = 1ULL << 34,\n\tIB_UVERBS_DEVICE_PCI_WRITE_END_PADDING = 1ULL << 36,\n\t \n\tIB_UVERBS_DEVICE_FLUSH_GLOBAL = 1ULL << 38,\n\tIB_UVERBS_DEVICE_FLUSH_PERSISTENT = 1ULL << 39,\n\t \n\tIB_UVERBS_DEVICE_ATOMIC_WRITE = 1ULL << 40,\n};\n\nenum ib_uverbs_raw_packet_caps {\n\tIB_UVERBS_RAW_PACKET_CAP_CVLAN_STRIPPING = 1 << 0,\n\tIB_UVERBS_RAW_PACKET_CAP_SCATTER_FCS = 1 << 1,\n\tIB_UVERBS_RAW_PACKET_CAP_IP_CSUM = 1 << 2,\n\tIB_UVERBS_RAW_PACKET_CAP_DELAY_DROP = 1 << 3,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}