
module cache #(
    parameter  LINE_ADDR_LEN = 3, // lineå†…åœ°ï¿???é•¿åº¦ï¼Œå†³å®šäº†æ¯ä¸ªlineå…·æœ‰2^3ä¸ªword
    parameter  SET_ADDR_LEN  = 1, // ç»„åœ°ï¿???é•¿åº¦ï¼Œå†³å®šäº†ï¿???å…±æœ‰2^3=8ï¿???
    parameter  TAG_ADDR_LEN  = 6, // tagé•¿åº¦
    parameter  WAY_CNT       = 4  // ç»„ç›¸è¿åº¦ï¼Œå†³å®šäº†æ¯ç»„ä¸­æœ‰å¤šå°‘è·¯lineï¼Œè¿™é‡Œæ˜¯ç›´æ¥æ˜ å°„å‹cacheï¼Œå› æ­¤è¯¥å‚æ•°æ²¡ç”¨ï¿???

)(
    input  clk, rst,
    output miss,               // å¯¹CPUå‘å‡ºçš„missä¿¡å·
    input  [31:0] addr,        // è¯»å†™è¯·æ±‚åœ°å€
    input  rd_req,             // è¯»è¯·æ±‚ä¿¡ï¿???
    output reg [31:0] rd_data, // è¯»å‡ºçš„æ•°æ®ï¼Œï¿???æ¬¡è¯»ï¿???ä¸ªword
    input  wr_req,             // å†™è¯·æ±‚ä¿¡ï¿???
    input  [31:0] wr_data      // è¦å†™å…¥çš„æ•°æ®ï¼Œä¸€æ¬¡å†™ï¿???ä¸ªword
);

localparam LRU = 1'b1;

localparam MEM_ADDR_LEN    = TAG_ADDR_LEN + SET_ADDR_LEN ; // è®¡ç®—ä¸»å­˜åœ°å€é•¿åº¦ MEM_ADDR_LENï¼Œä¸»å­˜å¤§ï¿???=2^MEM_ADDR_LENä¸ªline
localparam UNUSED_ADDR_LEN = 32 - TAG_ADDR_LEN - SET_ADDR_LEN - LINE_ADDR_LEN - 2 ;       // è®¡ç®—æœªä½¿ç”¨çš„åœ°å€çš„é•¿ï¿???

localparam LINE_SIZE       = 1 << LINE_ADDR_LEN  ;         // è®¡ç®— line ï¿??? word çš„æ•°é‡ï¼Œï¿??? 2^LINE_ADDR_LEN ä¸ªword ï¿??? line
localparam SET_SIZE        = 1 << SET_ADDR_LEN   ;         // è®¡ç®—ï¿???å…±æœ‰å¤šå°‘ç»„ï¼Œï¿??? 2^SET_ADDR_LEN ä¸ªç»„

reg [            31:0] cache_mem    [SET_SIZE][WAY_CNT][LINE_SIZE]; // SET_SIZEä¸ªlineï¼Œæ¯ï¿??? SET ä¸­æœ‰ WAY_CNT ï¿??? lineï¼Œæ¯ä¸ªlineæœ‰LINE_SIZEä¸ªword
reg [TAG_ADDR_LEN-1:0] cache_tags   [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªTAG
reg                    valid        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªvalid(æœ‰æ•ˆï¿???)
reg                    dirty        [SET_SIZE][WAY_CNT];            // SET_SIZEä¸ªdirty(è„ä½)

wire [              2-1:0]   word_addr;                   // å°†è¾“å…¥åœ°ï¿???addræ‹†åˆ†æˆè¿™5ä¸ªéƒ¨ï¿???
wire [  LINE_ADDR_LEN-1:0]   line_addr;
wire [   SET_ADDR_LEN-1:0]    set_addr;
wire [   TAG_ADDR_LEN-1:0]    tag_addr;
wire [UNUSED_ADDR_LEN-1:0] unused_addr;

enum  {IDLE, SWAP_OUT, SWAP_IN, SWAP_IN_OK} cache_stat;    // cache çŠ¶ï¿½?ï¿½æœºçš„çŠ¶æ€å®šï¿???
                                                           // IDLEä»£è¡¨å°±ç»ªï¼ŒSWAP_OUTä»£è¡¨æ­£åœ¨æ¢å‡ºï¼ŒSWAP_INä»£è¡¨æ­£åœ¨æ¢å…¥ï¼ŒSWAP_IN_OKä»£è¡¨æ¢å…¥åè¿›è¡Œä¸€å‘¨æœŸçš„å†™å…¥cacheæ“ä½œï¿???

reg  [   SET_ADDR_LEN-1:0] mem_rd_set_addr = 0;
reg  [   TAG_ADDR_LEN-1:0] mem_rd_tag_addr = 0;
wire [   MEM_ADDR_LEN-1:0] mem_rd_addr = {mem_rd_tag_addr, mem_rd_set_addr};
reg  [   MEM_ADDR_LEN-1:0] mem_wr_addr = 0;

reg  [31:0] mem_wr_line [LINE_SIZE];
wire [31:0] mem_rd_line [LINE_SIZE];


wire mem_gnt;      // ä¸»å­˜å“åº”è¯»å†™çš„æ¡æ‰‹ä¿¡ï¿???

assign {unused_addr, tag_addr, set_addr, line_addr, word_addr} = addr;  // æ‹†åˆ† 32bit ADDR

reg cache_hit = 1'b0; // åˆ¤æ–­è¾“å…¥ï¿??? addr æ˜¯å¦ï¿??? cache ä¸­ï¼Œè‹¥å‘½ä¸­ï¼Œåˆ™ç½® 1ï¼Œå¦åˆ™ç½® 0

// æ·»åŠ  N è·¯ï¿½?ï¿½æ‹©ä¿¡å·
reg [31:0]way_index; // è‹¥å‘½ä¸­ï¼Œåˆ™ï¿½?ï¿½ä¸ºå‘½ä¸­ï¿??? line çš„ä¸‹æ ‡ï¼Œå¦åˆ™ä¸ºè¢«æ›¿æ¢ï¿??? line ä¸‹æ ‡
reg [31:0]mem_way_index; // æœªå‘½ä¸­ï¼Œï¿???è¦ä»å†…å­˜ä¸­æ›¿æ¢çš„å—çš„ä¸‹æ ‡
reg [31:0]history[SET_SIZE][WAY_CNT]; // è®°å½•æ¯ä¸ª line çš„è®¿é—®å†å²ä¿¡æ¯ï¿½?ï¿½åœ¨ FIFO ä¸­ï¼Œè®°å½• line è¢«æ¢å…¥çš„æ—¶é—´ï¼›LRU ä¸­ï¼Œæ˜¯è®°å½•ä¸Šæ¬¡è®¿é—®çš„æ—¶é—´ï¿???
// å½“ä¸€ä¸ªå—è¢«è®¿é—®ï¼ˆæ¢å…¥ or å‘½ä¸­ï¼‰åï¼Œå…¶historyæ¸…é›¶ï¼Œå…¶ä½™å—++ã€‚æ•…è€Œä¸¤ç§ç­–ç•¥ä¸­ï¼Œæ¯æ¬¡éƒ½é€‰æ‹© history ï¿???å¤§çš„å—è¿›è¡Œæ›¿ï¿???



// ---------- åˆ¤æ–­ è¾“å…¥ï¿??? address æ˜¯å¦ï¿??? cache ä¸­å‘½ï¿??? ----------
always @ (*) begin
    cache_hit = 1'b0;
    way_index = 32'b0;
    for (integer i = 0;i < WAY_CNT;i++) begin
        if(valid[set_addr][i] && cache_tags[set_addr][i] == tag_addr) begin   // å¦‚æœ cache lineæœ‰æ•ˆï¼Œå¹¶ä¸”tagä¸è¾“å…¥åœ°ï¿???ä¸­çš„tagç›¸ç­‰ï¼Œåˆ™å‘½ä¸­
            cache_hit = 1'b1;
            way_index = i;
        end
    end
    if (cache_hit == 1'b0) begin
    // æœªå‘½ä¸­ï¼Œé€‰æ‹© history ï¿???å¤§çš„å—ä½œä¸ºæ¢å‡ºå—ï¼Œä¸‹æ ‡å­˜ï¿??? way_index ï¿???
        for (integer i = 0; i < WAY_CNT;i++) begin
            if (history[set_addr][way_index] < history[set_addr][i]) begin
                way_index = i;
            end
        end
    end

end


// ---------- å¯¹è¾“å…¥çš„æ¯ä¸ª rd æˆ–ï¿½?? wr åªä¼šäº§ç”Ÿï¿???ä¸ªå‘¨æœŸçš„é«˜å¹³ä¿¡å· en_signal ---------
// å› ä¸º rd ï¿??? wr ä¿¡å·ä¸æ­¢æŒç»­ï¿???ä¸ªæ—¶é’Ÿå‘¨æœŸï¼Œè¿™é‡Œæ˜¯é˜²ï¿??? history çš„ï¿½?ï¿½åœ¨ï¿???æ¬¡è®¿ï¿??? cache çš„æ“ä½œä¸­è¢«å¤šæ¬¡ä¿®ï¿???
reg en_signal,rec_signal;
always @ (posedge clk or posedge rst) begin
    if(rst) begin
        en_signal <= 1'b0;
        rec_signal <= 1'b0;
    end
    else begin
        if(rd_req|wr_req) begin
            if (en_signal == 1'b0 && rec_signal == 1'b0) begin
                en_signal <= 1'b1;
                rec_signal <= 1'b1;
            end
            else if (en_signal == 1'b1 && rec_signal == 1'b1) begin
                en_signal <= 1'b0;
                rec_signal <= 1'b1;
            end
        end
        else begin
            en_signal <= 1'b0;
            rec_signal <= 1'b0;
        end
    end
end

reg [31:0]count_ref;
always @ (posedge clk or posedge rst) begin
    if(rst) begin
        count_ref <= 32'b0;
    end
    else if(en_signal) begin
        count_ref <= count_ref +1;
    end
end


// ---------- æ—¶åºç”µè·¯ï¼Œç»´ï¿??? history[SET][WAY_CNT] æ•°ç»„ ----------
always @ (posedge clk or posedge rst) begin
    if(rst) begin
        for(integer i = 0; i < SET_SIZE; i++) begin
            for (integer j = 0;j < WAY_CNT; j++) begin
                history[i][j] <= 32'b0;
            end
        end
    end
    else begin
        if(LRU == 1'b1) begin
        // cache æ›¿æ¢ç­–ç•¥é€‰æ‹© LRU
            if (en_signal && miss == 1'b0) begin
            // cache å‘½ä¸­
                for (integer i = 0; i < WAY_CNT;i++) begin
                    if(i == way_index) begin
                        history[set_addr][i] <= 32'b0;
                    end
                    else begin
                        history[set_addr][i] <= history[set_addr][i] + 1;
                    end
                end
            end
            else if (cache_stat == SWAP_IN_OK) begin
            // cache æœªå‘½ä¸­ï¼Œè¦ä»å†…å­˜å†™å›
                for (integer i = 0; i < WAY_CNT;i++) begin
                    if(i == mem_way_index) begin
                        history[set_addr][i] <= 32'b0;
                    end
                    else begin
                        history[set_addr][i] <= history[set_addr][i] + 1;
                    end
                end
            end
        end
        else begin
        // cache æ›¿æ¢ç­–ç•¥é€‰æ‹© FIFO
            if (cache_stat == SWAP_IN_OK) begin
            // åªæœ‰åœ¨å—æ¢å…¥æ—¶ä¿®ï¿??? history ä¿¡æ¯
                for (integer i = 0; i < WAY_CNT;i++) begin
                    if(i == mem_way_index) begin
                        history[set_addr][i] <= 32'b0;
                    end
                    else begin
                        history[set_addr][i] <= history[set_addr][i] + 1;
                    end
                end
            end
        end
    end
end

// ---------- cache çŠ¶ï¿½?ï¿½æœºç»´æŠ¤ ----------

always @ (posedge clk or posedge rst) begin     // ?? cache ???
    if(rst) begin
        cache_stat <= IDLE;
        for(integer i = 0; i < SET_SIZE; i++) begin
            for (integer j = 0;j < WAY_CNT; j++) begin
                dirty[i][j] <= 1'b0;
                valid[i][j] <= 1'b0;
            end
        end
        for(integer k = 0; k < LINE_SIZE; k++)
            mem_wr_line[k] <= 0;
        mem_wr_addr <= 0;
        {mem_rd_tag_addr, mem_rd_set_addr} <= 0;
        rd_data <= 0;
    end else begin
        case(cache_stat)
        IDLE:       begin
                        if(cache_hit) begin
                            if(rd_req) begin    // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯è¯»è¯·æ±‚ï¼Œ
                                rd_data <= cache_mem[set_addr][way_index][line_addr];   //åˆ™ç›´æ¥ä»cacheä¸­å–å‡ºè¦è¯»çš„æ•°æ®
                            end else if(wr_req) begin // å¦‚æœcacheå‘½ä¸­ï¼Œå¹¶ä¸”æ˜¯å†™è¯·æ±‚ï¼Œ
                                cache_mem[set_addr][way_index][line_addr] <= wr_data;   // åˆ™ç›´æ¥å‘cacheä¸­å†™å…¥æ•°ï¿???
                                dirty[set_addr][way_index] <= 1'b1;                     // å†™æ•°æ®çš„åŒæ—¶ç½®è„ï¿???
                            end
                        end else begin
                            if(wr_req | rd_req) begin   // å¦‚æœ cache æœªå‘½ä¸­ï¼Œå¹¶ä¸”æœ‰è¯»å†™è¯·æ±‚ï¼Œåˆ™éœ€è¦è¿›è¡Œæ¢ï¿???
                                if(valid[set_addr][way_index] & dirty[set_addr][way_index]) begin    // å¦‚æœ è¦æ¢å…¥çš„cache line æœ¬æ¥æœ‰æ•ˆï¼Œä¸”è„ï¼Œåˆ™éœ€è¦å…ˆå°†å®ƒæ¢å‡º
                                    cache_stat  <= SWAP_OUT;
                                    mem_wr_addr <= {cache_tags[set_addr][way_index], set_addr};
                                    mem_wr_line <= cache_mem[set_addr][way_index];
                                end else begin                                   // åä¹‹ï¼Œä¸ï¿???è¦æ¢å‡ºï¼Œç›´æ¥æ¢å…¥
                                    cache_stat  <= SWAP_IN;
                                end
                                {mem_rd_tag_addr, mem_rd_set_addr} <= {tag_addr, set_addr};
                                mem_way_index <= way_index; // mem_way_index å­˜æ”¾ï¿???è¦è¢«æ›¿æ¢ï¿??? line ä¸‹æ ‡
                            end
                        end
                    end
        SWAP_OUT:   begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å‡ºæˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN;
                        end
                    end
        SWAP_IN:    begin
                        if(mem_gnt) begin           // å¦‚æœä¸»å­˜æ¡æ‰‹ä¿¡å·æœ‰æ•ˆï¼Œè¯´æ˜æ¢å…¥æˆåŠŸï¼Œè·³åˆ°ä¸‹ä¸€çŠ¶ï¿½??
                            cache_stat <= SWAP_IN_OK;
                        end
                    end
        SWAP_IN_OK: begin           // ä¸Šä¸€ä¸ªå‘¨æœŸæ¢å…¥æˆåŠŸï¼Œè¿™å‘¨æœŸå°†ä¸»å­˜è¯»å‡ºçš„lineå†™å…¥cacheï¼Œå¹¶æ›´æ–°tagï¼Œç½®é«˜validï¼Œç½®ä½dirty
                        for(integer i=0; i<LINE_SIZE; i++)  cache_mem[mem_rd_set_addr][mem_way_index][i] <= mem_rd_line[i];
                        cache_tags[mem_rd_set_addr][mem_way_index] <= mem_rd_tag_addr;
                        valid     [mem_rd_set_addr][mem_way_index] <= 1'b1;
                        dirty     [mem_rd_set_addr][mem_way_index] <= 1'b0;
                        cache_stat <= IDLE;        // å›åˆ°å°±ç»ªçŠ¶ï¿½??
                    end
        endcase
    end
end

wire mem_rd_req = (cache_stat == SWAP_IN );
wire mem_wr_req = (cache_stat == SWAP_OUT);
wire [   MEM_ADDR_LEN-1 :0] mem_addr = mem_rd_req ? mem_rd_addr : ( mem_wr_req ? mem_wr_addr : 0);

assign miss = (rd_req | wr_req) & ~(cache_hit && cache_stat==IDLE) ;     // ï¿??? æœ‰è¯»å†™è¯·æ±‚æ—¶ï¼Œå¦‚æœcacheä¸å¤„äºå°±ï¿???(IDLE)çŠ¶ï¿½?ï¿½ï¼Œæˆ–ï¿½?ï¿½æœªå‘½ä¸­ï¼Œåˆ™miss=1

main_mem #(     // ä¸»å­˜ï¼Œæ¯æ¬¡è¯»å†™ä»¥line ä¸ºå•ï¿???
    .LINE_ADDR_LEN  ( LINE_ADDR_LEN          ),
    .ADDR_LEN       ( MEM_ADDR_LEN           )
) main_mem_instance (
    .clk            ( clk                    ),
    .rst            ( rst                    ),
    .gnt            ( mem_gnt                ),
    .addr           ( mem_addr               ),
    .rd_req         ( mem_rd_req             ),
    .rd_line        ( mem_rd_line            ),
    .wr_req         ( mem_wr_req             ),
    .wr_line        ( mem_wr_line            )
);

endmodule





