--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml large_multiplier_wrapper.twx large_multiplier_wrapper.ncd
-o large_multiplier_wrapper.twr large_multiplier_wrapper.pcf -ucf
MultiplierWithCompressor.ucf

Design file:              large_multiplier_wrapper.ncd
Physical constraint file: large_multiplier_wrapper.pcf
Device,package,speed:     xc6vlx75t,ff784,C,-3 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 5.2 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1640198 paths analyzed, 1843 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.159ns.
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0A_12 (SLICE_X9Y38.D5), 1608 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          mult_comp_inst/pp0A_12 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.197ns (1.135 - 1.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to mult_comp_inst/pp0A_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.AQ      Tcko                  0.283   in1_reg<3>
                                                       in1_reg_0
    SLICE_X11Y44.A5      net (fanout=48)       2.283   in1_reg<0>
    SLICE_X11Y44.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp1<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult1/LUT6_0
    SLICE_X11Y46.B3      net (fanout=3)        0.519   mult_comp_inst/mult_lut6_akak_inst/pp1<0>
    SLICE_X11Y46.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_232<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_232/gpc114_inst/LUT6_1
    SLICE_X10Y44.D2      net (fanout=3)        0.595   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_232<1>
    SLICE_X10Y44.D       Tilo                  0.053   mult_comp_inst/pp0A<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_133/LUT6_3
    SLICE_X9Y40.D5       net (fanout=3)        0.434   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_133<3>
    SLICE_X9Y40.D        Tilo                  0.053   mult_comp_inst/pp0A<7>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_68/LUT6_3
    SLICE_X9Y39.D5       net (fanout=2)        0.252   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_68<3>
    SLICE_X9Y39.D        Tilo                  0.053   mult_comp_inst/pp0A<9>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_2/gpc123_inst/LUT6_2
    SLICE_X9Y38.D5       net (fanout=3)        0.252   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_2<2>
    SLICE_X9Y38.CLK      Tas                   0.044   mult_comp_inst/pp0A<12>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_0/LUT6_2
                                                       mult_comp_inst/pp0A_12
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (0.592ns logic, 4.335ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          mult_comp_inst/pp0A_12 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.197ns (1.135 - 1.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to mult_comp_inst/pp0A_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.AQ      Tcko                  0.283   in1_reg<3>
                                                       in1_reg_0
    SLICE_X11Y44.A5      net (fanout=48)       2.283   in1_reg<0>
    SLICE_X11Y44.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp1<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult1/LUT6_0
    SLICE_X11Y46.B3      net (fanout=3)        0.519   mult_comp_inst/mult_lut6_akak_inst/pp1<0>
    SLICE_X11Y46.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_232<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_232/gpc114_inst/LUT6_1
    SLICE_X10Y44.D2      net (fanout=3)        0.595   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_232<1>
    SLICE_X10Y44.D       Tilo                  0.053   mult_comp_inst/pp0A<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_133/LUT6_3
    SLICE_X9Y40.C6       net (fanout=3)        0.358   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_133<3>
    SLICE_X9Y40.C        Tilo                  0.053   mult_comp_inst/pp0A<7>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_68/LUT6_2
    SLICE_X9Y39.D6       net (fanout=3)        0.263   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_68<2>
    SLICE_X9Y39.D        Tilo                  0.053   mult_comp_inst/pp0A<9>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_2/gpc123_inst/LUT6_2
    SLICE_X9Y38.D5       net (fanout=3)        0.252   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_2<2>
    SLICE_X9Y38.CLK      Tas                   0.044   mult_comp_inst/pp0A<12>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_0/LUT6_2
                                                       mult_comp_inst/pp0A_12
    -------------------------------------------------  ---------------------------
    Total                                      4.862ns (0.592ns logic, 4.270ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               in1_reg_0 (FF)
  Destination:          mult_comp_inst/pp0A_12 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.825ns (Levels of Logic = 6)
  Clock Path Skew:      -0.197ns (1.135 - 1.332)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: in1_reg_0 to mult_comp_inst/pp0A_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y65.AQ      Tcko                  0.283   in1_reg<3>
                                                       in1_reg_0
    SLICE_X11Y44.A5      net (fanout=48)       2.283   in1_reg<0>
    SLICE_X11Y44.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp1<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult1/LUT6_0
    SLICE_X11Y46.C3      net (fanout=3)        0.521   mult_comp_inst/mult_lut6_akak_inst/pp1<0>
    SLICE_X11Y46.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_232<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_232/gpc114_inst/LUT6_2
    SLICE_X10Y44.D1      net (fanout=2)        0.491   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_232<2>
    SLICE_X10Y44.D       Tilo                  0.053   mult_comp_inst/pp0A<5>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_133/LUT6_3
    SLICE_X9Y40.D5       net (fanout=3)        0.434   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_133<3>
    SLICE_X9Y40.D        Tilo                  0.053   mult_comp_inst/pp0A<7>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_68/LUT6_3
    SLICE_X9Y39.D5       net (fanout=2)        0.252   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_68<3>
    SLICE_X9Y39.D        Tilo                  0.053   mult_comp_inst/pp0A<9>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_2/gpc123_inst/LUT6_2
    SLICE_X9Y38.D5       net (fanout=3)        0.252   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_2<2>
    SLICE_X9Y38.CLK      Tas                   0.044   mult_comp_inst/pp0A<12>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_0/LUT6_2
                                                       mult_comp_inst/pp0A_12
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (0.592ns logic, 4.233ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/sum_127 (SLICE_X26Y59.CIN), 3995 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_74 (FF)
  Destination:          mult_comp_inst/sum_127 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.717ns (Levels of Logic = 15)
  Clock Path Skew:      -0.368ns (1.115 - 1.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_74 to mult_comp_inst/sum_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.AQ      Tcko                  0.246   mult_comp_inst/pp0A<76>
                                                       mult_comp_inst/pp0A_74
    SLICE_X27Y52.D5      net (fanout=2)        2.219   mult_comp_inst/pp0A<74>
    SLICE_X27Y52.DMUX    Tilo                  0.149   lut5627_143
                                                       lut5819_239
    SLICE_X27Y47.D3      net (fanout=4)        0.677   lut5819_239
    SLICE_X27Y47.D       Tilo                  0.053   mult_comp_inst/outcB<77>
                                                       mult_comp_inst/comp_inst/gpcLN_37/LUT6_3
    SLICE_X26Y47.B4      net (fanout=1)        0.311   mult_comp_inst/outcB<77>
    SLICE_X26Y47.COUT    Topcyb                0.312   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<77>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X26Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X26Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X26Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X26Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X26Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X26Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X26Y59.CLK     Tcinck                0.090   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_127
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (1.510ns logic, 3.207ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/pp0A_74 (FF)
  Destination:          mult_comp_inst/sum_127 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.700ns (Levels of Logic = 16)
  Clock Path Skew:      -0.368ns (1.115 - 1.483)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/pp0A_74 to mult_comp_inst/sum_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y82.AQ      Tcko                  0.246   mult_comp_inst/pp0A<76>
                                                       mult_comp_inst/pp0A_74
    SLICE_X27Y52.D5      net (fanout=2)        2.219   mult_comp_inst/pp0A<74>
    SLICE_X27Y52.DMUX    Tilo                  0.149   lut5627_143
                                                       lut5819_239
    SLICE_X27Y47.B3      net (fanout=4)        0.663   lut5819_239
    SLICE_X27Y47.B       Tilo                  0.053   mult_comp_inst/outcB<77>
                                                       mult_comp_inst/comp_inst/gpcLN_37/LUT6_1
    SLICE_X26Y46.D4      net (fanout=1)        0.315   mult_comp_inst/outcB<75>
    SLICE_X26Y46.COUT    Topcyd                0.245   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X26Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X26Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X26Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X26Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X26Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X26Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X26Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X26Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X26Y59.CLK     Tcinck                0.090   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_127
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.503ns logic, 3.197ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/sum_127 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.947ns (Levels of Logic = 25)
  Clock Path Skew:      -0.063ns (0.729 - 0.792)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/sum_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.AQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X27Y35.A3      net (fanout=230)      1.866   mult_comp_inst/st
    SLICE_X27Y35.AMUX    Tilo                  0.151   lut5595_127
                                                       lut5593_126
    SLICE_X27Y34.B1      net (fanout=3)        0.581   lut5593_126
    SLICE_X27Y34.B       Tilo                  0.053   mult_comp_inst/outcA<39>
                                                       mult_comp_inst/comp_inst/gpcLN_18/LUT6_1
    SLICE_X26Y37.B6      net (fanout=2)        0.388   mult_comp_inst/outcA<37>
    SLICE_X26Y37.COUT    Topcyb                0.312   mult_comp_inst/sum<39>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_lut<37>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X26Y38.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<39>
    SLICE_X26Y38.COUT    Tbyp                  0.060   mult_comp_inst/sum<43>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X26Y39.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<43>
    SLICE_X26Y39.COUT    Tbyp                  0.060   mult_comp_inst/sum<47>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X26Y40.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<47>
    SLICE_X26Y40.COUT    Tbyp                  0.060   mult_comp_inst/sum<51>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X26Y41.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<51>
    SLICE_X26Y41.COUT    Tbyp                  0.060   mult_comp_inst/sum<55>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X26Y42.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<55>
    SLICE_X26Y42.COUT    Tbyp                  0.060   mult_comp_inst/sum<59>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X26Y43.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<59>
    SLICE_X26Y43.COUT    Tbyp                  0.060   mult_comp_inst/sum<63>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X26Y44.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<63>
    SLICE_X26Y44.COUT    Tbyp                  0.060   mult_comp_inst/sum<67>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X26Y45.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<67>
    SLICE_X26Y45.COUT    Tbyp                  0.060   mult_comp_inst/sum<71>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X26Y46.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<71>
    SLICE_X26Y46.COUT    Tbyp                  0.060   mult_comp_inst/sum<75>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X26Y47.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<75>
    SLICE_X26Y47.COUT    Tbyp                  0.060   mult_comp_inst/sum<79>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X26Y48.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<79>
    SLICE_X26Y48.COUT    Tbyp                  0.060   mult_comp_inst/sum<83>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X26Y49.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<83>
    SLICE_X26Y49.COUT    Tbyp                  0.060   mult_comp_inst/sum<87>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X26Y50.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<87>
    SLICE_X26Y50.COUT    Tbyp                  0.060   mult_comp_inst/sum<91>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X26Y51.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<91>
    SLICE_X26Y51.COUT    Tbyp                  0.060   mult_comp_inst/sum<95>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X26Y52.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<95>
    SLICE_X26Y52.COUT    Tbyp                  0.060   mult_comp_inst/sum<99>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X26Y53.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<99>
    SLICE_X26Y53.COUT    Tbyp                  0.060   mult_comp_inst/sum<103>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X26Y54.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<103>
    SLICE_X26Y54.COUT    Tbyp                  0.060   mult_comp_inst/sum<107>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X26Y55.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<107>
    SLICE_X26Y55.COUT    Tbyp                  0.060   mult_comp_inst/sum<111>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X26Y56.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<111>
    SLICE_X26Y56.COUT    Tbyp                  0.060   mult_comp_inst/sum<115>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X26Y57.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<115>
    SLICE_X26Y57.COUT    Tbyp                  0.060   mult_comp_inst/sum<119>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X26Y58.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<119>
    SLICE_X26Y58.COUT    Tbyp                  0.060   mult_comp_inst/sum<123>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X26Y59.CIN     net (fanout=1)        0.000   mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_cy<123>
    SLICE_X26Y59.CLK     Tcinck                0.090   mult_comp_inst/sum<127>
                                                       mult_comp_inst/Madd_outcA[127]_outcB[127]_add_5_OUT_xor<127>
                                                       mult_comp_inst/sum_127
    -------------------------------------------------  ---------------------------
    Total                                      4.947ns (2.112ns logic, 2.835ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/pp0B_79 (SLICE_X39Y83.D6), 6018 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_79 (FF)
  Requirement:          5.200ns
  Data Path Delay:      5.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (1.279 - 1.326)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.AQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X22Y84.C6      net (fanout=230)      1.278   mult_comp_inst/st
    SLICE_X22Y84.C       Tilo                  0.053   lut5401_30
                                                       lut5403_31
    SLICE_X22Y84.A3      net (fanout=96)       0.323   lut5403_31
    SLICE_X22Y84.A       Tilo                  0.053   lut5401_30
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult167/LUT6_4
    SLICE_X34Y87.D5      net (fanout=3)        1.161   mult_comp_inst/mult_lut6_akak_inst/pp167<4>
    SLICE_X34Y87.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_229<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_229/LUT6_2
    SLICE_X38Y87.A3      net (fanout=3)        0.598   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_229<2>
    SLICE_X38Y87.A       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_59/LUT6_0
    SLICE_X38Y86.B6      net (fanout=2)        0.282   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_59<0>
    SLICE_X38Y86.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_66/gpc033_inst/LUT6_1
    SLICE_X38Y82.D4      net (fanout=2)        0.484   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
    SLICE_X38Y82.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_1/gpc114_inst/LUT6_2
    SLICE_X39Y83.D6      net (fanout=4)        0.280   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
    SLICE_X39Y83.CLK     Tas                   0.044   mult_comp_inst/pp0B<79>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_33/LUT6_3
                                                       mult_comp_inst/pp0B_79
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (0.608ns logic, 4.406ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_79 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (1.279 - 1.326)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.AQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X29Y81.C6      net (fanout=230)      0.826   mult_comp_inst/st
    SLICE_X29Y81.C       Tilo                  0.053   lut5385_22
                                                       lut5385_22
    SLICE_X33Y85.C4      net (fanout=128)      0.590   lut5385_22
    SLICE_X33Y85.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp197<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult197/LUT6_2
    SLICE_X35Y86.D2      net (fanout=3)        1.038   mult_comp_inst/mult_lut6_akak_inst/pp197<2>
    SLICE_X35Y86.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_134<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_134/LUT6_2
    SLICE_X37Y86.C1      net (fanout=3)        0.822   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_134<2>
    SLICE_X37Y86.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_57<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_57/LUT6_2
    SLICE_X38Y86.B4      net (fanout=2)        0.316   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_57<2>
    SLICE_X38Y86.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_66/gpc033_inst/LUT6_1
    SLICE_X38Y82.D4      net (fanout=2)        0.484   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
    SLICE_X38Y82.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_1/gpc114_inst/LUT6_2
    SLICE_X39Y83.D6      net (fanout=4)        0.280   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
    SLICE_X39Y83.CLK     Tas                   0.044   mult_comp_inst/pp0B<79>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_33/LUT6_3
                                                       mult_comp_inst/pp0B_79
    -------------------------------------------------  ---------------------------
    Total                                      4.964ns (0.608ns logic, 4.356ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/pp0B_79 (FF)
  Requirement:          5.200ns
  Data Path Delay:      4.911ns (Levels of Logic = 7)
  Clock Path Skew:      -0.047ns (1.279 - 1.326)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mult_comp_inst/st to mult_comp_inst/pp0B_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.AQ      Tcko                  0.246   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X28Y82.D5      net (fanout=230)      0.907   mult_comp_inst/st
    SLICE_X28Y82.D       Tilo                  0.053   lut5383_21
                                                       lut5383_21
    SLICE_X33Y85.C6      net (fanout=160)      0.456   lut5383_21
    SLICE_X33Y85.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/pp197<3>
                                                       mult_comp_inst/mult_lut6_akak_inst/lvl0_mult197/LUT6_2
    SLICE_X35Y86.D2      net (fanout=3)        1.038   mult_comp_inst/mult_lut6_akak_inst/pp197<2>
    SLICE_X35Y86.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_134<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL0_134/LUT6_2
    SLICE_X37Y86.C1      net (fanout=3)        0.822   mult_comp_inst/mult_lut6_akak_inst/gpcOutL0_134<2>
    SLICE_X37Y86.C       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_57<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL1_57/LUT6_2
    SLICE_X38Y86.B4      net (fanout=2)        0.316   mult_comp_inst/mult_lut6_akak_inst/gpcOutL1_57<2>
    SLICE_X38Y86.B       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL2_66/gpc033_inst/LUT6_1
    SLICE_X38Y82.D4      net (fanout=2)        0.484   mult_comp_inst/mult_lut6_akak_inst/gpcOutL2_66<1>
    SLICE_X38Y82.D       Tilo                  0.053   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcL3_1/gpc114_inst/LUT6_2
    SLICE_X39Y83.D6      net (fanout=4)        0.280   mult_comp_inst/mult_lut6_akak_inst/gpcOutL3_1<2>
    SLICE_X39Y83.CLK     Tas                   0.044   mult_comp_inst/pp0B<79>
                                                       mult_comp_inst/mult_lut6_akak_inst/gpcLN_33/LUT6_3
                                                       mult_comp_inst/pp0B_79
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (0.608ns logic, 4.303ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 5.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mult_comp_inst/st (SLICE_X27Y67.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/st (FF)
  Destination:          mult_comp_inst/st (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.200ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/st to mult_comp_inst/st
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.AQ      Tcko                  0.098   mult_comp_inst/st
                                                       mult_comp_inst/st
    SLICE_X27Y67.A5      net (fanout=230)      0.094   mult_comp_inst/st
    SLICE_X27Y67.CLK     Tah         (-Th)     0.055   mult_comp_inst/st
                                                       ][3191_1243_INV_0
                                                       mult_comp_inst/st
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.043ns logic, 0.094ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_16 (SLICE_X31Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/sum_16 (FF)
  Destination:          out_reg_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.222ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.449 - 0.407)
  Source Clock:         clk_BUFGP rising at 5.200ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/sum_16 to out_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y32.AQ      Tcko                  0.115   mult_comp_inst/sum<19>
                                                       mult_comp_inst/sum_16
    SLICE_X31Y35.AX      net (fanout=2)        0.183   mult_comp_inst/sum<16>
    SLICE_X31Y35.CLK     Tckdi       (-Th)     0.076   out_reg<19>
                                                       out_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      0.222ns (0.039ns logic, 0.183ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point out_reg_42 (SLICE_X27Y32.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mult_comp_inst/sum_42 (FF)
  Destination:          out_reg_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.199ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.064 - 0.054)
  Source Clock:         clk_BUFGP rising at 5.200ns
  Destination Clock:    clk_BUFGP rising at 5.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mult_comp_inst/sum_42 to out_reg_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.CQ      Tcko                  0.115   mult_comp_inst/sum<43>
                                                       mult_comp_inst/sum_42
    SLICE_X27Y32.CX      net (fanout=2)        0.160   mult_comp_inst/sum<42>
    SLICE_X27Y32.CLK     Tckdi       (-Th)     0.076   out_reg<43>
                                                       out_reg_42
    -------------------------------------------------  ---------------------------
    Total                                      0.199ns (0.039ns logic, 0.160ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 5.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.950ns (period - min period limit)
  Period: 5.200ns
  Min period limit: 1.250ns (800.000MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.472ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.200ns
  Low pulse: 2.600ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: mult_comp_inst/sum<3>/CLK
  Logical resource: mult_comp_inst/sum_0/CK
  Location pin: SLICE_X26Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 4.472ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.200ns
  High pulse: 2.600ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: mult_comp_inst/sum<3>/CLK
  Logical resource: mult_comp_inst/sum_0/CK
  Location pin: SLICE_X26Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.159|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1640198 paths, 0 nets, and 18584 connections

Design statistics:
   Minimum period:   5.159ns{1}   (Maximum frequency: 193.836MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 11 09:32:33 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 467 MB



