
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014981    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001767    0.000883    0.000883 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022365    0.023317    0.055699    0.056583 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023337    0.001191    0.057774 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021375    0.023901    0.065916    0.123690 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023912    0.000918    0.124608 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002074    0.017361    0.159461    0.284069 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.017361    0.000075    0.284144 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009432    0.055441    0.387432    0.671576 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055441    0.000403    0.671978 v fanout78/A (sg13g2_buf_8)
     7    0.044478    0.032296    0.094359    0.766338 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.033247    0.004197    0.770535 v fanout77/A (sg13g2_buf_8)
     8    0.033066    0.027576    0.080853    0.851388 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.027589    0.000977    0.852366 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022816    0.251117    0.215149    1.067514 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.251136    0.001794    1.069308 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009473    0.097866    0.153374    1.222682 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.097867    0.000553    1.223234 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003945    0.079587    0.116714    1.339949 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.079587    0.000302    1.340251 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004314    0.054387    0.077739    1.417990 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.054387    0.000176    1.418166 v _273_/A (sg13g2_nor2_1)
     1    0.006580    0.074965    0.086104    1.504270 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.074969    0.000457    1.504727 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004809    0.059696    0.075106    1.579833 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.059697    0.000323    1.580156 v output15/A (sg13g2_buf_2)
     1    0.053984    0.092049    0.147611    1.727767 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.092339    0.004232    1.731999 v sine_out[1] (out)
                                              1.731999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.731999   data arrival time
---------------------------------------------------------------------------------------------
                                              1.118001   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
