# ECE284-Project-Description-FA2025
SIMD and Weight-Output reconfigurable 2D systolic array-based AI accelerator and mapping on Cyclone IV GX
# TODO alpha
1. clock gating in WS/ OS         0.5v (gary/vincent)
2. BN - ReLU - MaxPool            (wait for ofifo)
3. OS act tiling / weight tiling  (base)
4. whole conv layer               (tbd)
5. whole model                    (tbd)
6. huffman/rlc                    (gary/vincent)
7. prob2 + prob3                  v

# SW source request
1. BN fusion parameter
2. BN output
3. BN + ReLU output
4. BN + ReLU + MaxPool output
5. os activation reordering
6. os tiling reordering
