<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ibex/rtl/ibex_prefetch_buffer.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright lowRISC contributors.</span>
<a name="l-2"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna, see also CREDITS.md.</span>
<a name="l-3"></a><span class="c1">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</span>
<a name="l-4"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-5"></a>
<a name="l-6"></a><span class="cm">/**</span>
<a name="l-7"></a><span class="cm"> * Prefetcher Buffer for 32 bit memory interface</span>
<a name="l-8"></a><span class="cm"> *</span>
<a name="l-9"></a><span class="cm"> * Prefetch Buffer that caches instructions. This cuts overly long critical</span>
<a name="l-10"></a><span class="cm"> * paths to the instruction cache.</span>
<a name="l-11"></a><span class="cm"> */</span>
<a name="l-12"></a><span class="k">module</span> <span class="n">ibex_prefetch_buffer</span> <span class="p">#(</span>
<a name="l-13"></a>  <span class="k">parameter</span> <span class="kt">bit</span> <span class="n">BranchPredictor</span> <span class="o">=</span> <span class="mb">1&#39;b0</span>
<a name="l-14"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-15"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">clk_i</span><span class="p">,</span>
<a name="l-16"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-17"></a>
<a name="l-18"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">req_i</span><span class="p">,</span>
<a name="l-19"></a>
<a name="l-20"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">branch_i</span><span class="p">,</span>
<a name="l-21"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">branch_spec_i</span><span class="p">,</span>
<a name="l-22"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">predicted_branch_i</span><span class="p">,</span>
<a name="l-23"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">branch_mispredict_i</span><span class="p">,</span>
<a name="l-24"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_i</span><span class="p">,</span>
<a name="l-25"></a>
<a name="l-26"></a>
<a name="l-27"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">ready_i</span><span class="p">,</span>
<a name="l-28"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">valid_o</span><span class="p">,</span>
<a name="l-29"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_o</span><span class="p">,</span>
<a name="l-30"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">addr_o</span><span class="p">,</span>
<a name="l-31"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">err_o</span><span class="p">,</span>
<a name="l-32"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">err_plus2_o</span><span class="p">,</span>
<a name="l-33"></a>
<a name="l-34"></a>
<a name="l-35"></a>    <span class="c1">// goes to instruction memory / instruction cache</span>
<a name="l-36"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">instr_req_o</span><span class="p">,</span>
<a name="l-37"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">instr_gnt_i</span><span class="p">,</span>
<a name="l-38"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instr_addr_o</span><span class="p">,</span>
<a name="l-39"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instr_rdata_i</span><span class="p">,</span>
<a name="l-40"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">instr_err_i</span><span class="p">,</span>
<a name="l-41"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">instr_pmp_err_i</span><span class="p">,</span>
<a name="l-42"></a>    <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">instr_rvalid_i</span><span class="p">,</span>
<a name="l-43"></a>
<a name="l-44"></a>    <span class="c1">// Prefetch Buffer Status</span>
<a name="l-45"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">busy_o</span>
<a name="l-46"></a><span class="p">);</span>
<a name="l-47"></a>
<a name="l-48"></a>  <span class="k">localparam</span> <span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">NUM_REQS</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
<a name="l-49"></a>
<a name="l-50"></a>  <span class="kt">logic</span>                <span class="n">branch_suppress</span><span class="p">;</span>
<a name="l-51"></a>  <span class="kt">logic</span>                <span class="n">valid_new_req</span><span class="p">,</span> <span class="n">valid_req</span><span class="p">;</span>
<a name="l-52"></a>  <span class="kt">logic</span>                <span class="n">valid_req_d</span><span class="p">,</span> <span class="n">valid_req_q</span><span class="p">;</span>
<a name="l-53"></a>  <span class="kt">logic</span>                <span class="n">discard_req_d</span><span class="p">,</span> <span class="n">discard_req_q</span><span class="p">;</span>
<a name="l-54"></a>  <span class="kt">logic</span>                <span class="n">gnt_or_pmp_err</span><span class="p">,</span> <span class="n">rvalid_or_pmp_err</span><span class="p">;</span>
<a name="l-55"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_outstanding_n</span><span class="p">,</span> <span class="n">rdata_outstanding_s</span><span class="p">,</span> <span class="n">rdata_outstanding_q</span><span class="p">;</span>
<a name="l-56"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">branch_discard_n</span><span class="p">,</span> <span class="n">branch_discard_s</span><span class="p">,</span> <span class="n">branch_discard_q</span><span class="p">;</span>
<a name="l-57"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_pmp_err_n</span><span class="p">,</span> <span class="n">rdata_pmp_err_s</span><span class="p">,</span> <span class="n">rdata_pmp_err_q</span><span class="p">;</span>
<a name="l-58"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rdata_outstanding_rev</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">stored_addr_d</span><span class="p">,</span> <span class="n">stored_addr_q</span><span class="p">;</span>
<a name="l-61"></a>  <span class="kt">logic</span>                <span class="n">stored_addr_en</span><span class="p">;</span>
<a name="l-62"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">fetch_addr_d</span><span class="p">,</span> <span class="n">fetch_addr_q</span><span class="p">;</span>
<a name="l-63"></a>  <span class="kt">logic</span>                <span class="n">fetch_addr_en</span><span class="p">;</span>
<a name="l-64"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">branch_mispredict_addr</span><span class="p">;</span>
<a name="l-65"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">instr_addr</span><span class="p">,</span> <span class="n">instr_addr_w_aligned</span><span class="p">;</span>
<a name="l-66"></a>  <span class="kt">logic</span>                <span class="n">instr_or_pmp_err</span><span class="p">;</span>
<a name="l-67"></a>
<a name="l-68"></a>  <span class="kt">logic</span>                <span class="n">fifo_valid</span><span class="p">;</span>
<a name="l-69"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">fifo_addr</span><span class="p">;</span>
<a name="l-70"></a>  <span class="kt">logic</span>                <span class="n">fifo_ready</span><span class="p">;</span>
<a name="l-71"></a>  <span class="kt">logic</span>                <span class="n">fifo_clear</span><span class="p">;</span>
<a name="l-72"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">fifo_busy</span><span class="p">;</span>
<a name="l-73"></a>
<a name="l-74"></a>  <span class="kt">logic</span>                <span class="n">valid_raw</span><span class="p">;</span>
<a name="l-75"></a>
<a name="l-76"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>         <span class="n">addr_next</span><span class="p">;</span>
<a name="l-77"></a>
<a name="l-78"></a>  <span class="kt">logic</span>                <span class="n">branch_or_mispredict</span><span class="p">;</span>
<a name="l-79"></a>
<a name="l-80"></a>  <span class="c1">////////////////////////////</span>
<a name="l-81"></a>  <span class="c1">// Prefetch buffer status //</span>
<a name="l-82"></a>  <span class="c1">////////////////////////////</span>
<a name="l-83"></a>
<a name="l-84"></a>  <span class="k">assign</span> <span class="n">busy_o</span> <span class="o">=</span> <span class="p">(</span><span class="o">|</span><span class="n">rdata_outstanding_q</span><span class="p">)</span> <span class="o">|</span> <span class="n">instr_req_o</span><span class="p">;</span>
<a name="l-85"></a>
<a name="l-86"></a>  <span class="k">assign</span> <span class="n">branch_or_mispredict</span> <span class="o">=</span> <span class="n">branch_i</span> <span class="o">|</span> <span class="n">branch_mispredict_i</span><span class="p">;</span>
<a name="l-87"></a>
<a name="l-88"></a>  <span class="c1">//////////////////////////////////////////////</span>
<a name="l-89"></a>  <span class="c1">// Fetch fifo - consumes addresses and data //</span>
<a name="l-90"></a>  <span class="c1">//////////////////////////////////////////////</span>
<a name="l-91"></a>
<a name="l-92"></a>  <span class="c1">// Instruction fetch errors are valid on the data phase of a request</span>
<a name="l-93"></a>  <span class="c1">// PMP errors are generated in the address phase, and registered into a fake data phase</span>
<a name="l-94"></a>  <span class="k">assign</span> <span class="n">instr_or_pmp_err</span> <span class="o">=</span> <span class="n">instr_err_i</span> <span class="o">|</span> <span class="n">rdata_pmp_err_q</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-95"></a>
<a name="l-96"></a>  <span class="c1">// A branch will invalidate any previously fetched instructions.</span>
<a name="l-97"></a>  <span class="c1">// Note that the FENCE.I instruction relies on this flushing behaviour on branch. If it is</span>
<a name="l-98"></a>  <span class="c1">// altered the FENCE.I implementation may require changes.</span>
<a name="l-99"></a>  <span class="k">assign</span> <span class="n">fifo_clear</span> <span class="o">=</span> <span class="n">branch_or_mispredict</span><span class="p">;</span>
<a name="l-100"></a>
<a name="l-101"></a>  <span class="c1">// Reversed version of rdata_outstanding_q which can be overlaid with fifo fill state</span>
<a name="l-102"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_REQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">gen_rd_rev</span>
<a name="l-103"></a>    <span class="k">assign</span> <span class="n">rdata_outstanding_rev</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">-</span><span class="n">i</span><span class="p">];</span>
<a name="l-104"></a>  <span class="k">end</span>
<a name="l-105"></a>
<a name="l-106"></a>  <span class="c1">// The fifo is ready to accept a new request if it is not full - including space reserved for</span>
<a name="l-107"></a>  <span class="c1">// requests already outstanding.</span>
<a name="l-108"></a>  <span class="c1">// Overlay the fifo fill state with the outstanding requests to see if there is space.</span>
<a name="l-109"></a>  <span class="k">assign</span> <span class="n">fifo_ready</span> <span class="o">=</span> <span class="o">~&amp;</span><span class="p">(</span><span class="n">fifo_busy</span> <span class="o">|</span> <span class="n">rdata_outstanding_rev</span><span class="p">);</span>
<a name="l-110"></a>
<a name="l-111"></a>  <span class="n">ibex_fetch_fifo</span> <span class="p">#(</span>
<a name="l-112"></a>    <span class="p">.</span><span class="n">NUM_REQS</span> <span class="p">(</span><span class="n">NUM_REQS</span><span class="p">)</span>
<a name="l-113"></a>  <span class="p">)</span> <span class="n">fifo_i</span> <span class="p">(</span>
<a name="l-114"></a>      <span class="p">.</span><span class="n">clk_i</span>                 <span class="p">(</span> <span class="n">clk_i</span>             <span class="p">),</span>
<a name="l-115"></a>      <span class="p">.</span><span class="n">rst_ni</span>                <span class="p">(</span> <span class="n">rst_ni</span>            <span class="p">),</span>
<a name="l-116"></a>
<a name="l-117"></a>      <span class="p">.</span><span class="n">clear_i</span>               <span class="p">(</span> <span class="n">fifo_clear</span>        <span class="p">),</span>
<a name="l-118"></a>      <span class="p">.</span><span class="n">busy_o</span>                <span class="p">(</span> <span class="n">fifo_busy</span>         <span class="p">),</span>
<a name="l-119"></a>
<a name="l-120"></a>      <span class="p">.</span><span class="n">in_valid_i</span>            <span class="p">(</span> <span class="n">fifo_valid</span>        <span class="p">),</span>
<a name="l-121"></a>      <span class="p">.</span><span class="n">in_addr_i</span>             <span class="p">(</span> <span class="n">fifo_addr</span>         <span class="p">),</span>
<a name="l-122"></a>      <span class="p">.</span><span class="n">in_rdata_i</span>            <span class="p">(</span> <span class="n">instr_rdata_i</span>     <span class="p">),</span>
<a name="l-123"></a>      <span class="p">.</span><span class="n">in_err_i</span>              <span class="p">(</span> <span class="n">instr_or_pmp_err</span>  <span class="p">),</span>
<a name="l-124"></a>
<a name="l-125"></a>      <span class="p">.</span><span class="n">out_valid_o</span>           <span class="p">(</span> <span class="n">valid_raw</span>         <span class="p">),</span>
<a name="l-126"></a>      <span class="p">.</span><span class="n">out_ready_i</span>           <span class="p">(</span> <span class="n">ready_i</span>           <span class="p">),</span>
<a name="l-127"></a>      <span class="p">.</span><span class="n">out_rdata_o</span>           <span class="p">(</span> <span class="n">rdata_o</span>           <span class="p">),</span>
<a name="l-128"></a>      <span class="p">.</span><span class="n">out_addr_o</span>            <span class="p">(</span> <span class="n">addr_o</span>            <span class="p">),</span>
<a name="l-129"></a>      <span class="p">.</span><span class="n">out_addr_next_o</span>       <span class="p">(</span> <span class="n">addr_next</span>         <span class="p">),</span>
<a name="l-130"></a>      <span class="p">.</span><span class="n">out_err_o</span>             <span class="p">(</span> <span class="n">err_o</span>             <span class="p">),</span>
<a name="l-131"></a>      <span class="p">.</span><span class="n">out_err_plus2_o</span>       <span class="p">(</span> <span class="n">err_plus2_o</span>       <span class="p">)</span>
<a name="l-132"></a>  <span class="p">);</span>
<a name="l-133"></a>
<a name="l-134"></a>  <span class="c1">//////////////</span>
<a name="l-135"></a>  <span class="c1">// Requests //</span>
<a name="l-136"></a>  <span class="c1">//////////////</span>
<a name="l-137"></a>
<a name="l-138"></a>  <span class="c1">// Suppress a new request on a not-taken branch (as the external address will be incorrect)</span>
<a name="l-139"></a>  <span class="k">assign</span> <span class="n">branch_suppress</span> <span class="o">=</span> <span class="n">branch_spec_i</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">branch_i</span><span class="p">;</span>
<a name="l-140"></a>
<a name="l-141"></a>  <span class="c1">// Make a new request any time there is space in the FIFO, and space in the request queue</span>
<a name="l-142"></a>  <span class="k">assign</span> <span class="n">valid_new_req</span> <span class="o">=</span> <span class="o">~</span><span class="n">branch_suppress</span> <span class="o">&amp;</span> <span class="n">req_i</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">fifo_ready</span> <span class="o">|</span> <span class="n">branch_or_mispredict</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-143"></a>                         <span class="o">~</span><span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="p">];</span>
<a name="l-144"></a>
<a name="l-145"></a>  <span class="k">assign</span> <span class="n">valid_req</span> <span class="o">=</span> <span class="n">valid_req_q</span> <span class="o">|</span> <span class="n">valid_new_req</span><span class="p">;</span>
<a name="l-146"></a>
<a name="l-147"></a>  <span class="c1">// If a request address triggers a PMP error, the external bus request is suppressed. We might</span>
<a name="l-148"></a>  <span class="c1">// therefore never receive a grant for such a request. The grant is faked in this case to make</span>
<a name="l-149"></a>  <span class="c1">// sure the request proceeds and the error is pushed to the FIFO.</span>
<a name="l-150"></a>  <span class="k">assign</span> <span class="n">gnt_or_pmp_err</span> <span class="o">=</span> <span class="n">instr_gnt_i</span> <span class="o">|</span> <span class="n">instr_pmp_err_i</span><span class="p">;</span>
<a name="l-151"></a>
<a name="l-152"></a>  <span class="c1">// As with the grant, the rvalid must be faked for a PMP error, since the request was suppressed.</span>
<a name="l-153"></a>  <span class="k">assign</span> <span class="n">rvalid_or_pmp_err</span> <span class="o">=</span> <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">instr_rvalid_i</span> <span class="o">|</span> <span class="n">rdata_pmp_err_q</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-154"></a>
<a name="l-155"></a>  <span class="c1">// Hold the request stable for requests that didn&#39;t get granted</span>
<a name="l-156"></a>  <span class="k">assign</span> <span class="n">valid_req_d</span> <span class="o">=</span> <span class="n">valid_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">gnt_or_pmp_err</span><span class="p">;</span>
<a name="l-157"></a>
<a name="l-158"></a>  <span class="c1">// Record whether an outstanding bus request is cancelled by a branch</span>
<a name="l-159"></a>  <span class="k">assign</span> <span class="n">discard_req_d</span> <span class="o">=</span> <span class="n">valid_req_q</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">branch_or_mispredict</span> <span class="o">|</span> <span class="n">discard_req_q</span><span class="p">);</span>
<a name="l-160"></a>
<a name="l-161"></a>  <span class="c1">////////////////</span>
<a name="l-162"></a>  <span class="c1">// Fetch addr //</span>
<a name="l-163"></a>  <span class="c1">////////////////</span>
<a name="l-164"></a>
<a name="l-165"></a>  <span class="c1">// Two addresses are tracked in the prefetch buffer:</span>
<a name="l-166"></a>  <span class="c1">// 1. stored_addr_q - This is the address issued on the bus. It stays stable until</span>
<a name="l-167"></a>  <span class="c1">//                    the request is granted.</span>
<a name="l-168"></a>  <span class="c1">// 2. fetch_addr_q  - This is our next address to fetch from. It is updated on branches to</span>
<a name="l-169"></a>  <span class="c1">//                    capture the new address, and then for each new request issued.</span>
<a name="l-170"></a>  <span class="c1">// A third address is tracked in the fetch FIFO itself:</span>
<a name="l-171"></a>  <span class="c1">// 3. instr_addr_q  - This is the address at the head of the FIFO, efectively our oldest fetched</span>
<a name="l-172"></a>  <span class="c1">//                    address. This address is updated on branches, and does its own increment</span>
<a name="l-173"></a>  <span class="c1">//                    each time the FIFO is popped.</span>
<a name="l-174"></a>
<a name="l-175"></a>  <span class="c1">// 1. stored_addr_q</span>
<a name="l-176"></a>
<a name="l-177"></a>  <span class="c1">// Only update stored_addr_q for new ungranted requests</span>
<a name="l-178"></a>  <span class="k">assign</span> <span class="n">stored_addr_en</span> <span class="o">=</span> <span class="n">valid_new_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">valid_req_q</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">gnt_or_pmp_err</span><span class="p">;</span>
<a name="l-179"></a>
<a name="l-180"></a>  <span class="c1">// Store whatever address was issued on the bus</span>
<a name="l-181"></a>  <span class="k">assign</span> <span class="n">stored_addr_d</span> <span class="o">=</span> <span class="n">instr_addr</span><span class="p">;</span>
<a name="l-182"></a>
<a name="l-183"></a>  <span class="c1">// CPU resets with a branch, so no need to reset these addresses</span>
<a name="l-184"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-185"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">stored_addr_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-186"></a>      <span class="n">stored_addr_q</span> <span class="o">&lt;=</span> <span class="n">stored_addr_d</span><span class="p">;</span>
<a name="l-187"></a>    <span class="k">end</span>
<a name="l-188"></a>  <span class="k">end</span>
<a name="l-189"></a>
<a name="l-190"></a>  <span class="k">if</span> <span class="p">(</span><span class="n">BranchPredictor</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_branch_predictor</span>
<a name="l-191"></a>    <span class="c1">// Where the branch predictor is present record what address followed a predicted branch.  If</span>
<a name="l-192"></a>    <span class="c1">// that branch is predicted taken but mispredicted (so not-taken) this is used to resume on</span>
<a name="l-193"></a>    <span class="c1">// the not-taken code path.</span>
<a name="l-194"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">branch_mispredict_addr_q</span><span class="p">;</span>
<a name="l-195"></a>    <span class="kt">logic</span>        <span class="n">branch_mispredict_addr_en</span><span class="p">;</span>
<a name="l-196"></a>
<a name="l-197"></a>    <span class="k">assign</span> <span class="n">branch_mispredict_addr_en</span> <span class="o">=</span> <span class="n">branch_i</span> <span class="o">&amp;</span> <span class="n">predicted_branch_i</span><span class="p">;</span>
<a name="l-198"></a>
<a name="l-199"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-200"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">branch_mispredict_addr_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-201"></a>        <span class="n">branch_mispredict_addr_q</span> <span class="o">&lt;=</span> <span class="n">addr_next</span><span class="p">;</span>
<a name="l-202"></a>      <span class="k">end</span>
<a name="l-203"></a>    <span class="k">end</span>
<a name="l-204"></a>
<a name="l-205"></a>    <span class="k">assign</span> <span class="n">branch_mispredict_addr</span> <span class="o">=</span> <span class="n">branch_mispredict_addr_q</span><span class="p">;</span>
<a name="l-206"></a>  <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_no_branch_predictor</span>
<a name="l-207"></a>    <span class="kt">logic</span>        <span class="n">unused_predicted_branch</span><span class="p">;</span>
<a name="l-208"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">unused_addr_next</span><span class="p">;</span>
<a name="l-209"></a>
<a name="l-210"></a>    <span class="k">assign</span> <span class="n">unused_predicted_branch</span> <span class="o">=</span> <span class="n">predicted_branch_i</span><span class="p">;</span>
<a name="l-211"></a>    <span class="k">assign</span> <span class="n">unused_addr_next</span>        <span class="o">=</span> <span class="n">addr_next</span><span class="p">;</span>
<a name="l-212"></a>
<a name="l-213"></a>    <span class="k">assign</span> <span class="n">branch_mispredict_addr</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-214"></a>  <span class="k">end</span>
<a name="l-215"></a>
<a name="l-216"></a>  <span class="c1">// 2. fetch_addr_q</span>
<a name="l-217"></a>
<a name="l-218"></a>  <span class="c1">// Update on a branch or as soon as a request is issued</span>
<a name="l-219"></a>  <span class="k">assign</span> <span class="n">fetch_addr_en</span> <span class="o">=</span> <span class="n">branch_or_mispredict</span> <span class="o">|</span> <span class="p">(</span><span class="n">valid_new_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">valid_req_q</span><span class="p">);</span>
<a name="l-220"></a>
<a name="l-221"></a>  <span class="k">assign</span> <span class="n">fetch_addr_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">branch_i</span>            <span class="o">?</span> <span class="n">addr_i</span> <span class="o">:</span>
<a name="l-222"></a>                         <span class="n">branch_mispredict_i</span> <span class="o">?</span> <span class="p">{</span><span class="n">branch_mispredict_addr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b00</span><span class="p">}</span> <span class="o">:</span>
<a name="l-223"></a>                                               <span class="p">{</span><span class="n">fetch_addr_q</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b00</span><span class="p">})</span> <span class="o">+</span>
<a name="l-224"></a>                        <span class="c1">// Current address + 4</span>
<a name="l-225"></a>                        <span class="p">{{</span><span class="mi">29</span><span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">}},(</span><span class="n">valid_new_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">valid_req_q</span><span class="p">),</span><span class="mb">2&#39;b00</span><span class="p">};</span>
<a name="l-226"></a>
<a name="l-227"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-228"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">fetch_addr_en</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-229"></a>      <span class="n">fetch_addr_q</span> <span class="o">&lt;=</span> <span class="n">fetch_addr_d</span><span class="p">;</span>
<a name="l-230"></a>    <span class="k">end</span>
<a name="l-231"></a>  <span class="k">end</span>
<a name="l-232"></a>
<a name="l-233"></a>  <span class="c1">// Address mux</span>
<a name="l-234"></a>  <span class="k">assign</span> <span class="n">instr_addr</span> <span class="o">=</span> <span class="n">valid_req_q</span>         <span class="o">?</span> <span class="n">stored_addr_q</span> <span class="o">:</span>
<a name="l-235"></a>                      <span class="n">branch_spec_i</span>       <span class="o">?</span> <span class="n">addr_i</span> <span class="o">:</span>
<a name="l-236"></a>                      <span class="n">branch_mispredict_i</span> <span class="o">?</span> <span class="n">branch_mispredict_addr</span> <span class="o">:</span>
<a name="l-237"></a>                                            <span class="n">fetch_addr_q</span><span class="p">;</span>
<a name="l-238"></a>
<a name="l-239"></a>  <span class="k">assign</span> <span class="n">instr_addr_w_aligned</span> <span class="o">=</span> <span class="p">{</span><span class="n">instr_addr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b00</span><span class="p">};</span>
<a name="l-240"></a>
<a name="l-241"></a>  <span class="c1">///////////////////////////////</span>
<a name="l-242"></a>  <span class="c1">// Request outstanding queue //</span>
<a name="l-243"></a>  <span class="c1">///////////////////////////////</span>
<a name="l-244"></a>
<a name="l-245"></a>  <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_REQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_outstanding_reqs</span>
<a name="l-246"></a>    <span class="c1">// Request 0 (always the oldest outstanding request)</span>
<a name="l-247"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_req0</span>
<a name="l-248"></a>      <span class="c1">// A request becomes outstanding once granted, and is cleared once the rvalid is received.</span>
<a name="l-249"></a>      <span class="c1">// Outstanding requests shift down the queue towards entry 0.</span>
<a name="l-250"></a>      <span class="k">assign</span> <span class="n">rdata_outstanding_n</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">valid_req</span> <span class="o">&amp;</span> <span class="n">gnt_or_pmp_err</span><span class="p">)</span> <span class="o">|</span>
<a name="l-251"></a>                                      <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-252"></a>      <span class="c1">// If a branch is received at any point while a request is outstanding, it must be tracked</span>
<a name="l-253"></a>      <span class="c1">// to ensure we discard the data once received</span>
<a name="l-254"></a>      <span class="k">assign</span> <span class="n">branch_discard_n</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="o">=</span> <span class="p">(</span><span class="n">valid_req</span> <span class="o">&amp;</span> <span class="n">gnt_or_pmp_err</span> <span class="o">&amp;</span> <span class="n">discard_req_d</span><span class="p">)</span> <span class="o">|</span>
<a name="l-255"></a>                                      <span class="p">(</span><span class="n">branch_or_mispredict</span> <span class="o">&amp;</span> <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">|</span>
<a name="l-256"></a>                                      <span class="n">branch_discard_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-257"></a>      <span class="c1">// Record whether this request received a PMP error</span>
<a name="l-258"></a>      <span class="k">assign</span> <span class="n">rdata_pmp_err_n</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>     <span class="o">=</span> <span class="p">(</span><span class="n">valid_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">instr_pmp_err_i</span><span class="p">)</span> <span class="o">|</span>
<a name="l-259"></a>                                      <span class="n">rdata_pmp_err_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-260"></a>
<a name="l-261"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">g_reqtop</span>
<a name="l-262"></a>    <span class="c1">// Entries &gt; 0 consider the FIFO fill state to calculate their next state (by checking</span>
<a name="l-263"></a>    <span class="c1">// whether the previous entry is valid)</span>
<a name="l-264"></a>
<a name="l-265"></a>      <span class="k">assign</span> <span class="n">rdata_outstanding_n</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">valid_req</span> <span class="o">&amp;</span> <span class="n">gnt_or_pmp_err</span> <span class="o">&amp;</span>
<a name="l-266"></a>                                       <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-267"></a>                                      <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-268"></a>      <span class="k">assign</span> <span class="n">branch_discard_n</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>    <span class="o">=</span> <span class="p">(</span><span class="n">valid_req</span> <span class="o">&amp;</span> <span class="n">gnt_or_pmp_err</span> <span class="o">&amp;</span> <span class="n">discard_req_d</span> <span class="o">&amp;</span>
<a name="l-269"></a>                                       <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-270"></a>                                      <span class="p">(</span><span class="n">branch_or_mispredict</span> <span class="o">&amp;</span> <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="o">|</span>
<a name="l-271"></a>                                      <span class="n">branch_discard_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-272"></a>      <span class="k">assign</span> <span class="n">rdata_pmp_err_n</span><span class="p">[</span><span class="n">i</span><span class="p">]</span>     <span class="o">=</span> <span class="p">(</span><span class="n">valid_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">instr_pmp_err_i</span> <span class="o">&amp;</span>
<a name="l-273"></a>                                       <span class="n">rdata_outstanding_q</span><span class="p">[</span><span class="n">i</span><span class="o">-</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-274"></a>                                      <span class="n">rdata_pmp_err_q</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
<a name="l-275"></a>    <span class="k">end</span>
<a name="l-276"></a>  <span class="k">end</span>
<a name="l-277"></a>
<a name="l-278"></a>  <span class="c1">// Shift the entries down on each instr_rvalid_i</span>
<a name="l-279"></a>  <span class="k">assign</span> <span class="n">rdata_outstanding_s</span> <span class="o">=</span> <span class="n">rvalid_or_pmp_err</span> <span class="o">?</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">rdata_outstanding_n</span><span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">1</span><span class="p">]}</span> <span class="o">:</span>
<a name="l-280"></a>                                                   <span class="n">rdata_outstanding_n</span><span class="p">;</span>
<a name="l-281"></a>  <span class="k">assign</span> <span class="n">branch_discard_s</span>    <span class="o">=</span> <span class="n">rvalid_or_pmp_err</span> <span class="o">?</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">branch_discard_n</span><span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">1</span><span class="p">]}</span> <span class="o">:</span>
<a name="l-282"></a>                                                   <span class="n">branch_discard_n</span><span class="p">;</span>
<a name="l-283"></a>  <span class="k">assign</span> <span class="n">rdata_pmp_err_s</span>     <span class="o">=</span> <span class="n">rvalid_or_pmp_err</span> <span class="o">?</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">rdata_pmp_err_n</span><span class="p">[</span><span class="n">NUM_REQS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">1</span><span class="p">]}</span> <span class="o">:</span>
<a name="l-284"></a>                                                   <span class="n">rdata_pmp_err_n</span><span class="p">;</span>
<a name="l-285"></a>
<a name="l-286"></a>  <span class="c1">// Push a new entry to the FIFO once complete (and not cancelled by a branch)</span>
<a name="l-287"></a>  <span class="k">assign</span> <span class="n">fifo_valid</span> <span class="o">=</span> <span class="n">rvalid_or_pmp_err</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">branch_discard_q</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-288"></a>
<a name="l-289"></a>  <span class="k">assign</span> <span class="n">fifo_addr</span> <span class="o">=</span> <span class="n">branch_mispredict_i</span> <span class="o">?</span> <span class="n">branch_mispredict_addr</span> <span class="o">:</span> <span class="n">addr_i</span><span class="p">;</span>
<a name="l-290"></a>
<a name="l-291"></a>  <span class="c1">///////////////</span>
<a name="l-292"></a>  <span class="c1">// Registers //</span>
<a name="l-293"></a>  <span class="c1">///////////////</span>
<a name="l-294"></a>
<a name="l-295"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-296"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-297"></a>      <span class="n">valid_req_q</span>          <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-298"></a>      <span class="n">discard_req_q</span>        <span class="o">&lt;=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-299"></a>      <span class="n">rdata_outstanding_q</span>  <span class="o">&lt;=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-300"></a>      <span class="n">branch_discard_q</span>     <span class="o">&lt;=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-301"></a>      <span class="n">rdata_pmp_err_q</span>      <span class="o">&lt;=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-302"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-303"></a>      <span class="n">valid_req_q</span>          <span class="o">&lt;=</span> <span class="n">valid_req_d</span><span class="p">;</span>
<a name="l-304"></a>      <span class="n">discard_req_q</span>        <span class="o">&lt;=</span> <span class="n">discard_req_d</span><span class="p">;</span>
<a name="l-305"></a>      <span class="n">rdata_outstanding_q</span>  <span class="o">&lt;=</span> <span class="n">rdata_outstanding_s</span><span class="p">;</span>
<a name="l-306"></a>      <span class="n">branch_discard_q</span>     <span class="o">&lt;=</span> <span class="n">branch_discard_s</span><span class="p">;</span>
<a name="l-307"></a>      <span class="n">rdata_pmp_err_q</span>      <span class="o">&lt;=</span> <span class="n">rdata_pmp_err_s</span><span class="p">;</span>
<a name="l-308"></a>    <span class="k">end</span>
<a name="l-309"></a>  <span class="k">end</span>
<a name="l-310"></a>
<a name="l-311"></a>  <span class="c1">/////////////</span>
<a name="l-312"></a>  <span class="c1">// Outputs //</span>
<a name="l-313"></a>  <span class="c1">/////////////</span>
<a name="l-314"></a>
<a name="l-315"></a>  <span class="k">assign</span> <span class="n">instr_req_o</span>  <span class="o">=</span> <span class="n">valid_req</span><span class="p">;</span>
<a name="l-316"></a>  <span class="k">assign</span> <span class="n">instr_addr_o</span> <span class="o">=</span> <span class="n">instr_addr_w_aligned</span><span class="p">;</span>
<a name="l-317"></a>
<a name="l-318"></a>  <span class="k">assign</span> <span class="n">valid_o</span> <span class="o">=</span> <span class="n">valid_raw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">branch_mispredict_i</span><span class="p">;</span>
<a name="l-319"></a>
<a name="l-320"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>