{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 23:21:33 2017 " "Info: Processing started: Sun Sep 17 23:21:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off traffic -c traffic --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0001_624 " "Warning: Node \"seg:inst9\|seg_reg2.0001_624\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0010_617 " "Warning: Node \"seg:inst9\|seg_reg2.0010_617\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0000_630 " "Warning: Node \"seg:inst9\|seg_reg2.0000_630\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg2.0011_610 " "Warning: Node \"seg:inst9\|seg_reg2.0011_610\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0001_728 " "Warning: Node \"seg:inst9\|seg_reg4.0001_728\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0010_721 " "Warning: Node \"seg:inst9\|seg_reg4.0010_721\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0000_734 " "Warning: Node \"seg:inst9\|seg_reg4.0000_734\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg4.0011_714 " "Warning: Node \"seg:inst9\|seg_reg4.0011_714\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[1\] " "Warning: Node \"seg:inst9\|seg_reg\[1\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[0\] " "Warning: Node \"seg:inst9\|seg_reg\[0\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[3\] " "Warning: Node \"seg:inst9\|seg_reg\[3\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg\[2\] " "Warning: Node \"seg:inst9\|seg_reg\[2\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[3\] " "Warning: Node \"seg:inst9\|seg_reg3\[3\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[2\] " "Warning: Node \"seg:inst9\|seg_reg3\[2\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[0\] " "Warning: Node \"seg:inst9\|seg_reg3\[0\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst9\|seg_reg3\[1\] " "Warning: Node \"seg:inst9\|seg_reg3\[1\]\" is a latch" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "34 " "Warning: Found 34 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "seg:inst9\|Decoder0~0 " "Info: Detected gated clock \"seg:inst9\|Decoder0~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|Decoder1~0 " "Info: Detected gated clock \"seg:inst9\|Decoder1~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~2 " "Info: Detected gated clock \"seg:inst9\|WideOr6~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~1 " "Info: Detected gated clock \"seg:inst9\|WideOr6~1\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~0 " "Info: Detected gated clock \"seg:inst9\|WideOr6~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|seg_reg3\[0\]~9 " "Info: Detected gated clock \"seg:inst9\|seg_reg3\[0\]~9\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|seg_reg3\[0\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~1 " "Info: Detected gated clock \"seg:inst9\|WideOr22~1\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~2 " "Info: Detected gated clock \"seg:inst9\|WideOr22~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~0 " "Info: Detected gated clock \"seg:inst9\|WideOr22~0\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|seg_reg\[0\]~17 " "Info: Detected gated clock \"seg:inst9\|seg_reg\[0\]~17\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 147 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|seg_reg\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~3 " "Info: Detected gated clock \"seg:inst9\|WideOr6~3\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|LessThan0~2 " "Info: Detected gated clock \"seg:inst9\|LessThan0~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 21 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr6~4 " "Info: Detected gated clock \"seg:inst9\|WideOr6~4\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~3 " "Info: Detected gated clock \"seg:inst9\|WideOr22~3\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|LessThan1~2 " "Info: Detected gated clock \"seg:inst9\|LessThan1~2\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 149 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|LessThan1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "seg:inst9\|WideOr22~4 " "Info: Detected gated clock \"seg:inst9\|WideOr22~4\" as buffer" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 151 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst9\|WideOr22~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[5\] " "Info: Detected ripple clock \"traffic:inst\|count\[5\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[6\] " "Info: Detected ripple clock \"traffic:inst\|count\[6\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[7\] " "Info: Detected ripple clock \"traffic:inst\|count\[7\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[2\] " "Info: Detected ripple clock \"traffic:inst\|count\[2\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[3\] " "Info: Detected ripple clock \"traffic:inst\|count\[3\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "traffic:inst\|Equal1~1 " "Info: Detected gated clock \"traffic:inst\|Equal1~1\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 134 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[4\] " "Info: Detected ripple clock \"traffic:inst\|count\[4\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[2\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[2\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[3\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[3\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[1\] " "Info: Detected ripple clock \"traffic:inst\|count\[1\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count\[0\] " "Info: Detected ripple clock \"traffic:inst\|count\[0\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[1\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[1\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[4\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[4\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[7\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[7\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[0\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[0\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[5\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[5\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "divide:inst1\|clk_divide " "Info: Detected ripple clock \"divide:inst1\|clk_divide\" as buffer" {  } { { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide:inst1\|clk_divide" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "traffic:inst\|count_c\[6\] " "Info: Detected ripple clock \"traffic:inst\|count_c\[6\]\" as buffer" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qutuars9.0/main/quartus/bin/Assignment Editor.qase" 1 { { 0 "traffic:inst\|count_c\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register seg:inst9\|seg_reg3\[3\] register seg:inst9\|seg3\[6\] 41.83 MHz 23.906 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.83 MHz between source register \"seg:inst9\|seg_reg3\[3\]\" and destination register \"seg:inst9\|seg3\[6\]\" (period= 23.906 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.069 ns + Longest register register " "Info: + Longest register to register delay is 2.069 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst9\|seg_reg3\[3\] 1 REG LC_X25_Y9_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y9_N5; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.590 ns) 1.334 ns seg:inst9\|WideOr43~0 2 COMB LC_X25_Y9_N0 1 " "Info: 2: + IC(0.744 ns) + CELL(0.590 ns) = 1.334 ns; Loc. = LC_X25_Y9_N0; Fanout = 1; COMB Node = 'seg:inst9\|WideOr43~0'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr43~0 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.309 ns) 2.069 ns seg:inst9\|seg3\[6\] 3 REG LC_X25_Y9_N4 1 " "Info: 3: + IC(0.426 ns) + CELL(0.309 ns) = 2.069 ns; Loc. = LC_X25_Y9_N4; Fanout = 1; REG Node = 'seg:inst9\|seg3\[6\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { seg:inst9|WideOr43~0 seg:inst9|seg3[6] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.899 ns ( 43.45 % ) " "Info: Total cell delay = 0.899 ns ( 43.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 56.55 % ) " "Info: Total interconnect delay = 1.170 ns ( 56.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr43~0 seg:inst9|seg3[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "2.069 ns" { seg:inst9|seg_reg3[3] {} seg:inst9|WideOr43~0 {} seg:inst9|seg3[6] {} } { 0.000ns 0.744ns 0.426ns } { 0.000ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.847 ns - Smallest " "Info: - Smallest clock skew is -9.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.181 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(0.711 ns) 7.181 ns seg:inst9\|seg3\[6\] 3 REG LC_X25_Y9_N4 1 " "Info: 3: + IC(3.506 ns) + CELL(0.711 ns) = 7.181 ns; Loc. = LC_X25_Y9_N4; Fanout = 1; REG Node = 'seg:inst9\|seg3\[6\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { divide:inst1|clk_divide seg:inst9|seg3[6] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.38 % ) " "Info: Total cell delay = 3.115 ns ( 43.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.066 ns ( 56.62 % ) " "Info: Total interconnect delay = 4.066 ns ( 56.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk divide:inst1|clk_divide seg:inst9|seg3[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg3[6] {} } { 0.000ns 0.000ns 0.560ns 3.506ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.028 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.935 ns) 7.399 ns traffic:inst\|count_c\[1\] 3 REG LC_X21_Y7_N2 14 " "Info: 3: + IC(3.500 ns) + CELL(0.935 ns) = 7.399 ns; Loc. = LC_X21_Y7_N2; Fanout = 14; REG Node = 'traffic:inst\|count_c\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { divide:inst1|clk_divide traffic:inst|count_c[1] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.590 ns) 9.177 ns seg:inst9\|LessThan0~2 4 COMB LC_X24_Y7_N2 8 " "Info: 4: + IC(1.188 ns) + CELL(0.590 ns) = 9.177 ns; Loc. = LC_X24_Y7_N2; Fanout = 8; COMB Node = 'seg:inst9\|LessThan0~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { traffic:inst|count_c[1] seg:inst9|LessThan0~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 9.913 ns seg:inst9\|WideOr6~1 5 COMB LC_X24_Y7_N9 1 " "Info: 5: + IC(0.444 ns) + CELL(0.292 ns) = 9.913 ns; Loc. = LC_X24_Y7_N9; Fanout = 1; COMB Node = 'seg:inst9\|WideOr6~1'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 10.931 ns seg:inst9\|WideOr6~3 6 COMB LC_X24_Y7_N8 3 " "Info: 6: + IC(0.428 ns) + CELL(0.590 ns) = 10.931 ns; Loc. = LC_X24_Y7_N8; Fanout = 3; COMB Node = 'seg:inst9\|WideOr6~3'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 11.672 ns seg:inst9\|seg_reg3\[0\]~9 7 COMB LC_X24_Y7_N3 4 " "Info: 7: + IC(0.449 ns) + CELL(0.292 ns) = 11.672 ns; Loc. = LC_X24_Y7_N3; Fanout = 4; COMB Node = 'seg:inst9\|seg_reg3\[0\]~9'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.064 ns) + CELL(0.292 ns) 17.028 ns seg:inst9\|seg_reg3\[3\] 8 REG LC_X25_Y9_N5 7 " "Info: 8: + IC(5.064 ns) + CELL(0.292 ns) = 17.028 ns; Loc. = LC_X25_Y9_N5; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "5.356 ns" { seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.395 ns ( 31.68 % ) " "Info: Total cell delay = 5.395 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.633 ns ( 68.32 % ) " "Info: Total interconnect delay = 11.633 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.028 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[1] seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.028 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[1] {} seg:inst9|LessThan0~2 {} seg:inst9|WideOr6~1 {} seg:inst9|WideOr6~3 {} seg:inst9|seg_reg3[0]~9 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns 1.188ns 0.444ns 0.428ns 0.449ns 5.064ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.292ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk divide:inst1|clk_divide seg:inst9|seg3[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg3[6] {} } { 0.000ns 0.000ns 0.560ns 3.506ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.028 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[1] seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.028 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[1] {} seg:inst9|LessThan0~2 {} seg:inst9|WideOr6~1 {} seg:inst9|WideOr6~3 {} seg:inst9|seg_reg3[0]~9 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns 1.188ns 0.444ns 0.428ns 0.449ns 5.064ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.292ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { seg:inst9|seg_reg3[3] seg:inst9|WideOr43~0 seg:inst9|seg3[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "2.069 ns" { seg:inst9|seg_reg3[3] {} seg:inst9|WideOr43~0 {} seg:inst9|seg3[6] {} } { 0.000ns 0.744ns 0.426ns } { 0.000ns 0.590ns 0.309ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk divide:inst1|clk_divide seg:inst9|seg3[6] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg3[6] {} } { 0.000ns 0.000ns 0.560ns 3.506ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.028 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[1] seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.028 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[1] {} seg:inst9|LessThan0~2 {} seg:inst9|WideOr6~1 {} seg:inst9|WideOr6~3 {} seg:inst9|seg_reg3[0]~9 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns 1.188ns 0.444ns 0.428ns 0.449ns 5.064ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.292ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 104 " "Warning: Circuit may not operate. Detected 104 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "traffic:inst\|count_c\[3\] seg:inst9\|seg_reg3\[3\] clk 6.975 ns " "Info: Found hold time violation between source  pin or register \"traffic:inst\|count_c\[3\]\" and destination pin or register \"seg:inst9\|seg_reg3\[3\]\" for clock \"clk\" (Hold time is 6.975 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.853 ns + Largest " "Info: + Largest clock skew is 9.853 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.028 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.935 ns) 7.399 ns traffic:inst\|count_c\[1\] 3 REG LC_X21_Y7_N2 14 " "Info: 3: + IC(3.500 ns) + CELL(0.935 ns) = 7.399 ns; Loc. = LC_X21_Y7_N2; Fanout = 14; REG Node = 'traffic:inst\|count_c\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.435 ns" { divide:inst1|clk_divide traffic:inst|count_c[1] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.590 ns) 9.177 ns seg:inst9\|LessThan0~2 4 COMB LC_X24_Y7_N2 8 " "Info: 4: + IC(1.188 ns) + CELL(0.590 ns) = 9.177 ns; Loc. = LC_X24_Y7_N2; Fanout = 8; COMB Node = 'seg:inst9\|LessThan0~2'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { traffic:inst|count_c[1] seg:inst9|LessThan0~2 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.292 ns) 9.913 ns seg:inst9\|WideOr6~1 5 COMB LC_X24_Y7_N9 1 " "Info: 5: + IC(0.444 ns) + CELL(0.292 ns) = 9.913 ns; Loc. = LC_X24_Y7_N9; Fanout = 1; COMB Node = 'seg:inst9\|WideOr6~1'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.736 ns" { seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 10.931 ns seg:inst9\|WideOr6~3 6 COMB LC_X24_Y7_N8 3 " "Info: 6: + IC(0.428 ns) + CELL(0.590 ns) = 10.931 ns; Loc. = LC_X24_Y7_N8; Fanout = 3; COMB Node = 'seg:inst9\|WideOr6~3'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 11.672 ns seg:inst9\|seg_reg3\[0\]~9 7 COMB LC_X24_Y7_N3 4 " "Info: 7: + IC(0.449 ns) + CELL(0.292 ns) = 11.672 ns; Loc. = LC_X24_Y7_N3; Fanout = 4; COMB Node = 'seg:inst9\|seg_reg3\[0\]~9'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.064 ns) + CELL(0.292 ns) 17.028 ns seg:inst9\|seg_reg3\[3\] 8 REG LC_X25_Y9_N5 7 " "Info: 8: + IC(5.064 ns) + CELL(0.292 ns) = 17.028 ns; Loc. = LC_X25_Y9_N5; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "5.356 ns" { seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.395 ns ( 31.68 % ) " "Info: Total cell delay = 5.395 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.633 ns ( 68.32 % ) " "Info: Total interconnect delay = 11.633 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.028 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[1] seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.028 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[1] {} seg:inst9|LessThan0~2 {} seg:inst9|WideOr6~1 {} seg:inst9|WideOr6~3 {} seg:inst9|seg_reg3[0]~9 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns 1.188ns 0.444ns 0.428ns 0.449ns 5.064ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.292ns 0.590ns 0.292ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.175 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(0.711 ns) 7.175 ns traffic:inst\|count_c\[3\] 3 REG LC_X25_Y7_N5 13 " "Info: 3: + IC(3.500 ns) + CELL(0.711 ns) = 7.175 ns; Loc. = LC_X25_Y7_N5; Fanout = 13; REG Node = 'traffic:inst\|count_c\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.211 ns" { divide:inst1|clk_divide traffic:inst|count_c[3] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.41 % ) " "Info: Total cell delay = 3.115 ns ( 43.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.060 ns ( 56.59 % ) " "Info: Total interconnect delay = 4.060 ns ( 56.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.175 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.175 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.028 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[1] seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.028 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[1] {} seg:inst9|LessThan0~2 {} seg:inst9|WideOr6~1 {} seg:inst9|WideOr6~3 {} seg:inst9|seg_reg3[0]~9 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns 1.188ns 0.444ns 0.428ns 0.449ns 5.064ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.292ns 0.590ns 0.292ns 0.292ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.175 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.175 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.654 ns - Shortest register register " "Info: - Shortest register to register delay is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns traffic:inst\|count_c\[3\] 1 REG LC_X25_Y7_N5 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y7_N5; Fanout = 13; REG Node = 'traffic:inst\|count_c\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { traffic:inst|count_c[3] } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.569 ns) + CELL(0.442 ns) 1.011 ns seg:inst9\|seg_reg3\[3\]~13 2 COMB LC_X25_Y7_N3 1 " "Info: 2: + IC(0.569 ns) + CELL(0.442 ns) = 1.011 ns; Loc. = LC_X25_Y7_N3; Fanout = 1; COMB Node = 'seg:inst9\|seg_reg3\[3\]~13'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { traffic:inst|count_c[3] seg:inst9|seg_reg3[3]~13 } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.442 ns) 2.654 ns seg:inst9\|seg_reg3\[3\] 3 REG LC_X25_Y9_N5 7 " "Info: 3: + IC(1.201 ns) + CELL(0.442 ns) = 2.654 ns; Loc. = LC_X25_Y9_N5; Fanout = 7; REG Node = 'seg:inst9\|seg_reg3\[3\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { seg:inst9|seg_reg3[3]~13 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.884 ns ( 33.31 % ) " "Info: Total cell delay = 0.884 ns ( 33.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.770 ns ( 66.69 % ) " "Info: Total interconnect delay = 1.770 ns ( 66.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { traffic:inst|count_c[3] seg:inst9|seg_reg3[3]~13 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { traffic:inst|count_c[3] {} seg:inst9|seg_reg3[3]~13 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.569ns 1.201ns } { 0.000ns 0.442ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 34 -1 0 } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "17.028 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[1] seg:inst9|LessThan0~2 seg:inst9|WideOr6~1 seg:inst9|WideOr6~3 seg:inst9|seg_reg3[0]~9 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "17.028 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[1] {} seg:inst9|LessThan0~2 {} seg:inst9|WideOr6~1 {} seg:inst9|WideOr6~3 {} seg:inst9|seg_reg3[0]~9 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns 1.188ns 0.444ns 0.428ns 0.449ns 5.064ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.590ns 0.292ns 0.590ns 0.292ns 0.292ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.175 ns" { clk divide:inst1|clk_divide traffic:inst|count_c[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.175 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|count_c[3] {} } { 0.000ns 0.000ns 0.560ns 3.500ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { traffic:inst|count_c[3] seg:inst9|seg_reg3[3]~13 seg:inst9|seg_reg3[3] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { traffic:inst|count_c[3] {} seg:inst9|seg_reg3[3]~13 {} seg:inst9|seg_reg3[3] {} } { 0.000ns 0.569ns 1.201ns } { 0.000ns 0.442ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "traffic:inst\|mr Ec clk 5.109 ns register " "Info: tsu for register \"traffic:inst\|mr\" (data pin = \"Ec\", clock pin = \"clk\") is 5.109 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.246 ns + Longest pin register " "Info: + Longest pin to register delay is 12.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Ec 1 PIN PIN_60 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_60; Fanout = 12; PIN Node = 'Ec'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ec } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 232 200 368 248 "Ec" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.917 ns) + CELL(0.590 ns) 7.982 ns traffic:inst\|mr~10 2 COMB LC_X22_Y6_N2 4 " "Info: 2: + IC(5.917 ns) + CELL(0.590 ns) = 7.982 ns; Loc. = LC_X22_Y6_N2; Fanout = 4; COMB Node = 'traffic:inst\|mr~10'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "6.507 ns" { Ec traffic:inst|mr~10 } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.114 ns) 10.130 ns traffic:inst\|mr~11 3 COMB LC_X25_Y6_N6 1 " "Info: 3: + IC(2.034 ns) + CELL(0.114 ns) = 10.130 ns; Loc. = LC_X25_Y6_N6; Fanout = 1; COMB Node = 'traffic:inst\|mr~11'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { traffic:inst|mr~10 traffic:inst|mr~11 } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.607 ns) 12.246 ns traffic:inst\|mr 4 REG LC_X22_Y8_N9 3 " "Info: 4: + IC(1.509 ns) + CELL(0.607 ns) = 12.246 ns; Loc. = LC_X22_Y8_N9; Fanout = 3; REG Node = 'traffic:inst\|mr'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { traffic:inst|mr~11 traffic:inst|mr } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 22.75 % ) " "Info: Total cell delay = 2.786 ns ( 22.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.460 ns ( 77.25 % ) " "Info: Total interconnect delay = 9.460 ns ( 77.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "12.246 ns" { Ec traffic:inst|mr~10 traffic:inst|mr~11 traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "12.246 ns" { Ec {} Ec~out0 {} traffic:inst|mr~10 {} traffic:inst|mr~11 {} traffic:inst|mr {} } { 0.000ns 0.000ns 5.917ns 2.034ns 1.509ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.174 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.499 ns) + CELL(0.711 ns) 7.174 ns traffic:inst\|mr 3 REG LC_X22_Y8_N9 3 " "Info: 3: + IC(3.499 ns) + CELL(0.711 ns) = 7.174 ns; Loc. = LC_X22_Y8_N9; Fanout = 3; REG Node = 'traffic:inst\|mr'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.210 ns" { divide:inst1|clk_divide traffic:inst|mr } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.42 % ) " "Info: Total cell delay = 3.115 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.059 ns ( 56.58 % ) " "Info: Total interconnect delay = 4.059 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk divide:inst1|clk_divide traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|mr {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "12.246 ns" { Ec traffic:inst|mr~10 traffic:inst|mr~11 traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "12.246 ns" { Ec {} Ec~out0 {} traffic:inst|mr~10 {} traffic:inst|mr~11 {} traffic:inst|mr {} } { 0.000ns 0.000ns 5.917ns 2.034ns 1.509ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.607ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.174 ns" { clk divide:inst1|clk_divide traffic:inst|mr } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.174 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|mr {} } { 0.000ns 0.000ns 0.560ns 3.499ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] seg:inst9\|seg\[1\] 12.138 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"seg:inst9\|seg\[1\]\" is 12.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.181 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.506 ns) + CELL(0.711 ns) 7.181 ns seg:inst9\|seg\[1\] 3 REG LC_X23_Y9_N7 1 " "Info: 3: + IC(3.506 ns) + CELL(0.711 ns) = 7.181 ns; Loc. = LC_X23_Y9_N7; Fanout = 1; REG Node = 'seg:inst9\|seg\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.217 ns" { divide:inst1|clk_divide seg:inst9|seg[1] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.38 % ) " "Info: Total cell delay = 3.115 ns ( 43.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.066 ns ( 56.62 % ) " "Info: Total interconnect delay = 4.066 ns ( 56.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk divide:inst1|clk_divide seg:inst9|seg[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg[1] {} } { 0.000ns 0.000ns 0.560ns 3.506ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.733 ns + Longest register pin " "Info: + Longest register to pin delay is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst9\|seg\[1\] 1 REG LC_X23_Y9_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y9_N7; Fanout = 1; REG Node = 'seg:inst9\|seg\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst9|seg[1] } "NODE_NAME" } } { "seg.v" "" { Text "F:/Qutuars9.0/traffic/seg.v" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.625 ns) + CELL(2.108 ns) 4.733 ns seg\[1\] 2 PIN PIN_67 0 " "Info: 2: + IC(2.625 ns) + CELL(2.108 ns) = 4.733 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { seg:inst9|seg[1] seg[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 216 1088 1264 232 "seg\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 44.54 % ) " "Info: Total cell delay = 2.108 ns ( 44.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.625 ns ( 55.46 % ) " "Info: Total interconnect delay = 2.625 ns ( 55.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { seg:inst9|seg[1] seg[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { seg:inst9|seg[1] {} seg[1] {} } { 0.000ns 2.625ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.181 ns" { clk divide:inst1|clk_divide seg:inst9|seg[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.181 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} seg:inst9|seg[1] {} } { 0.000ns 0.000ns 0.560ns 3.506ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { seg:inst9|seg[1] seg[1] } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { seg:inst9|seg[1] {} seg[1] {} } { 0.000ns 2.625ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "traffic:inst\|cy rst_n clk 3.650 ns register " "Info: th for register \"traffic:inst\|cy\" (data pin = \"rst_n\", clock pin = \"clk\") is 3.650 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.177 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 168 -112 56 184 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.935 ns) 2.964 ns divide:inst1\|clk_divide 2 REG LC_X8_Y6_N2 55 " "Info: 2: + IC(0.560 ns) + CELL(0.935 ns) = 2.964 ns; Loc. = LC_X8_Y6_N2; Fanout = 55; REG Node = 'divide:inst1\|clk_divide'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { clk divide:inst1|clk_divide } "NODE_NAME" } } { "divide.v" "" { Text "F:/Qutuars9.0/traffic/divide.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.502 ns) + CELL(0.711 ns) 7.177 ns traffic:inst\|cy 3 REG LC_X25_Y6_N3 3 " "Info: 3: + IC(3.502 ns) + CELL(0.711 ns) = 7.177 ns; Loc. = LC_X25_Y6_N3; Fanout = 3; REG Node = 'traffic:inst\|cy'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "4.213 ns" { divide:inst1|clk_divide traffic:inst|cy } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 43.40 % ) " "Info: Total cell delay = 3.115 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.062 ns ( 56.60 % ) " "Info: Total interconnect delay = 4.062 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { clk divide:inst1|clk_divide traffic:inst|cy } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|cy {} } { 0.000ns 0.000ns 0.560ns 3.502ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rst_n 1 PIN PIN_16 60 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 60; PIN Node = 'rst_n'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "F:/Qutuars9.0/traffic/Block1.bdf" { { 184 -112 56 200 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.867 ns) 3.542 ns traffic:inst\|cy 2 REG LC_X25_Y6_N3 3 " "Info: 2: + IC(1.206 ns) + CELL(0.867 ns) = 3.542 ns; Loc. = LC_X25_Y6_N3; Fanout = 3; REG Node = 'traffic:inst\|cy'" {  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { rst_n traffic:inst|cy } "NODE_NAME" } } { "traffic.v" "" { Text "F:/Qutuars9.0/traffic/traffic.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 65.95 % ) " "Info: Total cell delay = 2.336 ns ( 65.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.206 ns ( 34.05 % ) " "Info: Total interconnect delay = 1.206 ns ( 34.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { rst_n traffic:inst|cy } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "3.542 ns" { rst_n {} rst_n~out0 {} traffic:inst|cy {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "7.177 ns" { clk divide:inst1|clk_divide traffic:inst|cy } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "7.177 ns" { clk {} clk~out0 {} divide:inst1|clk_divide {} traffic:inst|cy {} } { 0.000ns 0.000ns 0.560ns 3.502ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qutuars9.0/main/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { rst_n traffic:inst|cy } "NODE_NAME" } } { "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qutuars9.0/main/quartus/bin/Technology_Viewer.qrui" "3.542 ns" { rst_n {} rst_n~out0 {} traffic:inst|cy {} } { 0.000ns 0.000ns 1.206ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 23:21:33 2017 " "Info: Processing ended: Sun Sep 17 23:21:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
