<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREFIR_PF</name><vendor>Actel</vendor><library>DirectCore</library><version>3.0.121</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"/><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl/vhdl/core/enum_kit.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="1"><name>rtl/vhdl/core/enum_rtl_pack.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="2"><name>rtl/vhdl/core/enum_PF/adv_dly_line.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="3"><name>rtl/vhdl/core/enum_PF/enum_fir_basic_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="4"><name>rtl/vhdl/core/enum_PF/enum_macc_lib_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="5"><name>rtl/vhdl/core/enum_PF/enum_nibble_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="6"><name>rtl/vhdl/core/enum_PF/enum_pad_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="7"><name>rtl/vhdl/core/enum_PF/enum_row_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="8"><name>rtl/vhdl/core/enum_PF/enum_tap_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="9"><name>rtl/vhdl/core/enum_PF/enum_undernibble_g5.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="10"><name>rtl/vhdl/core/corefir_rtl_pack.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="11"><name>rtl/vhdl/core/corefir_top_kit.vhd</name><logicalName>COREFIR_PF_LIB</logicalName><fileType>VHDLSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>