Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Nov 18 15:33:50 2023
| Host         : havarti running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             378 |          200 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1242 |          593 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1060 |          469 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |              Enable Signal              |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  clk         | inst1/ev00/c0/state0/_guard12           | reset                                                     |                2 |              6 |         3.00 |
|  clk         | inst1/inst0/ev00/c1/state0/_guard12     | reset                                                     |                2 |              6 |         3.00 |
|  clk         | inst1/inst0/ev00/c0/state0/_guard12     | reset                                                     |                3 |              6 |         2.00 |
|  clk         | go0/c1/state0/_guard12                  | reset                                                     |                2 |              6 |         3.00 |
|  clk         | go0/c0/state0/_guard12                  | reset                                                     |                2 |              6 |         3.00 |
|  clk         | inst1/ev00/c1/state0/_guard12           | reset                                                     |                2 |              6 |         3.00 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[126]_i_1_n_0  |                2 |              8 |         4.00 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[30]_i_1_n_0   |                2 |              8 |         4.00 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[62]_i_1_n_0   |                3 |              8 |         2.67 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p3_tuple_8850[94]_i_1_n_0   |                3 |              8 |         2.67 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_addend_x__4[26]_i_1_n_0  |                8 |             16 |         2.00 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_addend_x__6[26]_i_1_n_0  |                9 |             16 |         1.78 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__9         |               10 |             24 |         2.40 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__10        |                9 |             24 |         2.67 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__7         |                9 |             24 |         2.67 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_is_result_nan__8         |               10 |             24 |         2.40 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_shifted_y__3[26]_i_1_n_0 |                8 |             27 |         3.38 |
|  clk         |                                         | inst1/inst0/inst0/inst1/inst0/p2_shifted_y__2[26]_i_1_n_0 |                8 |             27 |         3.38 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_0 | reset                                                     |               75 |            128 |         1.71 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_1 | reset                                                     |               66 |            128 |         1.94 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_2 | reset                                                     |               65 |            128 |         1.97 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_3 | reset                                                     |               76 |            128 |         1.68 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_4 | reset                                                     |               74 |            128 |         1.73 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_5 | reset                                                     |               70 |            128 |         1.83 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_6 | reset                                                     |               57 |            128 |         2.25 |
|  clk         | inst1/inst0/ev00/c0/state0/out_reg[2]_7 | reset                                                     |               62 |            128 |         2.06 |
|  clk         |                                         |                                                           |              200 |            378 |         1.89 |
|  clk         |                                         | reset                                                     |              514 |           1028 |         2.00 |
+--------------+-----------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


