
---------- Begin Simulation Statistics ----------
final_tick                               2294796899007                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 415063                       # Simulator instruction rate (inst/s)
host_mem_usage                               10759952                       # Number of bytes of host memory used
host_op_rate                                   741941                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3700.49                       # Real time elapsed on the host
host_tick_rate                              620133004                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1535936607                       # Number of instructions simulated
sim_ops                                    2745545275                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.294797                       # Number of seconds simulated
sim_ticks                                2294796899007                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      6891281979                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                6891281979                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                         33630753                       # Number of branches fetched
system.cpu1.committedInsts                  535936606                       # Number of instructions committed
system.cpu1.committedOps                    845542223                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                  131054689                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       116360                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  114821294                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                       188450                       # TLB misses on write requests
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                  783324565                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           61                       # TLB misses on write requests
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                      6891281979                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                6891281979                       # Number of busy cycles
system.cpu1.num_cc_register_reads           144809519                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           94569515                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     26962151                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses             587391344                       # Number of float alu accesses
system.cpu1.num_fp_insts                    587391344                       # number of float instructions
system.cpu1.num_fp_register_reads           918745143                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          486096743                       # number of times the floating registers were written
system.cpu1.num_func_calls                    5255867                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            467092100                       # Number of integer alu accesses
system.cpu1.num_int_insts                   467092100                       # number of integer instructions
system.cpu1.num_int_register_reads         1066326669                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         208337816                       # number of times the integer registers were written
system.cpu1.num_load_insts                  131054668                       # Number of load instructions
system.cpu1.num_mem_refs                    245875958                       # number of memory refs
system.cpu1.num_store_insts                 114821290                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass              2655666      0.31%      0.31% # Class of executed instruction
system.cpu1.op_class::IntAlu                290710109     34.38%     34.70% # Class of executed instruction
system.cpu1.op_class::IntMult                      88      0.00%     34.70% # Class of executed instruction
system.cpu1.op_class::IntDiv                      112      0.00%     34.70% # Class of executed instruction
system.cpu1.op_class::FloatAdd               80139554      9.48%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     44.17% # Class of executed instruction
system.cpu1.op_class::SimdAlu                   18772      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      30      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     302      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdMisc                  28203      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     44.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd          155137271     18.35%     62.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.53% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp            4974922      0.59%     63.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                 14      0.00%     63.12% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv            3063844      0.36%     63.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.48% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          62937376      7.44%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 2      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     70.92% # Class of executed instruction
system.cpu1.op_class::MemRead                20779773      2.46%     73.38% # Class of executed instruction
system.cpu1.op_class::MemWrite               13526939      1.60%     74.98% # Class of executed instruction
system.cpu1.op_class::FloatMemRead          110274895     13.04%     88.02% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite         101294351     11.98%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 845542223                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  352                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     26757577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53778223                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     53120322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2711                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    106241584                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2711                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           16941966                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10261254                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16496323                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10078680                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10078680                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16941966                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     80798869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     80798869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               80798869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2386041600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2386041600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2386041600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27020646                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27020646    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27020646                       # Request fanout histogram
system.membus.reqLayer4.occupancy        118738724139                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy       144275432659                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     39318309                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     39318309                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     39318309                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     39318309                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 86795.384106                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86795.384106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 86795.384106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86795.384106                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     39016611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39016611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     39016611                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39016611                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 86129.384106                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 86129.384106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 86129.384106                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 86129.384106                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     39318309                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     39318309                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 86795.384106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86795.384106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     39016611                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39016611                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 86129.384106                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 86129.384106                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.866173                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            84249                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.866173                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.802473                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.802473                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1037690364573                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1037690364573                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1037690364573                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1037690364573                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82995.170893                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82995.170893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82995.170893                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82995.170893                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2065                       # number of writebacks
system.cpu0.dcache.writebacks::total             2065                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1029363352587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1029363352587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1029363352587                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1029363352587                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82329.170893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82329.170893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82329.170893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82329.170893                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1037634340653                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1037634340653                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82997.852706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82997.852706                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1029308047281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1029308047281                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82331.852706                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82331.852706                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     56023920                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     56023920                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51922.075996                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51922.075996                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     55305306                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     55305306                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 51256.075996                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51256.075996                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999998                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           167166                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999998                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    783323718                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       783323718                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    783323718                       # number of overall hits
system.cpu1.icache.overall_hits::total      783323718                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          847                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           847                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          847                       # number of overall misses
system.cpu1.icache.overall_misses::total          847                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     72421839                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     72421839                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     72421839                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     72421839                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    783324565                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    783324565                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    783324565                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    783324565                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 85503.942149                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 85503.942149                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 85503.942149                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 85503.942149                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          336                       # number of writebacks
system.cpu1.icache.writebacks::total              336                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          847                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          847                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     71857737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     71857737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     71857737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     71857737                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84837.942149                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84837.942149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84837.942149                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84837.942149                       # average overall mshr miss latency
system.cpu1.icache.replacements                   336                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    783323718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      783323718                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          847                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     72421839                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     72421839                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    783324565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    783324565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 85503.942149                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 85503.942149                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          847                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     71857737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     71857737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84837.942149                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84837.942149                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.028544                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          783324565                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              847                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         924822.390791                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            89244                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   502.028544                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.980524                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980524                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       6266597367                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      6266597367                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    205259042                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       205259042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    205259042                       # number of overall hits
system.cpu1.dcache.overall_hits::total      205259042                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     40616941                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      40616941                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     40616941                       # number of overall misses
system.cpu1.dcache.overall_misses::total     40616941                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1636328437596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1636328437596                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1636328437596                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1636328437596                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    245875983                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    245875983                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    245875983                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    245875983                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.165193                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165193                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.165193                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165193                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 40286.845767                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40286.845767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 40286.845767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40286.845767                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     30069430                       # number of writebacks
system.cpu1.dcache.writebacks::total         30069430                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     40616941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     40616941                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     40616941                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     40616941                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1609277554890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1609277554890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1609277554890                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1609277554890                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.165193                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.165193                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.165193                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.165193                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 39620.845767                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39620.845767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 39620.845767                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39620.845767                       # average overall mshr miss latency
system.cpu1.dcache.replacements              40616933                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    113569722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      113569722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17484967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17484967                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 606699115578                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 606699115578                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    131054689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    131054689                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34698.327745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34698.327745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     17484967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     17484967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 595054127556                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 595054127556                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.133417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.133417                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34032.327745                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34032.327745                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     91689320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      91689320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23131974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23131974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1029629322018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1029629322018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    114821294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    114821294                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.201461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.201461                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 44511.087641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44511.087641                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     23131974                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     23131974                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 1014223427334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1014223427334                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.201461                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.201461                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 43845.087641                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43845.087641                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          245875983                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         40616941                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.053533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           172161                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2007624805                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2007624805                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data              857280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            25243324                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26100616                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data             857280                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 12                       # number of overall hits
system.l2.overall_hits::.cpu1.data           25243324                       # number of overall hits
system.l2.overall_hits::total                26100616                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11645741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          15373617                       # number of demand (read+write) misses
system.l2.demand_misses::total               27020646                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11645741                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              835                       # number of overall misses
system.l2.overall_misses::.cpu1.data         15373617                       # number of overall misses
system.l2.overall_misses::total              27020646                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     38558736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1008519633171                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     70882380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1312860547278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2321489621565                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     38558736                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1008519633171                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     70882380                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1312860547278                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2321489621565                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             847                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        40616941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             53121262                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            847                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       40616941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            53121262                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.931434                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.985832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.378503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.508660                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.931434                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.985832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.378503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.508660                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85118.622517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86599.867984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84889.077844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85396.985451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85915.400452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85118.622517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86599.867984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84889.077844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85396.985451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85915.400452                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10261254                       # number of writebacks
system.l2.writebacks::total                  10261254                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11645741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     15373617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27020646                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11645741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     15373617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27020646                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     35465622                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 929025470379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     65180552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1207917827239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2137043943792                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     35465622                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 929025470379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     65180552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1207917827239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2137043943792                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.931434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.378503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.508660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.931434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.378503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.508660                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78290.556291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79773.839241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78060.541317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 78570.828663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79089.298746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78290.556291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79773.839241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78060.541317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 78570.828663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79089.298746                       # average overall mshr miss latency
system.l2.replacements                       26759339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     30071495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         30071495                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     30071495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     30071495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          376                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              376                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          376                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          376                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          949                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           949                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data              481                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data         13053892                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              13054373                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            598                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data       10078082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10078680                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     48997287                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 865042749009                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  865091746296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     23131974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23133053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.554217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.435678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81935.262542                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85834.065352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85833.834024                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          598                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data     10078082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10078680                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     44916251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 796249296507                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 796294212758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.554217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.435678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.435683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75110.787625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 79008.019235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79007.788000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu1.inst            12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     38558736                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     70882380                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109441116                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          847                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.985832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.990769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85118.622517                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84889.077844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84969.810559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     35465622                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     65180552                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100646174                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.985832                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.990769                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78290.556291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78060.541317                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78141.439441                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       856799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12189432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          13046231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11645143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5295535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        16940678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1008470635884                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 447817798269                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1456288434153                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     17484967                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29986909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.931467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.302862                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.564936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86600.107520                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 84565.166365                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85963.999443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11645143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5295535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     16940678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 928980554128                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 411668530732                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1340649084860                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.931467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.302862                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.564936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79774.078698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77738.798956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79137.864781                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 261197.456895                       # Cycle average of tags in use
system.l2.tags.total_refs                   106240635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27021483                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.931710                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.876179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.975545                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    117056.043588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       11.781619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data    144114.779964                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.255162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.314145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.569365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        70733                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       182080                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.571429                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3001785835                       # Number of tag accesses
system.l2.tags.data_accesses               3001785835                       # Number of data accesses
system.l2.tags.repl_invalid                    262144                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data               26759339                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     745327424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         53440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     983911488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1729321344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        53440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         82432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    656720256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       656720256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11645741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       15373617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27020646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10261254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10261254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            12634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        324790148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            23287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        428757546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             753583616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        12634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        23287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            35921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      286177943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            286177943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      286177943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           12634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       324790148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           23287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       428757546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039761558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10261201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  11645687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  15368591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.577307605526                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       613788                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       613788                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            64193528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9656515                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27020646                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10261254                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27020646                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10261254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5080                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            846086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            842358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            846113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            842734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            845995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            842845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            845990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            842461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            846079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            842678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           845522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           842361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           846062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           842745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           845907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           842407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           845921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           842740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           845945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           842648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           845550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           842883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           846377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           842373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           845404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           842139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           845732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           842615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           845683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           842553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           846147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           842513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            322329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            318984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            322581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            319065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            322161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            322374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            318960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            322367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           322154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           322244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           319224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           322259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16           322355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17           318884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18           322370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19           318959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20           322067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21           319235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22           322511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23           319037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24           322182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25           318698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26           322284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27           319148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28           322180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29           318965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30           322581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31           319019                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 570777397330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90015865912                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1043333677802                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21127.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38619.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27020646                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10261254                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21649460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5366106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 204604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 213827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 553253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 622007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 618758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 622665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 619287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 619203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 617468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 617995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 624383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 622169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 635798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 613870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 613793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 613788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 613788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 613788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     37276710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71     37276710    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     37276710                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       613788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.014422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.342838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3684.290317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       613783    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-458751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.81805e+06-2.88358e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        613788                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       613788                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.717733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.687962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           402733     65.61%     65.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4821      0.79%     66.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           183070     29.83%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            23082      3.76%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               81      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        613788                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1728996224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  325120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               656713216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1729321344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            656720256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       753.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       286.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    753.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2294796767472                       # Total gap between requests
system.mem_ctrls.avgGap                      61552.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    745323968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        53440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    983589824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    656713216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 12633.797793846315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 324788641.784602046013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 23287.463924639454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 428617375.431183993816                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 286174875.120395958424                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11645741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          835                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     15373617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10261254                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     17093734                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 458594859590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     31318928                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 584690405550                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 128919357330342                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37734.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39378.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37507.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38032.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12563703.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         29063178956.425156                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         51307689003.856026                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        37048994384.065590                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       12103077831.574318                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     199200988833.286804                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     265307812774.652222                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     565865045455.181763                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1159896787239.342773                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.446381                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1556069137858                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 103158650000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 635569111149                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         29065227976.488419                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         51311306312.352455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        37052066434.754021                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       12103535488.438375                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     199200988833.286804                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     265317283109.004486                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     565858507559.396484                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1159908915714.033447                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.451666                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1556019845939                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 103158650000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 635618403068                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2294796899007                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29988209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     40332749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        39546536                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23133053                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23133053                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29986909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    121850815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             159362846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800325504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        75712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4523927744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5324360512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26759339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 656720256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79880601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000034                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005826                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79877890    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2711      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79880601                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        55406313558                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       40577020927                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            847149                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12505542639                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452879                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
