Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: stopwatchuptoseconds.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatchuptoseconds.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatchuptoseconds"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : stopwatchuptoseconds
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" into library work
Parsing module <stopwatchuptoseconds>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stopwatchuptoseconds>.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 79: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 81: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 83: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 85: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 87: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 89: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v" Line 100: Result of 29-bit expression is truncated to fit in 28-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatchuptoseconds>.
    Related source file is "E:\6th Semester\DSD\DSD Lab\DSDProject\stopwatchuptoseconds.v".
    Found 4-bit register for signal <seconds10>.
    Found 4-bit register for signal <seconds1>.
    Found 4-bit register for signal <minutes10>.
    Found 4-bit register for signal <minutes1>.
    Found 4-bit register for signal <hours10>.
    Found 4-bit register for signal <hours1>.
    Found 28-bit register for signal <counter>.
    Found 64-bit register for signal <count>.
    Found 64-bit adder for signal <count[63]_GND_1_o_add_1_OUT> created at line 50.
    Found 4-bit adder for signal <hours1[3]_GND_1_o_add_12_OUT> created at line 79.
    Found 4-bit adder for signal <hours10[3]_GND_1_o_add_14_OUT> created at line 81.
    Found 4-bit adder for signal <minutes1[3]_GND_1_o_add_17_OUT> created at line 83.
    Found 4-bit adder for signal <minutes10[3]_GND_1_o_add_21_OUT> created at line 85.
    Found 4-bit adder for signal <seconds1[3]_GND_1_o_add_26_OUT> created at line 87.
    Found 4-bit adder for signal <seconds10[3]_GND_1_o_add_32_OUT> created at line 89.
    Found 28-bit adder for signal <counter[27]_GND_1_o_add_51_OUT> created at line 100.
    Found 4x1-bit Read Only RAM for signal <dp>
    Found 8x9-bit Read Only RAM for signal <_n0278>
    Found 7-bit 7-to-1 multiplexer for signal <counter[16]_GND_1_o_wide_mux_53_OUT> created at line 106.
    Found 1-bit 6-to-1 multiplexer for signal <counter[16]_hours1[3]_Mux_74_o> created at line 106.
    Found 1-bit 6-to-1 multiplexer for signal <counter[16]_hours1[2]_Mux_76_o> created at line 106.
    Found 1-bit 6-to-1 multiplexer for signal <counter[16]_hours1[1]_Mux_78_o> created at line 106.
    Found 1-bit 6-to-1 multiplexer for signal <counter[16]_hours1[0]_Mux_80_o> created at line 106.
WARNING:Xst:737 - Found 1-bit latch for signal <sseg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sseg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sseg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sseg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sseg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 116 D-type flip-flop(s).
	inferred   5 Latch(s).
	inferred  13 Multiplexer(s).
Unit <stopwatchuptoseconds> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port Read Only RAM                     : 1
 8x9-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 28-bit adder                                          : 1
 4-bit adder                                           : 6
 64-bit adder                                          : 1
# Registers                                            : 8
 28-bit register                                       : 1
 4-bit register                                        : 6
 64-bit register                                       : 1
# Latches                                              : 5
 1-bit latch                                           : 5
# Multiplexers                                         : 13
 1-bit 6-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 6
 64-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <sseg_6> (without init value) has a constant value of 0 in block <stopwatchuptoseconds>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <stopwatchuptoseconds>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <seconds1>: 1 register on signal <seconds1>.
The following registers are absorbed into counter <seconds10>: 1 register on signal <seconds10>.
The following registers are absorbed into counter <minutes10>: 1 register on signal <minutes10>.
The following registers are absorbed into counter <minutes1>: 1 register on signal <minutes1>.
The following registers are absorbed into counter <hours10>: 1 register on signal <hours10>.
The following registers are absorbed into counter <hours1>: 1 register on signal <hours1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0278> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ssg_ctrl>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dp> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(counter<16>,counter<14>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dp>            |          |
    -----------------------------------------------------------------------
Unit <stopwatchuptoseconds> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x1-bit single-port distributed Read Only RAM         : 1
 8x9-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 8
 28-bit up counter                                     : 1
 4-bit up counter                                      : 6
 64-bit up counter                                     : 1
# Multiplexers                                         : 6
 1-bit 6-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 1
 7-bit 7-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sseg_6> (without init value) has a constant value of 0 in block <stopwatchuptoseconds>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <counter_17> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_18> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_19> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_20> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_21> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_22> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_23> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_24> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_25> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_26> of sequential type is unconnected in block <stopwatchuptoseconds>.
WARNING:Xst:2677 - Node <counter_27> of sequential type is unconnected in block <stopwatchuptoseconds>.

Optimizing unit <stopwatchuptoseconds> ...
WARNING:Xst:1710 - FF/Latch <seconds1_3> (without init value) has a constant value of 0 in block <stopwatchuptoseconds>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <minutes1_3> (without init value) has a constant value of 0 in block <stopwatchuptoseconds>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatchuptoseconds, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatchuptoseconds.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 402
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 79
#      LUT2                        : 19
#      LUT3                        : 21
#      LUT4                        : 64
#      LUT5                        : 17
#      LUT6                        : 24
#      MUXCY                       : 90
#      VCC                         : 1
#      XORCY                       : 81
# FlipFlops/Latches                : 107
#      FDC                         : 66
#      FDCE                        : 37
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             107  out of  126800     0%  
 Number of Slice LUTs:                  229  out of  63400     0%  
    Number used as Logic:               229  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    229
   Number with an unused Flip Flop:     122  out of    229    53%  
   Number with an unused LUT:             0  out of    229     0%  
   Number of fully used LUT-FF pairs:   107  out of    229    46%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Mram__n02788(Mram__n027881:O)      | NONE(*)(sseg_2)        | 4     |
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.312ns (Maximum Frequency: 301.896MHz)
   Minimum input arrival time before clock: 1.538ns
   Maximum output required time after clock: 2.596ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.312ns (frequency: 301.896MHz)
  Total number of paths / destination ports: 9080 / 140
-------------------------------------------------------------------------
Delay:               3.312ns (Levels of Logic = 66)
  Source:            count_0 (FF)
  Destination:       count_63 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_0 to count_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.289  count_0 (count_0)
     INV:I->O              1   0.113   0.000  Mcount_count_lut<0>_INV_0 (Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcount_count_cy<0> (Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<16> (Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<17> (Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<18> (Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<19> (Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<20> (Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<21> (Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<22> (Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<23> (Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<24> (Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<25> (Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<26> (Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<27> (Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<28> (Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<29> (Mcount_count_cy<29>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<30> (Mcount_count_cy<30>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<31> (Mcount_count_cy<31>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<32> (Mcount_count_cy<32>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<33> (Mcount_count_cy<33>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<34> (Mcount_count_cy<34>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<35> (Mcount_count_cy<35>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<36> (Mcount_count_cy<36>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<37> (Mcount_count_cy<37>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<38> (Mcount_count_cy<38>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<39> (Mcount_count_cy<39>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<40> (Mcount_count_cy<40>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<41> (Mcount_count_cy<41>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<42> (Mcount_count_cy<42>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<43> (Mcount_count_cy<43>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<44> (Mcount_count_cy<44>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<45> (Mcount_count_cy<45>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<46> (Mcount_count_cy<46>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<47> (Mcount_count_cy<47>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<48> (Mcount_count_cy<48>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<49> (Mcount_count_cy<49>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<50> (Mcount_count_cy<50>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<51> (Mcount_count_cy<51>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<52> (Mcount_count_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<53> (Mcount_count_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<54> (Mcount_count_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<55> (Mcount_count_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<56> (Mcount_count_cy<56>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<57> (Mcount_count_cy<57>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<58> (Mcount_count_cy<58>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<59> (Mcount_count_cy<59>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<60> (Mcount_count_cy<60>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_count_cy<61> (Mcount_count_cy<61>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_count_cy<62> (Mcount_count_cy<62>)
     XORCY:CI->O           1   0.370   0.295  Mcount_count_xor<63> (Result<63>)
     LUT2:I1->O            1   0.097   0.000  Mcount_count_eqn_631 (Mcount_count_eqn_63)
     FDCE:D                    0.008          count_63
    ----------------------------------------
    Total                      3.312ns (2.728ns logic, 0.584ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 167 / 167
-------------------------------------------------------------------------
Offset:              1.538ns (Levels of Logic = 3)
  Source:            start (PAD)
  Destination:       count_48 (FF)
  Destination Clock: clk rising

  Data Path: start to count_48
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.001   0.389  start_IBUF (start_IBUF)
     INV:I->O              1   0.113   0.000  _n0269_inv1_lut_INV_0 (_n0269_inv1_lut)
     MUXCY:S->O           16   0.592   0.348  _n0269_inv1_cy (_n0269_inv)
     FDCE:CE                   0.095          count_48
    ----------------------------------------
    Total                      1.538ns (0.801ns logic, 0.737ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 314 / 14
-------------------------------------------------------------------------
Offset:              2.596ns (Levels of Logic = 4)
  Source:            counter_14 (FF)
  Destination:       sseg_data<5> (PAD)
  Source Clock:      clk rising

  Data Path: counter_14 to sseg_data<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.361   0.781  counter_14 (counter_14)
     LUT6:I0->O            2   0.097   0.299  Mmux_counter[16]_GND_1_o_wide_mux_53_OUT111 (Mmux_counter[16]_GND_1_o_wide_mux_53_OUT11)
     LUT5:I4->O            7   0.097   0.584  Mmux_counter[16]_GND_1_o_wide_mux_53_OUT1 (counter[16]_GND_1_o_wide_mux_53_OUT<0>)
     LUT4:I0->O            1   0.097   0.279  _n0206<3>1 (sseg_data_4_OBUF)
     OBUF:I->O                 0.000          sseg_data_4_OBUF (sseg_data<4>)
    ----------------------------------------
    Total                      2.596ns (0.652ns logic, 1.944ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mram__n02788'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              2.086ns (Levels of Logic = 3)
  Source:            sseg_3 (LATCH)
  Destination:       sseg_data<6> (PAD)
  Source Clock:      Mram__n02788 falling

  Data Path: sseg_3 to sseg_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.556  sseg_3 (sseg_3)
     LUT6:I2->O            7   0.097   0.584  Mmux_counter[16]_GND_1_o_wide_mux_53_OUT41 (counter[16]_GND_1_o_wide_mux_53_OUT<3>)
     LUT4:I0->O            1   0.097   0.279  _n0206<1>1 (sseg_data_6_OBUF)
     OBUF:I->O                 0.000          sseg_data_6_OBUF (sseg_data<6>)
    ----------------------------------------
    Total                      2.086ns (0.666ns logic, 1.420ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram__n02788
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.635|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.312|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.49 secs
 
--> 

Total memory usage is 4614808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    3 (   0 filtered)

