<?xml version="1.0" encoding="UTF-8"?>
<module id="EVTSVT" HW_revision="" XML_version="1.0" description="This is top module of Event Fabric  for LOKI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
   <register acronym="DESC" width="32" description="Description 
                    
                    This register provides IP module ID, revision information, instance index and standard MMR registers offset." id="DESC" offset="0x0">
      <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Module identifier used to uniquely identify this IP." id="MODID" resetval="0x3045">
      </bitfield>
      <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Standard IP MMR block offset. Standard IP MMRs are the set of from aggregated IRQ registers till DTB.
0: Standard IP MMRs do not exist
0x1-0xF: Standard IP MMRs begin at offset of (64*STDIPOFF from the base IP address)" id="STDIPOFF" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="11" width="4" end="8" rwaccess="RO" description="IP Instance ID number. If multiple instances of IP exist in the device, this field can identify the instance number (0-15)." id="INSTIDX" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="7" width="4" end="4" rwaccess="RO" description="Major revision of IP (0-15)." id="MAJREV" resetval="0x1">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Minor revision of IP (0-15)." id="MINREV" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="DESCEX" width="32" description="Extended Description
                    
                    This register provides configuration details of the IP to software drivers and end users.
" id="DESCEX" offset="0x4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Nember of DMA input  channels" id="IDMA" resetval="0xe">
      </bitfield>
      <bitfield range="" begin="21" width="5" end="17" rwaccess="RO" description="Number of DMA output channels" id="NDMA" resetval="0x10">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RO" description="Power Domain.
0 : SVT
 1 : ULL" id="PD" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="8" end="8" rwaccess="RO" description="Number of Subscribers" id="NSUB" resetval="0x3d">
      </bitfield>
      <bitfield range="" begin="7" width="8" end="0" rwaccess="RO" description="Number of Publishers" id="NPUB" resetval="0x39">
      </bitfield>
   </register>
   <register acronym="DTB" width="32" description="Digital test bus control 
                    
                    This register can be used to bring out IP internal signals to the pads for observation. 16 signals can be observed per select value." id="DTB" offset="0x64">
      <bitfield range="" begin="31" width="30" end="2" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED2" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Digital test bus selection mux control.
Non-zero select values output a 16 bit selected group of signals per value." id="SEL" resetval="0x0">
         <bitenum id="DIS" value="0" token="All 16 observation signals are set to zero." description="All 16 observation signals are set to zero."/>
      </bitfield>
   </register>
   <register acronym="NMI" width="32" description="CPU NMI Interrupt Register
" id="NMI" offset="0x400">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="WO" description="Writing a value of 1&#39;b1 sets the corresponding NMI status flag" id="SRAM_EVT_SET" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="15" end="1" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED1" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Read value indicates the current state of NMI flops. 
Writing a value of 1&#39;b1 clears the NMI status when set." id="SRAM_EVT_STA" resetval="0x0">
      </bitfield>
   </register>
   <register acronym="CPUIRQ0SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ0
" id="CPUIRQ0SEL" offset="0x404">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ1SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ1
" id="CPUIRQ1SEL" offset="0x408">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ2SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ2
" id="CPUIRQ2SEL" offset="0x40c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ3SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ3
" id="CPUIRQ3SEL" offset="0x410">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ4SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ4
" id="CPUIRQ4SEL" offset="0x414">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ5SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ5
" id="CPUIRQ5SEL" offset="0x418">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x11">
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ6SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ6
" id="CPUIRQ6SEL" offset="0x41c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x14">
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ7SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ7
" id="CPUIRQ7SEL" offset="0x420">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x15">
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ8SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ8
" id="CPUIRQ8SEL" offset="0x424">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x1c">
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ9SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ9
" id="CPUIRQ9SEL" offset="0x428">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x1e">
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ10SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ10
" id="CPUIRQ10SEL" offset="0x42c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x17">
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ11SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ11
" id="CPUIRQ11SEL" offset="0x430">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x1f">
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ12SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ12
" id="CPUIRQ12SEL" offset="0x434">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x20">
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ13SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ13
" id="CPUIRQ13SEL" offset="0x438">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x1a">
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ14SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ14
" id="CPUIRQ14SEL" offset="0x43c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x1b">
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ15SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ15
" id="CPUIRQ15SEL" offset="0x440">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x18">
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ16SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ16
" id="CPUIRQ16SEL" offset="0x444">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ17SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ17
" id="CPUIRQ17SEL" offset="0x448">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ18SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ18
" id="CPUIRQ18SEL" offset="0x44c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x39">
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ19SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ19
" id="CPUIRQ19SEL" offset="0x450">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x3f">
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ20SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ20
" id="CPUIRQ20SEL" offset="0x454">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x42">
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ21SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ21
" id="CPUIRQ21SEL" offset="0x458">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x43">
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ22SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ22
" id="CPUIRQ22SEL" offset="0x45c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x35">
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ23SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ23
" id="CPUIRQ23SEL" offset="0x460">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x45">
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ24SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ24
" id="CPUIRQ24SEL" offset="0x464">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x46">
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ25SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ25
" id="CPUIRQ25SEL" offset="0x468">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x47">
         <bitenum id="HSM_SEC_IRQ" value="71" token="HSM Secure IRQ" description="HSM Secure IRQ"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ26SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ26
" id="CPUIRQ26SEL" offset="0x46c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x48">
         <bitenum id="HSM_NONSEC_IRQ" value="72" token="HSM Non-secure IRQ" description="HSM Non-secure IRQ"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ27SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ27
" id="CPUIRQ27SEL" offset="0x470">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x49">
         <bitenum id="HSM_OTP_IRQ" value="73" token="HSM OTP IRQ" description="HSM OTP IRQ"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ28SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ28
" id="CPUIRQ28SEL" offset="0x474">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x2">
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ29SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ29
" id="CPUIRQ29SEL" offset="0x478">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x3">
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ30SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ30
" id="CPUIRQ30SEL" offset="0x47c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x4">
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ31SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ31
" id="CPUIRQ31SEL" offset="0x480">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x6">
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
      </bitfield>
   </register>
   <register acronym="CPUIRQ32SEL" width="32" description="Output Selection for CPU Interrupt CPUIRQ32
" id="CPUIRQ32SEL" offset="0x484">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x7">
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
      </bitfield>
   </register>
   <register acronym="SYSTIMC0SEL" width="32" description="Output Selection for SYSTIMC0
" id="SYSTIMC0SEL" offset="0x488">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x4">
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
      </bitfield>
   </register>
   <register acronym="SYSTIMC1SEL" width="32" description="Output Selection for SYSTIMC1
" id="SYSTIMC1SEL" offset="0x48c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="SYSTIMC2SEL" width="32" description="Output Selection for SYSTIMC2
" id="SYSTIMC2SEL" offset="0x490">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x32">
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
      </bitfield>
   </register>
   <register acronym="SYSTIMC3SEL" width="32" description="Output Selection for SYSTIMC3
" id="SYSTIMC3SEL" offset="0x494">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x33">
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
      </bitfield>
   </register>
   <register acronym="SYSTIMC4SEL" width="32" description="Output Selection for SYSTIMC4
" id="SYSTIMC4SEL" offset="0x498">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x34">
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
      </bitfield>
   </register>
   <register acronym="SYSTIMC5SEL" width="32" description="Output Selection for SYSTIMC5
" id="SYSTIMC5SEL" offset="0x49c">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="ADCTRGSEL" width="32" description="Output Selection for ADCTRG
" id="ADCTRGSEL" offset="0x4a0">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPTSYNCSEL" width="32" description="Output Selection for LGPTSYNC
" id="LGPTSYNCSEL" offset="0x4a4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT0IN0SEL" width="32" description="Output Selection for LGPT0IN0
" id="LGPT0IN0SEL" offset="0x4a8">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT0IN1SEL" width="32" description="Output Selection for LGPT0IN1
" id="LGPT0IN1SEL" offset="0x4ac">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT0IN2SEL" width="32" description="Output Selection for LGPT0IN2
" id="LGPT0IN2SEL" offset="0x4b0">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT0TENSEL" width="32" description="Output Selection for LGPT0TEN
" id="LGPT0TENSEL" offset="0x4b4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT1IN0SEL" width="32" description="Output Selection for LGPT1IN0
" id="LGPT1IN0SEL" offset="0x4b8">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT1IN1SEL" width="32" description="Output Selection for LGPT1IN1
" id="LGPT1IN1SEL" offset="0x4bc">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT1IN2SEL" width="32" description="Output Selection for LGPT1IN2
" id="LGPT1IN2SEL" offset="0x4c0">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT1TENSEL" width="32" description="Output Selection for LGPT1TEN
" id="LGPT1TENSEL" offset="0x4c4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT2IN0SEL" width="32" description="Output Selection for LGPT2IN0
" id="LGPT2IN0SEL" offset="0x4c8">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT2IN1SEL" width="32" description="Output Selection for LGPT2IN1
" id="LGPT2IN1SEL" offset="0x4cc">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT2IN2SEL" width="32" description="Output Selection for LGPT2IN2
" id="LGPT2IN2SEL" offset="0x4d0">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT2TENSEL" width="32" description="Output Selection for LGPT2TEN
" id="LGPT2TENSEL" offset="0x4d4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT3IN0SEL" width="32" description="Output Selection for LGPT3IN0
" id="LGPT3IN0SEL" offset="0x4d8">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT3IN1SEL" width="32" description="Output Selection for LGPT3IN1
" id="LGPT3IN1SEL" offset="0x4dc">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT3IN2SEL" width="32" description="Output Selection for LGPT3IN2
" id="LGPT3IN2SEL" offset="0x4e0">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LGPT3TENSEL" width="32" description="Output Selection for LGPT3TEN
" id="LGPT3TENSEL" offset="0x4e4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="LRFDIN0SEL" width="32" description="Output Selection for LRFDIN0
" id="LRFDIN0SEL" offset="0x4e8">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x25">
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
      </bitfield>
   </register>
   <register acronym="LRFDIN1SEL" width="32" description="Output Selection for LRFDIN1
" id="LRFDIN1SEL" offset="0x4ec">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x26">
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
      </bitfield>
   </register>
   <register acronym="LRFDIN2SEL" width="32" description="Output Selection for LRFDIN2
" id="LRFDIN2SEL" offset="0x4f0">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RO" description="Read only selection value" id="PUBID" resetval="0x27">
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
      </bitfield>
   </register>
   <register acronym="I2SSTMPSEL" width="32" description="Output Selection for I2SSTMP
" id="I2SSTMPSEL" offset="0x4f4">
      <bitfield range="" begin="31" width="10" end="22" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED22" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="21" width="15" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="DMACH0SEL" width="32" description="Output Selection for DMA CH0
" id="DMACH0SEL" offset="0xc00">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="UART1RXTRG" value="13" token="Selects uart1rxtrg as channel source" description="Selects uart1rxtrg as channel source"/>
         <bitenum id="SPI0TXTRG" value="0" token="Selects spi0txtrg as channel source" description="Selects spi0txtrg as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH1SEL" width="32" description="Output Selection for DMA CH1
" id="DMACH1SEL" offset="0xc04">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="UART1TXTRG" value="12" token="Selects uart1txtrg as channel source" description="Selects uart1txtrg as channel source"/>
         <bitenum id="SPI0RXTRG" value="1" token="Selects spi0rxtrg as channel source" description="Selects spi0rxtrg as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH2SEL" width="32" description="Output Selection for DMA CH2
" id="DMACH2SEL" offset="0xc08">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="UART0TXTRG" value="6" token="Selects uart0txtrg as channel source" description="Selects uart0txtrg as channel source"/>
         <bitenum id="LRFDTRG" value="2" token="Selects lrfdtrg as channel source" description="Selects lrfdtrg as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH3SEL" width="32" description="Output Selection for DMA CH3
" id="DMACH3SEL" offset="0xc0c">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="UART0RXTRG" value="7" token="Selects uart0rxtrg as channel source" description="Selects uart0rxtrg as channel source"/>
         <bitenum id="ADC0TRG" value="5" token="Selects adc0trg as channel source" description="Selects adc0trg as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH4SEL" width="32" description="Output Selection for DMA CH4
" id="DMACH4SEL" offset="0xc10">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="LAESTRGA" value="3" token="Selects laestrga as channel source" description="Selects laestrga as channel source"/>
         <bitenum id="LRFDTRG" value="2" token="Selects lrfdtrg as channel source" description="Selects lrfdtrg as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH5SEL" width="32" description="Output Selection for DMA CH5
" id="DMACH5SEL" offset="0xc14">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="ADC0TRG" value="5" token="Selects adc0trg as channel source" description="Selects adc0trg as channel source"/>
         <bitenum id="LAESTRGB" value="4" token="Selects laestrgb as channel source" description="Selects laestrgb as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH6SEL" width="32" description="Output Selection for DMA CH6
" id="DMACH6SEL" offset="0xc18">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="SPI1TXTRG" value="10" token="Selects spi1txtrg as channel source" description="Selects spi1txtrg as channel source"/>
         <bitenum id="CANTRGA" value="8" token="Selects cantrga as channel source" description="Selects cantrga as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH7SEL" width="32" description="Output Selection for DMA CH7
" id="DMACH7SEL" offset="0xc1c">
      <bitfield range="" begin="31" width="3" end="29" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior." id="RESERVED29" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="28" width="25" end="4" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED4" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="IPID" resetval="0x0">
         <bitenum id="SPI1RXTRG" value="11" token="Selects spi1rxtrg as channel source" description="Selects spi1rxtrg as channel source"/>
         <bitenum id="CANTRGB" value="9" token="Selects cantrgb as channel source" description="Selects cantrgb as channel source"/>
      </bitfield>
   </register>
   <register acronym="DMACH10SEL" width="32" description="Output Selection for DMA CH10
" id="DMACH10SEL" offset="0xc20">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Edge detect disable.
0: Enabled.
1: Disabled" id="EDGDETDIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="9" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="DMACH11SEL" width="32" description="Output Selection for DMA CH11
" id="DMACH11SEL" offset="0xc24">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Edge detect disable.
0: Enabled.
1: Disabled" id="EDGDETDIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="9" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="DMACH8SEL" width="32" description="Output Selection for DMA CH8
" id="DMACH8SEL" offset="0xc28">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Edge detect disable.
0: Enabled.
1: Disabled" id="EDGDETDIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="9" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
   <register acronym="DMACH9SEL" width="32" description="Output Selection for DMA CH9
" id="DMACH9SEL" offset="0xc2c">
      <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED17" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Edge detect disable.
0: Enabled.
1: Disabled" id="EDGDETDIS" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="15" width="9" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior" id="RESERVED7" resetval="0x0">
      </bitfield>
      <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Read/write selection value.
Writing any other value than values defined by a ENUM may result in undefined behavior." id="PUBID" resetval="0x0">
         <bitenum id="SYSTIM5" value="76" token="SYSTIM Channel 5 event" description="SYSTIM Channel 5 event"/>
         <bitenum id="GPIO_EVT1" value="75" token="GPIO generic published event 1, controlled by GPIO:EVTCFG" description="GPIO generic published event 1, controlled by GPIO:EVTCFG"/>
         <bitenum id="VCE_IRQ" value="70" token="VCE IRQ" description="VCE IRQ"/>
         <bitenum id="SPI1_COMB" value="69" token="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS" description="SPI1 combined interrupt request, interrupt flags can be found here SPI1:MIS"/>
         <bitenum id="CAN_EVT" value="68" token="MCAN general event, interrupt flags can be found here MCAN:MIS1" description="MCAN general event, interrupt flags can be found here MCAN:MIS1"/>
         <bitenum id="CAN_IRQ" value="67" token="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0" description="MCAN interrupt event, interrupt flags can be found here MCAN:MIS0"/>
         <bitenum id="I2S_IRQ" value="66" token="I2S interrupt event, controlled by I2S:IRQMASK" description="I2S interrupt event, controlled by I2S:IRQMASK"/>
         <bitenum id="LGPT3_ADC" value="65" token="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting" description="LGPT3 ADC trigger event, controlled by LGPT3:ADCTRG setting"/>
         <bitenum id="LGPT3_DMA" value="64" token="LGPT3 DMA request event, controlled by LGPT3:DMA setting" description="LGPT3 DMA request event, controlled by LGPT3:DMA setting"/>
         <bitenum id="LGPT3_COMB" value="63" token="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS" description="LGPT3 combined interrupt, interrupt flags are found here LGPT3:MIS"/>
         <bitenum id="LGPT3C2" value="62" token="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting" description="LGPT3 compare/capture output event 2, controlled by LGPT3:C2CFG setting"/>
         <bitenum id="LGPT3C1" value="61" token="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting" description="LGPT3 compare/capture output event 1, controlled by LGPT3:C1CFG setting"/>
         <bitenum id="LGPT3C0" value="60" token="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting" description="LGPT3 compare/capture output event 0, controlled by LGPT3:C0CFG setting"/>
         <bitenum id="LGPT2_ADC" value="59" token="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting" description="LGPT2 ADC trigger event, controlled by LGPT2:ADCTRG setting"/>
         <bitenum id="LGPT2_DMA" value="58" token="LGPT2 DMA request event, controlled by LGPT2:DMA setting" description="LGPT2 DMA request event, controlled by LGPT2:DMA setting"/>
         <bitenum id="LGPT2_COMB" value="57" token="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS" description="LGPT2 combined interrupt, interrupt flags are found here LGPT2:MIS"/>
         <bitenum id="LGPT2C2" value="56" token="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT2:C2CFG setting"/>
         <bitenum id="LGPT2C1" value="55" token="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting" description="LGPT2 compare/capture output event 1, controlled by LGPT2:C1CFG setting"/>
         <bitenum id="LGPT2C0" value="54" token="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting" description="LGPT2 compare/capture output event 0, controlled by LGPT2:C0CFG setting"/>
         <bitenum id="UART1_COMB" value="53" token="UART1 combined interrupt, interrupt flags are found here UART1:MIS" description="UART1 combined interrupt, interrupt flags are found here UART1:MIS"/>
         <bitenum id="LRFD_EVT2" value="52" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC2"/>
         <bitenum id="LRFD_EVT1" value="51" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC1"/>
         <bitenum id="LRFD_EVT0" value="50" token="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0" description="LRFD interrupt to SYSTIM, controlled by LRFDDBELL:SYSTIMOEV.SRC0"/>
         <bitenum id="LGPT1_ADC" value="49" token="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting" description="LGPT1 ADC trigger event, controlled by LGPT1:ADCTRG setting"/>
         <bitenum id="LGPT1_DMA" value="48" token="LGPT1 DMA request event, controlled by LGPT1:DMA setting" description="LGPT1 DMA request event, controlled by LGPT1:DMA setting"/>
         <bitenum id="LGPT1C2" value="47" token="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting" description="LGPT1 compare/capture output event 2, controlled by LGPT1:C2CFG setting"/>
         <bitenum id="LGPT1C1" value="46" token="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting" description="LGPT1 compare/capture output event 1, controlled by LGPT1:C1CFG setting"/>
         <bitenum id="LGPT1C0" value="45" token="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting" description="LGPT1 compare/capture output event 0, controlled by LGPT1:C0CFG setting"/>
         <bitenum id="LGPT0_ADC" value="44" token="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting" description="LGPT0 ADC trigger event, controlled by LGPT0:ADCTRG setting"/>
         <bitenum id="LGPT0_DMA" value="43" token="LGPT0 DMA request event, controlled by LGPT0:DMA setting" description="LGPT0 DMA request event, controlled by LGPT0:DMA setting"/>
         <bitenum id="LGPT0C2" value="42" token="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting" description="LGPT0 compare/capture output event 2, controlled by LGPT0:C2CFG setting"/>
         <bitenum id="LGPT0C1" value="41" token="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting" description="LGPT0 compare/capture output event 1, controlled by LGPT0:C1CFG setting"/>
         <bitenum id="LGPT0C0" value="40" token="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting" description="LGPT0 compare/capture output event 0, controlled by LGPT0:C0CFG setting"/>
         <bitenum id="SYSTIM4" value="39" token="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4" description="SYSTIM Channel 4 event, event flag is SYSTIM:MIS.EVT4"/>
         <bitenum id="SYSTIM3" value="38" token="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3" description="SYSTIM Channel 3 event, event flag is SYSTIM:MIS.EVT3"/>
         <bitenum id="SYSTIM2" value="37" token="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2" description="SYSTIM Channel 2 event, event flag is SYSTIM:MIS.EVT2"/>
         <bitenum id="SYSTIM1" value="36" token="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1" description="SYSTIM Channel 1 event, event flag is  SYSTIM:MIS.EVT1"/>
         <bitenum id="SYSTIM0" value="35" token="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0" description="SYSTIM Channel 0 event, event flag is SYSTIM:MIS.EVT0"/>
         <bitenum id="SYSTIM_LT" value="34" token="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock" description="SYSTIM interrupt driven by synchroinizing LFTICK signal to SVT clock"/>
         <bitenum id="SYSTIM_HB" value="33" token="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT" description="SYSTIM heartbeat, can be set by SYSTIM:TIMEBIT"/>
         <bitenum id="I2C0_IRQ" value="32" token="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS" description="Interrupt event from I2C0, interrupt flags can be found here I2C0:MIS"/>
         <bitenum id="UART0_COMB" value="31" token="UART0 combined interrupt, interrupt flags are found here UART0:MIS" description="UART0 combined interrupt, interrupt flags are found here UART0:MIS"/>
         <bitenum id="AES_COMB" value="30" token="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS" description="AES accelerator combined interrupt request, interrupt flags can be found here AES:MIS"/>
         <bitenum id="DMA_ERR" value="29" token="DMA bus error, corresponds to DMA:ERROR.STATUS" description="DMA bus error, corresponds to DMA:ERROR.STATUS"/>
         <bitenum id="DMA_DONE_COMB" value="28" token="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE" description="DMA combined done interrupt, corresponding flags can be found here DMA:REQDONE"/>
         <bitenum id="LGPT1_COMB" value="27" token="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS" description="LGPT1 combined interrupt, interrupt flags are found here LGPT1:MIS"/>
         <bitenum id="LGPT0_COMB" value="26" token="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS" description="LGPT0 combined interrupt, interrupt flags are found here LGPT0:MIS"/>
         <bitenum id="ADC_EVT" value="25" token="ADC general published event, interrupt flags can be found here ADC:MIS1" description="ADC general published event, interrupt flags can be found here ADC:MIS1"/>
         <bitenum id="ADC_COMB" value="24" token="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0" description="ADC combined interrupt request, interrupt flags can be found here ADC:MIS0"/>
         <bitenum id="SPI0_COMB" value="23" token="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS" description="SPI0 combined interrupt request, interrupt flags can be found here SPI0:MIS"/>
         <bitenum id="LRFD_IRQ2" value="22" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS2"/>
         <bitenum id="LRFD_IRQ1" value="21" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS1"/>
         <bitenum id="LRFD_IRQ0" value="20" token="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0" description="LRFD combined event, interrupt flags can be found here LRFDDBELL:MIS0"/>
         <bitenum id="FLASH_IRQ" value="19" token="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS" description="NoWrapper Flash interrupt indicating that the flash operation has completed, interrupt flags can be found here FLASH:MIS"/>
         <bitenum id="GPIO_EVT" value="18" token="GPIO generic published event 0, controlled by GPIO:EVTCFG" description="GPIO generic published event 0, controlled by GPIO:EVTCFG"/>
         <bitenum id="GPIO_COMB" value="17" token="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS" description="GPIO combined wake up interrupt, interrupt flags can be found here GPIO:MIS"/>
         <bitenum id="SYSTIM_COMB" value="16" token="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS" description="SYSTIM combined interrupt, interrupt flags are found here SYSTIM:MIS"/>
         <bitenum id="AON_IOC_COMB" value="7" token="IOC synchronous combined event, controlled by IOC:EVTCFG" description="IOC synchronous combined event, controlled by IOC:EVTCFG"/>
         <bitenum id="AON_LPMCMP_IRQ" value="6" token="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG" description="AON LPCMP interrupt, controlled by SYS0:LPCMPCFG"/>
         <bitenum id="AON_DBG_COMB" value="5" token="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS" description="DebugSS combined interrupt, interrupt flags can be found here DBGSS:MIS"/>
         <bitenum id="AON_RTC_COMB" value="4" token="AON_RTC event, controlled by the RTC:IMASK setting" description="AON_RTC event, controlled by the RTC:IMASK setting"/>
         <bitenum id="AON_CKM_COMB" value="3" token="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS" description="CKMD combined interrupt request, interrupt flags can be found here CKMD:MIS"/>
         <bitenum id="AON_PMU_COMB" value="2" token="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT" description="PMU combined interrupt request for BATMON, interrupt flags can be found here PMUD:EVENT"/>
         <bitenum id="NONE" value="0" token="Always inactive" description="Always inactive"/>
      </bitfield>
   </register>
</module>
