
;; Function GPIO_DeInit (GPIO_DeInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a0 (r145,l0) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r144,l0) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r143,l0) best GENERAL_REGS, cover GENERAL_REGS
    a4 (r142,l0) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r141,l0) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r140,l0) best GENERAL_REGS, cover GENERAL_REGS
    a7 (r139,l0) best GENERAL_REGS, cover GENERAL_REGS
    a8 (r138,l0) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r137,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r136,l0) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r135,l0) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r134,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r145,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:38220
  a1(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:98640
  a2(r144,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:39960
  a3(r143,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:41820
  a4(r142,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:43740
  a5(r141,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:45720
  a6(r140,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:47880
  a7(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:50040
  a8(r138,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:52380
  a9(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:54780
  a10(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:57300
  a11(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:60000


Pass 1 for finding pseudo/allocno costs

    r145: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r145,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:38220
  a1(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:98640
  a2(r144,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:39960
  a3(r143,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:41820
  a4(r142,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:43740
  a5(r141,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:45720
  a6(r140,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:47880
  a7(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:50040
  a8(r138,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:52380
  a9(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:54780
  a10(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:57300
  a11(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:60000

   Insn 156(l0): point = 1
   Insn 155(l0): point = 3
   Insn 154(l0): point = 5
   Insn 153(l0): point = 7
   Insn 152(l0): point = 9
   Insn 151(l0): point = 11
   Insn 149(l0): point = 14
   Insn 148(l0): point = 16
   Insn 184(l0): point = 18
   Insn 183(l0): point = 20
   Insn 142(l0): point = 23
   Insn 141(l0): point = 25
   Insn 140(l0): point = 27
   Insn 139(l0): point = 29
   Insn 138(l0): point = 31
   Insn 137(l0): point = 33
   Insn 135(l0): point = 36
   Insn 134(l0): point = 38
   Insn 186(l0): point = 40
   Insn 185(l0): point = 42
   Insn 128(l0): point = 45
   Insn 127(l0): point = 47
   Insn 126(l0): point = 49
   Insn 125(l0): point = 51
   Insn 124(l0): point = 53
   Insn 123(l0): point = 55
   Insn 121(l0): point = 58
   Insn 120(l0): point = 60
   Insn 188(l0): point = 62
   Insn 187(l0): point = 64
   Insn 114(l0): point = 67
   Insn 113(l0): point = 69
   Insn 112(l0): point = 71
   Insn 111(l0): point = 73
   Insn 110(l0): point = 75
   Insn 109(l0): point = 77
   Insn 107(l0): point = 80
   Insn 106(l0): point = 82
   Insn 190(l0): point = 84
   Insn 189(l0): point = 86
   Insn 100(l0): point = 89
   Insn 99(l0): point = 91
   Insn 98(l0): point = 93
   Insn 97(l0): point = 95
   Insn 96(l0): point = 97
   Insn 95(l0): point = 99
   Insn 93(l0): point = 102
   Insn 92(l0): point = 104
   Insn 192(l0): point = 106
   Insn 191(l0): point = 108
   Insn 86(l0): point = 111
   Insn 85(l0): point = 113
   Insn 84(l0): point = 115
   Insn 83(l0): point = 117
   Insn 82(l0): point = 119
   Insn 81(l0): point = 121
   Insn 79(l0): point = 124
   Insn 78(l0): point = 126
   Insn 194(l0): point = 128
   Insn 193(l0): point = 130
   Insn 72(l0): point = 133
   Insn 71(l0): point = 135
   Insn 70(l0): point = 137
   Insn 69(l0): point = 139
   Insn 68(l0): point = 141
   Insn 67(l0): point = 143
   Insn 65(l0): point = 146
   Insn 64(l0): point = 148
   Insn 196(l0): point = 150
   Insn 195(l0): point = 152
   Insn 58(l0): point = 155
   Insn 57(l0): point = 157
   Insn 56(l0): point = 159
   Insn 55(l0): point = 161
   Insn 54(l0): point = 163
   Insn 53(l0): point = 165
   Insn 51(l0): point = 168
   Insn 50(l0): point = 170
   Insn 198(l0): point = 172
   Insn 197(l0): point = 174
   Insn 44(l0): point = 177
   Insn 43(l0): point = 179
   Insn 42(l0): point = 181
   Insn 41(l0): point = 183
   Insn 40(l0): point = 185
   Insn 39(l0): point = 187
   Insn 37(l0): point = 190
   Insn 36(l0): point = 192
   Insn 200(l0): point = 194
   Insn 199(l0): point = 196
   Insn 30(l0): point = 199
   Insn 29(l0): point = 201
   Insn 28(l0): point = 203
   Insn 27(l0): point = 205
   Insn 26(l0): point = 207
   Insn 25(l0): point = 209
   Insn 23(l0): point = 212
   Insn 22(l0): point = 214
   Insn 202(l0): point = 216
   Insn 201(l0): point = 218
   Insn 16(l0): point = 221
   Insn 15(l0): point = 223
   Insn 14(l0): point = 225
   Insn 13(l0): point = 227
   Insn 12(l0): point = 229
   Insn 11(l0): point = 231
   Insn 9(l0): point = 234
   Insn 8(l0): point = 236
   Insn 204(l0): point = 238
   Insn 2(l0): point = 240
   Insn 203(l0): point = 242
 a0(r145): [17..20]
 a1(r134): [234..240] [212..220] [190..198] [168..176] [146..154] [124..132] [102..110] [80..88] [58..66] [36..44] [17..22]
 a2(r144): [39..42]
 a3(r143): [61..64]
 a4(r142): [83..86]
 a5(r141): [105..108]
 a6(r140): [127..130]
 a7(r139): [149..152]
 a8(r138): [171..174]
 a9(r137): [193..196]
 a10(r136): [215..218]
 a11(r135): [237..242]
Compressing live ranges: from 245 to 22 - 8%
Ranges after the compression:
 a0(r145): [0..1]
 a1(r134): [20..21] [18..19] [16..17] [14..15] [12..13] [10..11] [8..9] [6..7] [4..5] [2..3] [0..1]
 a2(r144): [2..3]
 a3(r143): [4..5]
 a4(r142): [6..7]
 a5(r141): [8..9]
 a6(r140): [10..11]
 a7(r139): [12..13]
 a8(r138): [14..15]
 a9(r137): [16..17]
 a10(r136): [18..19]
 a11(r135): [20..21]
+++Allocating 96 bytes for conflict table (uncompressed size 96)
;; a0(r145,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a1(r134,l0) conflicts: a0(r145,l0) a2(r144,l0) a3(r143,l0) a4(r142,l0) a5(r141,l0) a6(r140,l0) a7(r139,l0) a8(r138,l0) a9(r137,l0) a10(r136,l0) a11(r135,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a2(r144,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a3(r143,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a4(r142,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a5(r141,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a6(r140,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a7(r139,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a8(r138,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a9(r137,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a10(r136,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a11(r135,l0) conflicts: a1(r134,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

  regions=1, blocks=25, points=22
    allocnos=12 (big 0), copies=0, conflicts=11, ranges=22

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2
    all: 0r145 1r134 2r144 3r143 4r142 5r141 6r140 7r139 8r138 9r137 10r136 11r135
    modified regnos: 134 135 136 137 138 139 140 141 142 143 144 145
    border:
    Pressure: GENERAL_REGS=3
    Reg 145 of GENERAL_REGS has 1 regs less
    Reg 134 of GENERAL_REGS has 1 regs less
    Reg 144 of GENERAL_REGS has 1 regs less
    Reg 143 of GENERAL_REGS has 1 regs less
    Reg 142 of GENERAL_REGS has 1 regs less
    Reg 141 of GENERAL_REGS has 1 regs less
    Reg 140 of GENERAL_REGS has 1 regs less
    Reg 139 of GENERAL_REGS has 1 regs less
    Reg 138 of GENERAL_REGS has 1 regs less
    Reg 137 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 1 regs less
    Reg 135 of GENERAL_REGS has 2 regs less
      Pushing a0(r145,l0)
      Pushing a2(r144,l0)
      Pushing a3(r143,l0)
      Pushing a4(r142,l0)
      Pushing a5(r141,l0)
      Pushing a6(r140,l0)
      Pushing a7(r139,l0)
      Pushing a8(r138,l0)
      Pushing a9(r137,l0)
      Pushing a10(r136,l0)
      Pushing a1(r134,l0)
      Pushing a11(r135,l0)
      Popping a11(r135,l0)  -- assign reg 3
      Popping a1(r134,l0)  -- assign reg 0
      Popping a10(r136,l0)  -- assign reg 3
      Popping a9(r137,l0)  -- assign reg 3
      Popping a8(r138,l0)  -- assign reg 3
      Popping a7(r139,l0)  -- assign reg 3
      Popping a6(r140,l0)  -- assign reg 3
      Popping a5(r141,l0)  -- assign reg 3
      Popping a4(r142,l0)  -- assign reg 3
      Popping a3(r143,l0)  -- assign reg 3
      Popping a2(r144,l0)  -- assign reg 3
      Popping a0(r145,l0)  -- assign reg 3
Disposition:
    1:r134 l0     0   11:r135 l0     3   10:r136 l0     3    9:r137 l0     3
    8:r138 l0     3    7:r139 l0     3    6:r140 l0     3    5:r141 l0     3
    4:r142 l0     3    3:r143 l0     3    2:r144 l0     3    0:r145 l0     3
New iteration of spill/restore move
+++Costs: overall -4000, reg -4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=203, live_throughout: 0, 13, 14, dead_or_set: 135
insn=2, live_throughout: 13, 14, 135, dead_or_set: 0, 134
insn=204, live_throughout: 13, 14, 134, 135, dead_or_set: 135
insn=8, live_throughout: 13, 14, 134, dead_or_set: 135
insn=9, live_throughout: 13, 14, 134, dead_or_set: 
insn=11, live_throughout: 13, dead_or_set: 0
insn=12, live_throughout: 0, 13, dead_or_set: 1
insn=13, live_throughout: 13, dead_or_set: 0, 1, 14
insn=14, live_throughout: 13, 14, dead_or_set: 0
insn=15, live_throughout: 0, 13, 14, dead_or_set: 1
insn=16, live_throughout: 13, 14, dead_or_set: 0, 1
insn=18, live_throughout: 13, 14, 134, dead_or_set: 
insn=201, live_throughout: 13, 14, 134, dead_or_set: 136
insn=202, live_throughout: 13, 14, 134, 136, dead_or_set: 136
insn=22, live_throughout: 13, 14, 134, dead_or_set: 136
insn=23, live_throughout: 13, 14, 134, dead_or_set: 
insn=25, live_throughout: 13, dead_or_set: 0
insn=26, live_throughout: 0, 13, dead_or_set: 1
insn=27, live_throughout: 13, dead_or_set: 0, 1, 14
insn=28, live_throughout: 13, 14, dead_or_set: 0
insn=29, live_throughout: 0, 13, 14, dead_or_set: 1
insn=30, live_throughout: 13, 14, dead_or_set: 0, 1
insn=32, live_throughout: 13, 14, 134, dead_or_set: 
insn=199, live_throughout: 13, 14, 134, dead_or_set: 137
insn=200, live_throughout: 13, 14, 134, 137, dead_or_set: 137
insn=36, live_throughout: 13, 14, 134, dead_or_set: 137
insn=37, live_throughout: 13, 14, 134, dead_or_set: 
insn=39, live_throughout: 13, dead_or_set: 0
insn=40, live_throughout: 0, 13, dead_or_set: 1
insn=41, live_throughout: 13, dead_or_set: 0, 1, 14
insn=42, live_throughout: 13, 14, dead_or_set: 0
insn=43, live_throughout: 0, 13, 14, dead_or_set: 1
insn=44, live_throughout: 13, 14, dead_or_set: 0, 1
insn=46, live_throughout: 13, 14, 134, dead_or_set: 
insn=197, live_throughout: 13, 14, 134, dead_or_set: 138
insn=198, live_throughout: 13, 14, 134, 138, dead_or_set: 138
insn=50, live_throughout: 13, 14, 134, dead_or_set: 138
insn=51, live_throughout: 13, 14, 134, dead_or_set: 
insn=53, live_throughout: 13, dead_or_set: 0
insn=54, live_throughout: 0, 13, dead_or_set: 1
insn=55, live_throughout: 13, dead_or_set: 0, 1, 14
insn=56, live_throughout: 13, 14, dead_or_set: 0
insn=57, live_throughout: 0, 13, 14, dead_or_set: 1
insn=58, live_throughout: 13, 14, dead_or_set: 0, 1
insn=60, live_throughout: 13, 14, 134, dead_or_set: 
insn=195, live_throughout: 13, 14, 134, dead_or_set: 139
insn=196, live_throughout: 13, 14, 134, 139, dead_or_set: 139
insn=64, live_throughout: 13, 14, 134, dead_or_set: 139
insn=65, live_throughout: 13, 14, 134, dead_or_set: 
insn=67, live_throughout: 13, dead_or_set: 0
insn=68, live_throughout: 0, 13, dead_or_set: 1
insn=69, live_throughout: 13, dead_or_set: 0, 1, 14
insn=70, live_throughout: 13, 14, dead_or_set: 0
insn=71, live_throughout: 0, 13, 14, dead_or_set: 1
insn=72, live_throughout: 13, 14, dead_or_set: 0, 1
insn=74, live_throughout: 13, 14, 134, dead_or_set: 
insn=193, live_throughout: 13, 14, 134, dead_or_set: 140
insn=194, live_throughout: 13, 14, 134, 140, dead_or_set: 140
insn=78, live_throughout: 13, 14, 134, dead_or_set: 140
insn=79, live_throughout: 13, 14, 134, dead_or_set: 
insn=81, live_throughout: 13, dead_or_set: 0
insn=82, live_throughout: 0, 13, dead_or_set: 1
insn=83, live_throughout: 13, dead_or_set: 0, 1, 14
insn=84, live_throughout: 13, 14, dead_or_set: 0
insn=85, live_throughout: 0, 13, 14, dead_or_set: 1
insn=86, live_throughout: 13, 14, dead_or_set: 0, 1
insn=88, live_throughout: 13, 14, 134, dead_or_set: 
insn=191, live_throughout: 13, 14, 134, dead_or_set: 141
insn=192, live_throughout: 13, 14, 134, 141, dead_or_set: 141
insn=92, live_throughout: 13, 14, 134, dead_or_set: 141
insn=93, live_throughout: 13, 14, 134, dead_or_set: 
insn=95, live_throughout: 13, dead_or_set: 0
insn=96, live_throughout: 0, 13, dead_or_set: 1
insn=97, live_throughout: 13, dead_or_set: 0, 1, 14
insn=98, live_throughout: 13, 14, dead_or_set: 0
insn=99, live_throughout: 0, 13, 14, dead_or_set: 1
insn=100, live_throughout: 13, 14, dead_or_set: 0, 1
insn=102, live_throughout: 13, 14, 134, dead_or_set: 
insn=189, live_throughout: 13, 14, 134, dead_or_set: 142
insn=190, live_throughout: 13, 14, 134, 142, dead_or_set: 142
insn=106, live_throughout: 13, 14, 134, dead_or_set: 142
insn=107, live_throughout: 13, 14, 134, dead_or_set: 
insn=109, live_throughout: 13, dead_or_set: 0
insn=110, live_throughout: 0, 13, dead_or_set: 1
insn=111, live_throughout: 13, dead_or_set: 0, 1, 14
insn=112, live_throughout: 13, 14, dead_or_set: 0
insn=113, live_throughout: 0, 13, 14, dead_or_set: 1
insn=114, live_throughout: 13, 14, dead_or_set: 0, 1
insn=116, live_throughout: 13, 14, 134, dead_or_set: 
insn=187, live_throughout: 13, 14, 134, dead_or_set: 143
insn=188, live_throughout: 13, 14, 134, 143, dead_or_set: 143
insn=120, live_throughout: 13, 14, 134, dead_or_set: 143
insn=121, live_throughout: 13, 14, 134, dead_or_set: 
insn=123, live_throughout: 13, dead_or_set: 0
insn=124, live_throughout: 0, 13, dead_or_set: 1
insn=125, live_throughout: 13, dead_or_set: 0, 1, 14
insn=126, live_throughout: 13, 14, dead_or_set: 0
insn=127, live_throughout: 0, 13, 14, dead_or_set: 1
insn=128, live_throughout: 13, 14, dead_or_set: 0, 1
insn=130, live_throughout: 13, 14, 134, dead_or_set: 
insn=185, live_throughout: 13, 14, 134, dead_or_set: 144
insn=186, live_throughout: 13, 14, 134, 144, dead_or_set: 144
insn=134, live_throughout: 13, 14, 134, dead_or_set: 144
insn=135, live_throughout: 13, 14, 134, dead_or_set: 
insn=137, live_throughout: 13, dead_or_set: 0
insn=138, live_throughout: 0, 13, dead_or_set: 1
insn=139, live_throughout: 13, dead_or_set: 0, 1, 14
insn=140, live_throughout: 13, 14, dead_or_set: 0
insn=141, live_throughout: 0, 13, 14, dead_or_set: 1
insn=142, live_throughout: 13, 14, dead_or_set: 0, 1
insn=144, live_throughout: 13, 14, 134, dead_or_set: 
insn=183, live_throughout: 13, 14, 134, dead_or_set: 145
insn=184, live_throughout: 13, 14, 134, 145, dead_or_set: 145
insn=148, live_throughout: 13, 14, dead_or_set: 134, 145
insn=149, live_throughout: 13, 14, dead_or_set: 
insn=151, live_throughout: 13, dead_or_set: 0
insn=152, live_throughout: 0, 13, dead_or_set: 1
insn=153, live_throughout: 13, dead_or_set: 0, 1, 14
insn=154, live_throughout: 13, 14, dead_or_set: 0
insn=155, live_throughout: 0, 13, 14, dead_or_set: 1
insn=156, live_throughout: 13, 14, dead_or_set: 0, 1
insn=160, live_throughout: 13, 14, dead_or_set: 
changing reg in insn 2
changing reg in insn 148
changing reg in insn 134
changing reg in insn 120
changing reg in insn 106
changing reg in insn 92
changing reg in insn 78
changing reg in insn 64
changing reg in insn 50
changing reg in insn 36
changing reg in insn 22
changing reg in insn 8
changing reg in insn 148
changing reg in insn 134
changing reg in insn 120
changing reg in insn 106
changing reg in insn 92
changing reg in insn 78
changing reg in insn 64
changing reg in insn 50
changing reg in insn 36
changing reg in insn 22
changing reg in insn 8
changing reg in insn 204
changing reg in insn 203
changing reg in insn 204
changing reg in insn 8
changing reg in insn 202
changing reg in insn 201
changing reg in insn 202
changing reg in insn 22
changing reg in insn 200
changing reg in insn 199
changing reg in insn 200
changing reg in insn 36
changing reg in insn 198
changing reg in insn 197
changing reg in insn 198
changing reg in insn 50
changing reg in insn 196
changing reg in insn 195
changing reg in insn 196
changing reg in insn 64
changing reg in insn 194
changing reg in insn 193
changing reg in insn 194
changing reg in insn 78
changing reg in insn 192
changing reg in insn 191
changing reg in insn 192
changing reg in insn 92
changing reg in insn 190
changing reg in insn 189
changing reg in insn 190
changing reg in insn 106
changing reg in insn 188
changing reg in insn 187
changing reg in insn 188
changing reg in insn 120
changing reg in insn 186
changing reg in insn 185
changing reg in insn 186
changing reg in insn 134
changing reg in insn 184
changing reg in insn 183
changing reg in insn 184
changing reg in insn 148
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 13.
verify found no changes in insn with uid = 16.
verify found no changes in insn with uid = 27.
verify found no changes in insn with uid = 30.
verify found no changes in insn with uid = 41.
verify found no changes in insn with uid = 44.
verify found no changes in insn with uid = 55.
verify found no changes in insn with uid = 58.
verify found no changes in insn with uid = 69.
verify found no changes in insn with uid = 72.
verify found no changes in insn with uid = 83.
verify found no changes in insn with uid = 86.
verify found no changes in insn with uid = 97.
verify found no changes in insn with uid = 100.
verify found no changes in insn with uid = 111.
verify found no changes in insn with uid = 114.
verify found no changes in insn with uid = 125.
verify found no changes in insn with uid = 128.
verify found no changes in insn with uid = 139.
verify found no changes in insn with uid = 142.
verify found no changes in insn with uid = 153.
verify found no changes in insn with uid = 156.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 35 count 25 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 25 n_edges 35 count 25 (    1)


GPIO_DeInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={45d,34u,11e} r1={45d,22u} r2={23d} r3={45d,22u} r12={22d} r13={1d,46u} r14={12d,1u} r15={22d} r16={22d} r17={22d} r18={22d} r19={22d} r20={22d} r21={22d} r22={22d} r23={22d} r24={33d,11u} r27={22d} r28={22d} r29={22d} r30={22d} r31={22d} r32={22d} r33={22d} r34={22d} r35={22d} r36={22d} r37={22d} r38={22d} r39={22d} r40={22d} r41={22d} r42={22d} r43={22d} r44={22d} r45={22d} r46={22d} r47={22d} r48={22d} r49={22d} r50={22d} r51={22d} r52={22d} r53={22d} r54={22d} r55={22d} r56={22d} r57={22d} r58={22d} r59={22d} r60={22d} r61={22d} r62={22d} r63={22d} r64={22d} r65={22d} r66={22d} r67={22d} r68={22d} r69={22d} r70={22d} r71={22d} r72={22d} r73={22d} r74={22d} r75={22d} r76={22d} r77={22d} r78={22d} r79={22d} r80={22d} r81={22d} r82={22d} r83={22d} r84={22d} r85={22d} r86={22d} r87={22d} r88={22d} r89={22d} r90={22d} r91={22d} r92={22d} r93={22d} r94={22d} r95={22d} r96={22d} r97={22d} r98={22d} r99={22d} r100={22d} r101={22d} r102={22d} r103={22d} r104={22d} r105={22d} r106={22d} r107={22d} r108={22d} r109={22d} r110={22d} r111={22d} r112={22d} r113={22d} r114={22d} r115={22d} r116={22d} r117={22d} r118={22d} r119={22d} r120={22d} r121={22d} r122={22d} r123={22d} r124={22d} r125={22d} r126={22d} r127={22d} 
;;    total ref usage 2793{2646d,136u,11e} in 110{88 regular + 22 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 203 2 NOTE_INSN_FUNCTION_BEG)

(insn 203 3 204 2 (set (reg:SI 3 r3 [135])
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 204 203 8 2 (set (zero_extract:SI (reg:SI 3 r3 [135])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 342 {*arm_movtas_ze}
     (nil))

(insn 8 204 9 2 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073872896 [0x40020000]))
        (nil)))

(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 18)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:132 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 18)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  3 [4.4%]  (fallthru)
;; Succ edge  4 [95.6%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  2 [4.4%]  (fallthru)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 709 {*thumb2_movsi_insn}
     (nil))

(insn 12 11 13 3 (set (reg:SI 1 r1)
        (reg:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))

(call_insn 13 12 14 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:134 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 14 13 15 3 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 3 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 16 15 17 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:135 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 17 16 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  2 [95.6%] 
(code_label 18 17 19 4 2 "" [1 uses])

(note 19 18 201 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 201 19 202 4 (set (reg:SI 3 r3 [136])
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 1024 [0x400])
        (nil)))

(insn 202 201 22 4 (set (zero_extract:SI (reg:SI 3 r3 [136])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 342 {*arm_movtas_ze}
     (nil))

(insn 22 202 23 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [136]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073873920 [0x40020400]))
        (nil)))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:137 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 32)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  5 [4.4%]  (fallthru)
;; Succ edge  6 [95.6%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  4 [4.4%]  (fallthru)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 5 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 709 {*thumb2_movsi_insn}
     (nil))

(insn 26 25 27 5 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 27 26 28 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:139 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 5 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 709 {*thumb2_movsi_insn}
     (nil))

(insn 29 28 30 5 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 30 29 31 5 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:140 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 31 30 32)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  4 [95.6%] 
(code_label 32 31 33 6 3 "" [1 uses])

(note 33 32 199 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 199 33 200 6 (set (reg:SI 3 r3 [137])
        (const_int 2048 [0x800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 2048 [0x800])
        (nil)))

(insn 200 199 36 6 (set (zero_extract:SI (reg:SI 3 r3 [137])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 342 {*arm_movtas_ze}
     (nil))

(insn 36 200 37 6 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [137]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073874944 [0x40020800]))
        (nil)))

(jump_insn 37 36 38 6 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:142 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 46)
;; End of basic block 6 -> ( 7 8)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  7 [4.4%]  (fallthru)
;; Succ edge  8 [95.6%] 

;; Start of basic block ( 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  6 [4.4%]  (fallthru)
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 39 38 40 7 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 709 {*thumb2_movsi_insn}
     (nil))

(insn 40 39 41 7 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 41 40 42 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:144 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 42 41 43 7 (set (reg:SI 0 r0)
        (const_int 4 [0x4])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 709 {*thumb2_movsi_insn}
     (nil))

(insn 43 42 44 7 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 44 43 45 7 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:145 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 45 44 46)

;; Start of basic block ( 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  6 [95.6%] 
(code_label 46 45 47 8 4 "" [1 uses])

(note 47 46 197 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 197 47 198 8 (set (reg:SI 3 r3 [138])
        (const_int 3072 [0xc00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 3072 [0xc00])
        (nil)))

(insn 198 197 50 8 (set (zero_extract:SI (reg:SI 3 r3 [138])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 342 {*arm_movtas_ze}
     (nil))

(insn 50 198 51 8 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [138]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073875968 [0x40020c00]))
        (nil)))

(jump_insn 51 50 52 8 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:147 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 60)
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  9 [4.4%]  (fallthru)
;; Succ edge  10 [95.6%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  8 [4.4%]  (fallthru)
(note 52 51 53 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 53 52 54 9 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 709 {*thumb2_movsi_insn}
     (nil))

(insn 54 53 55 9 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 55 54 56 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:149 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 56 55 57 9 (set (reg:SI 0 r0)
        (const_int 8 [0x8])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 56 58 9 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 58 57 59 9 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:150 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 9 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 59 58 60)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  8 [95.6%] 
(code_label 60 59 61 10 5 "" [1 uses])

(note 61 60 195 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 195 61 196 10 (set (reg:SI 3 r3 [139])
        (const_int 4096 [0x1000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 4096 [0x1000])
        (nil)))

(insn 196 195 64 10 (set (zero_extract:SI (reg:SI 3 r3 [139])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 342 {*arm_movtas_ze}
     (nil))

(insn 64 196 65 10 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [139]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073876992 [0x40021000]))
        (nil)))

(jump_insn 65 64 66 10 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:152 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 74)
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  11 [4.4%]  (fallthru)
;; Succ edge  12 [95.6%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  10 [4.4%]  (fallthru)
(note 66 65 67 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 67 66 68 11 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 709 {*thumb2_movsi_insn}
     (nil))

(insn 68 67 69 11 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 69 68 70 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:154 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 70 69 71 11 (set (reg:SI 0 r0)
        (const_int 16 [0x10])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 709 {*thumb2_movsi_insn}
     (nil))

(insn 71 70 72 11 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 72 71 73 11 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:155 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 11 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 73 72 74)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  10 [95.6%] 
(code_label 74 73 75 12 6 "" [1 uses])

(note 75 74 193 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 193 75 194 12 (set (reg:SI 3 r3 [140])
        (const_int 5120 [0x1400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 5120 [0x1400])
        (nil)))

(insn 194 193 78 12 (set (zero_extract:SI (reg:SI 3 r3 [140])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 342 {*arm_movtas_ze}
     (nil))

(insn 78 194 79 12 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [140]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073878016 [0x40021400]))
        (nil)))

(jump_insn 79 78 80 12 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:157 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 88)
;; End of basic block 12 -> ( 13 14)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  13 [4.4%]  (fallthru)
;; Succ edge  14 [95.6%] 

;; Start of basic block ( 12) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  12 [4.4%]  (fallthru)
(note 80 79 81 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 81 80 82 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 709 {*thumb2_movsi_insn}
     (nil))

(insn 82 81 83 13 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 83 82 84 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:159 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 84 83 85 13 (set (reg:SI 0 r0)
        (const_int 32 [0x20])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 709 {*thumb2_movsi_insn}
     (nil))

(insn 85 84 86 13 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 86 85 87 13 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:160 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 87 86 88)

;; Start of basic block ( 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  12 [95.6%] 
(code_label 88 87 89 14 7 "" [1 uses])

(note 89 88 191 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 191 89 192 14 (set (reg:SI 3 r3 [141])
        (const_int 6144 [0x1800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 6144 [0x1800])
        (nil)))

(insn 192 191 92 14 (set (zero_extract:SI (reg:SI 3 r3 [141])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 342 {*arm_movtas_ze}
     (nil))

(insn 92 192 93 14 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [141]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073879040 [0x40021800]))
        (nil)))

(jump_insn 93 92 94 14 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 102)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:162 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 102)
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  15 [4.4%]  (fallthru)
;; Succ edge  16 [95.6%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  14 [4.4%]  (fallthru)
(note 94 93 95 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 95 94 96 15 (set (reg:SI 0 r0)
        (const_int 64 [0x40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 709 {*thumb2_movsi_insn}
     (nil))

(insn 96 95 97 15 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 97 96 98 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:164 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 98 97 99 15 (set (reg:SI 0 r0)
        (const_int 64 [0x40])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 709 {*thumb2_movsi_insn}
     (nil))

(insn 99 98 100 15 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 100 99 101 15 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:165 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 101 100 102)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  14 [95.6%] 
(code_label 102 101 103 16 8 "" [1 uses])

(note 103 102 189 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 189 103 190 16 (set (reg:SI 3 r3 [142])
        (const_int 7168 [0x1c00])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 7168 [0x1c00])
        (nil)))

(insn 190 189 106 16 (set (zero_extract:SI (reg:SI 3 r3 [142])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 342 {*arm_movtas_ze}
     (nil))

(insn 106 190 107 16 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073880064 [0x40021c00]))
        (nil)))

(jump_insn 107 106 108 16 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:167 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 116)
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  17 [4.4%]  (fallthru)
;; Succ edge  18 [95.6%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  16 [4.4%]  (fallthru)
(note 108 107 109 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 109 108 110 17 (set (reg:SI 0 r0)
        (const_int 128 [0x80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 709 {*thumb2_movsi_insn}
     (nil))

(insn 110 109 111 17 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 111 110 112 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:169 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 112 111 113 17 (set (reg:SI 0 r0)
        (const_int 128 [0x80])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 709 {*thumb2_movsi_insn}
     (nil))

(insn 113 112 114 17 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 114 113 115 17 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:170 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 17 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 115 114 116)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  16 [95.6%] 
(code_label 116 115 117 18 9 "" [1 uses])

(note 117 116 187 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 187 117 188 18 (set (reg:SI 3 r3 [143])
        (const_int 8192 [0x2000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 8192 [0x2000])
        (nil)))

(insn 188 187 120 18 (set (zero_extract:SI (reg:SI 3 r3 [143])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 342 {*arm_movtas_ze}
     (nil))

(insn 120 188 121 18 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073881088 [0x40022000]))
        (nil)))

(jump_insn 121 120 122 18 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:173 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 130)
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  19 [4.4%]  (fallthru)
;; Succ edge  20 [95.6%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  18 [4.4%]  (fallthru)
(note 122 121 123 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 123 122 124 19 (set (reg:SI 0 r0)
        (const_int 256 [0x100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 709 {*thumb2_movsi_insn}
     (nil))

(insn 124 123 125 19 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 125 124 126 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:175 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 126 125 127 19 (set (reg:SI 0 r0)
        (const_int 256 [0x100])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 709 {*thumb2_movsi_insn}
     (nil))

(insn 127 126 128 19 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 128 127 129 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:176 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 19 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 129 128 130)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  18 [95.6%] 
(code_label 130 129 131 20 10 "" [1 uses])

(note 131 130 185 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 185 131 186 20 (set (reg:SI 3 r3 [144])
        (const_int 9216 [0x2400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 9216 [0x2400])
        (nil)))

(insn 186 185 134 20 (set (zero_extract:SI (reg:SI 3 r3 [144])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 342 {*arm_movtas_ze}
     (nil))

(insn 134 186 135 20 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [144]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073882112 [0x40022400]))
        (nil)))

(jump_insn 135 134 136 20 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 144)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:178 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9559 [0x2557])
        (nil))
 -> 144)
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  21 [4.4%]  (fallthru)
;; Succ edge  22 [95.6%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  20 [4.4%]  (fallthru)
(note 136 135 137 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 21 (set (reg:SI 0 r0)
        (const_int 512 [0x200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 709 {*thumb2_movsi_insn}
     (nil))

(insn 138 137 139 21 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 139 138 140 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:180 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 140 139 141 21 (set (reg:SI 0 r0)
        (const_int 512 [0x200])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 709 {*thumb2_movsi_insn}
     (nil))

(insn 141 140 142 21 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 142 141 143 21 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:181 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 21 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 143 142 144)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  20 [95.6%] 
(code_label 144 143 145 22 11 "" [1 uses])

(note 145 144 183 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 183 145 184 22 (set (reg:SI 3 r3 [145])
        (const_int 10240 [0x2800])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 10240 [0x2800])
        (nil)))

(insn 184 183 148 22 (set (zero_extract:SI (reg:SI 3 r3 [145])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (const_int 16386 [0x4002])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 342 {*arm_movtas_ze}
     (nil))

(insn 148 184 149 22 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (reg:SI 3 r3 [145]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 206 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
            (const_int 1073883136 [0x40022800]))
        (nil)))

(jump_insn 149 148 150 22 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 160)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:185 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 8987 [0x231b])
        (nil))
 -> 160)
;; End of basic block 22 -> ( 23 24)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  23 [10.1%]  (fallthru)
;; Succ edge  24 [89.9%] 

;; Start of basic block ( 22) -> 23
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp]
;; lr  use 	 13 [sp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 13 [sp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  22 [10.1%]  (fallthru)
(note 150 149 151 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 151 150 152 23 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 709 {*thumb2_movsi_insn}
     (nil))

(insn 152 151 153 23 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 709 {*thumb2_movsi_insn}
     (nil))

(call_insn 153 152 154 23 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:187 242 {*call_symbol}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 154 153 155 23 (set (reg:SI 0 r0)
        (const_int 1024 [0x400])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 709 {*thumb2_movsi_insn}
     (nil))

(insn 155 154 156 23 (set (reg:SI 1 r1)
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 709 {*thumb2_movsi_insn}
     (nil))

(call_insn/j 156 155 157 23 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_AHB1PeriphResetCmd") [flags 0x41]  <function_decl 0x55c1b700 RCC_AHB1PeriphResetCmd>) [0 S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:188 246 {*sibcall_insn}
     (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 23 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 157 156 160)

;; Start of basic block ( 22) -> 24
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  22 [89.9%] 
(code_label 160 157 161 24 1 "" [1 uses])

(note 161 160 205 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 24 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 205 161 206 NOTE_INSN_DELETED)

(note 206 205 0 NOTE_INSN_DELETED)


;; Function GPIO_Init (GPIO_Init)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 195 uninteresting (no unique first use)
Reg 187: def dominates all uses has unique first use
Reg 194 uninteresting (no unique first use)
Reg 210: def dominates all uses has unique first use
Reg 211 uninteresting (no unique first use)
Reg 143 uninteresting
Reg 144 uninteresting
Reg 145: local to bb 4 def dominates all uses has unique first use
Reg 151: local to bb 4 def dominates all uses has unique first use
Reg 197 uninteresting
Reg 148 uninteresting (no unique first use)
Reg 149 uninteresting
Reg 150: local to bb 4 def dominates all uses has unique first use
Reg 199: local to bb 4 def dominates all uses has unique first use
Reg 200: local to bb 4 def dominates all uses has unique first use
Reg 156: local to bb 4 def dominates all uses has unique first use
Reg 201: local to bb 4 def dominates all uses has unique first use
Reg 159: local to bb 5 def dominates all uses has unique first use
Reg 202: local to bb 5 def dominates all uses has unique first use
Reg 205: local to bb 5 def dominates all uses has unique first use
Reg 162 uninteresting
Reg 163: local to bb 5 def dominates all uses has unique first use
Reg 203 uninteresting
Reg 168 uninteresting
Reg 169 uninteresting
Reg 171 uninteresting
Reg 172: local to bb 5 def dominates all uses has unique first use
Reg 206 uninteresting
Reg 207 uninteresting
Reg 180 uninteresting
Reg 181: local to bb 6 def dominates all uses has unique first use
Reg 208: local to bb 6 def dominates all uses has unique first use
Reg 183 uninteresting
Reg 184: local to bb 6 def dominates all uses has unique first use
Reg 209 uninteresting
Reg 189 uninteresting
Reg 217 uninteresting
Reg 218: def dominates all uses has unique first use
Reg 219: local to bb 10 def dominates all uses has unique first use
Reg 225: local to bb 10 def dominates all uses has unique first use
Reg 221 uninteresting
Reg 222 uninteresting (no unique first use)
Reg 223 uninteresting
Reg 224: local to bb 10 def dominates all uses has unique first use
Reg 226: local to bb 10 def dominates all uses has unique first use
Reg 228: local to bb 10 def dominates all uses has unique first use
Reg 227: local to bb 10 def dominates all uses has unique first use
Reg 229: local to bb 10 def dominates all uses has unique first use
Reg 230: local to bb 11 def dominates all uses has unique first use
Reg 233: local to bb 11 def dominates all uses has unique first use
Reg 231 uninteresting
Reg 232: local to bb 11 def dominates all uses has unique first use
Reg 234 uninteresting
Reg 235 uninteresting
Reg 236: local to bb 12 def dominates all uses has unique first use
Reg 239: local to bb 12 def dominates all uses has unique first use
Reg 246: local to bb 12 def dominates all uses has unique first use
Reg 237 uninteresting
Reg 238: local to bb 12 def dominates all uses has unique first use
Reg 240 uninteresting
Reg 241 uninteresting
Reg 242 uninteresting
Reg 244 uninteresting
Reg 245: local to bb 12 def dominates all uses has unique first use
Reg 247 uninteresting
Reg 248 uninteresting
Reg 249 uninteresting
Reg 253 uninteresting
Reg 254: def dominates all uses has unique first use
Reg 255: local to bb 14 def dominates all uses has unique first use
Reg 261: local to bb 14 def dominates all uses has unique first use
Reg 257 uninteresting
Reg 258 uninteresting (no unique first use)
Reg 259 uninteresting
Reg 260: local to bb 14 def dominates all uses has unique first use
Reg 262: local to bb 14 def dominates all uses has unique first use
Reg 264: local to bb 14 def dominates all uses has unique first use
Reg 263: local to bb 14 def dominates all uses has unique first use
Reg 265: local to bb 14 def dominates all uses has unique first use
Reg 266: local to bb 15 def dominates all uses has unique first use
Reg 269: local to bb 15 def dominates all uses has unique first use
Reg 267 uninteresting
Reg 268: local to bb 15 def dominates all uses has unique first use
Reg 270 uninteresting
Reg 271 uninteresting
Reg 272: local to bb 16 def dominates all uses has unique first use
Reg 275: local to bb 16 def dominates all uses has unique first use
Reg 282: local to bb 16 def dominates all uses has unique first use
Reg 273 uninteresting
Reg 274: local to bb 16 def dominates all uses has unique first use
Reg 276 uninteresting
Reg 277 uninteresting
Reg 278 uninteresting
Reg 280 uninteresting
Reg 281: local to bb 16 def dominates all uses has unique first use
Reg 283 uninteresting
Reg 284 uninteresting
Reg 285 uninteresting
Reg 289 uninteresting
Reg 290: def dominates all uses has unique first use
Reg 291: local to bb 18 def dominates all uses has unique first use
Reg 297: local to bb 18 def dominates all uses has unique first use
Reg 293 uninteresting
Reg 294 uninteresting (no unique first use)
Reg 295 uninteresting
Reg 296: local to bb 18 def dominates all uses has unique first use
Reg 298: local to bb 18 def dominates all uses has unique first use
Reg 300: local to bb 18 def dominates all uses has unique first use
Reg 299: local to bb 18 def dominates all uses has unique first use
Reg 301: local to bb 18 def dominates all uses has unique first use
Reg 302: local to bb 19 def dominates all uses has unique first use
Reg 305: local to bb 19 def dominates all uses has unique first use
Reg 303 uninteresting
Reg 304: local to bb 19 def dominates all uses has unique first use
Reg 306 uninteresting
Reg 307 uninteresting
Reg 308: local to bb 20 def dominates all uses has unique first use
Reg 311: local to bb 20 def dominates all uses has unique first use
Reg 318: local to bb 20 def dominates all uses has unique first use
Reg 309 uninteresting
Reg 310: local to bb 20 def dominates all uses has unique first use
Reg 312 uninteresting
Reg 313 uninteresting
Reg 314 uninteresting
Reg 316 uninteresting
Reg 317: local to bb 20 def dominates all uses has unique first use
Reg 319 uninteresting
Reg 320 uninteresting
Reg 321 uninteresting
Found def insn 26 for 145 to be not moveable
Found def insn 33 for 150 to be not moveable
Found def insn 34 for 151 to be not moveable
Examining insn 36, def for 156
  all ok
Found def insn 43 for 159 to be not moveable
Found def insn 46 for 163 to be not moveable
Found def insn 55 for 172 to be not moveable
Found def insn 63 for 181 to be not moveable
Found def insn 66 for 184 to be not moveable
Reg 187 not local to one basic block
Examining insn 35, def for 199
  all ok
Examining insn 38, def for 200
  all ok
Examining insn 39, def for 201
  all ok
Found def insn 47 for 202 to be not moveable
Found def insn 56 for 205 to be not moveable
Found def insn 67 for 208 to be not moveable
Reg 210 not local to one basic block
Reg 218 not local to one basic block
Found def insn 94 for 219 to be not moveable
Found def insn 100 for 224 to be not moveable
Found def insn 101 for 225 to be not moveable
Examining insn 102, def for 226
  all ok
Examining insn 103, def for 227
  all ok
Examining insn 105, def for 228
  all ok
Examining insn 106, def for 229
  all ok
Found def insn 111 for 230 to be not moveable
Found def insn 114 for 232 to be not moveable
Found def insn 115 for 233 to be not moveable
Found def insn 121 for 236 to be not moveable
Found def insn 124 for 238 to be not moveable
Found def insn 125 for 239 to be not moveable
Found def insn 133 for 245 to be not moveable
Found def insn 134 for 246 to be not moveable
Reg 254 not local to one basic block
Found def insn 159 for 255 to be not moveable
Found def insn 165 for 260 to be not moveable
Found def insn 166 for 261 to be not moveable
Examining insn 167, def for 262
  all ok
Examining insn 168, def for 263
  all ok
Examining insn 170, def for 264
  all ok
Examining insn 171, def for 265
  all ok
Found def insn 176 for 266 to be not moveable
Found def insn 179 for 268 to be not moveable
Found def insn 180 for 269 to be not moveable
Found def insn 186 for 272 to be not moveable
Found def insn 189 for 274 to be not moveable
Found def insn 190 for 275 to be not moveable
Found def insn 198 for 281 to be not moveable
Found def insn 199 for 282 to be not moveable
Reg 290 not local to one basic block
Found def insn 224 for 291 to be not moveable
Found def insn 230 for 296 to be not moveable
Found def insn 231 for 297 to be not moveable
Examining insn 232, def for 298
  all ok
Examining insn 233, def for 299
  all ok
Examining insn 235, def for 300
  all ok
Examining insn 236, def for 301
  all ok
Found def insn 241 for 302 to be not moveable
Found def insn 244 for 304 to be not moveable
Found def insn 245 for 305 to be not moveable
Found def insn 251 for 308 to be not moveable
Found def insn 254 for 310 to be not moveable
Found def insn 255 for 311 to be not moveable
Found def insn 263 for 317 to be not moveable
Found def insn 264 for 318 to be not moveable
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 210: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 211: (insn_list:REG_DEP_TRUE 28 (nil))

Pass 0 for finding pseudo/allocno costs

    a16 (r321,l1) best LO_REGS, cover GENERAL_REGS
    a18 (r320,l1) best GENERAL_REGS, cover GENERAL_REGS
    a19 (r319,l1) best GENERAL_REGS, cover GENERAL_REGS
    a21 (r318,l1) best GENERAL_REGS, cover GENERAL_REGS
    a17 (r317,l1) best LO_REGS, cover GENERAL_REGS
    a22 (r316,l1) best LO_REGS, cover GENERAL_REGS
    a23 (r314,l1) best LO_REGS, cover GENERAL_REGS
    a25 (r313,l1) best LO_REGS, cover GENERAL_REGS
    a27 (r312,l1) best GENERAL_REGS, cover GENERAL_REGS
    a29 (r311,l1) best GENERAL_REGS, cover GENERAL_REGS
    a26 (r310,l1) best LO_REGS, cover GENERAL_REGS
    a30 (r309,l1) best LO_REGS, cover GENERAL_REGS
    a31 (r308,l1) best LO_REGS, cover GENERAL_REGS
    a33 (r307,l1) best LO_REGS, cover GENERAL_REGS
    a35 (r306,l1) best GENERAL_REGS, cover GENERAL_REGS
    a36 (r305,l1) best GENERAL_REGS, cover GENERAL_REGS
    a34 (r304,l1) best LO_REGS, cover GENERAL_REGS
    a37 (r303,l1) best LO_REGS, cover GENERAL_REGS
    a38 (r302,l1) best LO_REGS, cover GENERAL_REGS
    a39 (r301,l1) best GENERAL_REGS, cover GENERAL_REGS
    a41 (r300,l1) best GENERAL_REGS, cover GENERAL_REGS
    a40 (r299,l1) best LO_REGS, cover GENERAL_REGS
    a43 (r298,l1) best GENERAL_REGS, cover GENERAL_REGS
    a44 (r297,l1) best GENERAL_REGS, cover GENERAL_REGS
    a42 (r296,l1) best LO_REGS, cover GENERAL_REGS
    a45 (r295,l1) best LO_REGS, cover GENERAL_REGS
    a32 (r294,l1) best GENERAL_REGS, cover GENERAL_REGS
    a47 (r293,l1) best GENERAL_REGS, cover GENERAL_REGS
    a46 (r291,l1) best LO_REGS, cover GENERAL_REGS
    a24 (r290,l1) best GENERAL_REGS, cover GENERAL_REGS
    a48 (r289,l1) best GENERAL_REGS, cover GENERAL_REGS
    a28 (r287,l1) best GENERAL_REGS, cover GENERAL_REGS
    a20 (r286,l1) best GENERAL_REGS, cover GENERAL_REGS
    a49 (r285,l1) best LO_REGS, cover GENERAL_REGS
    a51 (r284,l1) best GENERAL_REGS, cover GENERAL_REGS
    a52 (r283,l1) best GENERAL_REGS, cover GENERAL_REGS
    a54 (r282,l1) best GENERAL_REGS, cover GENERAL_REGS
    a50 (r281,l1) best LO_REGS, cover GENERAL_REGS
    a55 (r280,l1) best LO_REGS, cover GENERAL_REGS
    a56 (r278,l1) best LO_REGS, cover GENERAL_REGS
    a58 (r277,l1) best LO_REGS, cover GENERAL_REGS
    a60 (r276,l1) best GENERAL_REGS, cover GENERAL_REGS
    a62 (r275,l1) best GENERAL_REGS, cover GENERAL_REGS
    a59 (r274,l1) best LO_REGS, cover GENERAL_REGS
    a63 (r273,l1) best LO_REGS, cover GENERAL_REGS
    a64 (r272,l1) best LO_REGS, cover GENERAL_REGS
    a66 (r271,l1) best LO_REGS, cover GENERAL_REGS
    a68 (r270,l1) best GENERAL_REGS, cover GENERAL_REGS
    a69 (r269,l1) best GENERAL_REGS, cover GENERAL_REGS
    a67 (r268,l1) best LO_REGS, cover GENERAL_REGS
    a70 (r267,l1) best LO_REGS, cover GENERAL_REGS
    a71 (r266,l1) best LO_REGS, cover GENERAL_REGS
    a72 (r265,l1) best GENERAL_REGS, cover GENERAL_REGS
    a74 (r264,l1) best GENERAL_REGS, cover GENERAL_REGS
    a73 (r263,l1) best LO_REGS, cover GENERAL_REGS
    a76 (r262,l1) best GENERAL_REGS, cover GENERAL_REGS
    a77 (r261,l1) best GENERAL_REGS, cover GENERAL_REGS
    a75 (r260,l1) best LO_REGS, cover GENERAL_REGS
    a78 (r259,l1) best LO_REGS, cover GENERAL_REGS
    a65 (r258,l1) best GENERAL_REGS, cover GENERAL_REGS
    a80 (r257,l1) best GENERAL_REGS, cover GENERAL_REGS
    a79 (r255,l1) best LO_REGS, cover GENERAL_REGS
    a57 (r254,l1) best GENERAL_REGS, cover GENERAL_REGS
    a81 (r253,l1) best GENERAL_REGS, cover GENERAL_REGS
    a61 (r251,l1) best GENERAL_REGS, cover GENERAL_REGS
    a53 (r250,l1) best GENERAL_REGS, cover GENERAL_REGS
    a82 (r249,l1) best LO_REGS, cover GENERAL_REGS
    a84 (r248,l1) best GENERAL_REGS, cover GENERAL_REGS
    a85 (r247,l1) best GENERAL_REGS, cover GENERAL_REGS
    a86 (r246,l1) best GENERAL_REGS, cover GENERAL_REGS
    a83 (r245,l1) best LO_REGS, cover GENERAL_REGS
    a87 (r244,l1) best LO_REGS, cover GENERAL_REGS
    a88 (r242,l1) best LO_REGS, cover GENERAL_REGS
    a90 (r241,l1) best LO_REGS, cover GENERAL_REGS
    a92 (r240,l1) best GENERAL_REGS, cover GENERAL_REGS
    a93 (r239,l1) best GENERAL_REGS, cover GENERAL_REGS
    a91 (r238,l1) best LO_REGS, cover GENERAL_REGS
    a94 (r237,l1) best LO_REGS, cover GENERAL_REGS
    a95 (r236,l1) best LO_REGS, cover GENERAL_REGS
    a97 (r235,l1) best LO_REGS, cover GENERAL_REGS
    a99 (r234,l1) best GENERAL_REGS, cover GENERAL_REGS
    a100 (r233,l1) best GENERAL_REGS, cover GENERAL_REGS
    a98 (r232,l1) best LO_REGS, cover GENERAL_REGS
    a101 (r231,l1) best LO_REGS, cover GENERAL_REGS
    a102 (r230,l1) best LO_REGS, cover GENERAL_REGS
    a103 (r229,l1) best GENERAL_REGS, cover GENERAL_REGS
    a105 (r228,l1) best GENERAL_REGS, cover GENERAL_REGS
    a104 (r227,l1) best LO_REGS, cover GENERAL_REGS
    a107 (r226,l1) best GENERAL_REGS, cover GENERAL_REGS
    a108 (r225,l1) best GENERAL_REGS, cover GENERAL_REGS
    a106 (r224,l1) best LO_REGS, cover GENERAL_REGS
    a109 (r223,l1) best LO_REGS, cover GENERAL_REGS
    a96 (r222,l1) best GENERAL_REGS, cover GENERAL_REGS
    a111 (r221,l1) best GENERAL_REGS, cover GENERAL_REGS
    a110 (r219,l1) best LO_REGS, cover GENERAL_REGS
    a89 (r218,l1) best GENERAL_REGS, cover GENERAL_REGS
    a112 (r217,l1) best GENERAL_REGS, cover GENERAL_REGS
    a14 (r213,l1) best GENERAL_REGS, cover GENERAL_REGS
    a15 (r212,l1) best GENERAL_REGS, cover GENERAL_REGS
    a13 (r211,l1) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r211,l0) best GENERAL_REGS, cover GENERAL_REGS
    a12 (r210,l1) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r210,l0) best GENERAL_REGS, cover GENERAL_REGS
    a115 (r209,l1) best GENERAL_REGS, cover GENERAL_REGS
    a116 (r208,l1) best GENERAL_REGS, cover GENERAL_REGS
    a122 (r207,l1) best GENERAL_REGS, cover GENERAL_REGS
    a123 (r206,l1) best GENERAL_REGS, cover GENERAL_REGS
    a124 (r205,l1) best GENERAL_REGS, cover GENERAL_REGS
    a130 (r203,l1) best GENERAL_REGS, cover GENERAL_REGS
    a131 (r202,l1) best GENERAL_REGS, cover GENERAL_REGS
    a134 (r201,l1) best GENERAL_REGS, cover GENERAL_REGS
    a136 (r200,l1) best GENERAL_REGS, cover GENERAL_REGS
    a138 (r199,l1) best GENERAL_REGS, cover GENERAL_REGS
    a142 (r197,l1) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r195,l1) best GENERAL_REGS, cover GENERAL_REGS
    a6 (r195,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r194,l1) best GENERAL_REGS, cover GENERAL_REGS
    a4 (r194,l0) best GENERAL_REGS, cover GENERAL_REGS
    a113 (r189,l1) best LO_REGS, cover GENERAL_REGS
    a9 (r187,l1) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r187,l0) best LO_REGS, cover GENERAL_REGS
    a114 (r184,l1) best LO_REGS, cover GENERAL_REGS
    a117 (r183,l1) best LO_REGS, cover GENERAL_REGS
    a8 (r182,l1) best GENERAL_REGS, cover GENERAL_REGS
    a3 (r182,l0) best GENERAL_REGS, cover GENERAL_REGS
    a118 (r181,l1) best LO_REGS, cover GENERAL_REGS
    a120 (r180,l1) best LO_REGS, cover GENERAL_REGS
    a121 (r172,l1) best LO_REGS, cover GENERAL_REGS
    a125 (r171,l1) best LO_REGS, cover GENERAL_REGS
    a126 (r169,l1) best LO_REGS, cover GENERAL_REGS
    a128 (r168,l1) best LO_REGS, cover GENERAL_REGS
    a129 (r163,l1) best LO_REGS, cover GENERAL_REGS
    a132 (r162,l1) best LO_REGS, cover GENERAL_REGS
    a7 (r161,l1) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r161,l0) best GENERAL_REGS, cover GENERAL_REGS
    a133 (r159,l1) best LO_REGS, cover GENERAL_REGS
    a135 (r156,l1) best LO_REGS, cover GENERAL_REGS
    a139 (r151,l1) best GENERAL_REGS, cover GENERAL_REGS
    a137 (r150,l1) best LO_REGS, cover GENERAL_REGS
    a140 (r149,l1) best LO_REGS, cover GENERAL_REGS
    a119 (r148,l1) best GENERAL_REGS, cover GENERAL_REGS
    a141 (r145,l1) best LO_REGS, cover GENERAL_REGS
    a127 (r144,l1) best GENERAL_REGS, cover GENERAL_REGS
    a143 (r143,l1) best GENERAL_REGS, cover GENERAL_REGS

  a0(r211,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a1(r210,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a2(r161,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a3(r182,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1160
  a4(r194,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a5(r187,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:116,116 GENERAL_REGS:116,116 MEM:580
  a6(r195,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1160
  a7(r161,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:9570
  a8(r182,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:6820
  a9(r187,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:9400
  a10(r194,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:26240
  a11(r195,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:6560
  a12(r210,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:9400
  a13(r211,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2600
  a14(r213,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:11520
  a15(r212,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:11920
  a16(r321,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a17(r317,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a18(r320,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a19(r319,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a20(r286,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a21(r318,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a22(r316,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a23(r314,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a24(r290,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a25(r313,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a26(r310,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a27(r312,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a28(r287,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4470
  a29(r311,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a30(r309,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a31(r308,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a32(r294,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a33(r307,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a34(r304,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a35(r306,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a36(r305,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a37(r303,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a38(r302,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a39(r301,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a40(r299,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a41(r300,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a42(r296,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a43(r298,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a44(r297,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a45(r295,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a46(r291,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a47(r293,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a48(r289,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050
  a49(r285,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a50(r281,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a51(r284,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a52(r283,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a53(r250,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a54(r282,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a55(r280,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a56(r278,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a57(r254,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a58(r277,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a59(r274,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a60(r276,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a61(r251,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4470
  a62(r275,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a63(r273,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a64(r272,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a65(r258,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a66(r271,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a67(r268,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a68(r270,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a69(r269,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a70(r267,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a71(r266,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a72(r265,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a73(r263,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a74(r264,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a75(r260,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a76(r262,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a77(r261,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a78(r259,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a79(r255,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a80(r257,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a81(r253,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050
  a82(r249,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a83(r245,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a84(r248,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a85(r247,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a86(r246,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a87(r244,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a88(r242,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a89(r218,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a90(r241,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a91(r238,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a92(r240,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a93(r239,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a94(r237,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a95(r236,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a96(r222,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a97(r235,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a98(r232,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a99(r234,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a100(r233,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a101(r231,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a102(r230,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a103(r229,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a104(r227,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a105(r228,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a106(r224,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a107(r226,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a108(r225,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a109(r223,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a110(r219,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a111(r221,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a112(r217,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050
  a113(r189,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a114(r184,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a115(r209,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a116(r208,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a117(r183,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a118(r181,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a119(r148,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a120(r180,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a121(r172,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a122(r207,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a123(r206,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a124(r205,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a125(r171,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a126(r169,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a127(r144,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a128(r168,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a129(r163,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a130(r203,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a131(r202,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a132(r162,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a133(r159,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a134(r201,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a135(r156,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a136(r200,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a137(r150,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a138(r199,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a139(r151,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a140(r149,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a141(r145,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a142(r197,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a143(r143,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050


Pass 1 for finding pseudo/allocno costs

    r321: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r320: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r319: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r318: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r317: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r316: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r314: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r313: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r312: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r311: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r310: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r309: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r308: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r307: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r306: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r305: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r304: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r303: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r302: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r301: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r300: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r299: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r298: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r297: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r296: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r295: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r294: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r293: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r291: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r290: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r289: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r287: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r286: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r285: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r284: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r283: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r282: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r281: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r280: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r278: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r277: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r276: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r275: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r274: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r273: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r272: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r271: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r270: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r269: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r268: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r267: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r266: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r265: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r264: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r263: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r262: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r261: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r260: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r259: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r258: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r257: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r255: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r254: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r253: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r251: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r250: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r249: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r248: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r247: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r246: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r245: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r244: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r242: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r241: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r240: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r239: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r238: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r237: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r236: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r235: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r234: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r233: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r232: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r231: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r230: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r229: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r228: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r227: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r226: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r225: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r224: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r223: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r222: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r221: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r219: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r218: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r217: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r213: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r212: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r211: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r210: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r209: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r208: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r207: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r206: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r205: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r203: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r202: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r201: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r200: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r199: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r197: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r195: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r194: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r189: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r187: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r184: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r183: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r182: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r181: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r180: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r171: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r163: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r211,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a1(r210,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a2(r161,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a3(r182,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1160
  a4(r194,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:580
  a5(r187,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:116,116 GENERAL_REGS:116,116 MEM:580
  a6(r195,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1160
  a7(r161,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:9570
  a8(r182,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:6820
  a9(r187,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:9400
  a10(r194,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:26240
  a11(r195,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:6560
  a12(r210,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:9400
  a13(r211,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2600
  a14(r213,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:11520
  a15(r212,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:11920
  a16(r321,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a17(r317,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a18(r320,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a19(r319,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a20(r286,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a21(r318,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a22(r316,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a23(r314,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a24(r290,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a25(r313,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a26(r310,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a27(r312,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a28(r287,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4470
  a29(r311,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a30(r309,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a31(r308,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a32(r294,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a33(r307,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a34(r304,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a35(r306,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a36(r305,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a37(r303,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a38(r302,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a39(r301,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a40(r299,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a41(r300,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a42(r296,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a43(r298,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a44(r297,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a45(r295,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a46(r291,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a47(r293,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a48(r289,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050
  a49(r285,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a50(r281,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a51(r284,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a52(r283,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a53(r250,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a54(r282,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a55(r280,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a56(r278,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a57(r254,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a58(r277,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a59(r274,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a60(r276,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a61(r251,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4470
  a62(r275,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a63(r273,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a64(r272,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a65(r258,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a66(r271,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a67(r268,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a68(r270,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a69(r269,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a70(r267,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a71(r266,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a72(r265,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a73(r263,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a74(r264,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a75(r260,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a76(r262,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a77(r261,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a78(r259,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a79(r255,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a80(r257,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a81(r253,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050
  a82(r249,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a83(r245,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a84(r248,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a85(r247,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a86(r246,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a87(r244,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a88(r242,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a89(r218,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a90(r241,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a91(r238,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a92(r240,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a93(r239,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a94(r237,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a95(r236,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a96(r222,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a97(r235,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a98(r232,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a99(r234,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a100(r233,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a101(r231,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a102(r230,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a103(r229,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a104(r227,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a105(r228,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a106(r224,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a107(r226,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a108(r225,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a109(r223,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a110(r219,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a111(r221,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a112(r217,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050
  a113(r189,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a114(r184,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a115(r209,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a116(r208,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a117(r183,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a118(r181,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a119(r148,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:2120
  a120(r180,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a121(r172,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a122(r207,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a123(r206,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a124(r205,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a125(r171,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a126(r169,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a127(r144,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:4870
  a128(r168,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a129(r163,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a130(r203,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a131(r202,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:340
  a132(r162,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a133(r159,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:34,34 GENERAL_REGS:34,34 MEM:340
  a134(r201,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a135(r156,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a136(r200,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a137(r150,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a138(r199,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a139(r151,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1950
  a140(r149,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a141(r145,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:130,130 GENERAL_REGS:130,130 MEM:1300
  a142(r197,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:1300
  a143(r143,l1) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:7050

   Insn 307(l0): point = 0
   Insn 28(l0): point = 4
   Insn 20(l0): point = 6
   Insn 14(l0): point = 8
   Insn 10(l0): point = 10
   Insn 17(l0): point = 12
   Insn 13(l0): point = 14
   Insn 11(l0): point = 16
   Insn 274(l1): point = 19
   Insn 273(l1): point = 21
   Insn 272(l1): point = 23
   Insn 271(l1): point = 25
   Insn 303(l1): point = 28
   Insn 268(l1): point = 30
   Insn 267(l1): point = 32
   Insn 266(l1): point = 34
   Insn 265(l1): point = 36
   Insn 263(l1): point = 38
   Insn 262(l1): point = 40
   Insn 261(l1): point = 42
   Insn 259(l1): point = 44
   Insn 258(l1): point = 46
   Insn 257(l1): point = 48
   Insn 256(l1): point = 50
   Insn 254(l1): point = 52
   Insn 253(l1): point = 54
   Insn 252(l1): point = 56
   Insn 264(l1): point = 58
   Insn 255(l1): point = 60
   Insn 251(l1): point = 62
   Insn 301(l1): point = 65
   Insn 248(l1): point = 67
   Insn 247(l1): point = 69
   Insn 246(l1): point = 71
   Insn 244(l1): point = 73
   Insn 243(l1): point = 75
   Insn 242(l1): point = 77
   Insn 245(l1): point = 79
   Insn 241(l1): point = 81
   Insn 238(l1): point = 84
   Insn 237(l1): point = 86
   Insn 234(l1): point = 88
   Insn 236(l1): point = 90
   Insn 233(l1): point = 92
   Insn 235(l1): point = 94
   Insn 232(l1): point = 96
   Insn 230(l1): point = 98
   Insn 229(l1): point = 100
   Insn 228(l1): point = 102
   Insn 227(l1): point = 104
   Insn 226(l1): point = 106
   Insn 231(l1): point = 108
   Insn 224(l1): point = 110
   Insn 221(l1): point = 113
   Insn 220(l1): point = 115
   Insn 207(l1): point = 117
   Insn 219(l1): point = 119
   Insn 218(l1): point = 121
   Insn 206(l1): point = 123
   Insn 298(l1): point = 126
   Insn 203(l1): point = 128
   Insn 202(l1): point = 130
   Insn 201(l1): point = 132
   Insn 200(l1): point = 134
   Insn 198(l1): point = 136
   Insn 197(l1): point = 138
   Insn 196(l1): point = 140
   Insn 194(l1): point = 142
   Insn 193(l1): point = 144
   Insn 192(l1): point = 146
   Insn 191(l1): point = 148
   Insn 189(l1): point = 150
   Insn 188(l1): point = 152
   Insn 187(l1): point = 154
   Insn 199(l1): point = 156
   Insn 190(l1): point = 158
   Insn 186(l1): point = 160
   Insn 296(l1): point = 163
   Insn 183(l1): point = 165
   Insn 182(l1): point = 167
   Insn 181(l1): point = 169
   Insn 179(l1): point = 171
   Insn 178(l1): point = 173
   Insn 177(l1): point = 175
   Insn 180(l1): point = 177
   Insn 176(l1): point = 179
   Insn 173(l1): point = 182
   Insn 172(l1): point = 184
   Insn 169(l1): point = 186
   Insn 171(l1): point = 188
   Insn 168(l1): point = 190
   Insn 170(l1): point = 192
   Insn 167(l1): point = 194
   Insn 165(l1): point = 196
   Insn 164(l1): point = 198
   Insn 163(l1): point = 200
   Insn 162(l1): point = 202
   Insn 161(l1): point = 204
   Insn 166(l1): point = 206
   Insn 159(l1): point = 208
   Insn 156(l1): point = 211
   Insn 155(l1): point = 213
   Insn 142(l1): point = 215
   Insn 154(l1): point = 217
   Insn 153(l1): point = 219
   Insn 141(l1): point = 221
   Insn 293(l1): point = 224
   Insn 138(l1): point = 226
   Insn 137(l1): point = 228
   Insn 136(l1): point = 230
   Insn 135(l1): point = 232
   Insn 133(l1): point = 234
   Insn 132(l1): point = 236
   Insn 131(l1): point = 238
   Insn 129(l1): point = 240
   Insn 128(l1): point = 242
   Insn 127(l1): point = 244
   Insn 126(l1): point = 246
   Insn 124(l1): point = 248
   Insn 123(l1): point = 250
   Insn 122(l1): point = 252
   Insn 134(l1): point = 254
   Insn 125(l1): point = 256
   Insn 121(l1): point = 258
   Insn 291(l1): point = 261
   Insn 118(l1): point = 263
   Insn 117(l1): point = 265
   Insn 116(l1): point = 267
   Insn 114(l1): point = 269
   Insn 113(l1): point = 271
   Insn 112(l1): point = 273
   Insn 115(l1): point = 275
   Insn 111(l1): point = 277
   Insn 108(l1): point = 280
   Insn 107(l1): point = 282
   Insn 104(l1): point = 284
   Insn 106(l1): point = 286
   Insn 103(l1): point = 288
   Insn 105(l1): point = 290
   Insn 102(l1): point = 292
   Insn 100(l1): point = 294
   Insn 99(l1): point = 296
   Insn 98(l1): point = 298
   Insn 97(l1): point = 300
   Insn 96(l1): point = 302
   Insn 101(l1): point = 304
   Insn 94(l1): point = 306
   Insn 288(l1): point = 309
   Insn 91(l1): point = 312
   Insn 90(l1): point = 314
   Insn 282(l1): point = 316
   Insn 89(l1): point = 318
   Insn 88(l1): point = 320
   Insn 281(l1): point = 322
   Insn 70(l1): point = 325
   Insn 69(l1): point = 327
   Insn 68(l1): point = 329
   Insn 66(l1): point = 331
   Insn 65(l1): point = 333
   Insn 64(l1): point = 335
   Insn 67(l1): point = 337
   Insn 63(l1): point = 339
   Insn 60(l1): point = 342
   Insn 59(l1): point = 344
   Insn 58(l1): point = 346
   Insn 57(l1): point = 348
   Insn 55(l1): point = 350
   Insn 54(l1): point = 352
   Insn 53(l1): point = 354
   Insn 51(l1): point = 356
   Insn 50(l1): point = 358
   Insn 49(l1): point = 360
   Insn 48(l1): point = 362
   Insn 46(l1): point = 364
   Insn 45(l1): point = 366
   Insn 44(l1): point = 368
   Insn 56(l1): point = 370
   Insn 47(l1): point = 372
   Insn 43(l1): point = 374
   Insn 41(l1): point = 377
   Insn 40(l1): point = 379
   Insn 37(l1): point = 381
   Insn 39(l1): point = 383
   Insn 36(l1): point = 385
   Insn 38(l1): point = 387
   Insn 35(l1): point = 389
   Insn 33(l1): point = 391
   Insn 32(l1): point = 393
   Insn 31(l1): point = 395
   Insn 30(l1): point = 397
   Insn 29(l1): point = 399
   Insn 34(l1): point = 401
   Insn 26(l1): point = 403
   Insn 24(l1): point = 406
   Insn 23(l1): point = 408
   Insn 22(l1): point = 410
   Insn 21(l1): point = 412
 a0(r211): [4..4]
 a1(r210): [4..6]
 a2(r161): [4..8]
 a3(r182): [4..14]
 a4(r194): [4..10]
 a5(r187): [4..12]
 a6(r195): [4..16]
 a7(r161): [323..414] [19..25]
 a8(r182): [317..414] [19..23]
 a9(r187): [19..414]
 a10(r194): [19..414]
 a11(r195): [19..414]
 a12(r210): [19..414]
 a13(r211): [19..414]
 a14(r213): [24..316]
 a15(r212): [26..322]
 a16(r321): [31..32]
 a17(r317): [33..38]
 a18(r320): [33..34]
 a19(r319): [35..36]
 a20(r286): [84..123] [37..64]
 a21(r318): [37..58]
 a22(r316): [41..42]
 a23(r314): [43..44]
 a24(r290): [84..119] [43..64]
 a25(r313): [47..48]
 a26(r310): [49..52]
 a27(r312): [49..50]
 a28(r287): [72..117] [28..64]
 a29(r311): [51..60]
 a30(r309): [55..56]
 a31(r308): [57..62]
 a32(r294): [78..104] [28..64]
 a33(r307): [68..69]
 a34(r304): [70..73]
 a35(r306): [70..71]
 a36(r305): [72..79]
 a37(r303): [76..77]
 a38(r302): [78..81]
 a39(r301): [87..90]
 a40(r299): [89..92]
 a41(r300): [91..94]
 a42(r296): [93..98]
 a43(r298): [93..96]
 a44(r297): [95..108]
 a45(r295): [101..102]
 a46(r291): [103..110]
 a47(r293): [105..106]
 a48(r289): [116..121]
 a49(r285): [129..130]
 a50(r281): [131..136]
 a51(r284): [131..132]
 a52(r283): [133..134]
 a53(r250): [182..221] [135..162]
 a54(r282): [135..156]
 a55(r280): [139..140]
 a56(r278): [141..142]
 a57(r254): [182..217] [141..162]
 a58(r277): [145..146]
 a59(r274): [147..150]
 a60(r276): [147..148]
 a61(r251): [170..215] [126..162]
 a62(r275): [149..158]
 a63(r273): [153..154]
 a64(r272): [155..160]
 a65(r258): [176..202] [126..162]
 a66(r271): [166..167]
 a67(r268): [168..171]
 a68(r270): [168..169]
 a69(r269): [170..177]
 a70(r267): [174..175]
 a71(r266): [176..179]
 a72(r265): [185..188]
 a73(r263): [187..190]
 a74(r264): [189..192]
 a75(r260): [191..196]
 a76(r262): [191..194]
 a77(r261): [193..206]
 a78(r259): [199..200]
 a79(r255): [201..208]
 a80(r257): [203..204]
 a81(r253): [214..219]
 a82(r249): [227..228]
 a83(r245): [229..234]
 a84(r248): [229..230]
 a85(r247): [231..232]
 a86(r246): [233..254]
 a87(r244): [237..238]
 a88(r242): [239..240]
 a89(r218): [280..318] [239..260]
 a90(r241): [243..244]
 a91(r238): [245..248]
 a92(r240): [245..246]
 a93(r239): [247..256]
 a94(r237): [251..252]
 a95(r236): [253..258]
 a96(r222): [274..300] [224..260]
 a97(r235): [264..265]
 a98(r232): [266..269]
 a99(r234): [266..267]
 a100(r233): [268..275]
 a101(r231): [272..273]
 a102(r230): [274..277]
 a103(r229): [283..286]
 a104(r227): [285..288]
 a105(r228): [287..290]
 a106(r224): [289..294]
 a107(r226): [289..292]
 a108(r225): [291..304]
 a109(r223): [297..298]
 a110(r219): [299..306]
 a111(r221): [301..302]
 a112(r217): [315..320]
 a113(r189): [326..327]
 a114(r184): [328..331]
 a115(r209): [328..329]
 a116(r208): [330..337]
 a117(r183): [334..335]
 a118(r181): [336..339]
 a119(r148): [336..397]
 a120(r180): [343..344]
 a121(r172): [345..350]
 a122(r207): [345..346]
 a123(r206): [347..348]
 a124(r205): [349..370]
 a125(r171): [353..354]
 a126(r169): [355..356]
 a127(r144): [355..410]
 a128(r168): [359..360]
 a129(r163): [361..364]
 a130(r203): [361..362]
 a131(r202): [363..372]
 a132(r162): [367..368]
 a133(r159): [369..374]
 a134(r201): [380..383]
 a135(r156): [382..385]
 a136(r200): [384..387]
 a137(r150): [386..391]
 a138(r199): [386..389]
 a139(r151): [388..401]
 a140(r149): [394..395]
 a141(r145): [396..403]
 a142(r197): [398..399]
 a143(r143): [409..412]
Compressing live ranges: from 415 to 200 - 48%
Ranges after the compression:
 a0(r211): [0..0]
 a1(r210): [0..1]
 a2(r161): [0..1]
 a3(r182): [0..1]
 a4(r194): [0..1]
 a5(r187): [0..1]
 a6(r195): [0..1]
 a7(r161): [152..199] [2..5]
 a8(r182): [150..199] [2..3]
 a9(r187): [2..199]
 a10(r194): [2..199]
 a11(r195): [2..199]
 a12(r210): [2..199]
 a13(r211): [2..199]
 a14(r213): [4..149]
 a15(r212): [6..151]
 a16(r321): [6..7]
 a17(r317): [8..13]
 a18(r320): [8..9]
 a19(r319): [10..11]
 a20(r286): [38..53] [12..27]
 a21(r318): [12..27]
 a22(r316): [14..15]
 a23(r314): [16..17]
 a24(r290): [38..53] [16..27]
 a25(r313): [18..19]
 a26(r310): [20..23]
 a27(r312): [20..21]
 a28(r287): [32..53] [6..27]
 a29(r311): [22..27]
 a30(r309): [24..25]
 a31(r308): [26..27]
 a32(r294): [36..49] [6..27]
 a33(r307): [28..29]
 a34(r304): [30..33]
 a35(r306): [30..31]
 a36(r305): [32..37]
 a37(r303): [34..35]
 a38(r302): [36..37]
 a39(r301): [38..39]
 a40(r299): [38..41]
 a41(r300): [40..43]
 a42(r296): [42..45]
 a43(r298): [42..45]
 a44(r297): [44..51]
 a45(r295): [46..47]
 a46(r291): [48..51]
 a47(r293): [50..51]
 a48(r289): [52..53]
 a49(r285): [54..55]
 a50(r281): [56..61]
 a51(r284): [56..57]
 a52(r283): [58..59]
 a53(r250): [86..101] [60..75]
 a54(r282): [60..75]
 a55(r280): [62..63]
 a56(r278): [64..65]
 a57(r254): [86..101] [64..75]
 a58(r277): [66..67]
 a59(r274): [68..71]
 a60(r276): [68..69]
 a61(r251): [80..101] [54..75]
 a62(r275): [70..75]
 a63(r273): [72..73]
 a64(r272): [74..75]
 a65(r258): [84..97] [54..75]
 a66(r271): [76..77]
 a67(r268): [78..81]
 a68(r270): [78..79]
 a69(r269): [80..85]
 a70(r267): [82..83]
 a71(r266): [84..85]
 a72(r265): [86..87]
 a73(r263): [86..89]
 a74(r264): [88..91]
 a75(r260): [90..93]
 a76(r262): [90..93]
 a77(r261): [92..99]
 a78(r259): [94..95]
 a79(r255): [96..99]
 a80(r257): [98..99]
 a81(r253): [100..101]
 a82(r249): [102..103]
 a83(r245): [104..109]
 a84(r248): [104..105]
 a85(r247): [106..107]
 a86(r246): [108..123]
 a87(r244): [110..111]
 a88(r242): [112..113]
 a89(r218): [134..151] [112..123]
 a90(r241): [114..115]
 a91(r238): [116..119]
 a92(r240): [116..117]
 a93(r239): [118..123]
 a94(r237): [120..121]
 a95(r236): [122..123]
 a96(r222): [132..145] [102..123]
 a97(r235): [124..125]
 a98(r232): [126..129]
 a99(r234): [126..127]
 a100(r233): [128..133]
 a101(r231): [130..131]
 a102(r230): [132..133]
 a103(r229): [134..135]
 a104(r227): [134..137]
 a105(r228): [136..139]
 a106(r224): [138..141]
 a107(r226): [138..141]
 a108(r225): [140..147]
 a109(r223): [142..143]
 a110(r219): [144..147]
 a111(r221): [146..147]
 a112(r217): [148..151]
 a113(r189): [152..153]
 a114(r184): [154..157]
 a115(r209): [154..155]
 a116(r208): [156..161]
 a117(r183): [158..159]
 a118(r181): [160..161]
 a119(r148): [160..195]
 a120(r180): [162..163]
 a121(r172): [164..169]
 a122(r207): [164..165]
 a123(r206): [166..167]
 a124(r205): [168..183]
 a125(r171): [170..171]
 a126(r169): [172..173]
 a127(r144): [172..199]
 a128(r168): [174..175]
 a129(r163): [176..179]
 a130(r203): [176..177]
 a131(r202): [178..183]
 a132(r162): [180..181]
 a133(r159): [182..183]
 a134(r201): [184..185]
 a135(r156): [184..187]
 a136(r200): [186..189]
 a137(r150): [188..191]
 a138(r199): [188..191]
 a139(r151): [190..197]
 a140(r149): [192..193]
 a141(r145): [194..197]
 a142(r197): [196..197]
 a143(r143): [198..199]
    Creating cap  a144(r213,l0: a14(r213,l1))
    Creating cap  a145(r212,l0: a15(r212,l1))
    Creating cap  a146(r321,l0: a16(r321,l1))
    Creating cap  a147(r317,l0: a17(r317,l1))
    Creating cap  a148(r320,l0: a18(r320,l1))
    Creating cap  a149(r319,l0: a19(r319,l1))
    Creating cap  a150(r286,l0: a20(r286,l1))
    Creating cap  a151(r318,l0: a21(r318,l1))
    Creating cap  a152(r316,l0: a22(r316,l1))
    Creating cap  a153(r314,l0: a23(r314,l1))
    Creating cap  a154(r290,l0: a24(r290,l1))
    Creating cap  a155(r313,l0: a25(r313,l1))
    Creating cap  a156(r310,l0: a26(r310,l1))
    Creating cap  a157(r312,l0: a27(r312,l1))
    Creating cap  a158(r287,l0: a28(r287,l1))
    Creating cap  a159(r311,l0: a29(r311,l1))
    Creating cap  a160(r309,l0: a30(r309,l1))
    Creating cap  a161(r308,l0: a31(r308,l1))
    Creating cap  a162(r294,l0: a32(r294,l1))
    Creating cap  a163(r307,l0: a33(r307,l1))
    Creating cap  a164(r304,l0: a34(r304,l1))
    Creating cap  a165(r306,l0: a35(r306,l1))
    Creating cap  a166(r305,l0: a36(r305,l1))
    Creating cap  a167(r303,l0: a37(r303,l1))
    Creating cap  a168(r302,l0: a38(r302,l1))
    Creating cap  a169(r301,l0: a39(r301,l1))
    Creating cap  a170(r299,l0: a40(r299,l1))
    Creating cap  a171(r300,l0: a41(r300,l1))
    Creating cap  a172(r296,l0: a42(r296,l1))
    Creating cap  a173(r298,l0: a43(r298,l1))
    Creating cap  a174(r297,l0: a44(r297,l1))
    Creating cap  a175(r295,l0: a45(r295,l1))
    Creating cap  a176(r291,l0: a46(r291,l1))
    Creating cap  a177(r293,l0: a47(r293,l1))
    Creating cap  a178(r289,l0: a48(r289,l1))
    Creating cap  a179(r285,l0: a49(r285,l1))
    Creating cap  a180(r281,l0: a50(r281,l1))
    Creating cap  a181(r284,l0: a51(r284,l1))
    Creating cap  a182(r283,l0: a52(r283,l1))
    Creating cap  a183(r250,l0: a53(r250,l1))
    Creating cap  a184(r282,l0: a54(r282,l1))
    Creating cap  a185(r280,l0: a55(r280,l1))
    Creating cap  a186(r278,l0: a56(r278,l1))
    Creating cap  a187(r254,l0: a57(r254,l1))
    Creating cap  a188(r277,l0: a58(r277,l1))
    Creating cap  a189(r274,l0: a59(r274,l1))
    Creating cap  a190(r276,l0: a60(r276,l1))
    Creating cap  a191(r251,l0: a61(r251,l1))
    Creating cap  a192(r275,l0: a62(r275,l1))
    Creating cap  a193(r273,l0: a63(r273,l1))
    Creating cap  a194(r272,l0: a64(r272,l1))
    Creating cap  a195(r258,l0: a65(r258,l1))
    Creating cap  a196(r271,l0: a66(r271,l1))
    Creating cap  a197(r268,l0: a67(r268,l1))
    Creating cap  a198(r270,l0: a68(r270,l1))
    Creating cap  a199(r269,l0: a69(r269,l1))
    Creating cap  a200(r267,l0: a70(r267,l1))
    Creating cap  a201(r266,l0: a71(r266,l1))
    Creating cap  a202(r265,l0: a72(r265,l1))
    Creating cap  a203(r263,l0: a73(r263,l1))
    Creating cap  a204(r264,l0: a74(r264,l1))
    Creating cap  a205(r260,l0: a75(r260,l1))
    Creating cap  a206(r262,l0: a76(r262,l1))
    Creating cap  a207(r261,l0: a77(r261,l1))
    Creating cap  a208(r259,l0: a78(r259,l1))
    Creating cap  a209(r255,l0: a79(r255,l1))
    Creating cap  a210(r257,l0: a80(r257,l1))
    Creating cap  a211(r253,l0: a81(r253,l1))
    Creating cap  a212(r249,l0: a82(r249,l1))
    Creating cap  a213(r245,l0: a83(r245,l1))
    Creating cap  a214(r248,l0: a84(r248,l1))
    Creating cap  a215(r247,l0: a85(r247,l1))
    Creating cap  a216(r246,l0: a86(r246,l1))
    Creating cap  a217(r244,l0: a87(r244,l1))
    Creating cap  a218(r242,l0: a88(r242,l1))
    Creating cap  a219(r218,l0: a89(r218,l1))
    Creating cap  a220(r241,l0: a90(r241,l1))
    Creating cap  a221(r238,l0: a91(r238,l1))
    Creating cap  a222(r240,l0: a92(r240,l1))
    Creating cap  a223(r239,l0: a93(r239,l1))
    Creating cap  a224(r237,l0: a94(r237,l1))
    Creating cap  a225(r236,l0: a95(r236,l1))
    Creating cap  a226(r222,l0: a96(r222,l1))
    Creating cap  a227(r235,l0: a97(r235,l1))
    Creating cap  a228(r232,l0: a98(r232,l1))
    Creating cap  a229(r234,l0: a99(r234,l1))
    Creating cap  a230(r233,l0: a100(r233,l1))
    Creating cap  a231(r231,l0: a101(r231,l1))
    Creating cap  a232(r230,l0: a102(r230,l1))
    Creating cap  a233(r229,l0: a103(r229,l1))
    Creating cap  a234(r227,l0: a104(r227,l1))
    Creating cap  a235(r228,l0: a105(r228,l1))
    Creating cap  a236(r224,l0: a106(r224,l1))
    Creating cap  a237(r226,l0: a107(r226,l1))
    Creating cap  a238(r225,l0: a108(r225,l1))
    Creating cap  a239(r223,l0: a109(r223,l1))
    Creating cap  a240(r219,l0: a110(r219,l1))
    Creating cap  a241(r221,l0: a111(r221,l1))
    Creating cap  a242(r217,l0: a112(r217,l1))
    Creating cap  a243(r189,l0: a113(r189,l1))
    Creating cap  a244(r184,l0: a114(r184,l1))
    Creating cap  a245(r209,l0: a115(r209,l1))
    Creating cap  a246(r208,l0: a116(r208,l1))
    Creating cap  a247(r183,l0: a117(r183,l1))
    Creating cap  a248(r181,l0: a118(r181,l1))
    Creating cap  a249(r148,l0: a119(r148,l1))
    Creating cap  a250(r180,l0: a120(r180,l1))
    Creating cap  a251(r172,l0: a121(r172,l1))
    Creating cap  a252(r207,l0: a122(r207,l1))
    Creating cap  a253(r206,l0: a123(r206,l1))
    Creating cap  a254(r205,l0: a124(r205,l1))
    Creating cap  a255(r171,l0: a125(r171,l1))
    Creating cap  a256(r169,l0: a126(r169,l1))
    Creating cap  a257(r144,l0: a127(r144,l1))
    Creating cap  a258(r168,l0: a128(r168,l1))
    Creating cap  a259(r163,l0: a129(r163,l1))
    Creating cap  a260(r203,l0: a130(r203,l1))
    Creating cap  a261(r202,l0: a131(r202,l1))
    Creating cap  a262(r162,l0: a132(r162,l1))
    Creating cap  a263(r159,l0: a133(r159,l1))
    Creating cap  a264(r201,l0: a134(r201,l1))
    Creating cap  a265(r156,l0: a135(r156,l1))
    Creating cap  a266(r200,l0: a136(r200,l1))
    Creating cap  a267(r150,l0: a137(r150,l1))
    Creating cap  a268(r199,l0: a138(r199,l1))
    Creating cap  a269(r151,l0: a139(r151,l1))
    Creating cap  a270(r149,l0: a140(r149,l1))
    Creating cap  a271(r145,l0: a141(r145,l1))
    Creating cap  a272(r197,l0: a142(r197,l1))
    Creating cap  a273(r143,l0: a143(r143,l1))
+++Allocating 6608 bytes for conflict table (uncompressed size 10960)
;; a0(r211,l0) conflicts: a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a1(r210,l0) conflicts: a0(r211,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a2(r161,l0) conflicts: a0(r211,l0) a1(r210,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a3(r182,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a145(r212,l0) a219(r218,l0) a242(r217,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

;; a4(r194,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a5(r187,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

;; a6(r195,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0) a243(r189,l0) a245(r209,l0) a244(r184,l0) a246(r208,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

;; a7(r161,l1) conflicts: a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a8(r182,l1) conflicts: a7(r161,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a15(r212,l1) a89(r218,l1) a112(r217,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a9(r187,l1) conflicts: a7(r161,l1) a8(r182,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a10(r194,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a11(r195,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a12(r210,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a13(r211,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1) a113(r189,l1) a115(r209,l1) a114(r184,l1) a116(r208,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a14(r213,l1) conflicts: a7(r161,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a15(r212,l1) conflicts: a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a28(r287,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a33(r307,l1) a35(r306,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1) a49(r285,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a66(r271,l1) a68(r270,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1) a82(r249,l1) a96(r222,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a97(r235,l1) a99(r234,l1) a98(r232,l1) a100(r233,l1) a101(r231,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a16(r321,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a17(r317,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a18(r320,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a17(r317,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a19(r319,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a17(r317,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a20(r286,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a17(r317,l1) a21(r318,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a21(r318,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a17(r317,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a22(r316,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a23(r314,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a24(r290,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a23(r314,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a25(r313,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a26(r310,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1) a27(r312,l1) a29(r311,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a27(r312,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1) a26(r310,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a28(r287,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a32(r294,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a34(r304,l1) a36(r305,l1) a37(r303,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1) a48(r289,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a29(r311,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1) a26(r310,l1) a30(r309,l1) a31(r308,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a30(r309,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1) a29(r311,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a31(r308,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a21(r318,l1) a20(r286,l1) a24(r290,l1) a29(r311,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a32(r294,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a16(r321,l1) a28(r287,l1) a15(r212,l1) a18(r320,l1) a17(r317,l1) a19(r319,l1) a21(r318,l1) a20(r286,l1) a22(r316,l1) a23(r314,l1) a24(r290,l1) a25(r313,l1) a27(r312,l1) a26(r310,l1) a29(r311,l1) a30(r309,l1) a31(r308,l1) a36(r305,l1) a38(r302,l1) a39(r301,l1) a40(r299,l1) a41(r300,l1) a42(r296,l1) a43(r298,l1) a44(r297,l1) a45(r295,l1) a46(r291,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a33(r307,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a34(r304,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a28(r287,l1) a15(r212,l1) a35(r306,l1) a36(r305,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a35(r306,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a34(r304,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a36(r305,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a34(r304,l1) a37(r303,l1) a38(r302,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a37(r303,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a28(r287,l1) a15(r212,l1) a36(r305,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a38(r302,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a36(r305,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a39(r301,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a40(r299,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a40(r299,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a39(r301,l1) a41(r300,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a41(r300,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a40(r299,l1) a42(r296,l1) a43(r298,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a42(r296,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a41(r300,l1) a43(r298,l1) a44(r297,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a43(r298,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a41(r300,l1) a42(r296,l1) a44(r297,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a44(r297,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a42(r296,l1) a43(r298,l1) a45(r295,l1) a46(r291,l1) a47(r293,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a45(r295,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a44(r297,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a46(r291,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a32(r294,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a44(r297,l1) a47(r293,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a47(r293,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1) a44(r297,l1) a46(r291,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a48(r289,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a28(r287,l1) a15(r212,l1) a20(r286,l1) a24(r290,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a49(r285,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a50(r281,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a51(r284,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a51(r284,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a50(r281,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a52(r283,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a50(r281,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a53(r250,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a50(r281,l1) a54(r282,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a54(r282,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a50(r281,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a55(r280,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a56(r278,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a57(r254,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a56(r278,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a58(r277,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a59(r274,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1) a60(r276,l1) a62(r275,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a60(r276,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1) a59(r274,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a61(r251,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a49(r285,l1) a65(r258,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a67(r268,l1) a69(r269,l1) a70(r267,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1) a81(r253,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a62(r275,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1) a59(r274,l1) a63(r273,l1) a64(r272,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a63(r273,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1) a62(r275,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a64(r272,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a54(r282,l1) a53(r250,l1) a57(r254,l1) a62(r275,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a65(r258,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a49(r285,l1) a61(r251,l1) a51(r284,l1) a50(r281,l1) a52(r283,l1) a54(r282,l1) a53(r250,l1) a55(r280,l1) a56(r278,l1) a57(r254,l1) a58(r277,l1) a60(r276,l1) a59(r274,l1) a62(r275,l1) a63(r273,l1) a64(r272,l1) a69(r269,l1) a71(r266,l1) a72(r265,l1) a73(r263,l1) a74(r264,l1) a75(r260,l1) a76(r262,l1) a77(r261,l1) a78(r259,l1) a79(r255,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a66(r271,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a67(r268,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a61(r251,l1) a68(r270,l1) a69(r269,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a68(r270,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a67(r268,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a69(r269,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a67(r268,l1) a70(r267,l1) a71(r266,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a70(r267,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a61(r251,l1) a69(r269,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a71(r266,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a69(r269,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a72(r265,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a73(r263,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a73(r263,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a72(r265,l1) a74(r264,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a74(r264,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a73(r263,l1) a75(r260,l1) a76(r262,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a75(r260,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a74(r264,l1) a76(r262,l1) a77(r261,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a76(r262,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a74(r264,l1) a75(r260,l1) a77(r261,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a77(r261,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a75(r260,l1) a76(r262,l1) a78(r259,l1) a79(r255,l1) a80(r257,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a78(r259,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a77(r261,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a79(r255,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a65(r258,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a77(r261,l1) a80(r257,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a80(r257,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1) a77(r261,l1) a79(r255,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a81(r253,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a61(r251,l1) a53(r250,l1) a57(r254,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a82(r249,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a83(r245,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a84(r248,l1) a85(r247,l1) a86(r246,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a84(r248,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a83(r245,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a85(r247,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a83(r245,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a86(r246,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a83(r245,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a87(r244,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a88(r242,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a89(r218,l1) conflicts: a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a88(r242,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1) a112(r217,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a90(r241,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a91(r238,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1) a92(r240,l1) a93(r239,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a92(r240,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1) a91(r238,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a93(r239,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1) a91(r238,l1) a94(r237,l1) a95(r236,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a94(r237,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1) a93(r239,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a95(r236,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a86(r246,l1) a89(r218,l1) a93(r239,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a96(r222,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a82(r249,l1) a84(r248,l1) a83(r245,l1) a85(r247,l1) a86(r246,l1) a87(r244,l1) a88(r242,l1) a89(r218,l1) a90(r241,l1) a92(r240,l1) a91(r238,l1) a93(r239,l1) a94(r237,l1) a95(r236,l1) a100(r233,l1) a102(r230,l1) a103(r229,l1) a104(r227,l1) a105(r228,l1) a106(r224,l1) a107(r226,l1) a108(r225,l1) a109(r223,l1) a110(r219,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a97(r235,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a98(r232,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a99(r234,l1) a100(r233,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a99(r234,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a98(r232,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a100(r233,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a98(r232,l1) a101(r231,l1) a102(r230,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a101(r231,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a100(r233,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a102(r230,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a100(r233,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a103(r229,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a104(r227,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a104(r227,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a103(r229,l1) a105(r228,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a105(r228,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a104(r227,l1) a106(r224,l1) a107(r226,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a106(r224,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a105(r228,l1) a107(r226,l1) a108(r225,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a107(r226,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a105(r228,l1) a106(r224,l1) a108(r225,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a108(r225,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a106(r224,l1) a107(r226,l1) a109(r223,l1) a110(r219,l1) a111(r221,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a109(r223,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a108(r225,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a110(r219,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a96(r222,l1) a89(r218,l1) a108(r225,l1) a111(r221,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a111(r221,l1) conflicts: a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a89(r218,l1) a108(r225,l1) a110(r219,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a112(r217,l1) conflicts: a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a14(r213,l1) a15(r212,l1) a89(r218,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a113(r189,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a114(r184,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a115(r209,l1) a116(r208,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a115(r209,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a114(r184,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a116(r208,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a114(r184,l1) a117(r183,l1) a118(r181,l1) a119(r148,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a117(r183,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a116(r208,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a118(r181,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a116(r208,l1) a119(r148,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a119(r148,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a116(r208,l1) a118(r181,l1) a120(r180,l1) a122(r207,l1) a121(r172,l1) a123(r206,l1) a124(r205,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a120(r180,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a121(r172,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a122(r207,l1) a123(r206,l1) a124(r205,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a122(r207,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a121(r172,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a123(r206,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a121(r172,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a124(r205,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a121(r172,l1) a125(r171,l1) a126(r169,l1) a127(r144,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a125(r171,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a126(r169,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a127(r144,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a126(r169,l1) a128(r168,l1) a130(r203,l1) a129(r163,l1) a131(r202,l1) a132(r162,l1) a133(r159,l1) a134(r201,l1) a135(r156,l1) a136(r200,l1) a137(r150,l1) a138(r199,l1) a139(r151,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1) a143(r143,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a128(r168,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a129(r163,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1) a130(r203,l1) a131(r202,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a130(r203,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1) a129(r163,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a131(r202,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1) a129(r163,l1) a132(r162,l1) a133(r159,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a132(r162,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1) a131(r202,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a133(r159,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a124(r205,l1) a127(r144,l1) a131(r202,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a134(r201,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a135(r156,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a135(r156,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a134(r201,l1) a136(r200,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a136(r200,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a135(r156,l1) a137(r150,l1) a138(r199,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a137(r150,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a136(r200,l1) a138(r199,l1) a139(r151,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a138(r199,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a136(r200,l1) a137(r150,l1) a139(r151,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a139(r151,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a137(r150,l1) a138(r199,l1) a140(r149,l1) a141(r145,l1) a142(r197,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a140(r149,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a139(r151,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a141(r145,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a119(r148,l1) a127(r144,l1) a139(r151,l1) a142(r197,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a142(r197,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a127(r144,l1) a139(r151,l1) a141(r145,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a143(r143,l1) conflicts: a7(r161,l1) a8(r182,l1) a9(r187,l1) a10(r194,l1) a11(r195,l1) a12(r210,l1) a13(r211,l1) a127(r144,l1)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a144(r213,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a145(r212,l0) conflicts: a0(r211,l0) a1(r210,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a158(r287,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a163(r307,l0) a165(r306,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0) a179(r285,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a196(r271,l0) a198(r270,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0) a212(r249,l0) a226(r222,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a227(r235,l0) a229(r234,l0) a228(r232,l0) a230(r233,l0) a231(r231,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a146(r321,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a147(r317,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a148(r320,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a147(r317,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a149(r319,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a147(r317,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a150(r286,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a147(r317,l0) a151(r318,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a151(r318,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a147(r317,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a152(r316,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a153(r314,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a154(r290,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a153(r314,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a155(r313,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a156(r310,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0) a157(r312,l0) a159(r311,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a157(r312,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0) a156(r310,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a158(r287,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a162(r294,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a164(r304,l0) a166(r305,l0) a167(r303,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0) a178(r289,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a159(r311,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0) a156(r310,l0) a160(r309,l0) a161(r308,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a160(r309,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0) a159(r311,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a161(r308,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a151(r318,l0) a150(r286,l0) a154(r290,l0) a159(r311,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a162(r294,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a146(r321,l0) a158(r287,l0) a145(r212,l0) a148(r320,l0) a147(r317,l0) a149(r319,l0) a151(r318,l0) a150(r286,l0) a152(r316,l0) a153(r314,l0) a154(r290,l0) a155(r313,l0) a157(r312,l0) a156(r310,l0) a159(r311,l0) a160(r309,l0) a161(r308,l0) a166(r305,l0) a168(r302,l0) a169(r301,l0) a170(r299,l0) a171(r300,l0) a172(r296,l0) a173(r298,l0) a174(r297,l0) a175(r295,l0) a176(r291,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a163(r307,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a164(r304,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a158(r287,l0) a145(r212,l0) a165(r306,l0) a166(r305,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a165(r306,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a164(r304,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a166(r305,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a164(r304,l0) a167(r303,l0) a168(r302,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a167(r303,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a158(r287,l0) a145(r212,l0) a166(r305,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a168(r302,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a166(r305,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a169(r301,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a170(r299,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a170(r299,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a169(r301,l0) a171(r300,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a171(r300,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a170(r299,l0) a172(r296,l0) a173(r298,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a172(r296,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a171(r300,l0) a173(r298,l0) a174(r297,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a173(r298,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a171(r300,l0) a172(r296,l0) a174(r297,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a174(r297,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a172(r296,l0) a173(r298,l0) a175(r295,l0) a176(r291,l0) a177(r293,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a175(r295,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a174(r297,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a176(r291,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a162(r294,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a174(r297,l0) a177(r293,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a177(r293,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0) a174(r297,l0) a176(r291,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a178(r289,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a158(r287,l0) a145(r212,l0) a150(r286,l0) a154(r290,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a179(r285,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a180(r281,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a181(r284,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a181(r284,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a180(r281,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a182(r283,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a180(r281,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a183(r250,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a180(r281,l0) a184(r282,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a184(r282,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a180(r281,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a185(r280,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a186(r278,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a187(r254,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a186(r278,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a188(r277,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a189(r274,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0) a190(r276,l0) a192(r275,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a190(r276,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0) a189(r274,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a191(r251,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a179(r285,l0) a195(r258,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a197(r268,l0) a199(r269,l0) a200(r267,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0) a211(r253,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a192(r275,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0) a189(r274,l0) a193(r273,l0) a194(r272,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a193(r273,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0) a192(r275,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a194(r272,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a184(r282,l0) a183(r250,l0) a187(r254,l0) a192(r275,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a195(r258,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a179(r285,l0) a191(r251,l0) a181(r284,l0) a180(r281,l0) a182(r283,l0) a184(r282,l0) a183(r250,l0) a185(r280,l0) a186(r278,l0) a187(r254,l0) a188(r277,l0) a190(r276,l0) a189(r274,l0) a192(r275,l0) a193(r273,l0) a194(r272,l0) a199(r269,l0) a201(r266,l0) a202(r265,l0) a203(r263,l0) a204(r264,l0) a205(r260,l0) a206(r262,l0) a207(r261,l0) a208(r259,l0) a209(r255,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a196(r271,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a197(r268,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a191(r251,l0) a198(r270,l0) a199(r269,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a198(r270,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a197(r268,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a199(r269,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a197(r268,l0) a200(r267,l0) a201(r266,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a200(r267,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a191(r251,l0) a199(r269,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a201(r266,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a199(r269,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a202(r265,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a203(r263,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a203(r263,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a202(r265,l0) a204(r264,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a204(r264,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a203(r263,l0) a205(r260,l0) a206(r262,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a205(r260,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a204(r264,l0) a206(r262,l0) a207(r261,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a206(r262,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a204(r264,l0) a205(r260,l0) a207(r261,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a207(r261,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a205(r260,l0) a206(r262,l0) a208(r259,l0) a209(r255,l0) a210(r257,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a208(r259,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a207(r261,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a209(r255,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a195(r258,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a207(r261,l0) a210(r257,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a210(r257,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0) a207(r261,l0) a209(r255,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a211(r253,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a191(r251,l0) a183(r250,l0) a187(r254,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a212(r249,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a213(r245,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a214(r248,l0) a215(r247,l0) a216(r246,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a214(r248,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a213(r245,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a215(r247,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a213(r245,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a216(r246,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a213(r245,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a217(r244,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a218(r242,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a219(r218,l0) conflicts: a0(r211,l0) a1(r210,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a218(r242,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0) a242(r217,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a220(r241,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a221(r238,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0) a222(r240,l0) a223(r239,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a222(r240,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0) a221(r238,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a223(r239,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0) a221(r238,l0) a224(r237,l0) a225(r236,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a224(r237,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0) a223(r239,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a225(r236,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a216(r246,l0) a219(r218,l0) a223(r239,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a226(r222,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a212(r249,l0) a214(r248,l0) a213(r245,l0) a215(r247,l0) a216(r246,l0) a217(r244,l0) a218(r242,l0) a219(r218,l0) a220(r241,l0) a222(r240,l0) a221(r238,l0) a223(r239,l0) a224(r237,l0) a225(r236,l0) a230(r233,l0) a232(r230,l0) a233(r229,l0) a234(r227,l0) a235(r228,l0) a236(r224,l0) a237(r226,l0) a238(r225,l0) a239(r223,l0) a240(r219,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a227(r235,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a228(r232,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a229(r234,l0) a230(r233,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a229(r234,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a228(r232,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a230(r233,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a228(r232,l0) a231(r231,l0) a232(r230,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a231(r231,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a230(r233,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a232(r230,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a230(r233,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a233(r229,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a234(r227,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a234(r227,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a233(r229,l0) a235(r228,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a235(r228,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a234(r227,l0) a236(r224,l0) a237(r226,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a236(r224,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a235(r228,l0) a237(r226,l0) a238(r225,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a237(r226,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a235(r228,l0) a236(r224,l0) a238(r225,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a238(r225,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a236(r224,l0) a237(r226,l0) a239(r223,l0) a240(r219,l0) a241(r221,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a239(r223,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a238(r225,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a240(r219,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a226(r222,l0) a219(r218,l0) a238(r225,l0) a241(r221,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a241(r221,l0) conflicts: a0(r211,l0) a1(r210,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a219(r218,l0) a238(r225,l0) a240(r219,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a242(r217,l0) conflicts: a0(r211,l0) a1(r210,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a144(r213,l0) a145(r212,l0) a219(r218,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a243(r189,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a244(r184,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a245(r209,l0) a246(r208,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a245(r209,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a244(r184,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a246(r208,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a244(r184,l0) a247(r183,l0) a248(r181,l0) a249(r148,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a247(r183,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a246(r208,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a248(r181,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a246(r208,l0) a249(r148,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a249(r148,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a246(r208,l0) a248(r181,l0) a250(r180,l0) a252(r207,l0) a251(r172,l0) a253(r206,l0) a254(r205,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a250(r180,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a251(r172,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a252(r207,l0) a253(r206,l0) a254(r205,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a252(r207,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a251(r172,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a253(r206,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a251(r172,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a254(r205,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a251(r172,l0) a255(r171,l0) a256(r169,l0) a257(r144,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a255(r171,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a256(r169,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a257(r144,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a256(r169,l0) a258(r168,l0) a260(r203,l0) a259(r163,l0) a261(r202,l0) a262(r162,l0) a263(r159,l0) a264(r201,l0) a265(r156,l0) a266(r200,l0) a267(r150,l0) a268(r199,l0) a269(r151,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0) a273(r143,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a258(r168,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a259(r163,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0) a260(r203,l0) a261(r202,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a260(r203,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0) a259(r163,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a261(r202,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0) a259(r163,l0) a262(r162,l0) a263(r159,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a262(r162,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0) a261(r202,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a263(r159,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a254(r205,l0) a257(r144,l0) a261(r202,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a264(r201,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a265(r156,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a265(r156,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a264(r201,l0) a266(r200,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a266(r200,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a265(r156,l0) a267(r150,l0) a268(r199,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a267(r150,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a266(r200,l0) a268(r199,l0) a269(r151,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a268(r199,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a266(r200,l0) a267(r150,l0) a269(r151,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a269(r151,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a267(r150,l0) a268(r199,l0) a270(r149,l0) a271(r145,l0) a272(r197,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a270(r149,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a269(r151,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a271(r145,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a249(r148,l0) a257(r144,l0) a269(r151,l0) a272(r197,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a272(r197,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a257(r144,l0) a269(r151,l0) a271(r145,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a273(r143,l0) conflicts: a0(r211,l0) a1(r210,l0) a2(r161,l0) a3(r182,l0) a4(r194,l0) a5(r187,l0) a6(r195,l0) a257(r144,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

  cp0:a7(r161)<->a15(r212)@58:shuffle
  cp1:a8(r182)<->a14(r213)@58:shuffle
  cp2:a30(r309)<->a31(r308)@2:shuffle
  cp3:a27(r312)<->a29(r311)@2:shuffle
  cp4:a25(r313)<->a27(r312)@2:shuffle
  cp5:a25(r313)<->a26(r310)@2:shuffle
  cp6:a22(r316)<->a23(r314)@2:shuffle
  cp7:a22(r316)<->a24(r290)@2:shuffle
  cp8:a19(r319)<->a21(r318)@2:shuffle
  cp9:a19(r319)<->a20(r286)@2:shuffle
  cp10:a18(r320)<->a19(r319)@2:shuffle
  cp11:a16(r321)<->a18(r320)@2:shuffle
  cp12:a16(r321)<->a17(r317)@2:shuffle
  cp13:a32(r294)<->a37(r303)@8:shuffle
  cp14:a37(r303)<->a38(r302)@8:shuffle
  cp15:a35(r306)<->a36(r305)@8:shuffle
  cp16:a28(r287)<->a35(r306)@8:shuffle
  cp17:a33(r307)<->a35(r306)@8:shuffle
  cp18:a33(r307)<->a34(r304)@8:shuffle
  cp19:a32(r294)<->a47(r293)@8:shuffle
  cp20:a45(r295)<->a46(r291)@8:shuffle
  cp21:a41(r300)<->a44(r297)@8:shuffle
  cp22:a40(r299)<->a43(r298)@8:shuffle
  cp23:a40(r299)<->a42(r296)@8:shuffle
  cp24:a39(r301)<->a41(r300)@8:shuffle
  cp25:a63(r273)<->a64(r272)@2:shuffle
  cp26:a60(r276)<->a62(r275)@2:shuffle
  cp27:a58(r277)<->a60(r276)@2:shuffle
  cp28:a58(r277)<->a59(r274)@2:shuffle
  cp29:a55(r280)<->a56(r278)@2:shuffle
  cp30:a55(r280)<->a57(r254)@2:shuffle
  cp31:a52(r283)<->a54(r282)@2:shuffle
  cp32:a52(r283)<->a53(r250)@2:shuffle
  cp33:a51(r284)<->a52(r283)@2:shuffle
  cp34:a49(r285)<->a51(r284)@2:shuffle
  cp35:a49(r285)<->a50(r281)@2:shuffle
  cp36:a65(r258)<->a70(r267)@8:shuffle
  cp37:a70(r267)<->a71(r266)@8:shuffle
  cp38:a68(r270)<->a69(r269)@8:shuffle
  cp39:a61(r251)<->a68(r270)@8:shuffle
  cp40:a66(r271)<->a68(r270)@8:shuffle
  cp41:a66(r271)<->a67(r268)@8:shuffle
  cp42:a65(r258)<->a80(r257)@8:shuffle
  cp43:a78(r259)<->a79(r255)@8:shuffle
  cp44:a74(r264)<->a77(r261)@8:shuffle
  cp45:a73(r263)<->a76(r262)@8:shuffle
  cp46:a73(r263)<->a75(r260)@8:shuffle
  cp47:a72(r265)<->a74(r264)@8:shuffle
  cp48:a94(r237)<->a95(r236)@2:shuffle
  cp49:a92(r240)<->a93(r239)@2:shuffle
  cp50:a90(r241)<->a92(r240)@2:shuffle
  cp51:a90(r241)<->a91(r238)@2:shuffle
  cp52:a87(r244)<->a88(r242)@2:shuffle
  cp53:a87(r244)<->a89(r218)@2:shuffle
  cp54:a85(r247)<->a86(r246)@2:shuffle
  cp55:a84(r248)<->a85(r247)@2:shuffle
  cp56:a82(r249)<->a84(r248)@2:shuffle
  cp57:a82(r249)<->a83(r245)@2:shuffle
  cp58:a96(r222)<->a101(r231)@8:shuffle
  cp59:a101(r231)<->a102(r230)@8:shuffle
  cp60:a99(r234)<->a100(r233)@8:shuffle
  cp61:a97(r235)<->a99(r234)@8:shuffle
  cp62:a97(r235)<->a98(r232)@8:shuffle
  cp63:a96(r222)<->a111(r221)@8:shuffle
  cp64:a109(r223)<->a110(r219)@8:shuffle
  cp65:a105(r228)<->a108(r225)@8:shuffle
  cp66:a104(r227)<->a107(r226)@8:shuffle
  cp67:a104(r227)<->a106(r224)@8:shuffle
  cp68:a103(r229)<->a105(r228)@8:shuffle
  cp69:a117(r183)<->a119(r148)@8:shuffle
  cp70:a117(r183)<->a118(r181)@8:shuffle
  cp71:a115(r209)<->a116(r208)@8:shuffle
  cp72:a113(r189)<->a115(r209)@8:shuffle
  cp73:a113(r189)<->a114(r184)@8:shuffle
  cp74:a132(r162)<->a133(r159)@2:shuffle
  cp75:a130(r203)<->a131(r202)@2:shuffle
  cp76:a128(r168)<->a130(r203)@2:shuffle
  cp77:a128(r168)<->a129(r163)@2:shuffle
  cp78:a125(r171)<->a126(r169)@2:shuffle
  cp79:a125(r171)<->a127(r144)@2:shuffle
  cp80:a123(r206)<->a124(r205)@2:shuffle
  cp81:a122(r207)<->a123(r206)@2:shuffle
  cp82:a120(r180)<->a122(r207)@2:shuffle
  cp83:a120(r180)<->a121(r172)@2:shuffle
  cp84:a119(r148)<->a142(r197)@8:shuffle
  cp85:a140(r149)<->a141(r145)@8:shuffle
  cp86:a136(r200)<->a139(r151)@8:shuffle
  cp87:a135(r156)<->a138(r199)@8:shuffle
  cp88:a135(r156)<->a137(r150)@8:shuffle
  cp89:a134(r201)<->a136(r200)@8:shuffle
  cp90:a2(r161)<->a145(r212)@58:shuffle
  cp91:a3(r182)<->a144(r213)@58:shuffle
  cp92:a160(r309)<->a161(r308)@2:shuffle
  cp93:a157(r312)<->a159(r311)@2:shuffle
  cp94:a155(r313)<->a157(r312)@2:shuffle
  cp95:a155(r313)<->a156(r310)@2:shuffle
  cp96:a152(r316)<->a153(r314)@2:shuffle
  cp97:a152(r316)<->a154(r290)@2:shuffle
  cp98:a149(r319)<->a151(r318)@2:shuffle
  cp99:a149(r319)<->a150(r286)@2:shuffle
  cp100:a148(r320)<->a149(r319)@2:shuffle
  cp101:a146(r321)<->a148(r320)@2:shuffle
  cp102:a146(r321)<->a147(r317)@2:shuffle
  cp103:a162(r294)<->a167(r303)@8:shuffle
  cp104:a167(r303)<->a168(r302)@8:shuffle
  cp105:a165(r306)<->a166(r305)@8:shuffle
  cp106:a158(r287)<->a165(r306)@8:shuffle
  cp107:a163(r307)<->a165(r306)@8:shuffle
  cp108:a163(r307)<->a164(r304)@8:shuffle
  cp109:a162(r294)<->a177(r293)@8:shuffle
  cp110:a175(r295)<->a176(r291)@8:shuffle
  cp111:a171(r300)<->a174(r297)@8:shuffle
  cp112:a170(r299)<->a173(r298)@8:shuffle
  cp113:a170(r299)<->a172(r296)@8:shuffle
  cp114:a169(r301)<->a171(r300)@8:shuffle
  cp115:a193(r273)<->a194(r272)@2:shuffle
  cp116:a190(r276)<->a192(r275)@2:shuffle
  cp117:a188(r277)<->a190(r276)@2:shuffle
  cp118:a188(r277)<->a189(r274)@2:shuffle
  cp119:a185(r280)<->a186(r278)@2:shuffle
  cp120:a185(r280)<->a187(r254)@2:shuffle
  cp121:a182(r283)<->a184(r282)@2:shuffle
  cp122:a182(r283)<->a183(r250)@2:shuffle
  cp123:a181(r284)<->a182(r283)@2:shuffle
  cp124:a179(r285)<->a181(r284)@2:shuffle
  cp125:a179(r285)<->a180(r281)@2:shuffle
  cp126:a195(r258)<->a200(r267)@8:shuffle
  cp127:a200(r267)<->a201(r266)@8:shuffle
  cp128:a198(r270)<->a199(r269)@8:shuffle
  cp129:a191(r251)<->a198(r270)@8:shuffle
  cp130:a196(r271)<->a198(r270)@8:shuffle
  cp131:a196(r271)<->a197(r268)@8:shuffle
  cp132:a195(r258)<->a210(r257)@8:shuffle
  cp133:a208(r259)<->a209(r255)@8:shuffle
  cp134:a204(r264)<->a207(r261)@8:shuffle
  cp135:a203(r263)<->a206(r262)@8:shuffle
  cp136:a203(r263)<->a205(r260)@8:shuffle
  cp137:a202(r265)<->a204(r264)@8:shuffle
  cp138:a224(r237)<->a225(r236)@2:shuffle
  cp139:a222(r240)<->a223(r239)@2:shuffle
  cp140:a220(r241)<->a222(r240)@2:shuffle
  cp141:a220(r241)<->a221(r238)@2:shuffle
  cp142:a217(r244)<->a218(r242)@2:shuffle
  cp143:a217(r244)<->a219(r218)@2:shuffle
  cp144:a215(r247)<->a216(r246)@2:shuffle
  cp145:a214(r248)<->a215(r247)@2:shuffle
  cp146:a212(r249)<->a214(r248)@2:shuffle
  cp147:a212(r249)<->a213(r245)@2:shuffle
  cp148:a226(r222)<->a231(r231)@8:shuffle
  cp149:a231(r231)<->a232(r230)@8:shuffle
  cp150:a229(r234)<->a230(r233)@8:shuffle
  cp151:a227(r235)<->a229(r234)@8:shuffle
  cp152:a227(r235)<->a228(r232)@8:shuffle
  cp153:a226(r222)<->a241(r221)@8:shuffle
  cp154:a239(r223)<->a240(r219)@8:shuffle
  cp155:a235(r228)<->a238(r225)@8:shuffle
  cp156:a234(r227)<->a237(r226)@8:shuffle
  cp157:a234(r227)<->a236(r224)@8:shuffle
  cp158:a233(r229)<->a235(r228)@8:shuffle
  cp159:a247(r183)<->a249(r148)@8:shuffle
  cp160:a247(r183)<->a248(r181)@8:shuffle
  cp161:a245(r209)<->a246(r208)@8:shuffle
  cp162:a243(r189)<->a245(r209)@8:shuffle
  cp163:a243(r189)<->a244(r184)@8:shuffle
  cp164:a262(r162)<->a263(r159)@2:shuffle
  cp165:a260(r203)<->a261(r202)@2:shuffle
  cp166:a258(r168)<->a260(r203)@2:shuffle
  cp167:a258(r168)<->a259(r163)@2:shuffle
  cp168:a255(r171)<->a256(r169)@2:shuffle
  cp169:a255(r171)<->a257(r144)@2:shuffle
  cp170:a253(r206)<->a254(r205)@2:shuffle
  cp171:a252(r207)<->a253(r206)@2:shuffle
  cp172:a250(r180)<->a252(r207)@2:shuffle
  cp173:a250(r180)<->a251(r172)@2:shuffle
  cp174:a249(r148)<->a272(r197)@8:shuffle
  cp175:a270(r149)<->a271(r145)@8:shuffle
  cp176:a266(r200)<->a269(r151)@8:shuffle
  cp177:a265(r156)<->a268(r199)@8:shuffle
  cp178:a265(r156)<->a267(r150)@8:shuffle
  cp179:a264(r201)<->a266(r200)@8:shuffle
  regions=2, blocks=23, points=200
    allocnos=274 (big 0), copies=180, conflicts=476, ranges=156

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 22 9 2(->3:l1)
    all: 0r211 1r210 2r161 3r182 4r194 5r187 6r195 144r213 145r212 146r321 147r317 148r320 149r319 150r286 151r318 152r316 153r314 154r290 155r313 156r310 157r312 158r287 159r311 160r309 161r308 162r294 163r307 164r304 165r306 166r305 167r303 168r302 169r301 170r299 171r300 172r296 173r298 174r297 175r295 176r291 177r293 178r289 179r285 180r281 181r284 182r283 183r250 184r282 185r280 186r278 187r254 188r277 189r274 190r276 191r251 192r275 193r273 194r272 195r258 196r271 197r268 198r270 199r269 200r267 201r266 202r265 203r263 204r264 205r260 206r262 207r261 208r259 209r255 210r257 211r253 212r249 213r245 214r248 215r247 216r246 217r244 218r242 219r218 220r241 221r238 222r240 223r239 224r237 225r236 226r222 227r235 228r232 229r234 230r233 231r231 232r230 233r229 234r227 235r228 236r224 237r226 238r225 239r223 240r219 241r221 242r217 243r189 244r184 245r209 246r208 247r183 248r181 249r148 250r180 251r172 252r207 253r206 254r205 255r171 256r169 257r144 258r168 259r163 260r203 261r202 262r162 263r159 264r201 265r156 266r200 267r150 268r199 269r151 270r149 271r145 272r197 273r143
    modified regnos: 143 144 145 148 149 150 151 156 159 161 162 163 168 169 171 172 180 181 182 183 184 187 189 194 195 197 199 200 201 202 203 205 206 207 208 209 210 211 212 213 217 218 219 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 244 245 246 247 248 249 250 251 253 254 255 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 280 281 282 283 284 285 286 287 289 290 291 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 316 317 318 319 320 321
    border:
    Pressure: GENERAL_REGS=15
    Reg 211 of GENERAL_REGS has 1 regs less
    Reg 210 of GENERAL_REGS has 1 regs less
    Reg 161 of GENERAL_REGS has 1 regs less
    Reg 182 of GENERAL_REGS has 2 regs less
    Reg 194 of GENERAL_REGS has 1 regs less
    Reg 187 of GENERAL_REGS has 2 regs less
    Reg 195 of GENERAL_REGS has 2 regs less
    Reg 213 of GENERAL_REGS has 1 regs less
    Reg 212 of GENERAL_REGS has 1 regs less
    Reg 321 of GENERAL_REGS has 1 regs less
    Reg 317 of GENERAL_REGS has 1 regs less
    Reg 320 of GENERAL_REGS has 1 regs less
    Reg 319 of GENERAL_REGS has 1 regs less
    Reg 286 of GENERAL_REGS has 1 regs less
    Reg 318 of GENERAL_REGS has 1 regs less
    Reg 316 of GENERAL_REGS has 1 regs less
    Reg 314 of GENERAL_REGS has 1 regs less
    Reg 290 of GENERAL_REGS has 1 regs less
    Reg 313 of GENERAL_REGS has 1 regs less
    Reg 310 of GENERAL_REGS has 1 regs less
    Reg 312 of GENERAL_REGS has 1 regs less
    Reg 287 of GENERAL_REGS has 1 regs less
    Reg 311 of GENERAL_REGS has 1 regs less
    Reg 309 of GENERAL_REGS has 1 regs less
    Reg 308 of GENERAL_REGS has 1 regs less
    Reg 294 of GENERAL_REGS has 1 regs less
    Reg 307 of GENERAL_REGS has 1 regs less
    Reg 304 of GENERAL_REGS has 1 regs less
    Reg 306 of GENERAL_REGS has 1 regs less
    Reg 305 of GENERAL_REGS has 1 regs less
    Reg 303 of GENERAL_REGS has 1 regs less
    Reg 302 of GENERAL_REGS has 1 regs less
    Reg 301 of GENERAL_REGS has 1 regs less
    Reg 299 of GENERAL_REGS has 1 regs less
    Reg 300 of GENERAL_REGS has 1 regs less
    Reg 296 of GENERAL_REGS has 1 regs less
    Reg 298 of GENERAL_REGS has 1 regs less
    Reg 297 of GENERAL_REGS has 1 regs less
    Reg 295 of GENERAL_REGS has 1 regs less
    Reg 291 of GENERAL_REGS has 1 regs less
    Reg 293 of GENERAL_REGS has 1 regs less
    Reg 289 of GENERAL_REGS has 1 regs less
    Reg 285 of GENERAL_REGS has 1 regs less
    Reg 281 of GENERAL_REGS has 1 regs less
    Reg 284 of GENERAL_REGS has 1 regs less
    Reg 283 of GENERAL_REGS has 1 regs less
    Reg 250 of GENERAL_REGS has 1 regs less
    Reg 282 of GENERAL_REGS has 1 regs less
    Reg 280 of GENERAL_REGS has 1 regs less
    Reg 278 of GENERAL_REGS has 1 regs less
    Reg 254 of GENERAL_REGS has 1 regs less
    Reg 277 of GENERAL_REGS has 1 regs less
    Reg 274 of GENERAL_REGS has 1 regs less
    Reg 276 of GENERAL_REGS has 1 regs less
    Reg 251 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 1 regs less
    Reg 273 of GENERAL_REGS has 1 regs less
    Reg 272 of GENERAL_REGS has 1 regs less
    Reg 258 of GENERAL_REGS has 1 regs less
    Reg 271 of GENERAL_REGS has 1 regs less
    Reg 268 of GENERAL_REGS has 1 regs less
    Reg 270 of GENERAL_REGS has 1 regs less
    Reg 269 of GENERAL_REGS has 1 regs less
    Reg 267 of GENERAL_REGS has 1 regs less
    Reg 266 of GENERAL_REGS has 1 regs less
    Reg 265 of GENERAL_REGS has 1 regs less
    Reg 263 of GENERAL_REGS has 1 regs less
    Reg 264 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 1 regs less
    Reg 262 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 1 regs less
    Reg 259 of GENERAL_REGS has 1 regs less
    Reg 255 of GENERAL_REGS has 1 regs less
    Reg 257 of GENERAL_REGS has 1 regs less
    Reg 253 of GENERAL_REGS has 1 regs less
    Reg 249 of GENERAL_REGS has 1 regs less
    Reg 245 of GENERAL_REGS has 1 regs less
    Reg 248 of GENERAL_REGS has 1 regs less
    Reg 247 of GENERAL_REGS has 1 regs less
    Reg 246 of GENERAL_REGS has 1 regs less
    Reg 244 of GENERAL_REGS has 1 regs less
    Reg 242 of GENERAL_REGS has 1 regs less
    Reg 218 of GENERAL_REGS has 1 regs less
    Reg 241 of GENERAL_REGS has 1 regs less
    Reg 238 of GENERAL_REGS has 1 regs less
    Reg 240 of GENERAL_REGS has 1 regs less
    Reg 239 of GENERAL_REGS has 1 regs less
    Reg 237 of GENERAL_REGS has 1 regs less
    Reg 236 of GENERAL_REGS has 1 regs less
    Reg 222 of GENERAL_REGS has 1 regs less
    Reg 235 of GENERAL_REGS has 1 regs less
    Reg 232 of GENERAL_REGS has 1 regs less
    Reg 234 of GENERAL_REGS has 1 regs less
    Reg 233 of GENERAL_REGS has 1 regs less
    Reg 231 of GENERAL_REGS has 1 regs less
    Reg 230 of GENERAL_REGS has 1 regs less
    Reg 229 of GENERAL_REGS has 1 regs less
    Reg 227 of GENERAL_REGS has 1 regs less
    Reg 228 of GENERAL_REGS has 1 regs less
    Reg 224 of GENERAL_REGS has 1 regs less
    Reg 226 of GENERAL_REGS has 1 regs less
    Reg 225 of GENERAL_REGS has 1 regs less
    Reg 223 of GENERAL_REGS has 1 regs less
    Reg 219 of GENERAL_REGS has 1 regs less
    Reg 221 of GENERAL_REGS has 1 regs less
    Reg 217 of GENERAL_REGS has 1 regs less
    Reg 189 of GENERAL_REGS has 1 regs less
    Reg 184 of GENERAL_REGS has 1 regs less
    Reg 209 of GENERAL_REGS has 1 regs less
    Reg 208 of GENERAL_REGS has 1 regs less
    Reg 183 of GENERAL_REGS has 1 regs less
    Reg 181 of GENERAL_REGS has 1 regs less
    Reg 148 of GENERAL_REGS has 1 regs less
    Reg 180 of GENERAL_REGS has 1 regs less
    Reg 172 of GENERAL_REGS has 1 regs less
    Reg 207 of GENERAL_REGS has 1 regs less
    Reg 206 of GENERAL_REGS has 1 regs less
    Reg 205 of GENERAL_REGS has 1 regs less
    Reg 171 of GENERAL_REGS has 1 regs less
    Reg 169 of GENERAL_REGS has 1 regs less
    Reg 144 of GENERAL_REGS has 1 regs less
    Reg 168 of GENERAL_REGS has 1 regs less
    Reg 163 of GENERAL_REGS has 1 regs less
    Reg 203 of GENERAL_REGS has 1 regs less
    Reg 202 of GENERAL_REGS has 1 regs less
    Reg 162 of GENERAL_REGS has 1 regs less
    Reg 159 of GENERAL_REGS has 1 regs less
    Reg 201 of GENERAL_REGS has 1 regs less
    Reg 156 of GENERAL_REGS has 1 regs less
    Reg 200 of GENERAL_REGS has 1 regs less
    Reg 150 of GENERAL_REGS has 1 regs less
    Reg 199 of GENERAL_REGS has 1 regs less
    Reg 151 of GENERAL_REGS has 1 regs less
    Reg 149 of GENERAL_REGS has 1 regs less
    Reg 145 of GENERAL_REGS has 1 regs less
    Reg 197 of GENERAL_REGS has 1 regs less
    Reg 143 of GENERAL_REGS has 1 regs less
      Pushing a263(r159,l0: a133(r159,l1))
      Pushing a262(r162,l0: a132(r162,l1))
      Pushing a261(r202,l0: a131(r202,l1))
      Pushing a260(r203,l0: a130(r203,l1))
      Pushing a259(r163,l0: a129(r163,l1))
      Pushing a258(r168,l0: a128(r168,l1))
      Pushing a256(r169,l0: a126(r169,l1))
      Pushing a255(r171,l0: a125(r171,l1))
      Pushing a254(r205,l0: a124(r205,l1))
      Pushing a253(r206,l0: a123(r206,l1))
      Pushing a252(r207,l0: a122(r207,l1))
      Pushing a251(r172,l0: a121(r172,l1))
      Pushing a250(r180,l0: a120(r180,l1))
      Pushing a225(r236,l0: a95(r236,l1))
      Pushing a224(r237,l0: a94(r237,l1))
      Pushing a223(r239,l0: a93(r239,l1))
      Pushing a222(r240,l0: a92(r240,l1))
      Pushing a221(r238,l0: a91(r238,l1))
      Pushing a220(r241,l0: a90(r241,l1))
      Pushing a218(r242,l0: a88(r242,l1))
      Pushing a217(r244,l0: a87(r244,l1))
      Pushing a216(r246,l0: a86(r246,l1))
      Pushing a215(r247,l0: a85(r247,l1))
      Pushing a214(r248,l0: a84(r248,l1))
      Pushing a213(r245,l0: a83(r245,l1))
      Pushing a212(r249,l0: a82(r249,l1))
      Pushing a185(r280,l0: a55(r280,l1))
      Pushing a182(r283,l0: a52(r283,l1))
      Pushing a181(r284,l0: a51(r284,l1))
      Pushing a180(r281,l0: a50(r281,l1))
      Pushing a179(r285,l0: a49(r285,l1))
      Pushing a152(r316,l0: a22(r316,l1))
      Pushing a149(r319,l0: a19(r319,l1))
      Pushing a148(r320,l0: a18(r320,l1))
      Pushing a147(r317,l0: a17(r317,l1))
      Pushing a146(r321,l0: a16(r321,l1))
      Pushing a272(r197,l0: a142(r197,l1))
      Pushing a271(r145,l0: a141(r145,l1))
      Pushing a270(r149,l0: a140(r149,l1))
      Pushing a265(r156,l0: a135(r156,l1))
      Pushing a266(r200,l0: a136(r200,l1))
      Pushing a268(r199,l0: a138(r199,l1))
      Pushing a267(r150,l0: a137(r150,l1))
      Pushing a264(r201,l0: a134(r201,l1))
      Pushing a248(r181,l0: a118(r181,l1))
      Pushing a247(r183,l0: a117(r183,l1))
      Pushing a246(r208,l0: a116(r208,l1))
      Pushing a245(r209,l0: a115(r209,l1))
      Pushing a244(r184,l0: a114(r184,l1))
      Pushing a243(r189,l0: a113(r189,l1))
      Pushing a241(r221,l0: a111(r221,l1))
      Pushing a240(r219,l0: a110(r219,l1))
      Pushing a239(r223,l0: a109(r223,l1))
      Pushing a234(r227,l0: a104(r227,l1))
      Pushing a235(r228,l0: a105(r228,l1))
      Pushing a237(r226,l0: a107(r226,l1))
      Pushing a236(r224,l0: a106(r224,l1))
      Pushing a233(r229,l0: a103(r229,l1))
      Pushing a232(r230,l0: a102(r230,l1))
      Pushing a231(r231,l0: a101(r231,l1))
      Pushing a230(r233,l0: a100(r233,l1))
      Pushing a229(r234,l0: a99(r234,l1))
      Pushing a228(r232,l0: a98(r232,l1))
      Pushing a227(r235,l0: a97(r235,l1))
      Pushing a201(r266,l0: a71(r266,l1))
      Pushing a200(r267,l0: a70(r267,l1))
      Pushing a199(r269,l0: a69(r269,l1))
      Pushing a198(r270,l0: a68(r270,l1))
      Pushing a197(r268,l0: a67(r268,l1))
      Pushing a196(r271,l0: a66(r271,l1))
      Pushing a168(r302,l0: a38(r302,l1))
      Pushing a167(r303,l0: a37(r303,l1))
      Pushing a166(r305,l0: a36(r305,l1))
      Pushing a165(r306,l0: a35(r306,l1))
      Pushing a164(r304,l0: a34(r304,l1))
      Pushing a163(r307,l0: a33(r307,l1))
      Pushing a269(r151,l0: a139(r151,l1))
      Pushing a238(r225,l0: a108(r225,l1))
      Pushing a249(r148,l0: a119(r148,l1))
      Pushing a226(r222,l0: a96(r222,l1))
      Pushing a257(r144,l0: a127(r144,l1))
      Pushing a219(r218,l0: a89(r218,l1))
      Pushing a273(r143,l0: a143(r143,l1))
      Pushing a242(r217,l0: a112(r217,l1))
      Pushing a211(r253,l0: a81(r253,l1))
      Pushing a178(r289,l0: a48(r289,l1))
      Pushing a2(r161,l0)
      Pushing a3(r182,l0)
      Pushing a151(r318,l0: a21(r318,l1))(potential spill: pri=17, cost=340)
      Pushing a155(r313,l0: a25(r313,l1))
      Pushing a153(r314,l0: a23(r314,l1))
      Pushing a184(r282,l0: a54(r282,l1))(potential spill: pri=17, cost=340)
      Pushing a188(r277,l0: a58(r277,l1))
      Pushing a186(r278,l0: a56(r278,l1))
      Pushing a159(r311,l0: a29(r311,l1))(potential spill: pri=21, cost=340)
      Pushing a161(r308,l0: a31(r308,l1))
      Pushing a160(r309,l0: a30(r309,l1))
      Pushing a192(r275,l0: a62(r275,l1))(potential spill: pri=21, cost=340)
      Pushing a194(r272,l0: a64(r272,l1))
      Pushing a193(r273,l0: a63(r273,l1))
      Pushing a156(r310,l0: a26(r310,l1))(potential spill: pri=24, cost=340)
      Pushing a157(r312,l0: a27(r312,l1))
      Pushing a189(r274,l0: a59(r274,l1))(potential spill: pri=24, cost=340)
      Pushing a190(r276,l0: a60(r276,l1))
      Pushing a171(r300,l0: a41(r300,l1))(potential spill: pri=81, cost=1300)
      Pushing a204(r264,l0: a74(r264,l1))(potential spill: pri=81, cost=1300)
      Pushing a172(r296,l0: a42(r296,l1))(potential spill: pri=86, cost=1300)
      Pushing a176(r291,l0: a46(r291,l1))(potential spill: pri=86, cost=1300)
      Pushing a177(r293,l0: a47(r293,l1))
      Pushing a205(r260,l0: a75(r260,l1))(potential spill: pri=86, cost=1300)
      Pushing a209(r255,l0: a79(r255,l1))(potential spill: pri=86, cost=1300)
      Pushing a210(r257,l0: a80(r257,l1))
      Pushing a170(r299,l0: a40(r299,l1))(potential spill: pri=92, cost=1300)
      Pushing a169(r301,l0: a39(r301,l1))
      Pushing a173(r298,l0: a43(r298,l1))(potential spill: pri=92, cost=1300)
      Pushing a203(r263,l0: a73(r263,l1))(potential spill: pri=92, cost=1300)
      Pushing a202(r265,l0: a72(r265,l1))
      Pushing a206(r262,l0: a76(r262,l1))(potential spill: pri=92, cost=1300)
      Pushing a174(r297,l0: a44(r297,l1))(potential spill: pri=139, cost=1950)
      Pushing a175(r295,l0: a45(r295,l1))
      Pushing a162(r294,l0: a32(r294,l1))
      Pushing a158(r287,l0: a28(r287,l1))
      Pushing a154(r290,l0: a24(r290,l1))
      Pushing a150(r286,l0: a20(r286,l1))
      Pushing a207(r261,l0: a77(r261,l1))(potential spill: pri=139, cost=1950)
      Pushing a208(r259,l0: a78(r259,l1))
      Pushing a195(r258,l0: a65(r258,l1))
      Pushing a0(r211,l0)
      Pushing a191(r251,l0: a61(r251,l1))
      Pushing a187(r254,l0: a57(r254,l1))
      Pushing a183(r250,l0: a53(r250,l1))
      Pushing a1(r210,l0)
      Pushing a144(r213,l0: a14(r213,l1))
      Pushing a145(r212,l0: a15(r212,l1))
      Pushing a4(r194,l0)
      Pushing a6(r195,l0)
      Pushing a5(r187,l0)
      Popping a5(r187,l0)  -- assign reg 3
      Popping a6(r195,l0)  -- assign reg 1
      Popping a4(r194,l0)  -- assign reg 0
      Popping a145(r212,l0: a15(r212,l1))  -- assign reg 2
      Popping a144(r213,l0: a14(r213,l1))  -- assign reg 4
      Popping a1(r210,l0)  -- assign reg 5
      Popping a183(r250,l0: a53(r250,l1))  -- assign reg 6
      Popping a187(r254,l0: a57(r254,l1))  -- assign reg 7
      Popping a191(r251,l0: a61(r251,l1))  -- assign reg 12
      Popping a0(r211,l0)  -- assign reg 8
      Popping a195(r258,l0: a65(r258,l1))  -- assign reg 9
      Popping a208(r259,l0: a78(r259,l1))  -- assign reg 10
      Popping a207(r261,l0: a77(r261,l1))  -- assign reg 11
      Popping a150(r286,l0: a20(r286,l1))  -- assign reg 6
      Popping a154(r290,l0: a24(r290,l1))  -- assign reg 7
      Popping a158(r287,l0: a28(r287,l1))  -- assign reg 12
      Popping a162(r294,l0: a32(r294,l1))  -- assign reg 9
      Popping a175(r295,l0: a45(r295,l1))  -- assign reg 10
      Popping a174(r297,l0: a44(r297,l1))  -- assign reg 11
      Popping a206(r262,l0: a76(r262,l1))  -- assign reg 10
      Popping a202(r265,l0: a72(r265,l1))  -- assign reg 11
      Popping a203(r263,l0: a73(r263,l1))  -- assign reg 10
      Popping a173(r298,l0: a43(r298,l1))  -- assign reg 10
      Popping a169(r301,l0: a39(r301,l1))  -- assign reg 11
      Popping a170(r299,l0: a40(r299,l1))  -- assign reg 10
      Popping a210(r257,l0: a80(r257,l1))  -- assign reg 9
      Popping a209(r255,l0: a79(r255,l1))  -- assign reg 10
      Popping a205(r260,l0: a75(r260,l1))  -- spill
      Popping a177(r293,l0: a47(r293,l1))  -- assign reg 9
      Popping a176(r291,l0: a46(r291,l1))  -- assign reg 10
      Popping a172(r296,l0: a42(r296,l1))  -- spill
      Popping a204(r264,l0: a74(r264,l1))  -- assign reg 11
      Popping a171(r300,l0: a41(r300,l1))  -- assign reg 11
      Popping a190(r276,l0: a60(r276,l1))  -- assign reg 10
      Popping a189(r274,l0: a59(r274,l1))  -- assign reg 11
      Popping a157(r312,l0: a27(r312,l1))  -- assign reg 10
      Popping a156(r310,l0: a26(r310,l1))  -- assign reg 11
      Popping a193(r273,l0: a63(r273,l1))  -- assign reg 10
      Popping a194(r272,l0: a64(r272,l1))  -- assign reg 10
      Popping a192(r275,l0: a62(r275,l1))  -- spill
      Popping a160(r309,l0: a30(r309,l1))  -- assign reg 10
      Popping a161(r308,l0: a31(r308,l1))  -- assign reg 10
      Popping a159(r311,l0: a29(r311,l1))  -- spill
      Popping a186(r278,l0: a56(r278,l1))  -- assign reg 10
      Popping a188(r277,l0: a58(r277,l1))  -- assign reg 10
      Popping a184(r282,l0: a54(r282,l1))  -- spill
      Popping a153(r314,l0: a23(r314,l1))  -- assign reg 10
      Popping a155(r313,l0: a25(r313,l1))  -- assign reg 10
      Popping a151(r318,l0: a21(r318,l1))  -- spill
      Popping a3(r182,l0)  -- assign reg 4
      Popping a2(r161,l0)  -- assign reg 2
      Popping a178(r289,l0: a48(r289,l1))  -- assign reg 9
      Popping a211(r253,l0: a81(r253,l1))  -- assign reg 9
      Popping a242(r217,l0: a112(r217,l1))  -- assign reg 6
      Popping a273(r143,l0: a143(r143,l1))  -- assign reg 6
      Popping a219(r218,l0: a89(r218,l1))  -- assign reg 7
      Popping a257(r144,l0: a127(r144,l1))  -- assign reg 7
      Popping a226(r222,l0: a96(r222,l1))  -- assign reg 6
      Popping a249(r148,l0: a119(r148,l1))  -- assign reg 6
      Popping a238(r225,l0: a108(r225,l1))  -- assign reg 12
      Popping a269(r151,l0: a139(r151,l1))  -- assign reg 12
      Popping a163(r307,l0: a33(r307,l1))  -- assign reg 6
      Popping a164(r304,l0: a34(r304,l1))  -- assign reg 7
      Popping a165(r306,l0: a35(r306,l1))  -- assign reg 12
      Popping a166(r305,l0: a36(r305,l1))  -- assign reg 6
      Popping a167(r303,l0: a37(r303,l1))  -- assign reg 7
      Popping a168(r302,l0: a38(r302,l1))  -- assign reg 7
      Popping a196(r271,l0: a66(r271,l1))  -- assign reg 6
      Popping a197(r268,l0: a67(r268,l1))  -- assign reg 7
      Popping a198(r270,l0: a68(r270,l1))  -- assign reg 12
      Popping a199(r269,l0: a69(r269,l1))  -- assign reg 6
      Popping a200(r267,l0: a70(r267,l1))  -- assign reg 7
      Popping a201(r266,l0: a71(r266,l1))  -- assign reg 7
      Popping a227(r235,l0: a97(r235,l1))  -- assign reg 6
      Popping a228(r232,l0: a98(r232,l1))  -- assign reg 7
      Popping a229(r234,l0: a99(r234,l1))  -- assign reg 6
      Popping a230(r233,l0: a100(r233,l1))  -- assign reg 12
      Popping a231(r231,l0: a101(r231,l1))  -- assign reg 6
      Popping a232(r230,l0: a102(r230,l1))  -- assign reg 7
      Popping a233(r229,l0: a103(r229,l1))  -- assign reg 12
      Popping a236(r224,l0: a106(r224,l1))  -- assign reg 9
      Popping a237(r226,l0: a107(r226,l1))  -- assign reg 10
      Popping a235(r228,l0: a105(r228,l1))  -- assign reg 12
      Popping a234(r227,l0: a104(r227,l1))  -- assign reg 9
      Popping a239(r223,l0: a109(r223,l1))  -- assign reg 9
      Popping a240(r219,l0: a110(r219,l1))  -- assign reg 9
      Popping a241(r221,l0: a111(r221,l1))  -- assign reg 6
      Popping a243(r189,l0: a113(r189,l1))  -- assign reg 6
      Popping a244(r184,l0: a114(r184,l1))  -- assign reg 7
      Popping a245(r209,l0: a115(r209,l1))  -- assign reg 6
      Popping a246(r208,l0: a116(r208,l1))  -- assign reg 12
      Popping a247(r183,l0: a117(r183,l1))  -- assign reg 6
      Popping a248(r181,l0: a118(r181,l1))  -- assign reg 7
      Popping a264(r201,l0: a134(r201,l1))  -- assign reg 12
      Popping a267(r150,l0: a137(r150,l1))  -- assign reg 9
      Popping a268(r199,l0: a138(r199,l1))  -- assign reg 10
      Popping a266(r200,l0: a136(r200,l1))  -- assign reg 12
      Popping a265(r156,l0: a135(r156,l1))  -- assign reg 9
      Popping a270(r149,l0: a140(r149,l1))  -- assign reg 9
      Popping a271(r145,l0: a141(r145,l1))  -- assign reg 9
      Popping a272(r197,l0: a142(r197,l1))  -- assign reg 6
      Popping a146(r321,l0: a16(r321,l1))  -- assign reg 6
      Popping a147(r317,l0: a17(r317,l1))  -- assign reg 7
      Popping a148(r320,l0: a18(r320,l1))  -- assign reg 6
      Popping a149(r319,l0: a19(r319,l1))  -- assign reg 6
      Popping a152(r316,l0: a22(r316,l1))  -- assign reg 7
      Popping a179(r285,l0: a49(r285,l1))  -- assign reg 6
      Popping a180(r281,l0: a50(r281,l1))  -- assign reg 7
      Popping a181(r284,l0: a51(r284,l1))  -- assign reg 6
      Popping a182(r283,l0: a52(r283,l1))  -- assign reg 6
      Popping a185(r280,l0: a55(r280,l1))  -- assign reg 7
      Popping a212(r249,l0: a82(r249,l1))  -- assign reg 7
      Popping a213(r245,l0: a83(r245,l1))  -- assign reg 7
      Popping a214(r248,l0: a84(r248,l1))  -- assign reg 12
      Popping a215(r247,l0: a85(r247,l1))  -- assign reg 12
      Popping a216(r246,l0: a86(r246,l1))  -- assign reg 12
      Popping a217(r244,l0: a87(r244,l1))  -- assign reg 7
      Popping a218(r242,l0: a88(r242,l1))  -- assign reg 9
      Popping a220(r241,l0: a90(r241,l1))  -- assign reg 9
      Popping a221(r238,l0: a91(r238,l1))  -- assign reg 10
      Popping a222(r240,l0: a92(r240,l1))  -- assign reg 9
      Popping a223(r239,l0: a93(r239,l1))  -- assign reg 9
      Popping a224(r237,l0: a94(r237,l1))  -- assign reg 10
      Popping a225(r236,l0: a95(r236,l1))  -- assign reg 10
      Popping a250(r180,l0: a120(r180,l1))  -- assign reg 7
      Popping a251(r172,l0: a121(r172,l1))  -- assign reg 7
      Popping a252(r207,l0: a122(r207,l1))  -- assign reg 12
      Popping a253(r206,l0: a123(r206,l1))  -- assign reg 12
      Popping a254(r205,l0: a124(r205,l1))  -- assign reg 12
      Popping a255(r171,l0: a125(r171,l1))  -- assign reg 7
      Popping a256(r169,l0: a126(r169,l1))  -- assign reg 9
      Popping a258(r168,l0: a128(r168,l1))  -- assign reg 9
      Popping a259(r163,l0: a129(r163,l1))  -- assign reg 10
      Popping a260(r203,l0: a130(r203,l1))  -- assign reg 9
      Popping a261(r202,l0: a131(r202,l1))  -- assign reg 9
      Popping a262(r162,l0: a132(r162,l1))  -- assign reg 10
      Popping a263(r159,l0: a133(r159,l1))  -- assign reg 10

  Loop 1 (parent 0, header bb3, depth 1)
    bbs: 21(->22:l0) 20 19 18 17 16 15 14 13 12 11 10 8 7 6 5 4 3
    all: 7r161 8r182 9r187 10r194 11r195 12r210 13r211 14r213 15r212 16r321 17r317 18r320 19r319 20r286 21r318 22r316 23r314 24r290 25r313 26r310 27r312 28r287 29r311 30r309 31r308 32r294 33r307 34r304 35r306 36r305 37r303 38r302 39r301 40r299 41r300 42r296 43r298 44r297 45r295 46r291 47r293 48r289 49r285 50r281 51r284 52r283 53r250 54r282 55r280 56r278 57r254 58r277 59r274 60r276 61r251 62r275 63r273 64r272 65r258 66r271 67r268 68r270 69r269 70r267 71r266 72r265 73r263 74r264 75r260 76r262 77r261 78r259 79r255 80r257 81r253 82r249 83r245 84r248 85r247 86r246 87r244 88r242 89r218 90r241 91r238 92r240 93r239 94r237 95r236 96r222 97r235 98r232 99r234 100r233 101r231 102r230 103r229 104r227 105r228 106r224 107r226 108r225 109r223 110r219 111r221 112r217 113r189 114r184 115r209 116r208 117r183 118r181 119r148 120r180 121r172 122r207 123r206 124r205 125r171 126r169 127r144 128r168 129r163 130r203 131r202 132r162 133r159 134r201 135r156 136r200 137r150 138r199 139r151 140r149 141r145 142r197 143r143
    modified regnos: 143 144 145 148 149 150 151 156 159 161 162 163 168 169 171 172 180 181 182 183 184 189 197 199 200 201 202 203 205 206 207 208 209 212 213 217 218 219 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 244 245 246 247 248 249 250 251 253 254 255 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 280 281 282 283 284 285 286 287 289 290 291 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 316 317 318 319 320 321
    border: 7r161 8r182 9r187 10r194 11r195 12r210 13r211
    Pressure: GENERAL_REGS=15
    Reg 161 of GENERAL_REGS has 1 regs less
    Reg 182 of GENERAL_REGS has 1 regs less
    Reg 187 of GENERAL_REGS has 1 regs less
    Reg 194 of GENERAL_REGS has 1 regs less
    Reg 195 of GENERAL_REGS has 1 regs less
    Reg 213 of GENERAL_REGS has 1 regs less
    Reg 212 of GENERAL_REGS has 1 regs less
    Reg 321 of GENERAL_REGS has 1 regs less
    Reg 317 of GENERAL_REGS has 1 regs less
    Reg 320 of GENERAL_REGS has 1 regs less
    Reg 319 of GENERAL_REGS has 1 regs less
    Reg 286 of GENERAL_REGS has 1 regs less
    Reg 318 of GENERAL_REGS has 1 regs less
    Reg 316 of GENERAL_REGS has 1 regs less
    Reg 314 of GENERAL_REGS has 1 regs less
    Reg 290 of GENERAL_REGS has 1 regs less
    Reg 313 of GENERAL_REGS has 1 regs less
    Reg 310 of GENERAL_REGS has 1 regs less
    Reg 312 of GENERAL_REGS has 1 regs less
    Reg 287 of GENERAL_REGS has 1 regs less
    Reg 311 of GENERAL_REGS has 1 regs less
    Reg 309 of GENERAL_REGS has 1 regs less
    Reg 308 of GENERAL_REGS has 1 regs less
    Reg 294 of GENERAL_REGS has 1 regs less
    Reg 307 of GENERAL_REGS has 1 regs less
    Reg 304 of GENERAL_REGS has 1 regs less
    Reg 306 of GENERAL_REGS has 1 regs less
    Reg 305 of GENERAL_REGS has 1 regs less
    Reg 303 of GENERAL_REGS has 1 regs less
    Reg 302 of GENERAL_REGS has 1 regs less
    Reg 301 of GENERAL_REGS has 1 regs less
    Reg 299 of GENERAL_REGS has 1 regs less
    Reg 300 of GENERAL_REGS has 1 regs less
    Reg 296 of GENERAL_REGS has 1 regs less
    Reg 298 of GENERAL_REGS has 1 regs less
    Reg 297 of GENERAL_REGS has 1 regs less
    Reg 295 of GENERAL_REGS has 1 regs less
    Reg 291 of GENERAL_REGS has 1 regs less
    Reg 293 of GENERAL_REGS has 1 regs less
    Reg 289 of GENERAL_REGS has 1 regs less
    Reg 285 of GENERAL_REGS has 1 regs less
    Reg 281 of GENERAL_REGS has 1 regs less
    Reg 284 of GENERAL_REGS has 1 regs less
    Reg 283 of GENERAL_REGS has 1 regs less
    Reg 250 of GENERAL_REGS has 1 regs less
    Reg 282 of GENERAL_REGS has 1 regs less
    Reg 280 of GENERAL_REGS has 1 regs less
    Reg 278 of GENERAL_REGS has 1 regs less
    Reg 254 of GENERAL_REGS has 1 regs less
    Reg 277 of GENERAL_REGS has 1 regs less
    Reg 274 of GENERAL_REGS has 1 regs less
    Reg 276 of GENERAL_REGS has 1 regs less
    Reg 251 of GENERAL_REGS has 1 regs less
    Reg 275 of GENERAL_REGS has 1 regs less
    Reg 273 of GENERAL_REGS has 1 regs less
    Reg 272 of GENERAL_REGS has 1 regs less
    Reg 258 of GENERAL_REGS has 1 regs less
    Reg 271 of GENERAL_REGS has 1 regs less
    Reg 268 of GENERAL_REGS has 1 regs less
    Reg 270 of GENERAL_REGS has 1 regs less
    Reg 269 of GENERAL_REGS has 1 regs less
    Reg 267 of GENERAL_REGS has 1 regs less
    Reg 266 of GENERAL_REGS has 1 regs less
    Reg 265 of GENERAL_REGS has 1 regs less
    Reg 263 of GENERAL_REGS has 1 regs less
    Reg 264 of GENERAL_REGS has 1 regs less
    Reg 260 of GENERAL_REGS has 1 regs less
    Reg 262 of GENERAL_REGS has 1 regs less
    Reg 261 of GENERAL_REGS has 1 regs less
    Reg 259 of GENERAL_REGS has 1 regs less
    Reg 255 of GENERAL_REGS has 1 regs less
    Reg 257 of GENERAL_REGS has 1 regs less
    Reg 253 of GENERAL_REGS has 1 regs less
    Reg 249 of GENERAL_REGS has 1 regs less
    Reg 245 of GENERAL_REGS has 1 regs less
    Reg 248 of GENERAL_REGS has 1 regs less
    Reg 247 of GENERAL_REGS has 1 regs less
    Reg 246 of GENERAL_REGS has 1 regs less
    Reg 244 of GENERAL_REGS has 1 regs less
    Reg 242 of GENERAL_REGS has 1 regs less
    Reg 218 of GENERAL_REGS has 1 regs less
    Reg 241 of GENERAL_REGS has 1 regs less
    Reg 238 of GENERAL_REGS has 1 regs less
    Reg 240 of GENERAL_REGS has 1 regs less
    Reg 239 of GENERAL_REGS has 1 regs less
    Reg 237 of GENERAL_REGS has 1 regs less
    Reg 236 of GENERAL_REGS has 1 regs less
    Reg 222 of GENERAL_REGS has 1 regs less
    Reg 235 of GENERAL_REGS has 1 regs less
    Reg 232 of GENERAL_REGS has 1 regs less
    Reg 234 of GENERAL_REGS has 1 regs less
    Reg 233 of GENERAL_REGS has 1 regs less
    Reg 231 of GENERAL_REGS has 1 regs less
    Reg 230 of GENERAL_REGS has 1 regs less
    Reg 229 of GENERAL_REGS has 1 regs less
    Reg 227 of GENERAL_REGS has 1 regs less
    Reg 228 of GENERAL_REGS has 1 regs less
    Reg 224 of GENERAL_REGS has 1 regs less
    Reg 226 of GENERAL_REGS has 1 regs less
    Reg 225 of GENERAL_REGS has 1 regs less
    Reg 223 of GENERAL_REGS has 1 regs less
    Reg 219 of GENERAL_REGS has 1 regs less
    Reg 221 of GENERAL_REGS has 1 regs less
    Reg 217 of GENERAL_REGS has 1 regs less
    Reg 189 of GENERAL_REGS has 1 regs less
    Reg 184 of GENERAL_REGS has 1 regs less
    Reg 209 of GENERAL_REGS has 1 regs less
    Reg 208 of GENERAL_REGS has 1 regs less
    Reg 183 of GENERAL_REGS has 1 regs less
    Reg 181 of GENERAL_REGS has 1 regs less
    Reg 148 of GENERAL_REGS has 1 regs less
    Reg 180 of GENERAL_REGS has 1 regs less
    Reg 172 of GENERAL_REGS has 1 regs less
    Reg 207 of GENERAL_REGS has 1 regs less
    Reg 206 of GENERAL_REGS has 1 regs less
    Reg 205 of GENERAL_REGS has 1 regs less
    Reg 171 of GENERAL_REGS has 1 regs less
    Reg 169 of GENERAL_REGS has 1 regs less
    Reg 144 of GENERAL_REGS has 1 regs less
    Reg 168 of GENERAL_REGS has 1 regs less
    Reg 163 of GENERAL_REGS has 1 regs less
    Reg 203 of GENERAL_REGS has 1 regs less
    Reg 202 of GENERAL_REGS has 1 regs less
    Reg 162 of GENERAL_REGS has 1 regs less
    Reg 159 of GENERAL_REGS has 1 regs less
    Reg 201 of GENERAL_REGS has 1 regs less
    Reg 156 of GENERAL_REGS has 1 regs less
    Reg 200 of GENERAL_REGS has 1 regs less
    Reg 150 of GENERAL_REGS has 1 regs less
    Reg 199 of GENERAL_REGS has 1 regs less
    Reg 151 of GENERAL_REGS has 1 regs less
    Reg 149 of GENERAL_REGS has 1 regs less
    Reg 145 of GENERAL_REGS has 1 regs less
    Reg 197 of GENERAL_REGS has 1 regs less
    Reg 143 of GENERAL_REGS has 1 regs less
      Pushing a133(r159,l1)
      Pushing a132(r162,l1)
      Pushing a131(r202,l1)
      Pushing a130(r203,l1)
      Pushing a129(r163,l1)
      Pushing a128(r168,l1)
      Pushing a126(r169,l1)
      Pushing a125(r171,l1)
      Pushing a124(r205,l1)
      Pushing a123(r206,l1)
      Pushing a122(r207,l1)
      Pushing a121(r172,l1)
      Pushing a120(r180,l1)
      Pushing a95(r236,l1)
      Pushing a94(r237,l1)
      Pushing a93(r239,l1)
      Pushing a92(r240,l1)
      Pushing a91(r238,l1)
      Pushing a90(r241,l1)
      Pushing a88(r242,l1)
      Pushing a87(r244,l1)
      Pushing a86(r246,l1)
      Pushing a85(r247,l1)
      Pushing a84(r248,l1)
      Pushing a83(r245,l1)
      Pushing a82(r249,l1)
      Pushing a55(r280,l1)
      Pushing a52(r283,l1)
      Pushing a51(r284,l1)
      Pushing a50(r281,l1)
      Pushing a49(r285,l1)
      Pushing a22(r316,l1)
      Pushing a19(r319,l1)
      Pushing a18(r320,l1)
      Pushing a17(r317,l1)
      Pushing a16(r321,l1)
      Pushing a142(r197,l1)
      Pushing a141(r145,l1)
      Pushing a140(r149,l1)
      Pushing a135(r156,l1)
      Pushing a136(r200,l1)
      Pushing a138(r199,l1)
      Pushing a137(r150,l1)
      Pushing a134(r201,l1)
      Pushing a118(r181,l1)
      Pushing a117(r183,l1)
      Pushing a116(r208,l1)
      Pushing a115(r209,l1)
      Pushing a114(r184,l1)
      Pushing a113(r189,l1)
      Pushing a111(r221,l1)
      Pushing a110(r219,l1)
      Pushing a109(r223,l1)
      Pushing a104(r227,l1)
      Pushing a105(r228,l1)
      Pushing a107(r226,l1)
      Pushing a106(r224,l1)
      Pushing a103(r229,l1)
      Pushing a102(r230,l1)
      Pushing a101(r231,l1)
      Pushing a100(r233,l1)
      Pushing a99(r234,l1)
      Pushing a98(r232,l1)
      Pushing a97(r235,l1)
      Pushing a71(r266,l1)
      Pushing a70(r267,l1)
      Pushing a69(r269,l1)
      Pushing a68(r270,l1)
      Pushing a67(r268,l1)
      Pushing a66(r271,l1)
      Pushing a38(r302,l1)
      Pushing a37(r303,l1)
      Pushing a36(r305,l1)
      Pushing a35(r306,l1)
      Pushing a34(r304,l1)
      Pushing a33(r307,l1)
      Pushing a139(r151,l1)
      Pushing a108(r225,l1)
      Pushing a119(r148,l1)
      Pushing a96(r222,l1)
      Pushing a127(r144,l1)
      Pushing a89(r218,l1)
      Pushing a8(r182,l1)
      Pushing a143(r143,l1)
      Pushing a112(r217,l1)
      Pushing a81(r253,l1)
      Pushing a48(r289,l1)
      Pushing a7(r161,l1)
      Pushing a21(r318,l1)(potential spill: pri=17, cost=340)
      Pushing a25(r313,l1)
      Pushing a23(r314,l1)
      Pushing a54(r282,l1)(potential spill: pri=17, cost=340)
      Pushing a58(r277,l1)
      Pushing a56(r278,l1)
      Pushing a29(r311,l1)(potential spill: pri=21, cost=340)
      Pushing a31(r308,l1)
      Pushing a30(r309,l1)
      Pushing a62(r275,l1)(potential spill: pri=21, cost=340)
      Pushing a64(r272,l1)
      Pushing a63(r273,l1)
      Pushing a26(r310,l1)(potential spill: pri=24, cost=340)
      Pushing a27(r312,l1)
      Pushing a59(r274,l1)(potential spill: pri=24, cost=340)
      Pushing a60(r276,l1)
      Pushing a41(r300,l1)(potential spill: pri=81, cost=1300)
      Pushing a74(r264,l1)(potential spill: pri=81, cost=1300)
      Pushing a42(r296,l1)(potential spill: pri=86, cost=1300)
      Pushing a46(r291,l1)(potential spill: pri=86, cost=1300)
      Pushing a47(r293,l1)
      Pushing a75(r260,l1)(potential spill: pri=86, cost=1300)
      Pushing a79(r255,l1)(potential spill: pri=86, cost=1300)
      Pushing a80(r257,l1)
      Pushing a40(r299,l1)(potential spill: pri=92, cost=1300)
      Pushing a39(r301,l1)
      Pushing a43(r298,l1)(potential spill: pri=92, cost=1300)
      Pushing a73(r263,l1)(potential spill: pri=92, cost=1300)
      Pushing a72(r265,l1)
      Pushing a76(r262,l1)(potential spill: pri=92, cost=1300)
      Pushing a44(r297,l1)(potential spill: pri=139, cost=1950)
      Pushing a45(r295,l1)
      Pushing a32(r294,l1)
      Pushing a28(r287,l1)
      Pushing a24(r290,l1)
      Pushing a20(r286,l1)
      Pushing a77(r261,l1)(potential spill: pri=139, cost=1950)
      Pushing a78(r259,l1)
      Pushing a65(r258,l1)
      Pushing a61(r251,l1)
      Pushing a57(r254,l1)
      Pushing a53(r250,l1)
      Pushing a11(r195,l1)
      Pushing a9(r187,l1)
      Pushing a14(r213,l1)
      Pushing a15(r212,l1)
      Pushing a10(r194,l1)
      Popping a10(r194,l1)  -- assign reg 0
      Popping a15(r212,l1)  -- assign reg 2
      Popping a14(r213,l1)  -- assign reg 4
      Popping a9(r187,l1)  -- assign reg 3
      Popping a11(r195,l1)  -- assign reg 1
      Popping a53(r250,l1)  -- assign reg 6
      Popping a57(r254,l1)  -- assign reg 7
      Popping a61(r251,l1)  -- assign reg 12
      Popping a65(r258,l1)  -- assign reg 9
      Popping a78(r259,l1)  -- assign reg 10
      Popping a77(r261,l1)  -- assign reg 11
      Popping a20(r286,l1)  -- assign reg 6
      Popping a24(r290,l1)  -- assign reg 7
      Popping a28(r287,l1)  -- assign reg 12
      Popping a32(r294,l1)  -- assign reg 9
      Popping a45(r295,l1)  -- assign reg 10
      Popping a44(r297,l1)  -- assign reg 11
      Popping a76(r262,l1)  -- assign reg 10
      Popping a72(r265,l1)  -- assign reg 11
      Popping a73(r263,l1)  -- assign reg 10
      Popping a43(r298,l1)  -- assign reg 10
      Popping a39(r301,l1)  -- assign reg 11
      Popping a40(r299,l1)  -- assign reg 10
      Popping a80(r257,l1)  -- assign reg 9
      Popping a79(r255,l1)  -- assign reg 10
      Popping a75(r260,l1)  -- spill
      Popping a47(r293,l1)  -- assign reg 9
      Popping a46(r291,l1)  -- assign reg 10
      Popping a42(r296,l1)  -- spill
      Popping a74(r264,l1)  -- assign reg 11
      Popping a41(r300,l1)  -- assign reg 11
      Popping a60(r276,l1)  -- assign reg 10
      Popping a59(r274,l1)  -- assign reg 11
      Popping a27(r312,l1)  -- assign reg 10
      Popping a26(r310,l1)  -- assign reg 11
      Popping a63(r273,l1)  -- assign reg 10
      Popping a64(r272,l1)  -- assign reg 10
      Popping a62(r275,l1)  -- spill
      Popping a30(r309,l1)  -- assign reg 10
      Popping a31(r308,l1)  -- assign reg 10
      Popping a29(r311,l1)  -- spill
      Popping a56(r278,l1)  -- assign reg 10
      Popping a58(r277,l1)  -- assign reg 10
      Popping a54(r282,l1)  -- spill
      Popping a23(r314,l1)  -- assign reg 10
      Popping a25(r313,l1)  -- assign reg 10
      Popping a21(r318,l1)  -- spill
      Popping a7(r161,l1)  -- assign reg 2
      Popping a48(r289,l1)  -- assign reg 9
      Popping a81(r253,l1)  -- assign reg 9
      Popping a112(r217,l1)  -- assign reg 6
      Popping a143(r143,l1)  -- assign reg 6
      Popping a8(r182,l1)  -- assign reg 4
      Popping a89(r218,l1)  -- assign reg 7
      Popping a127(r144,l1)  -- assign reg 7
      Popping a96(r222,l1)  -- assign reg 6
      Popping a119(r148,l1)  -- assign reg 6
      Popping a108(r225,l1)  -- assign reg 12
      Popping a139(r151,l1)  -- assign reg 12
      Popping a33(r307,l1)  -- assign reg 6
      Popping a34(r304,l1)  -- assign reg 7
      Popping a35(r306,l1)  -- assign reg 12
      Popping a36(r305,l1)  -- assign reg 6
      Popping a37(r303,l1)  -- assign reg 7
      Popping a38(r302,l1)  -- assign reg 7
      Popping a66(r271,l1)  -- assign reg 6
      Popping a67(r268,l1)  -- assign reg 7
      Popping a68(r270,l1)  -- assign reg 12
      Popping a69(r269,l1)  -- assign reg 6
      Popping a70(r267,l1)  -- assign reg 7
      Popping a71(r266,l1)  -- assign reg 7
      Popping a97(r235,l1)  -- assign reg 6
      Popping a98(r232,l1)  -- assign reg 7
      Popping a99(r234,l1)  -- assign reg 6
      Popping a100(r233,l1)  -- assign reg 12
      Popping a101(r231,l1)  -- assign reg 6
      Popping a102(r230,l1)  -- assign reg 7
      Popping a103(r229,l1)  -- assign reg 12
      Popping a106(r224,l1)  -- assign reg 9
      Popping a107(r226,l1)  -- assign reg 10
      Popping a105(r228,l1)  -- assign reg 12
      Popping a104(r227,l1)  -- assign reg 9
      Popping a109(r223,l1)  -- assign reg 9
      Popping a110(r219,l1)  -- assign reg 9
      Popping a111(r221,l1)  -- assign reg 6
      Popping a113(r189,l1)  -- assign reg 6
      Popping a114(r184,l1)  -- assign reg 7
      Popping a115(r209,l1)  -- assign reg 6
      Popping a116(r208,l1)  -- assign reg 12
      Popping a117(r183,l1)  -- assign reg 6
      Popping a118(r181,l1)  -- assign reg 7
      Popping a134(r201,l1)  -- assign reg 12
      Popping a137(r150,l1)  -- assign reg 9
      Popping a138(r199,l1)  -- assign reg 10
      Popping a136(r200,l1)  -- assign reg 12
      Popping a135(r156,l1)  -- assign reg 9
      Popping a140(r149,l1)  -- assign reg 9
      Popping a141(r145,l1)  -- assign reg 9
      Popping a142(r197,l1)  -- assign reg 6
      Popping a16(r321,l1)  -- assign reg 6
      Popping a17(r317,l1)  -- assign reg 7
      Popping a18(r320,l1)  -- assign reg 6
      Popping a19(r319,l1)  -- assign reg 6
      Popping a22(r316,l1)  -- assign reg 7
      Popping a49(r285,l1)  -- assign reg 6
      Popping a50(r281,l1)  -- assign reg 7
      Popping a51(r284,l1)  -- assign reg 6
      Popping a52(r283,l1)  -- assign reg 6
      Popping a55(r280,l1)  -- assign reg 7
      Popping a82(r249,l1)  -- assign reg 7
      Popping a83(r245,l1)  -- assign reg 7
      Popping a84(r248,l1)  -- assign reg 12
      Popping a85(r247,l1)  -- assign reg 12
      Popping a86(r246,l1)  -- assign reg 12
      Popping a87(r244,l1)  -- assign reg 7
      Popping a88(r242,l1)  -- assign reg 9
      Popping a90(r241,l1)  -- assign reg 9
      Popping a91(r238,l1)  -- assign reg 10
      Popping a92(r240,l1)  -- assign reg 9
      Popping a93(r239,l1)  -- assign reg 9
      Popping a94(r237,l1)  -- assign reg 10
      Popping a95(r236,l1)  -- assign reg 10
      Popping a120(r180,l1)  -- assign reg 7
      Popping a121(r172,l1)  -- assign reg 7
      Popping a122(r207,l1)  -- assign reg 12
      Popping a123(r206,l1)  -- assign reg 12
      Popping a124(r205,l1)  -- assign reg 12
      Popping a125(r171,l1)  -- assign reg 7
      Popping a126(r169,l1)  -- assign reg 9
      Popping a128(r168,l1)  -- assign reg 9
      Popping a129(r163,l1)  -- assign reg 10
      Popping a130(r203,l1)  -- assign reg 9
      Popping a131(r202,l1)  -- assign reg 9
      Popping a132(r162,l1)  -- assign reg 10
      Popping a133(r159,l1)  -- assign reg 10
Disposition:
  143:r143 l1     6  127:r144 l1     7  141:r145 l1     9  119:r148 l1     6
  140:r149 l1     9  137:r150 l1     9  139:r151 l1    12  135:r156 l1     9
  133:r159 l1    10    7:r161 l1     2    2:r161 l0     2  132:r162 l1    10
  129:r163 l1    10  128:r168 l1     9  126:r169 l1     9  125:r171 l1     7
  121:r172 l1     7  120:r180 l1     7  118:r181 l1     7    8:r182 l1     4
    3:r182 l0     4  117:r183 l1     6  114:r184 l1     7    9:r187 l1     3
    5:r187 l0     3  113:r189 l1     6   10:r194 l1     0    4:r194 l0     0
   11:r195 l1     1    6:r195 l0     1  142:r197 l1     6  138:r199 l1    10
  136:r200 l1    12  134:r201 l1    12  131:r202 l1     9  130:r203 l1     9
  124:r205 l1    12  123:r206 l1    12  122:r207 l1    12  116:r208 l1    12
  115:r209 l1     6   12:r210 l1     5    1:r210 l0     5   13:r211 l1     8
    0:r211 l0     8   15:r212 l1     2   14:r213 l1     4  112:r217 l1     6
   89:r218 l1     7  110:r219 l1     9  111:r221 l1     6   96:r222 l1     6
  109:r223 l1     9  106:r224 l1     9  108:r225 l1    12  107:r226 l1    10
  104:r227 l1     9  105:r228 l1    12  103:r229 l1    12  102:r230 l1     7
  101:r231 l1     6   98:r232 l1     7  100:r233 l1    12   99:r234 l1     6
   97:r235 l1     6   95:r236 l1    10   94:r237 l1    10   91:r238 l1    10
   93:r239 l1     9   92:r240 l1     9   90:r241 l1     9   88:r242 l1     9
   87:r244 l1     7   83:r245 l1     7   86:r246 l1    12   85:r247 l1    12
   84:r248 l1    12   82:r249 l1     7   53:r250 l1     6   61:r251 l1    12
   81:r253 l1     9   57:r254 l1     7   79:r255 l1    10   80:r257 l1     9
   65:r258 l1     9   78:r259 l1    10   75:r260 l1   mem   77:r261 l1    11
   76:r262 l1    10   73:r263 l1    10   74:r264 l1    11   72:r265 l1    11
   71:r266 l1     7   70:r267 l1     7   67:r268 l1     7   69:r269 l1     6
   68:r270 l1    12   66:r271 l1     6   64:r272 l1    10   63:r273 l1    10
   59:r274 l1    11   62:r275 l1   mem   60:r276 l1    10   58:r277 l1    10
   56:r278 l1    10   55:r280 l1     7   50:r281 l1     7   54:r282 l1   mem
   52:r283 l1     6   51:r284 l1     6   49:r285 l1     6   20:r286 l1     6
   28:r287 l1    12   48:r289 l1     9   24:r290 l1     7   46:r291 l1    10
   47:r293 l1     9   32:r294 l1     9   45:r295 l1    10   42:r296 l1   mem
   44:r297 l1    11   43:r298 l1    10   40:r299 l1    10   41:r300 l1    11
   39:r301 l1    11   38:r302 l1     7   37:r303 l1     7   34:r304 l1     7
   36:r305 l1     6   35:r306 l1    12   33:r307 l1     6   31:r308 l1    10
   30:r309 l1    10   26:r310 l1    11   29:r311 l1   mem   27:r312 l1    10
   25:r313 l1    10   23:r314 l1    10   22:r316 l1     7   17:r317 l1     7
   21:r318 l1   mem   19:r319 l1     6   18:r320 l1     6   16:r321 l1     6
New iteration of spill/restore move
      Changing RTL for loop 1 (header bb3)
  2 vs parent 2:      Creating newreg=322 from oldreg=161
  4 vs parent 4:      Creating newreg=323 from oldreg=182
  3 vs parent 3:      Creating newreg=324 from oldreg=187
  0 vs parent 0:      Creating newreg=325 from oldreg=194
  1 vs parent 1:      Creating newreg=326 from oldreg=195
rescanning insn with uid = 271.
deleting insn with uid = 271.
rescanning insn with uid = 272.
deleting insn with uid = 272.
rescanning insn with uid = 273.
deleting insn with uid = 273.
rescanning insn with uid = 251.
deleting insn with uid = 251.
rescanning insn with uid = 255.
deleting insn with uid = 255.
rescanning insn with uid = 264.
deleting insn with uid = 264.
rescanning insn with uid = 253.
deleting insn with uid = 253.
rescanning insn with uid = 254.
deleting insn with uid = 254.
rescanning insn with uid = 258.
deleting insn with uid = 258.
rescanning insn with uid = 259.
deleting insn with uid = 259.
rescanning insn with uid = 262.
deleting insn with uid = 262.
rescanning insn with uid = 263.
deleting insn with uid = 263.
rescanning insn with uid = 268.
deleting insn with uid = 268.
rescanning insn with uid = 241.
deleting insn with uid = 241.
rescanning insn with uid = 245.
deleting insn with uid = 245.
rescanning insn with uid = 243.
deleting insn with uid = 243.
rescanning insn with uid = 244.
deleting insn with uid = 244.
rescanning insn with uid = 248.
deleting insn with uid = 248.
rescanning insn with uid = 224.
deleting insn with uid = 224.
rescanning insn with uid = 231.
deleting insn with uid = 231.
rescanning insn with uid = 229.
deleting insn with uid = 229.
rescanning insn with uid = 230.
deleting insn with uid = 230.
rescanning insn with uid = 234.
deleting insn with uid = 234.
rescanning insn with uid = 219.
deleting insn with uid = 219.
rescanning insn with uid = 186.
deleting insn with uid = 186.
rescanning insn with uid = 190.
deleting insn with uid = 190.
rescanning insn with uid = 199.
deleting insn with uid = 199.
rescanning insn with uid = 188.
deleting insn with uid = 188.
rescanning insn with uid = 189.
deleting insn with uid = 189.
rescanning insn with uid = 193.
deleting insn with uid = 193.
rescanning insn with uid = 194.
deleting insn with uid = 194.
rescanning insn with uid = 197.
deleting insn with uid = 197.
rescanning insn with uid = 198.
deleting insn with uid = 198.
rescanning insn with uid = 203.
deleting insn with uid = 203.
rescanning insn with uid = 176.
deleting insn with uid = 176.
rescanning insn with uid = 180.
deleting insn with uid = 180.
rescanning insn with uid = 178.
deleting insn with uid = 178.
rescanning insn with uid = 179.
deleting insn with uid = 179.
rescanning insn with uid = 183.
deleting insn with uid = 183.
rescanning insn with uid = 159.
deleting insn with uid = 159.
rescanning insn with uid = 166.
deleting insn with uid = 166.
rescanning insn with uid = 164.
deleting insn with uid = 164.
rescanning insn with uid = 165.
deleting insn with uid = 165.
rescanning insn with uid = 169.
deleting insn with uid = 169.
rescanning insn with uid = 154.
deleting insn with uid = 154.
rescanning insn with uid = 121.
deleting insn with uid = 121.
rescanning insn with uid = 125.
deleting insn with uid = 125.
rescanning insn with uid = 134.
deleting insn with uid = 134.
rescanning insn with uid = 123.
deleting insn with uid = 123.
rescanning insn with uid = 124.
deleting insn with uid = 124.
rescanning insn with uid = 128.
deleting insn with uid = 128.
rescanning insn with uid = 129.
deleting insn with uid = 129.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 133.
deleting insn with uid = 133.
rescanning insn with uid = 138.
deleting insn with uid = 138.
rescanning insn with uid = 111.
deleting insn with uid = 111.
rescanning insn with uid = 115.
deleting insn with uid = 115.
rescanning insn with uid = 113.
deleting insn with uid = 113.
rescanning insn with uid = 114.
deleting insn with uid = 114.
rescanning insn with uid = 118.
deleting insn with uid = 118.
rescanning insn with uid = 94.
deleting insn with uid = 94.
rescanning insn with uid = 101.
deleting insn with uid = 101.
rescanning insn with uid = 99.
deleting insn with uid = 99.
rescanning insn with uid = 100.
deleting insn with uid = 100.
rescanning insn with uid = 104.
deleting insn with uid = 104.
rescanning insn with uid = 281.
deleting insn with uid = 281.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 282.
deleting insn with uid = 282.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 67.
deleting insn with uid = 67.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 66.
deleting insn with uid = 66.
rescanning insn with uid = 68.
deleting insn with uid = 68.
rescanning insn with uid = 70.
deleting insn with uid = 70.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 47.
deleting insn with uid = 47.
rescanning insn with uid = 56.
deleting insn with uid = 56.
rescanning insn with uid = 45.
deleting insn with uid = 45.
rescanning insn with uid = 46.
deleting insn with uid = 46.
rescanning insn with uid = 48.
deleting insn with uid = 48.
rescanning insn with uid = 50.
deleting insn with uid = 50.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 54.
deleting insn with uid = 54.
rescanning insn with uid = 55.
deleting insn with uid = 55.
rescanning insn with uid = 57.
deleting insn with uid = 57.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 26.
deleting insn with uid = 26.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 29.
deleting insn with uid = 29.
rescanning insn with uid = 32.
deleting insn with uid = 32.
rescanning insn with uid = 33.
deleting insn with uid = 33.
rescanning insn with uid = 35.
deleting insn with uid = 35.
rescanning insn with uid = 37.
deleting insn with uid = 37.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 22.
deleting insn with uid = 22.
scanning new insn with uid = 309.
scanning new insn with uid = 310.
scanning new insn with uid = 311.
scanning new insn with uid = 312.
scanning new insn with uid = 313.
    Adding cp180:a2r161-a7r322
    Adding range [201..201] to allocno a2r161
    Adding cp181:a3r182-a8r323
    Adding range [201..203] to allocno a3r182
    Adding cp182:a5r187-a9r324
    Adding range [201..205] to allocno a5r187
    Adding cp183:a4r194-a10r325
    Adding range [201..207] to allocno a4r194
    Adding cp184:a6r195-a11r326
    Adding range [201..209] to allocno a6r195
    Adding range [202..210] to allocno a7r322
    Adding range [204..210] to allocno a8r323
    Adding range [206..210] to allocno a9r324
    Adding range [208..210] to allocno a10r325
    Adding range [210..210] to allocno a11r326
    Adding range [201..210] to live through  allocno a1r210
    Adding range [201..210] to live through  allocno a0r211
    New r322: setting preferred GENERAL_REGS, alternative NO_REGS
    New r323: setting preferred GENERAL_REGS, alternative NO_REGS
    New r324: setting preferred LO_REGS, alternative GENERAL_REGS
    New r325: setting preferred GENERAL_REGS, alternative NO_REGS
    New r326: setting preferred GENERAL_REGS, alternative NO_REGS
Flattening IR
      Moving ranges of a13r211 to a0r211:  [2..199]
      Moving ranges of a12r210 to a1r210:  [2..199]
      Remove cp90:a2r161-c145r212
      Remove cp91:a3r182-c144r213
      Remove cp92:c160r309-c161r308
      Remove cp93:c157r312-c159r311
      Remove cp94:c155r313-c157r312
      Remove cp95:c155r313-c156r310
      Remove cp96:c152r316-c153r314
      Remove cp97:c152r316-c154r290
      Remove cp98:c149r319-c151r318
      Remove cp99:c149r319-c150r286
      Remove cp100:c148r320-c149r319
      Remove cp101:c146r321-c148r320
      Remove cp102:c146r321-c147r317
      Remove cp103:c162r294-c167r303
      Remove cp104:c167r303-c168r302
      Remove cp105:c165r306-c166r305
      Remove cp106:c158r287-c165r306
      Remove cp107:c163r307-c165r306
      Remove cp108:c163r307-c164r304
      Remove cp109:c162r294-c177r293
      Remove cp110:c175r295-c176r291
      Remove cp111:c171r300-c174r297
      Remove cp112:c170r299-c173r298
      Remove cp113:c170r299-c172r296
      Remove cp114:c169r301-c171r300
      Remove cp115:c193r273-c194r272
      Remove cp116:c190r276-c192r275
      Remove cp117:c188r277-c190r276
      Remove cp118:c188r277-c189r274
      Remove cp119:c185r280-c186r278
      Remove cp120:c185r280-c187r254
      Remove cp121:c182r283-c184r282
      Remove cp122:c182r283-c183r250
      Remove cp123:c181r284-c182r283
      Remove cp124:c179r285-c181r284
      Remove cp125:c179r285-c180r281
      Remove cp126:c195r258-c200r267
      Remove cp127:c200r267-c201r266
      Remove cp128:c198r270-c199r269
      Remove cp129:c191r251-c198r270
      Remove cp130:c196r271-c198r270
      Remove cp131:c196r271-c197r268
      Remove cp132:c195r258-c210r257
      Remove cp133:c208r259-c209r255
      Remove cp134:c204r264-c207r261
      Remove cp135:c203r263-c206r262
      Remove cp136:c203r263-c205r260
      Remove cp137:c202r265-c204r264
      Remove cp138:c224r237-c225r236
      Remove cp139:c222r240-c223r239
      Remove cp140:c220r241-c222r240
      Remove cp141:c220r241-c221r238
      Remove cp142:c217r244-c218r242
      Remove cp143:c217r244-c219r218
      Remove cp144:c215r247-c216r246
      Remove cp145:c214r248-c215r247
      Remove cp146:c212r249-c214r248
      Remove cp147:c212r249-c213r245
      Remove cp148:c226r222-c231r231
      Remove cp149:c231r231-c232r230
      Remove cp150:c229r234-c230r233
      Remove cp151:c227r235-c229r234
      Remove cp152:c227r235-c228r232
      Remove cp153:c226r222-c241r221
      Remove cp154:c239r223-c240r219
      Remove cp155:c235r228-c238r225
      Remove cp156:c234r227-c237r226
      Remove cp157:c234r227-c236r224
      Remove cp158:c233r229-c235r228
      Remove cp159:c247r183-c249r148
      Remove cp160:c247r183-c248r181
      Remove cp161:c245r209-c246r208
      Remove cp162:c243r189-c245r209
      Remove cp163:c243r189-c244r184
      Remove cp164:c262r162-c263r159
      Remove cp165:c260r203-c261r202
      Remove cp166:c258r168-c260r203
      Remove cp167:c258r168-c259r163
      Remove cp168:c255r171-c256r169
      Remove cp169:c255r171-c257r144
      Remove cp170:c253r206-c254r205
      Remove cp171:c252r207-c253r206
      Remove cp172:c250r180-c252r207
      Remove cp173:c250r180-c251r172
      Remove cp174:c249r148-c272r197
      Remove cp175:c270r149-c271r145
      Remove cp176:c266r200-c269r151
      Remove cp177:c265r156-c268r199
      Remove cp178:c265r156-c267r150
      Remove cp179:c264r201-c266r200
      Remove a12r210
      Remove a13r211
      Remove a144r213
      Remove a145r212
      Remove a146r321
      Remove a147r317
      Remove a148r320
      Remove a149r319
      Remove a150r286
      Remove a151r318
      Remove a152r316
      Remove a153r314
      Remove a154r290
      Remove a155r313
      Remove a156r310
      Remove a157r312
      Remove a158r287
      Remove a159r311
      Remove a160r309
      Remove a161r308
      Remove a162r294
      Remove a163r307
      Remove a164r304
      Remove a165r306
      Remove a166r305
      Remove a167r303
      Remove a168r302
      Remove a169r301
      Remove a170r299
      Remove a171r300
      Remove a172r296
      Remove a173r298
      Remove a174r297
      Remove a175r295
      Remove a176r291
      Remove a177r293
      Remove a178r289
      Remove a179r285
      Remove a180r281
      Remove a181r284
      Remove a182r283
      Remove a183r250
      Remove a184r282
      Remove a185r280
      Remove a186r278
      Remove a187r254
      Remove a188r277
      Remove a189r274
      Remove a190r276
      Remove a191r251
      Remove a192r275
      Remove a193r273
      Remove a194r272
      Remove a195r258
      Remove a196r271
      Remove a197r268
      Remove a198r270
      Remove a199r269
      Remove a200r267
      Remove a201r266
      Remove a202r265
      Remove a203r263
      Remove a204r264
      Remove a205r260
      Remove a206r262
      Remove a207r261
      Remove a208r259
      Remove a209r255
      Remove a210r257
      Remove a211r253
      Remove a212r249
      Remove a213r245
      Remove a214r248
      Remove a215r247
      Remove a216r246
      Remove a217r244
      Remove a218r242
      Remove a219r218
      Remove a220r241
      Remove a221r238
      Remove a222r240
      Remove a223r239
      Remove a224r237
      Remove a225r236
      Remove a226r222
      Remove a227r235
      Remove a228r232
      Remove a229r234
      Remove a230r233
      Remove a231r231
      Remove a232r230
      Remove a233r229
      Remove a234r227
      Remove a235r228
      Remove a236r224
      Remove a237r226
      Remove a238r225
      Remove a239r223
      Remove a240r219
      Remove a241r221
      Remove a242r217
      Remove a243r189
      Remove a244r184
      Remove a245r209
      Remove a246r208
      Remove a247r183
      Remove a248r181
      Remove a249r148
      Remove a250r180
      Remove a251r172
      Remove a252r207
      Remove a253r206
      Remove a254r205
      Remove a255r171
      Remove a256r169
      Remove a257r144
      Remove a258r168
      Remove a259r163
      Remove a260r203
      Remove a261r202
      Remove a262r162
      Remove a263r159
      Remove a264r201
      Remove a265r156
      Remove a266r200
      Remove a267r150
      Remove a268r199
      Remove a269r151
      Remove a270r149
      Remove a271r145
      Remove a272r197
      Remove a273r143
Compressing live ranges: from 211 to 210 - 99%
Ranges after the compression:
 a0(r211): [200..209] [2..199] [0..0]
 a1(r210): [200..209] [0..199]
 a2(r161): [200..200] [0..1]
 a3(r182): [200..202] [0..1]
 a4(r194): [200..206] [0..1]
 a5(r187): [200..204] [0..1]
 a6(r195): [200..208] [0..1]
 a7(r322): [201..209] [152..199] [2..5]
 a8(r323): [203..209] [150..199] [2..3]
 a9(r324): [205..209] [2..199]
 a10(r325): [207..209] [2..199]
 a11(r326): [209..209] [2..199]
 a14(r213): [4..149]
 a15(r212): [6..151]
 a16(r321): [6..7]
 a17(r317): [8..13]
 a18(r320): [8..9]
 a19(r319): [10..11]
 a20(r286): [38..53] [12..27]
 a21(r318): [12..27]
 a22(r316): [14..15]
 a23(r314): [16..17]
 a24(r290): [38..53] [16..27]
 a25(r313): [18..19]
 a26(r310): [20..23]
 a27(r312): [20..21]
 a28(r287): [32..53] [6..27]
 a29(r311): [22..27]
 a30(r309): [24..25]
 a31(r308): [26..27]
 a32(r294): [36..49] [6..27]
 a33(r307): [28..29]
 a34(r304): [30..33]
 a35(r306): [30..31]
 a36(r305): [32..37]
 a37(r303): [34..35]
 a38(r302): [36..37]
 a39(r301): [38..39]
 a40(r299): [38..41]
 a41(r300): [40..43]
 a42(r296): [42..45]
 a43(r298): [42..45]
 a44(r297): [44..51]
 a45(r295): [46..47]
 a46(r291): [48..51]
 a47(r293): [50..51]
 a48(r289): [52..53]
 a49(r285): [54..55]
 a50(r281): [56..61]
 a51(r284): [56..57]
 a52(r283): [58..59]
 a53(r250): [86..101] [60..75]
 a54(r282): [60..75]
 a55(r280): [62..63]
 a56(r278): [64..65]
 a57(r254): [86..101] [64..75]
 a58(r277): [66..67]
 a59(r274): [68..71]
 a60(r276): [68..69]
 a61(r251): [80..101] [54..75]
 a62(r275): [70..75]
 a63(r273): [72..73]
 a64(r272): [74..75]
 a65(r258): [84..97] [54..75]
 a66(r271): [76..77]
 a67(r268): [78..81]
 a68(r270): [78..79]
 a69(r269): [80..85]
 a70(r267): [82..83]
 a71(r266): [84..85]
 a72(r265): [86..87]
 a73(r263): [86..89]
 a74(r264): [88..91]
 a75(r260): [90..93]
 a76(r262): [90..93]
 a77(r261): [92..99]
 a78(r259): [94..95]
 a79(r255): [96..99]
 a80(r257): [98..99]
 a81(r253): [100..101]
 a82(r249): [102..103]
 a83(r245): [104..109]
 a84(r248): [104..105]
 a85(r247): [106..107]
 a86(r246): [108..123]
 a87(r244): [110..111]
 a88(r242): [112..113]
 a89(r218): [134..151] [112..123]
 a90(r241): [114..115]
 a91(r238): [116..119]
 a92(r240): [116..117]
 a93(r239): [118..123]
 a94(r237): [120..121]
 a95(r236): [122..123]
 a96(r222): [132..145] [102..123]
 a97(r235): [124..125]
 a98(r232): [126..129]
 a99(r234): [126..127]
 a100(r233): [128..133]
 a101(r231): [130..131]
 a102(r230): [132..133]
 a103(r229): [134..135]
 a104(r227): [134..137]
 a105(r228): [136..139]
 a106(r224): [138..141]
 a107(r226): [138..141]
 a108(r225): [140..147]
 a109(r223): [142..143]
 a110(r219): [144..147]
 a111(r221): [146..147]
 a112(r217): [148..151]
 a113(r189): [152..153]
 a114(r184): [154..157]
 a115(r209): [154..155]
 a116(r208): [156..161]
 a117(r183): [158..159]
 a118(r181): [160..161]
 a119(r148): [160..195]
 a120(r180): [162..163]
 a121(r172): [164..169]
 a122(r207): [164..165]
 a123(r206): [166..167]
 a124(r205): [168..183]
 a125(r171): [170..171]
 a126(r169): [172..173]
 a127(r144): [172..199]
 a128(r168): [174..175]
 a129(r163): [176..179]
 a130(r203): [176..177]
 a131(r202): [178..183]
 a132(r162): [180..181]
 a133(r159): [182..183]
 a134(r201): [184..185]
 a135(r156): [184..187]
 a136(r200): [186..189]
 a137(r150): [188..191]
 a138(r199): [188..191]
 a139(r151): [190..197]
 a140(r149): [192..193]
 a141(r145): [194..197]
 a142(r197): [196..197]
 a143(r143): [198..199]
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 28 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 24 (    1)
+++Costs: overall 5996, reg 2036, mem 3960, ld 0, st 0, move 580
+++       move loops 0, new jumps 0
insn=11, live_throughout: 0, 13, 14, dead_or_set: 1, 195
insn=13, live_throughout: 0, 13, 14, 195, dead_or_set: 182
insn=17, live_throughout: 0, 13, 14, 182, 195, dead_or_set: 187
insn=10, live_throughout: 13, 14, 182, 187, 195, dead_or_set: 0, 194
insn=14, live_throughout: 13, 14, 182, 187, 194, 195, dead_or_set: 161
insn=20, live_throughout: 13, 14, 161, 182, 187, 194, 195, dead_or_set: 210
insn=28, live_throughout: 13, 14, 161, 182, 187, 194, 195, 210, dead_or_set: 211
insn=309, live_throughout: 13, 14, 182, 187, 194, 195, 210, 211, dead_or_set: 161, 322
insn=310, live_throughout: 13, 14, 187, 194, 195, 210, 211, 322, dead_or_set: 182, 323
insn=311, live_throughout: 13, 14, 194, 195, 210, 211, 322, 323, dead_or_set: 187, 324
insn=312, live_throughout: 13, 14, 195, 210, 211, 322, 323, 324, dead_or_set: 194, 325
insn=313, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, dead_or_set: 195, 326
insn=75, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=21, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 143
insn=22, live_throughout: 13, 14, 143, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 144
insn=23, live_throughout: 13, 14, 144, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 143
insn=24, live_throughout: 13, 14, 144, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=26, live_throughout: 13, 14, 144, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 145
insn=34, live_throughout: 13, 14, 144, 145, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 151
insn=29, live_throughout: 13, 14, 144, 145, 151, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 197
insn=30, live_throughout: 13, 14, 144, 145, 151, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 148, 197
insn=31, live_throughout: 13, 14, 144, 148, 151, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 145, 149
insn=32, live_throughout: 13, 14, 144, 148, 151, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 149
insn=33, live_throughout: 13, 14, 144, 148, 151, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 150
insn=35, live_throughout: 13, 14, 144, 148, 150, 151, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 199
insn=38, live_throughout: 13, 14, 144, 148, 150, 199, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 151, 200
insn=36, live_throughout: 13, 14, 144, 148, 200, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 150, 156, 199
insn=39, live_throughout: 13, 14, 144, 148, 156, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 200, 201
insn=37, live_throughout: 13, 14, 144, 148, 201, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 156
insn=40, live_throughout: 13, 14, 144, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 201
insn=41, live_throughout: 13, 14, 144, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=43, live_throughout: 13, 14, 144, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 159
insn=47, live_throughout: 13, 14, 144, 148, 159, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 202
insn=56, live_throughout: 13, 14, 144, 148, 159, 202, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 205
insn=44, live_throughout: 13, 14, 144, 148, 202, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 159, 162
insn=45, live_throughout: 13, 14, 144, 148, 202, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 162
insn=46, live_throughout: 13, 14, 144, 148, 202, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 163
insn=48, live_throughout: 13, 14, 144, 148, 163, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 202, 203
insn=49, live_throughout: 13, 14, 144, 148, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 163, 168, 203
insn=50, live_throughout: 13, 14, 144, 148, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 168
insn=51, live_throughout: 13, 14, 144, 148, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 169
insn=53, live_throughout: 13, 14, 148, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 144, 169, 171
insn=54, live_throughout: 13, 14, 148, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 171
insn=55, live_throughout: 13, 14, 148, 205, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 172
insn=57, live_throughout: 13, 14, 148, 172, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 205, 206
insn=58, live_throughout: 13, 14, 148, 172, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 206, 207
insn=59, live_throughout: 13, 14, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 172, 180, 207
insn=60, live_throughout: 13, 14, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 180
insn=61, live_throughout: 13, 14, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=63, live_throughout: 13, 14, 148, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 181
insn=67, live_throughout: 13, 14, 148, 181, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 208
insn=64, live_throughout: 13, 14, 208, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 148, 181, 183
insn=65, live_throughout: 13, 14, 208, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 183
insn=66, live_throughout: 13, 14, 208, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 184
insn=68, live_throughout: 13, 14, 184, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 208, 209
insn=69, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 184, 189, 209
insn=70, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 189
insn=71, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=281, live_throughout: 13, 14, 210, 211, 323, 324, 325, 326, dead_or_set: 212, 322
insn=88, live_throughout: 13, 14, 210, 211, 212, 323, 324, 325, 326, dead_or_set: 217
insn=89, live_throughout: 13, 14, 210, 211, 212, 217, 323, 324, 325, 326, dead_or_set: 218
insn=282, live_throughout: 13, 14, 210, 211, 212, 217, 218, 324, 325, 326, dead_or_set: 213, 323
insn=90, live_throughout: 13, 14, 210, 211, 212, 213, 218, 324, 325, 326, dead_or_set: 217
insn=91, live_throughout: 13, 14, 210, 211, 212, 213, 218, 324, 325, 326, dead_or_set: 
insn=288, live_throughout: 13, 14, 210, 211, 212, 213, 218, 324, 325, 326, dead_or_set: 
insn=306, live_throughout: 13, 14, dead_or_set: 
insn=287, live_throughout: 13, 14, 210, 211, 212, 213, 218, 324, 325, 326, dead_or_set: 
insn=94, live_throughout: 13, 14, 210, 211, 212, 213, 218, 324, 325, 326, dead_or_set: 219
insn=101, live_throughout: 13, 14, 210, 211, 212, 213, 218, 219, 324, 325, 326, dead_or_set: 225
insn=96, live_throughout: 13, 14, 210, 211, 212, 213, 218, 219, 225, 324, 325, 326, dead_or_set: 221
insn=97, live_throughout: 13, 14, 210, 211, 212, 213, 218, 219, 225, 324, 325, 326, dead_or_set: 221, 222
insn=98, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 225, 324, 325, 326, dead_or_set: 219, 223
insn=99, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 225, 324, 325, 326, dead_or_set: 223
insn=100, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 225, 324, 325, 326, dead_or_set: 224
insn=102, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 224, 225, 324, 325, 326, dead_or_set: 226
insn=105, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 224, 226, 324, 325, 326, dead_or_set: 225, 228
insn=103, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 228, 324, 325, 326, dead_or_set: 224, 226, 227
insn=106, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 227, 324, 325, 326, dead_or_set: 228, 229
insn=104, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 229, 324, 325, 326, dead_or_set: 227
insn=107, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 324, 325, 326, dead_or_set: 229
insn=108, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 324, 325, 326, dead_or_set: 
insn=149, live_throughout: 13, 14, 210, 211, 212, 213, 222, 324, 325, 326, dead_or_set: 
insn=111, live_throughout: 13, 14, 210, 211, 212, 213, 222, 324, 325, 326, dead_or_set: 230
insn=115, live_throughout: 13, 14, 210, 211, 212, 213, 222, 230, 324, 325, 326, dead_or_set: 233
insn=112, live_throughout: 13, 14, 210, 211, 212, 213, 233, 324, 325, 326, dead_or_set: 222, 230, 231
insn=113, live_throughout: 13, 14, 210, 211, 212, 213, 233, 324, 325, 326, dead_or_set: 231
insn=114, live_throughout: 13, 14, 210, 211, 212, 213, 233, 324, 325, 326, dead_or_set: 232
insn=116, live_throughout: 13, 14, 210, 211, 212, 213, 232, 324, 325, 326, dead_or_set: 233, 234
insn=117, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 232, 234, 235
insn=118, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 235
insn=291, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 
insn=290, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 324, 325, 326, dead_or_set: 
insn=121, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 324, 325, 326, dead_or_set: 236
insn=125, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 236, 324, 325, 326, dead_or_set: 239
insn=134, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 236, 239, 324, 325, 326, dead_or_set: 246
insn=122, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 239, 246, 324, 325, 326, dead_or_set: 236, 237
insn=123, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 239, 246, 324, 325, 326, dead_or_set: 237
insn=124, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 239, 246, 324, 325, 326, dead_or_set: 238
insn=126, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 238, 246, 324, 325, 326, dead_or_set: 239, 240
insn=127, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 246, 324, 325, 326, dead_or_set: 238, 240, 241
insn=128, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 246, 324, 325, 326, dead_or_set: 241
insn=129, live_throughout: 13, 14, 210, 211, 212, 213, 218, 222, 246, 324, 325, 326, dead_or_set: 242
insn=131, live_throughout: 13, 14, 210, 211, 212, 213, 222, 246, 324, 325, 326, dead_or_set: 218, 242, 244
insn=132, live_throughout: 13, 14, 210, 211, 212, 213, 222, 246, 324, 325, 326, dead_or_set: 244
insn=133, live_throughout: 13, 14, 210, 211, 212, 213, 222, 246, 324, 325, 326, dead_or_set: 245
insn=135, live_throughout: 13, 14, 210, 211, 212, 213, 222, 245, 324, 325, 326, dead_or_set: 246, 247
insn=136, live_throughout: 13, 14, 210, 211, 212, 213, 222, 245, 324, 325, 326, dead_or_set: 247, 248
insn=137, live_throughout: 13, 14, 210, 211, 212, 213, 222, 324, 325, 326, dead_or_set: 245, 248, 249
insn=138, live_throughout: 13, 14, 210, 211, 212, 213, 222, 324, 325, 326, dead_or_set: 249
insn=293, live_throughout: 13, 14, 210, 211, 212, 213, 222, 324, 325, 326, dead_or_set: 
insn=148, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 
insn=141, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 250
insn=153, live_throughout: 13, 14, 210, 211, 212, 213, 250, 324, 325, 326, dead_or_set: 253
insn=154, live_throughout: 13, 14, 210, 211, 212, 213, 250, 253, 324, 325, 326, dead_or_set: 254
insn=142, live_throughout: 13, 14, 210, 211, 212, 213, 250, 253, 254, 324, 325, 326, dead_or_set: 251
insn=155, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 324, 325, 326, dead_or_set: 253
insn=156, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 324, 325, 326, dead_or_set: 
insn=159, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 324, 325, 326, dead_or_set: 255
insn=166, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 255, 324, 325, 326, dead_or_set: 261
insn=161, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 255, 261, 324, 325, 326, dead_or_set: 257
insn=162, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 255, 261, 324, 325, 326, dead_or_set: 257, 258
insn=163, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 261, 324, 325, 326, dead_or_set: 255, 259
insn=164, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 261, 324, 325, 326, dead_or_set: 259
insn=165, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 261, 324, 325, 326, dead_or_set: 260
insn=167, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 260, 261, 324, 325, 326, dead_or_set: 262
insn=170, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 260, 262, 324, 325, 326, dead_or_set: 261, 264
insn=168, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 264, 324, 325, 326, dead_or_set: 260, 262, 263
insn=171, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 263, 324, 325, 326, dead_or_set: 264, 265
insn=169, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 265, 324, 325, 326, dead_or_set: 263
insn=172, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 324, 325, 326, dead_or_set: 265
insn=173, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 324, 325, 326, dead_or_set: 
insn=214, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 324, 325, 326, dead_or_set: 
insn=176, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 324, 325, 326, dead_or_set: 266
insn=180, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 266, 324, 325, 326, dead_or_set: 269
insn=177, live_throughout: 13, 14, 210, 211, 212, 213, 251, 269, 324, 325, 326, dead_or_set: 258, 266, 267
insn=178, live_throughout: 13, 14, 210, 211, 212, 213, 251, 269, 324, 325, 326, dead_or_set: 267
insn=179, live_throughout: 13, 14, 210, 211, 212, 213, 251, 269, 324, 325, 326, dead_or_set: 268
insn=181, live_throughout: 13, 14, 210, 211, 212, 213, 268, 324, 325, 326, dead_or_set: 251, 269, 270
insn=182, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 268, 270, 271
insn=183, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 271
insn=296, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 
insn=295, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 324, 325, 326, dead_or_set: 
insn=186, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 324, 325, 326, dead_or_set: 272
insn=190, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 272, 324, 325, 326, dead_or_set: 275
insn=199, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 272, 275, 324, 325, 326, dead_or_set: 282
insn=187, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 275, 282, 324, 325, 326, dead_or_set: 272, 273
insn=188, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 275, 282, 324, 325, 326, dead_or_set: 273
insn=189, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 275, 282, 324, 325, 326, dead_or_set: 274
insn=191, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 274, 282, 324, 325, 326, dead_or_set: 275, 276
insn=192, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 282, 324, 325, 326, dead_or_set: 274, 276, 277
insn=193, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 282, 324, 325, 326, dead_or_set: 277
insn=194, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 254, 258, 282, 324, 325, 326, dead_or_set: 278
insn=196, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 258, 282, 324, 325, 326, dead_or_set: 254, 278, 280
insn=197, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 258, 282, 324, 325, 326, dead_or_set: 280
insn=198, live_throughout: 13, 14, 210, 211, 212, 213, 250, 251, 258, 282, 324, 325, 326, dead_or_set: 281
insn=200, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 281, 324, 325, 326, dead_or_set: 250, 282, 283
insn=201, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 281, 324, 325, 326, dead_or_set: 283, 284
insn=202, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 324, 325, 326, dead_or_set: 281, 284, 285
insn=203, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 324, 325, 326, dead_or_set: 285
insn=298, live_throughout: 13, 14, 210, 211, 212, 213, 251, 258, 324, 325, 326, dead_or_set: 
insn=213, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 
insn=206, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 286
insn=218, live_throughout: 13, 14, 210, 211, 212, 213, 286, 324, 325, 326, dead_or_set: 289
insn=219, live_throughout: 13, 14, 210, 211, 212, 213, 286, 289, 324, 325, 326, dead_or_set: 290
insn=207, live_throughout: 13, 14, 210, 211, 212, 213, 286, 289, 290, 324, 325, 326, dead_or_set: 287
insn=220, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 324, 325, 326, dead_or_set: 289
insn=221, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 324, 325, 326, dead_or_set: 
insn=224, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 324, 325, 326, dead_or_set: 291
insn=231, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 291, 324, 325, 326, dead_or_set: 297
insn=226, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 291, 297, 324, 325, 326, dead_or_set: 293
insn=227, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 291, 297, 324, 325, 326, dead_or_set: 293, 294
insn=228, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 297, 324, 325, 326, dead_or_set: 291, 295
insn=229, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 297, 324, 325, 326, dead_or_set: 295
insn=230, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 297, 324, 325, 326, dead_or_set: 296
insn=232, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 296, 297, 324, 325, 326, dead_or_set: 298
insn=235, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 296, 298, 324, 325, 326, dead_or_set: 297, 300
insn=233, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 300, 324, 325, 326, dead_or_set: 296, 298, 299
insn=236, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 299, 324, 325, 326, dead_or_set: 300, 301
insn=234, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 301, 324, 325, 326, dead_or_set: 299
insn=237, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 324, 325, 326, dead_or_set: 301
insn=238, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 324, 325, 326, dead_or_set: 
insn=279, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 324, 325, 326, dead_or_set: 
insn=241, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 324, 325, 326, dead_or_set: 302
insn=245, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 302, 324, 325, 326, dead_or_set: 305
insn=242, live_throughout: 13, 14, 210, 211, 212, 213, 287, 305, 324, 325, 326, dead_or_set: 294, 302, 303
insn=243, live_throughout: 13, 14, 210, 211, 212, 213, 287, 305, 324, 325, 326, dead_or_set: 303
insn=244, live_throughout: 13, 14, 210, 211, 212, 213, 287, 305, 324, 325, 326, dead_or_set: 304
insn=246, live_throughout: 13, 14, 210, 211, 212, 213, 304, 324, 325, 326, dead_or_set: 287, 305, 306
insn=247, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 304, 306, 307
insn=248, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 307
insn=301, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 
insn=300, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 324, 325, 326, dead_or_set: 
insn=251, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 324, 325, 326, dead_or_set: 308
insn=255, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 308, 324, 325, 326, dead_or_set: 311
insn=264, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 308, 311, 324, 325, 326, dead_or_set: 318
insn=252, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 311, 318, 324, 325, 326, dead_or_set: 308, 309
insn=253, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 311, 318, 324, 325, 326, dead_or_set: 309
insn=254, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 311, 318, 324, 325, 326, dead_or_set: 310
insn=256, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 310, 318, 324, 325, 326, dead_or_set: 311, 312
insn=257, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 318, 324, 325, 326, dead_or_set: 310, 312, 313
insn=258, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 318, 324, 325, 326, dead_or_set: 313
insn=259, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 290, 294, 318, 324, 325, 326, dead_or_set: 314
insn=261, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 294, 318, 324, 325, 326, dead_or_set: 290, 314, 316
insn=262, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 294, 318, 324, 325, 326, dead_or_set: 316
insn=263, live_throughout: 13, 14, 210, 211, 212, 213, 286, 287, 294, 318, 324, 325, 326, dead_or_set: 317
insn=265, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 317, 324, 325, 326, dead_or_set: 286, 318, 319
insn=266, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 317, 324, 325, 326, dead_or_set: 319, 320
insn=267, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 324, 325, 326, dead_or_set: 317, 320, 321
insn=268, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 324, 325, 326, dead_or_set: 321
insn=303, live_throughout: 13, 14, 210, 211, 212, 213, 287, 294, 324, 325, 326, dead_or_set: 
insn=278, live_throughout: 13, 14, 210, 211, 212, 213, 324, 325, 326, dead_or_set: 
insn=271, live_throughout: 13, 14, 210, 211, 213, 324, 325, 326, dead_or_set: 212, 322
insn=272, live_throughout: 13, 14, 210, 211, 322, 324, 325, 326, dead_or_set: 213, 323
insn=273, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=274, live_throughout: 13, 14, 210, 211, 322, 323, 324, 325, 326, dead_or_set: 
insn=307, live_throughout: 13, 14, dead_or_set: 
init_insns for 210: (insn_list:REG_DEP_TRUE 20 (nil))
init_insns for 211: (insn_list:REG_DEP_TRUE 28 (nil))
      Coalescing spilled allocnos a42r296->a75r260
      Coalescing spilled allocnos a62r275->a75r260
      Coalescing spilled allocnos a29r311->a75r260
      Coalescing spilled allocnos a21r318->a54r282
      Slot 1 (freq,size): a29r311(34,4) a62r275(34,4) a42r296(130,4) a75r260(130,4)
      Slot 2 (freq,size): a21r318(34,4) a54r282(34,4)
      Assigning 282(freq=34) a new slot 1
      Assigning 318(freq=34) slot 1 of 282
      Assigning 260(freq=130) a new slot 0
      Assigning 275(freq=34) slot 0 of 260
      Assigning 296(freq=130) slot 0 of 260 275
      Assigning 311(freq=34) slot 0 of 260 275 296
changing reg in insn 21
changing reg in insn 22
changing reg in insn 23
changing reg in insn 22
changing reg in insn 53
changing reg in insn 23
changing reg in insn 26
changing reg in insn 31
changing reg in insn 30
changing reg in insn 64
changing reg in insn 44
changing reg in insn 31
changing reg in insn 31
changing reg in insn 32
changing reg in insn 33
changing reg in insn 36
changing reg in insn 34
changing reg in insn 35
changing reg in insn 38
changing reg in insn 36
changing reg in insn 37
changing reg in insn 43
changing reg in insn 44
changing reg in insn 14
changing reg in insn 309
changing reg in insn 44
changing reg in insn 45
changing reg in insn 46
changing reg in insn 49
changing reg in insn 49
changing reg in insn 50
changing reg in insn 51
changing reg in insn 53
changing reg in insn 53
changing reg in insn 54
changing reg in insn 55
changing reg in insn 59
changing reg in insn 59
changing reg in insn 60
changing reg in insn 63
changing reg in insn 64
changing reg in insn 13
changing reg in insn 310
changing reg in insn 14
changing reg in insn 64
changing reg in insn 65
changing reg in insn 66
changing reg in insn 69
changing reg in insn 17
changing reg in insn 311
changing reg in insn 69
changing reg in insn 70
changing reg in insn 10
changing reg in insn 312
changing reg in insn 11
changing reg in insn 313
changing reg in insn 17
changing reg in insn 29
changing reg in insn 30
changing reg in insn 35
changing reg in insn 36
changing reg in insn 38
changing reg in insn 39
changing reg in insn 40
changing reg in insn 47
changing reg in insn 48
changing reg in insn 48
changing reg in insn 49
changing reg in insn 56
changing reg in insn 57
changing reg in insn 57
changing reg in insn 58
changing reg in insn 59
changing reg in insn 67
changing reg in insn 68
changing reg in insn 68
changing reg in insn 69
changing reg in insn 20
changing reg in insn 21
changing reg in insn 88
changing reg in insn 218
changing reg in insn 153
changing reg in insn 28
changing reg in insn 29
changing reg in insn 96
changing reg in insn 226
changing reg in insn 161
changing reg in insn 281
changing reg in insn 271
changing reg in insn 135
changing reg in insn 88
changing reg in insn 206
changing reg in insn 141
changing reg in insn 88
changing reg in insn 282
changing reg in insn 272
changing reg in insn 126
changing reg in insn 116
changing reg in insn 102
changing reg in insn 96
changing reg in insn 207
changing reg in insn 142
changing reg in insn 96
changing reg in insn 88
changing reg in insn 89
changing reg in insn 90
changing reg in insn 89
changing reg in insn 131
changing reg in insn 90
changing reg in insn 94
changing reg in insn 98
changing reg in insn 96
changing reg in insn 97
changing reg in insn 97
changing reg in insn 122
changing reg in insn 112
changing reg in insn 98
changing reg in insn 98
changing reg in insn 99
changing reg in insn 100
changing reg in insn 103
changing reg in insn 101
changing reg in insn 102
changing reg in insn 105
changing reg in insn 102
changing reg in insn 103
changing reg in insn 103
changing reg in insn 104
changing reg in insn 105
changing reg in insn 106
changing reg in insn 107
changing reg in insn 111
changing reg in insn 112
changing reg in insn 112
changing reg in insn 113
changing reg in insn 114
changing reg in insn 117
changing reg in insn 115
changing reg in insn 116
changing reg in insn 116
changing reg in insn 117
changing reg in insn 117
changing reg in insn 118
changing reg in insn 121
changing reg in insn 122
changing reg in insn 122
changing reg in insn 123
changing reg in insn 124
changing reg in insn 127
changing reg in insn 125
changing reg in insn 126
changing reg in insn 126
changing reg in insn 127
changing reg in insn 127
changing reg in insn 128
changing reg in insn 129
changing reg in insn 131
changing reg in insn 131
changing reg in insn 132
changing reg in insn 133
changing reg in insn 137
changing reg in insn 134
changing reg in insn 135
changing reg in insn 135
changing reg in insn 136
changing reg in insn 137
changing reg in insn 137
changing reg in insn 138
changing reg in insn 141
changing reg in insn 200
changing reg in insn 153
changing reg in insn 153
changing reg in insn 142
changing reg in insn 191
changing reg in insn 181
changing reg in insn 167
changing reg in insn 161
changing reg in insn 161
changing reg in insn 153
changing reg in insn 154
changing reg in insn 155
changing reg in insn 154
changing reg in insn 196
changing reg in insn 155
changing reg in insn 159
changing reg in insn 163
changing reg in insn 161
changing reg in insn 162
changing reg in insn 162
changing reg in insn 187
changing reg in insn 177
changing reg in insn 163
changing reg in insn 163
changing reg in insn 164
changing reg in insn 166
changing reg in insn 170
changing reg in insn 167
changing reg in insn 167
changing reg in insn 168
changing reg in insn 168
changing reg in insn 169
changing reg in insn 170
changing reg in insn 171
changing reg in insn 172
changing reg in insn 176
changing reg in insn 177
changing reg in insn 177
changing reg in insn 178
changing reg in insn 179
changing reg in insn 182
changing reg in insn 180
changing reg in insn 181
changing reg in insn 181
changing reg in insn 182
changing reg in insn 182
changing reg in insn 183
changing reg in insn 186
changing reg in insn 187
changing reg in insn 187
changing reg in insn 188
changing reg in insn 189
changing reg in insn 192
changing reg in insn 191
changing reg in insn 192
changing reg in insn 192
changing reg in insn 193
changing reg in insn 194
changing reg in insn 196
changing reg in insn 196
changing reg in insn 197
changing reg in insn 198
changing reg in insn 202
changing reg in insn 200
changing reg in insn 201
changing reg in insn 202
changing reg in insn 202
changing reg in insn 203
changing reg in insn 206
changing reg in insn 265
changing reg in insn 218
changing reg in insn 218
changing reg in insn 207
changing reg in insn 256
changing reg in insn 246
changing reg in insn 232
changing reg in insn 226
changing reg in insn 226
changing reg in insn 218
changing reg in insn 219
changing reg in insn 220
changing reg in insn 219
changing reg in insn 261
changing reg in insn 220
changing reg in insn 224
changing reg in insn 228
changing reg in insn 226
changing reg in insn 227
changing reg in insn 227
changing reg in insn 252
changing reg in insn 242
changing reg in insn 228
changing reg in insn 228
changing reg in insn 229
changing reg in insn 231
changing reg in insn 235
changing reg in insn 232
changing reg in insn 232
changing reg in insn 233
changing reg in insn 233
changing reg in insn 234
changing reg in insn 235
changing reg in insn 236
changing reg in insn 237
changing reg in insn 241
changing reg in insn 242
changing reg in insn 242
changing reg in insn 243
changing reg in insn 244
changing reg in insn 247
changing reg in insn 245
changing reg in insn 246
changing reg in insn 246
changing reg in insn 247
changing reg in insn 247
changing reg in insn 248
changing reg in insn 251
changing reg in insn 252
changing reg in insn 252
changing reg in insn 253
changing reg in insn 254
changing reg in insn 257
changing reg in insn 256
changing reg in insn 257
changing reg in insn 257
changing reg in insn 258
changing reg in insn 259
changing reg in insn 261
changing reg in insn 261
changing reg in insn 262
changing reg in insn 263
changing reg in insn 267
changing reg in insn 265
changing reg in insn 266
changing reg in insn 267
changing reg in insn 267
changing reg in insn 268
changing reg in insn 309
changing reg in insn 271
changing reg in insn 21
changing reg in insn 57
changing reg in insn 281
changing reg in insn 273
changing reg in insn 21
changing reg in insn 310
changing reg in insn 272
changing reg in insn 35
changing reg in insn 29
changing reg in insn 48
changing reg in insn 68
changing reg in insn 282
changing reg in insn 29
changing reg in insn 311
changing reg in insn 22
changing reg in insn 89
changing reg in insn 154
changing reg in insn 219
changing reg in insn 312
changing reg in insn 37
changing reg in insn 33
changing reg in insn 32
changing reg in insn 26
changing reg in insn 60
changing reg in insn 55
changing reg in insn 54
changing reg in insn 51
changing reg in insn 50
changing reg in insn 46
changing reg in insn 45
changing reg in insn 43
changing reg in insn 70
changing reg in insn 66
changing reg in insn 65
changing reg in insn 63
changing reg in insn 104
changing reg in insn 100
changing reg in insn 99
changing reg in insn 94
changing reg in insn 118
changing reg in insn 114
changing reg in insn 113
changing reg in insn 111
changing reg in insn 138
changing reg in insn 133
changing reg in insn 132
changing reg in insn 129
changing reg in insn 128
changing reg in insn 124
changing reg in insn 123
changing reg in insn 121
changing reg in insn 169
changing reg in insn 165
changing reg in insn 164
changing reg in insn 159
changing reg in insn 183
changing reg in insn 179
changing reg in insn 178
changing reg in insn 176
changing reg in insn 203
changing reg in insn 198
changing reg in insn 197
changing reg in insn 194
changing reg in insn 193
changing reg in insn 189
changing reg in insn 188
changing reg in insn 186
changing reg in insn 234
changing reg in insn 230
changing reg in insn 229
changing reg in insn 224
changing reg in insn 248
changing reg in insn 244
changing reg in insn 243
changing reg in insn 241
changing reg in insn 268
changing reg in insn 263
changing reg in insn 262
changing reg in insn 259
changing reg in insn 258
changing reg in insn 254
changing reg in insn 253
changing reg in insn 251
changing reg in insn 313
changing reg in insn 34
changing reg in insn 56
changing reg in insn 47
changing reg in insn 67
changing reg in insn 101
changing reg in insn 115
changing reg in insn 134
changing reg in insn 125
changing reg in insn 166
changing reg in insn 180
changing reg in insn 199
changing reg in insn 190
changing reg in insn 231
changing reg in insn 245
changing reg in insn 264
changing reg in insn 255
Spilling for insn 32.
Spilling for insn 37.
Spilling for insn 45.
Spilling for insn 50.
Spilling for insn 54.
Spilling for insn 60.
Spilling for insn 65.
Spilling for insn 70.
Spilling for insn 99.
Spilling for insn 104.
Spilling for insn 113.
Spilling for insn 118.
Spilling for insn 123.
Spilling for insn 128.
Spilling for insn 132.
Spilling for insn 138.
Spilling for insn 164.
Spilling for insn 165.
Using reg 6 for reload 0
Spilling for insn 168.
Using reg 6 for reload 0
Spilling for insn 169.
Spilling for insn 178.
Spilling for insn 183.
Spilling for insn 190.
Using reg 6 for reload 0
Spilling for insn 199.
Using reg 6 for reload 0
Spilling for insn 188.
Spilling for insn 191.
Using reg 6 for reload 0
Spilling for insn 193.
Spilling for insn 197.
Spilling for insn 200.
Using reg 10 for reload 0
Spilling for insn 203.
Spilling for insn 229.
Spilling for insn 230.
Using reg 6 for reload 0
Spilling for insn 233.
Using reg 6 for reload 0
Spilling for insn 234.
Spilling for insn 243.
Spilling for insn 248.
Spilling for insn 255.
Using reg 6 for reload 0
Spilling for insn 264.
Using reg 6 for reload 0
Spilling for insn 253.
Spilling for insn 256.
Using reg 6 for reload 0
Spilling for insn 258.
Spilling for insn 262.
Spilling for insn 265.
Using reg 10 for reload 0
Spilling for insn 268.
      Try Assign 250(a53), cost=4870
      Try Assign 286(a20), cost=4870
      Try Assign 260(a75), cost=1300
      Try Assign 296(a42), cost=1300
      Try Assign 275(a62), cost=340
      Try Assign 282(a54), cost=340
      Try Assign 311(a29), cost=340
      Try Assign 318(a21), cost=340
changing reg in insn 141
changing reg in insn 153
changing reg in insn 200
changing reg in insn 153
      Assigning 250(freq=487) a new slot 2
 Register 250 now on stack.

changing reg in insn 206
changing reg in insn 218
changing reg in insn 265
changing reg in insn 218
      Assigning 286(freq=487) slot 2 of 250
 Register 286 now on stack.

Spilling for insn 32.
Spilling for insn 37.
Spilling for insn 45.
Spilling for insn 50.
Spilling for insn 54.
Spilling for insn 60.
Spilling for insn 65.
Spilling for insn 70.
Spilling for insn 99.
Spilling for insn 104.
Spilling for insn 113.
Spilling for insn 118.
Spilling for insn 123.
Spilling for insn 128.
Spilling for insn 132.
Spilling for insn 138.
Spilling for insn 141.
Using reg 6 for reload 0
Spilling for insn 153.
Using reg 6 for reload 0
Spilling for insn 164.
Spilling for insn 165.
Using reg 6 for reload 0
Spilling for insn 168.
Using reg 6 for reload 0
Spilling for insn 169.
Spilling for insn 178.
Spilling for insn 183.
Spilling for insn 190.
Using reg 6 for reload 0
Spilling for insn 199.
Using reg 6 for reload 0
Spilling for insn 188.
Spilling for insn 191.
Using reg 6 for reload 0
Spilling for insn 193.
Spilling for insn 197.
Spilling for insn 200.
Using reg 10 for reload 0
Using reg 11 for reload 1
Spilling for insn 203.
Spilling for insn 206.
Using reg 6 for reload 0
Spilling for insn 218.
Using reg 6 for reload 0
Spilling for insn 229.
Spilling for insn 230.
Using reg 6 for reload 0
Spilling for insn 233.
Using reg 6 for reload 0
Spilling for insn 234.
Spilling for insn 243.
Spilling for insn 248.
Spilling for insn 255.
Using reg 6 for reload 0
Spilling for insn 264.
Using reg 6 for reload 0
Spilling for insn 253.
Spilling for insn 256.
Using reg 6 for reload 0
Spilling for insn 258.
Spilling for insn 262.
Spilling for insn 265.
Using reg 10 for reload 0
Using reg 11 for reload 1
Spilling for insn 268.

Reloads for insn # 32
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 37
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 45
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 50
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 54
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 60
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 65
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 70
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 99
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 104
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 113
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 118
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 123
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 128
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 132
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 138
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 141
Reload 0: reload_out (SI) = (reg/v:SI 250 [ pinpos ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v:SI 250 [ pinpos ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 153
Reload 0: reload_in (SI) = (reg/v:SI 250 [ pinpos ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2)
	reload_in_reg: (reg/v:SI 250 [ pinpos ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 164
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 165
Reload 0: reload_out (SI) = (reg:SI 260 [ D.7701 ])
	LO_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg:SI 260 [ D.7701 ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 168
Reload 0: reload_in (SI) = (reg:SI 260 [ D.7701 ])
	LO_REGS, RELOAD_FOR_INPUT (opnum = 2)
	reload_in_reg: (reg:SI 260 [ D.7701 ])
	reload_reg_rtx: (reg:SI 6 r6)
deleting insn with uid = 316.
changing reg in insn 168

Reloads for insn # 169
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 178
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 183
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 190
Reload 0: reload_out (SI) = (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	reload_reg_rtx: (reg:SI 11 fp)

Reloads for insn # 199
Reload 0: reload_out (SI) = (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 188
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 191
Reload 0: reload_in (SI) = (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1)
	reload_in_reg: (reg:SI 275 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 193
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 197
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 200
Reload 0: reload_in (SI) = (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1)
	reload_in_reg: (reg:SI 282 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	reload_reg_rtx: (reg:SI 10 sl)
Reload 1: reload_in (SI) = (reg/v:SI 250 [ pinpos ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2)
	reload_in_reg: (reg/v:SI 250 [ pinpos ])
	reload_reg_rtx: (reg:SI 11 fp)

Reloads for insn # 203
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 206
Reload 0: reload_out (SI) = (reg/v:SI 286 [ pinpos ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg/v:SI 286 [ pinpos ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 218
Reload 0: reload_in (SI) = (reg/v:SI 286 [ pinpos ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2)
	reload_in_reg: (reg/v:SI 286 [ pinpos ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 229
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 230
Reload 0: reload_out (SI) = (reg:SI 296 [ D.7701 ])
	LO_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg:SI 296 [ D.7701 ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 233
Reload 0: reload_in (SI) = (reg:SI 296 [ D.7701 ])
	LO_REGS, RELOAD_FOR_INPUT (opnum = 2)
	reload_in_reg: (reg:SI 296 [ D.7701 ])
	reload_reg_rtx: (reg:SI 6 r6)
deleting insn with uid = 323.
changing reg in insn 233

Reloads for insn # 234
Reload 0: reload_out (SI) = (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])

Reloads for insn # 243
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 248
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])

Reloads for insn # 255
Reload 0: reload_out (SI) = (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	reload_reg_rtx: (reg:SI 11 fp)

Reloads for insn # 264
Reload 0: reload_out (SI) = (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	GENERAL_REGS, RELOAD_FOR_OUTPUT (opnum = 0)
	reload_out_reg: (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 253
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 256
Reload 0: reload_in (SI) = (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1)
	reload_in_reg: (reg:SI 311 [ GPIO_InitStruct_8(D)->GPIO_Speed ])
	reload_reg_rtx: (reg:SI 6 r6)

Reloads for insn # 258
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])

Reloads for insn # 262
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])

Reloads for insn # 265
Reload 0: reload_in (SI) = (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 1)
	reload_in_reg: (reg:SI 318 [ GPIO_InitStruct_8(D)->GPIO_OType ])
	reload_reg_rtx: (reg:SI 10 sl)
Reload 1: reload_in (SI) = (reg/v:SI 286 [ pinpos ])
	GENERAL_REGS, RELOAD_FOR_INPUT (opnum = 2)
	reload_in_reg: (reg/v:SI 286 [ pinpos ])
	reload_reg_rtx: (reg:SI 11 fp)

Reloads for insn # 268
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                                                        (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
deleting insn with uid = 11.
deleting insn with uid = 10.
deleting insn with uid = 309.
deleting insn with uid = 310.
deleting insn with uid = 311.
deleting insn with uid = 312.
deleting insn with uid = 313.
+++Overall after reload 19696


try_optimize_cfg iteration 1

Forwarding edge 7->8 to 10 failed.
Forwarding edge 21->22 to 9 failed.
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 28 (  1.2)
df_worklist_dataflow_doublequeue:n_basic_blocks 23 n_edges 31 count 24 (    1)


GPIO_Init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5] 6[r6] 7[r7] 8[r8] 9[r9] 10[sl] 11[fp] 12[ip] 13[sp] 24[cc]
;;  ref usage 	r0={1d,64u} r1={1d,17u} r2={4d,9u,2e} r3={2d,4u} r4={3d,13u,2e} r5={1d,4u} r6={30d,38u} r7={24d,28u} r8={1d,4u} r9={22d,28u} r10={28d,28u} r11={12d,14u} r12={18d,26u,2e} r13={1d,34u,2e} r14={1d,1u} r24={9d,9u} 
;;    total ref usage 487{158d,321u,8e} in 207{207 regular + 0 call} insns.
(note 9 0 15 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 1 [r1] 13 [sp]
;; lr  def 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 15 9 12 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 12 15 13 2 NOTE_INSN_FUNCTION_BEG)

(insn 13 12 17 2 (set (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182])
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:203 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 17 13 14 2 (set (reg:SI 3 r3 [orig:187 pretmp.14 ] [187])
        (mem/s:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195]) [3 GPIO_InitStruct_8(D)->GPIO_Pin+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 17 20 2 (set (reg/v:SI 2 r2 [orig:161 pinpos ] [161])
        (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))

(insn 20 14 28 2 (set (reg:SI 5 r5 [210])
        (const_int 1 [0x1])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))

(insn 28 20 75 2 (set (reg:SI 8 r8 [211])
        (const_int 3 [0x3])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 3 [0x3])
        (nil)))
;; End of basic block 2 -> ( 3)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 21) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 5 [r5] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  21 [93.8%]  (dfs_back)
(code_label 75 28 18 3 28 "" [1 uses])

(note 18 75 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 21 18 22 3 (set (reg/v:SI 6 r6 [orig:143 pos ] [143])
        (ashift:SI (reg:SI 5 r5 [210])
            (reg/v:SI 2 r2 [orig:161 pinpos ] [161]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 2 r2 [orig:161 pinpos ] [161]))
        (nil)))

(insn 22 21 23 3 (set (reg/v:SI 7 r7 [orig:144 currentpin ] [144])
        (and:SI (reg/v:SI 6 r6 [orig:143 pos ] [143])
            (reg:SI 3 r3 [orig:187 pretmp.14 ] [187]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 23 22 24 3 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:144 currentpin ] [144])
            (reg/v:SI 6 r6 [orig:143 pos ] [143]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 24 23 25 3 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil))
 -> 71)
;; End of basic block 3 -> ( 4 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  7 [72.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 8 [r8] 13 [sp]
;; lr  def 	 6 [r6] 9 [r9] 10 [sl] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 9 [r9] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  3 [28.0%]  (fallthru)
(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 34 4 (set (reg:SI 9 r9 [orig:145 D.7695 ] [145])
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 34 26 29 4 (set (reg:SI 12 ip [orig:151 D.7702 ] [151])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 29 34 30 4 (set (reg:SI 6 r6 [197])
        (ashift:SI (reg:SI 8 r8 [211])
            (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182]))
        (nil)))

(insn 30 29 31 4 (set (reg:SI 6 r6 [orig:148 D.7699 ] [148])
        (not:SI (reg:SI 6 r6 [197]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (nil))

(insn 31 30 32 4 (set (reg:SI 9 r9 [orig:149 D.7700 ] [149])
        (and:SI (reg:SI 6 r6 [orig:148 D.7699 ] [148])
            (reg:SI 9 r9 [orig:145 D.7695 ] [145]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (nil))

(insn 32 31 33 4 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 9 r9 [orig:149 D.7700 ] [149])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 33 32 35 4 (set (reg:SI 9 r9 [orig:150 D.7701 ] [150])
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 35 33 38 4 (set (reg:SI 10 sl [199])
        (ashift:SI (reg:SI 12 ip [orig:151 D.7702 ] [151])
            (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 38 35 36 4 (set (reg:SI 12 ip [200])
        (plus:SI (reg:SI 12 ip [orig:151 D.7702 ] [151])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (nil))

(insn 36 38 39 4 (set (reg:SI 9 r9 [orig:156 D.7705 ] [156])
        (ior:SI (reg:SI 10 sl [199])
            (reg:SI 9 r9 [orig:150 D.7701 ] [150]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (nil))

(insn 39 36 37 4 (set (reg:SI 12 ip [201])
        (zero_extend:SI (reg:QI 12 ip [200]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 37 39 40 4 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 9 r9 [orig:156 D.7705 ] [156])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 40 37 41 4 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [201])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 41 40 42 4 (set (pc)
        (if_then_else (gtu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7300 [0x1c84])
        (nil))
 -> 61)
;; End of basic block 4 -> ( 5 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  5 [27.0%]  (fallthru)
;; Succ edge  6 [73.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 9 [r9] 10 [sl] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 9 [r9] 10 [sl] 12 [ip]
;; live  kill	

;; Pred edge  4 [27.0%]  (fallthru)
(note 42 41 52 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(note 52 42 43 5 NOTE_INSN_DELETED)

(insn 43 52 47 5 (set (reg:SI 10 sl [orig:159 D.7709 ] [159])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 47 43 56 5 (set (reg:SI 9 r9 [orig:202 GPIO_InitStruct_8(D)->GPIO_Speed ] [202])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 56 47 44 5 (set (reg:SI 12 ip [orig:205 GPIO_InitStruct_8(D)->GPIO_OType ] [205])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 44 56 45 5 (set (reg:SI 10 sl [orig:162 D.7710 ] [162])
        (and:SI (reg:SI 6 r6 [orig:148 D.7699 ] [148])
            (reg:SI 10 sl [orig:159 D.7709 ] [159]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (nil))

(insn 45 44 46 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 10 sl [orig:162 D.7710 ] [162])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 46 45 48 5 (set (reg:SI 10 sl [orig:163 D.7711 ] [163])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 48 46 49 5 (set (reg:SI 9 r9 [203])
        (ashift:SI (reg:SI 9 r9 [orig:202 GPIO_InitStruct_8(D)->GPIO_Speed ] [202])
            (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (nil))

(insn 49 48 50 5 (set (reg:SI 9 r9 [orig:168 D.7715 ] [168])
        (ior:SI (reg:SI 9 r9 [203])
            (reg:SI 10 sl [orig:163 D.7711 ] [163]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (nil))

(insn 50 49 51 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 9 r9 [orig:168 D.7715 ] [168])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 51 50 53 5 (set (reg:SI 9 r9 [orig:169 D.7716 ] [169])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 53 51 54 5 (set (reg:SI 7 r7 [orig:171 D.7721 ] [171])
        (and:SI (not:SI (reg/v:SI 7 r7 [orig:144 currentpin ] [144]))
            (reg:SI 9 r9 [orig:169 D.7716 ] [169]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 83 {andsi_notsi_si}
     (nil))

(insn 54 53 55 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 7 r7 [orig:171 D.7721 ] [171])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 55 54 57 5 (set (reg:SI 7 r7 [orig:172 D.7722 ] [172])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 57 55 58 5 (set (reg:SI 12 ip [206])
        (ashift:SI (reg:SI 12 ip [orig:205 GPIO_InitStruct_8(D)->GPIO_OType ] [205])
            (reg/v:SI 2 r2 [orig:161 pinpos ] [161]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (nil))

(insn 58 57 59 5 (set (reg:SI 12 ip [207])
        (zero_extend:SI (reg:HI 12 ip [206]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 59 58 60 5 (set (reg:SI 7 r7 [orig:180 D.7728 ] [180])
        (ior:SI (reg:SI 12 ip [207])
            (reg:SI 7 r7 [orig:172 D.7722 ] [172]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (nil))

(insn 60 59 61 5 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 7 r7 [orig:180 D.7728 ] [180])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 5 -> ( 6)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 12 [ip]
;; live  kill	

;; Pred edge  4 [73.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 61 60 62 6 27 "" [1 uses])

(note 62 61 63 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 63 62 67 6 (set (reg:SI 7 r7 [orig:181 D.7729 ] [181])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 67 63 64 6 (set (reg:SI 12 ip [orig:208 GPIO_InitStruct_8(D)->GPIO_PuPd ] [208])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 64 67 65 6 (set (reg:SI 6 r6 [orig:183 D.7733 ] [183])
        (and:SI (reg:SI 6 r6 [orig:148 D.7699 ] [148])
            (reg:SI 7 r7 [orig:181 D.7729 ] [181]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (nil))

(insn 65 64 66 6 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 6 r6 [orig:183 D.7733 ] [183])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 66 65 68 6 (set (reg:SI 7 r7 [orig:184 D.7734 ] [184])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 68 66 69 6 (set (reg:SI 6 r6 [209])
        (ashift:SI (reg:SI 12 ip [orig:208 GPIO_InitStruct_8(D)->GPIO_PuPd ] [208])
            (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (nil))

(insn 69 68 70 6 (set (reg:SI 6 r6 [orig:189 D.7738 ] [189])
        (ior:SI (reg:SI 6 r6 [209])
            (reg:SI 7 r7 [orig:184 D.7734 ] [184]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (nil))

(insn 70 69 71 6 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 6 r6 [orig:189 D.7738 ] [189])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 6 -> ( 7)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 6 [r6] 7 [r7] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 6 [r6] 7 [r7] 24 [cc]
;; live  kill	

;; Pred edge  3 [72.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 71 70 72 7 26 "" [1 uses])

(note 72 71 281 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 281 72 88 7 (set (reg:SI 2 r2 [212])
        (plus:SI (reg/v:SI 2 r2 [orig:161 pinpos ] [161])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 88 281 89 7 (set (reg/v:SI 6 r6 [orig:217 pos ] [217])
        (ashift:SI (reg:SI 5 r5 [210])
            (reg:SI 2 r2 [212]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg:SI 2 r2 [212]))
        (nil)))

(insn 89 88 282 7 (set (reg/v:SI 7 r7 [orig:218 currentpin ] [218])
        (and:SI (reg/v:SI 6 r6 [orig:217 pos ] [217])
            (reg:SI 3 r3 [orig:187 pretmp.14 ] [187]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 282 89 90 7 (set (reg:SI 4 r4 [213])
        (plus:SI (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 90 282 91 7 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:218 currentpin ] [218])
            (reg/v:SI 6 r6 [orig:217 pos ] [217]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 91 90 286 7 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 148)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil))
 -> 148)
;; End of basic block 7 -> ( 8 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  8 [28.0%]  (fallthru)
;; Succ edge  13 [72.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  7 [28.0%]  (fallthru)
(note 286 91 288 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 288 286 289 8 (set (pc)
        (label_ref 287)) 230 {*arm_jump}
     (nil)
 -> 287)
;; End of basic block 8 -> ( 10)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  10 [100.0%] 

(barrier 289 288 306)

;; Start of basic block ( 22) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  22 [100.0%]  (loop_exit)
(code_label 306 289 85 9 43 "" [1 uses])

(note 85 306 287 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 8 [r8] 13 [sp]
;; lr  def 	 6 [r6] 9 [r9] 10 [sl] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 9 [r9] 10 [sl] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  8 [100.0%] 
(code_label 287 85 109 10 39 "" [1 uses])

(note 109 287 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 94 109 101 10 (set (reg:SI 9 r9 [orig:219 D.7695 ] [219])
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 101 94 96 10 (set (reg:SI 12 ip [orig:225 D.7702 ] [225])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 96 101 97 10 (set (reg:SI 6 r6 [221])
        (ashift:SI (reg:SI 8 r8 [211])
            (reg:SI 4 r4 [213]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 4 r4 [213]))
        (nil)))

(insn 97 96 98 10 (set (reg:SI 6 r6 [orig:222 D.7699 ] [222])
        (not:SI (reg:SI 6 r6 [221]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (nil))

(insn 98 97 99 10 (set (reg:SI 9 r9 [orig:223 D.7700 ] [223])
        (and:SI (reg:SI 6 r6 [orig:222 D.7699 ] [222])
            (reg:SI 9 r9 [orig:219 D.7695 ] [219]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (nil))

(insn 99 98 100 10 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 9 r9 [orig:223 D.7700 ] [223])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 100 99 102 10 (set (reg:SI 9 r9 [orig:224 D.7701 ] [224])
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 102 100 105 10 (set (reg:SI 10 sl [226])
        (ashift:SI (reg:SI 12 ip [orig:225 D.7702 ] [225])
            (reg:SI 4 r4 [213]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 105 102 103 10 (set (reg:SI 12 ip [228])
        (plus:SI (reg:SI 12 ip [orig:225 D.7702 ] [225])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (nil))

(insn 103 105 106 10 (set (reg:SI 9 r9 [orig:227 D.7705 ] [227])
        (ior:SI (reg:SI 10 sl [226])
            (reg:SI 9 r9 [orig:224 D.7701 ] [224]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (nil))

(insn 106 103 104 10 (set (reg:SI 12 ip [229])
        (zero_extend:SI (reg:QI 12 ip [228]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 104 106 107 10 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 9 r9 [orig:227 D.7705 ] [227])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 107 104 108 10 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 12 ip [229])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 108 107 149 10 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 290)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil))
 -> 290)
;; End of basic block 10 -> ( 12 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  12 [27.0%] 
;; Succ edge  11 [73.0%]  (fallthru)

;; Start of basic block ( 10 12) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 4 [r4] 6 [r6] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 12 [ip]
;; live  kill	

;; Pred edge  10 [73.0%]  (fallthru)
;; Pred edge  12 [100.0%] 
(code_label 149 108 119 11 31 "" [1 uses])

(note 119 149 111 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 111 119 115 11 (set (reg:SI 7 r7 [orig:230 D.7729 ] [230])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 115 111 112 11 (set (reg:SI 12 ip [orig:233 GPIO_InitStruct_8(D)->GPIO_PuPd ] [233])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 112 115 113 11 (set (reg:SI 6 r6 [orig:231 D.7733 ] [231])
        (and:SI (reg:SI 6 r6 [orig:222 D.7699 ] [222])
            (reg:SI 7 r7 [orig:230 D.7729 ] [230]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (nil))

(insn 113 112 114 11 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 6 r6 [orig:231 D.7733 ] [231])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 114 113 116 11 (set (reg:SI 7 r7 [orig:232 D.7734 ] [232])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 116 114 117 11 (set (reg:SI 6 r6 [234])
        (ashift:SI (reg:SI 12 ip [orig:233 GPIO_InitStruct_8(D)->GPIO_PuPd ] [233])
            (reg:SI 4 r4 [213]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (nil))

(insn 117 116 118 11 (set (reg:SI 6 r6 [orig:235 D.7738 ] [235])
        (ior:SI (reg:SI 6 r6 [234])
            (reg:SI 7 r7 [orig:232 D.7734 ] [232]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (nil))

(insn 118 117 291 11 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 6 r6 [orig:235 D.7738 ] [235])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 291 118 292 11 (set (pc)
        (label_ref 148)) 230 {*arm_jump}
     (nil)
 -> 148)
;; End of basic block 11 -> ( 13)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  13 [100.0%] 

(barrier 292 291 290)

;; Start of basic block ( 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 4 [r4] 6 [r6] 7 [r7] 13 [sp]
;; lr  def 	 7 [r7] 9 [r9] 10 [sl] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 7 [r7] 9 [r9] 10 [sl] 12 [ip]
;; live  kill	

;; Pred edge  10 [27.0%] 
(code_label 290 292 139 12 40 "" [1 uses])

(note 139 290 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 130 139 121 12 NOTE_INSN_DELETED)

(insn 121 130 125 12 (set (reg:SI 10 sl [orig:236 D.7709 ] [236])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 125 121 134 12 (set (reg:SI 9 r9 [orig:239 GPIO_InitStruct_8(D)->GPIO_Speed ] [239])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 134 125 122 12 (set (reg:SI 12 ip [orig:246 GPIO_InitStruct_8(D)->GPIO_OType ] [246])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 122 134 123 12 (set (reg:SI 10 sl [orig:237 D.7710 ] [237])
        (and:SI (reg:SI 6 r6 [orig:222 D.7699 ] [222])
            (reg:SI 10 sl [orig:236 D.7709 ] [236]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (nil))

(insn 123 122 124 12 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 10 sl [orig:237 D.7710 ] [237])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 124 123 126 12 (set (reg:SI 10 sl [orig:238 D.7711 ] [238])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 126 124 127 12 (set (reg:SI 9 r9 [240])
        (ashift:SI (reg:SI 9 r9 [orig:239 GPIO_InitStruct_8(D)->GPIO_Speed ] [239])
            (reg:SI 4 r4 [213]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (nil))

(insn 127 126 128 12 (set (reg:SI 9 r9 [orig:241 D.7715 ] [241])
        (ior:SI (reg:SI 9 r9 [240])
            (reg:SI 10 sl [orig:238 D.7711 ] [238]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (nil))

(insn 128 127 129 12 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 9 r9 [orig:241 D.7715 ] [241])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 129 128 131 12 (set (reg:SI 9 r9 [orig:242 D.7716 ] [242])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 131 129 132 12 (set (reg:SI 7 r7 [orig:244 D.7721 ] [244])
        (and:SI (not:SI (reg/v:SI 7 r7 [orig:218 currentpin ] [218]))
            (reg:SI 9 r9 [orig:242 D.7716 ] [242]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 83 {andsi_notsi_si}
     (nil))

(insn 132 131 133 12 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 7 r7 [orig:244 D.7721 ] [244])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 133 132 135 12 (set (reg:SI 7 r7 [orig:245 D.7722 ] [245])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 135 133 136 12 (set (reg:SI 12 ip [247])
        (ashift:SI (reg:SI 12 ip [orig:246 GPIO_InitStruct_8(D)->GPIO_OType ] [246])
            (reg:SI 2 r2 [212]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (nil))

(insn 136 135 137 12 (set (reg:SI 12 ip [248])
        (zero_extend:SI (reg:HI 12 ip [247]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 137 136 138 12 (set (reg:SI 7 r7 [orig:249 D.7728 ] [249])
        (ior:SI (reg:SI 12 ip [248])
            (reg:SI 7 r7 [orig:245 D.7722 ] [245]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (nil))

(insn 138 137 293 12 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 7 r7 [orig:249 D.7728 ] [249])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 293 138 294 12 (set (pc)
        (label_ref 149)) 230 {*arm_jump}
     (nil)
 -> 149)
;; End of basic block 12 -> ( 11)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  11 [100.0%] 

(barrier 294 293 148)

;; Start of basic block ( 7 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 9 [r9] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 9 [r9] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  7 [72.0%] 
;; Pred edge  11 [100.0%] 
(code_label 148 294 145 13 30 "" [2 uses])

(note 145 148 141 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 141 145 315 13 (set (reg:SI 6 r6)
        (plus:SI (reg:SI 2 r2 [212])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 315 141 153 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [11 %sfp+-12 S4 A32])
        (reg:SI 6 r6)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 153 315 154 13 (set (reg/v:SI 9 r9 [orig:253 pos ] [253])
        (ashift:SI (reg:SI 5 r5 [210])
            (reg:SI 6 r6))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 4 [0x4])) [11 %sfp+-12 S4 A32]))
        (nil)))

(insn 154 153 142 13 (set (reg/v:SI 7 r7 [orig:254 currentpin ] [254])
        (and:SI (reg/v:SI 9 r9 [orig:253 pos ] [253])
            (reg:SI 3 r3 [orig:187 pretmp.14 ] [187]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 142 154 155 13 (set (reg:SI 12 ip [orig:251 ivtmp.36 ] [251])
        (plus:SI (reg:SI 4 r4 [213])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 155 142 156 13 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:254 currentpin ] [254])
            (reg/v:SI 9 r9 [orig:253 pos ] [253]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 156 155 174 13 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 213)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil))
 -> 213)
;; End of basic block 13 -> ( 14 17)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  14 [28.0%]  (fallthru)
;; Succ edge  17 [72.0%] 

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 8 [r8] 12 [ip] 13 [sp]
;; lr  def 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	

;; Pred edge  13 [28.0%]  (fallthru)
(note 174 156 159 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 159 174 166 14 (set (reg:SI 10 sl [orig:255 D.7695 ] [255])
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 166 159 161 14 (set (reg:SI 11 fp [orig:261 D.7702 ] [261])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 161 166 162 14 (set (reg:SI 9 r9 [257])
        (ashift:SI (reg:SI 8 r8 [211])
            (reg:SI 12 ip [orig:251 ivtmp.36 ] [251]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 12 ip [orig:251 ivtmp.36 ] [251]))
        (nil)))

(insn 162 161 163 14 (set (reg:SI 9 r9 [orig:258 D.7699 ] [258])
        (not:SI (reg:SI 9 r9 [257]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (nil))

(insn 163 162 164 14 (set (reg:SI 10 sl [orig:259 D.7700 ] [259])
        (and:SI (reg:SI 9 r9 [orig:258 D.7699 ] [258])
            (reg:SI 10 sl [orig:255 D.7695 ] [255]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (nil))

(insn 164 163 165 14 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 10 sl [orig:259 D.7700 ] [259])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 165 164 167 14 (set (reg:SI 6 r6)
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 167 165 170 14 (set (reg:SI 10 sl [262])
        (ashift:SI (reg:SI 11 fp [orig:261 D.7702 ] [261])
            (reg:SI 12 ip [orig:251 ivtmp.36 ] [251]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 170 167 168 14 (set (reg:SI 11 fp [264])
        (plus:SI (reg:SI 11 fp [orig:261 D.7702 ] [261])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (nil))

(insn 168 170 171 14 (set (reg:SI 10 sl [orig:263 D.7705 ] [263])
        (ior:SI (reg:SI 10 sl [262])
            (reg:SI 6 r6))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (nil))

(insn 171 168 169 14 (set (reg:SI 11 fp [265])
        (zero_extend:SI (reg:QI 11 fp [264]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 169 171 172 14 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 10 sl [orig:263 D.7705 ] [263])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 172 169 173 14 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [265])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 173 172 214 14 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 295)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil))
 -> 295)
;; End of basic block 14 -> ( 16 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  16 [27.0%] 
;; Succ edge  15 [73.0%]  (fallthru)

;; Start of basic block ( 14 16) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 12 [ip]
;; live  kill	

;; Pred edge  14 [73.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
(code_label 214 173 184 15 34 "" [1 uses])

(note 184 214 176 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 176 184 180 15 (set (reg:SI 7 r7 [orig:266 D.7729 ] [266])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 180 176 177 15 (set (reg:SI 6 r6 [orig:269 GPIO_InitStruct_8(D)->GPIO_PuPd ] [269])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 177 180 178 15 (set (reg:SI 7 r7 [orig:267 D.7733 ] [267])
        (and:SI (reg:SI 9 r9 [orig:258 D.7699 ] [258])
            (reg:SI 7 r7 [orig:266 D.7729 ] [266]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (nil))

(insn 178 177 179 15 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 7 r7 [orig:267 D.7733 ] [267])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 179 178 181 15 (set (reg:SI 7 r7 [orig:268 D.7734 ] [268])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 181 179 182 15 (set (reg:SI 12 ip [270])
        (ashift:SI (reg:SI 6 r6 [orig:269 GPIO_InitStruct_8(D)->GPIO_PuPd ] [269])
            (reg:SI 12 ip [orig:251 ivtmp.36 ] [251]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (nil))

(insn 182 181 183 15 (set (reg:SI 6 r6 [orig:271 D.7738 ] [271])
        (ior:SI (reg:SI 12 ip [270])
            (reg:SI 7 r7 [orig:268 D.7734 ] [268]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (nil))

(insn 183 182 296 15 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 6 r6 [orig:271 D.7738 ] [271])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 296 183 297 15 (set (pc)
        (label_ref 213)) 230 {*arm_jump}
     (nil)
 -> 213)
;; End of basic block 15 -> ( 17)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  17 [100.0%] 

(barrier 297 296 295)

;; Start of basic block ( 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 10 [sl] 11 [fp]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 10 [sl] 11 [fp]
;; live  kill	

;; Pred edge  14 [27.0%] 
(code_label 295 297 204 16 41 "" [1 uses])

(note 204 295 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 195 204 186 16 NOTE_INSN_DELETED)

(insn 186 195 190 16 (set (reg:SI 10 sl [orig:272 D.7709 ] [272])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 190 186 317 16 (set (reg:SI 11 fp)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 317 190 199 16 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [11 %sfp+-8 S4 A32])
        (reg:SI 11 fp)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 199 317 318 16 (set (reg:SI 6 r6)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 318 199 187 16 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [11 %sfp+-4 S4 A32])
        (reg:SI 6 r6)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 187 318 188 16 (set (reg:SI 10 sl [orig:273 D.7710 ] [273])
        (and:SI (reg:SI 9 r9 [orig:258 D.7699 ] [258])
            (reg:SI 10 sl [orig:272 D.7709 ] [272]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (nil))

(insn 188 187 189 16 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 10 sl [orig:273 D.7710 ] [273])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 189 188 319 16 (set (reg:SI 11 fp [orig:274 D.7711 ] [274])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 319 189 191 16 (set (reg:SI 6 r6)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [11 %sfp+-8 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 191 319 192 16 (set (reg:SI 10 sl [276])
        (ashift:SI (reg:SI 6 r6)
            (reg:SI 12 ip [orig:251 ivtmp.36 ] [251]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (nil))

(insn 192 191 193 16 (set (reg:SI 10 sl [orig:277 D.7715 ] [277])
        (ior:SI (reg:SI 10 sl [276])
            (reg:SI 11 fp [orig:274 D.7711 ] [274]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (nil))

(insn 193 192 194 16 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 10 sl [orig:277 D.7715 ] [277])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 194 193 196 16 (set (reg:SI 10 sl [orig:278 D.7716 ] [278])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 196 194 197 16 (set (reg:SI 7 r7 [orig:280 D.7721 ] [280])
        (and:SI (not:SI (reg/v:SI 7 r7 [orig:254 currentpin ] [254]))
            (reg:SI 10 sl [orig:278 D.7716 ] [278]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 83 {andsi_notsi_si}
     (nil))

(insn 197 196 198 16 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 7 r7 [orig:280 D.7721 ] [280])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 198 197 320 16 (set (reg:SI 7 r7 [orig:281 D.7722 ] [281])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 320 198 321 16 (set (reg:SI 10 sl)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [11 %sfp+-4 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 321 320 200 16 (set (reg:SI 11 fp)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [11 %sfp+-12 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 200 321 201 16 (set (reg:SI 6 r6 [283])
        (ashift:SI (reg:SI 10 sl)
            (reg:SI 11 fp))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (nil))

(insn 201 200 202 16 (set (reg:SI 6 r6 [284])
        (zero_extend:SI (reg:HI 6 r6 [283]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 202 201 203 16 (set (reg:SI 6 r6 [orig:285 D.7728 ] [285])
        (ior:SI (reg:SI 6 r6 [284])
            (reg:SI 7 r7 [orig:281 D.7722 ] [281]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (nil))

(insn 203 202 298 16 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 6 r6 [orig:285 D.7728 ] [285])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 298 203 299 16 (set (pc)
        (label_ref 214)) 230 {*arm_jump}
     (nil)
 -> 214)
;; End of basic block 16 -> ( 15)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  15 [100.0%] 

(barrier 299 298 213)

;; Start of basic block ( 13 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 3 [r3] 4 [r4] 5 [r5] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 9 [r9] 12 [ip] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 9 [r9] 12 [ip] 24 [cc]
;; live  kill	

;; Pred edge  13 [72.0%] 
;; Pred edge  15 [100.0%] 
(code_label 213 299 210 17 33 "" [2 uses])

(note 210 213 206 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 206 210 322 17 (set (reg:SI 6 r6)
        (plus:SI (reg:SI 2 r2 [212])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 322 206 218 17 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [11 %sfp+-12 S4 A32])
        (reg:SI 6 r6)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 709 {*thumb2_movsi_insn}
     (nil))

(insn 218 322 219 17 (set (reg/v:SI 9 r9 [orig:289 pos ] [289])
        (ashift:SI (reg:SI 5 r5 [210])
            (reg:SI 6 r6))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:216 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                    (const_int 4 [0x4])) [11 %sfp+-12 S4 A32]))
        (nil)))

(insn 219 218 207 17 (set (reg/v:SI 7 r7 [orig:290 currentpin ] [290])
        (and:SI (reg/v:SI 9 r9 [orig:289 pos ] [289])
            (reg:SI 3 r3 [orig:187 pretmp.14 ] [187]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:218 69 {*arm_andsi3_insn}
     (nil))

(insn 207 219 220 17 (set (reg:SI 12 ip [orig:287 ivtmp.36 ] [287])
        (plus:SI (reg:SI 4 r4 [213])
            (const_int 4 [0x4]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 220 207 221 17 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 7 r7 [orig:290 currentpin ] [290])
            (reg/v:SI 9 r9 [orig:289 pos ] [289]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 221 220 239 17 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 278)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:220 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil))
 -> 278)
;; End of basic block 17 -> ( 18 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  18 [28.0%]  (fallthru)
;; Succ edge  21 [72.0%] 

;; Start of basic block ( 17) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 8 [r8] 12 [ip] 13 [sp]
;; lr  def 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 9 [r9] 10 [sl] 11 [fp] 24 [cc]
;; live  kill	

;; Pred edge  17 [28.0%]  (fallthru)
(note 239 221 224 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 224 239 231 18 (set (reg:SI 10 sl [orig:291 D.7695 ] [291])
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 231 224 226 18 (set (reg:SI 11 fp [orig:297 D.7702 ] [297])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 4 [0x4])) [7 GPIO_InitStruct_8(D)->GPIO_Mode+0 S1 A32]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 226 231 227 18 (set (reg:SI 9 r9 [293])
        (ashift:SI (reg:SI 8 r8 [211])
            (reg:SI 12 ip [orig:287 ivtmp.36 ] [287]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
            (reg:SI 12 ip [orig:287 ivtmp.36 ] [287]))
        (nil)))

(insn 227 226 228 18 (set (reg:SI 9 r9 [orig:294 D.7699 ] [294])
        (not:SI (reg:SI 9 r9 [293]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 143 {*arm_one_cmplsi2}
     (nil))

(insn 228 227 229 18 (set (reg:SI 10 sl [orig:295 D.7700 ] [295])
        (and:SI (reg:SI 9 r9 [orig:294 D.7699 ] [294])
            (reg:SI 10 sl [orig:291 D.7695 ] [291]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 69 {*arm_andsi3_insn}
     (nil))

(insn 229 228 230 18 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 10 sl [orig:295 D.7700 ] [295])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:222 709 {*thumb2_movsi_insn}
     (nil))

(insn 230 229 232 18 (set (reg:SI 6 r6)
        (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 232 230 235 18 (set (reg:SI 10 sl [298])
        (ashift:SI (reg:SI 11 fp [orig:297 D.7702 ] [297])
            (reg:SI 12 ip [orig:287 ivtmp.36 ] [287]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 119 {*arm_shiftsi3}
     (nil))

(insn 235 232 233 18 (set (reg:SI 11 fp [300])
        (plus:SI (reg:SI 11 fp [orig:297 D.7702 ] [297])
            (const_int -1 [0xffffffffffffffff]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 4 {*arm_addsi3}
     (nil))

(insn 233 235 236 18 (set (reg:SI 10 sl [orig:299 D.7705 ] [299])
        (ior:SI (reg:SI 10 sl [298])
            (reg:SI 6 r6))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 91 {*iorsi3_insn}
     (nil))

(insn 236 233 234 18 (set (reg:SI 11 fp [301])
        (zero_extend:SI (reg:QI 11 fp [300]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 234 236 237 18 (set (mem/s/v:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194]) [3 GPIOx_11(D)->MODER+0 S4 A32])
        (reg:SI 10 sl [orig:299 D.7705 ] [299])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:223 709 {*thumb2_movsi_insn}
     (nil))

(insn 237 234 238 18 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 11 fp [301])
            (const_int 1 [0x1]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 238 237 279 18 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 300)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:225 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 2700 [0xa8c])
        (nil))
 -> 300)
;; End of basic block 18 -> ( 20 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  20 [27.0%] 
;; Succ edge  19 [73.0%]  (fallthru)

;; Start of basic block ( 18 20) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 12 [ip]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 12 [ip]
;; live  kill	

;; Pred edge  18 [73.0%]  (fallthru)
;; Pred edge  20 [100.0%] 
(code_label 279 238 249 19 37 "" [1 uses])

(note 249 279 241 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 241 249 245 19 (set (reg:SI 7 r7 [orig:302 D.7729 ] [302])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 245 241 242 19 (set (reg:SI 6 r6 [orig:305 GPIO_InitStruct_8(D)->GPIO_PuPd ] [305])
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 7 [0x7])) [10 GPIO_InitStruct_8(D)->GPIO_PuPd+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 242 245 243 19 (set (reg:SI 7 r7 [orig:303 D.7733 ] [303])
        (and:SI (reg:SI 9 r9 [orig:294 D.7699 ] [294])
            (reg:SI 7 r7 [orig:302 D.7729 ] [302]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 69 {*arm_andsi3_insn}
     (nil))

(insn 243 242 244 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 7 r7 [orig:303 D.7733 ] [303])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:243 709 {*thumb2_movsi_insn}
     (nil))

(insn 244 243 246 19 (set (reg:SI 7 r7 [orig:304 D.7734 ] [304])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(insn 246 244 247 19 (set (reg:SI 12 ip [306])
        (ashift:SI (reg:SI 6 r6 [orig:305 GPIO_InitStruct_8(D)->GPIO_PuPd ] [305])
            (reg:SI 12 ip [orig:287 ivtmp.36 ] [287]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 119 {*arm_shiftsi3}
     (nil))

(insn 247 246 248 19 (set (reg:SI 6 r6 [orig:307 D.7738 ] [307])
        (ior:SI (reg:SI 12 ip [306])
            (reg:SI 7 r7 [orig:304 D.7734 ] [304]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 91 {*iorsi3_insn}
     (nil))

(insn 248 247 301 19 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 12 [0xc])) [3 GPIOx_11(D)->PUPDR+0 S4 A32])
        (reg:SI 6 r6 [orig:307 D.7738 ] [307])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:244 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 301 248 302 19 (set (pc)
        (label_ref 278)) 230 {*arm_jump}
     (nil)
 -> 278)
;; End of basic block 19 -> ( 21)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  21 [100.0%] 

(barrier 302 301 300)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 9 [r9] 12 [ip] 13 [sp]
;; lr  def 	 6 [r6] 7 [r7] 10 [sl] 11 [fp]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 7 [r7] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  gen 	 6 [r6] 7 [r7] 10 [sl] 11 [fp]
;; live  kill	

;; Pred edge  18 [27.0%] 
(code_label 300 302 269 20 42 "" [1 uses])

(note 269 300 260 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(note 260 269 251 20 NOTE_INSN_DELETED)

(insn 251 260 255 20 (set (reg:SI 10 sl [orig:308 D.7709 ] [308])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 255 251 324 20 (set (reg:SI 11 fp)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 5 [0x5])) [8 GPIO_InitStruct_8(D)->GPIO_Speed+0 S1 A8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 324 255 264 20 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [11 %sfp+-8 S4 A32])
        (reg:SI 11 fp)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 264 324 325 20 (set (reg:SI 6 r6)
        (zero_extend:SI (mem/s:QI (plus:SI (reg/v/f:SI 1 r1 [orig:195 GPIO_InitStruct ] [195])
                    (const_int 6 [0x6])) [9 GPIO_InitStruct_8(D)->GPIO_OType+0 S1 A16]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 730 {thumb2_zero_extendqisi2_v6}
     (nil))

(insn 325 264 252 20 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [11 %sfp+-4 S4 A32])
        (reg:SI 6 r6)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 252 325 253 20 (set (reg:SI 10 sl [orig:309 D.7710 ] [309])
        (and:SI (reg:SI 9 r9 [orig:294 D.7699 ] [294])
            (reg:SI 10 sl [orig:308 D.7709 ] [308]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 69 {*arm_andsi3_insn}
     (nil))

(insn 253 252 254 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 10 sl [orig:309 D.7710 ] [309])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:231 709 {*thumb2_movsi_insn}
     (nil))

(insn 254 253 326 20 (set (reg:SI 11 fp [orig:310 D.7711 ] [310])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 326 254 256 20 (set (reg:SI 6 r6)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [11 %sfp+-8 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 256 326 257 20 (set (reg:SI 10 sl [312])
        (ashift:SI (reg:SI 6 r6)
            (reg:SI 12 ip [orig:287 ivtmp.36 ] [287]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 119 {*arm_shiftsi3}
     (nil))

(insn 257 256 258 20 (set (reg:SI 10 sl [orig:313 D.7715 ] [313])
        (ior:SI (reg:SI 10 sl [312])
            (reg:SI 11 fp [orig:310 D.7711 ] [310]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 91 {*iorsi3_insn}
     (nil))

(insn 258 257 259 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 8 [0x8])) [3 GPIOx_11(D)->OSPEEDR+0 S4 A32])
        (reg:SI 10 sl [orig:313 D.7715 ] [313])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:232 709 {*thumb2_movsi_insn}
     (nil))

(insn 259 258 261 20 (set (reg:SI 10 sl [orig:314 D.7716 ] [314])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 261 259 262 20 (set (reg:SI 7 r7 [orig:316 D.7721 ] [316])
        (and:SI (not:SI (reg/v:SI 7 r7 [orig:290 currentpin ] [290]))
            (reg:SI 10 sl [orig:314 D.7716 ] [314]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 83 {andsi_notsi_si}
     (nil))

(insn 262 261 263 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 7 r7 [orig:316 D.7721 ] [316])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:238 709 {*thumb2_movsi_insn}
     (nil))

(insn 263 262 327 20 (set (reg:SI 7 r7 [orig:317 D.7722 ] [317])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 327 263 328 20 (set (reg:SI 10 sl)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [11 %sfp+-4 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 328 327 265 20 (set (reg:SI 11 fp)
        (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [11 %sfp+-12 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(insn 265 328 266 20 (set (reg:SI 6 r6 [319])
        (ashift:SI (reg:SI 10 sl)
            (reg:SI 11 fp))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 119 {*arm_shiftsi3}
     (nil))

(insn 266 265 267 20 (set (reg:SI 6 r6 [320])
        (zero_extend:SI (reg:HI 6 r6 [319]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 267 266 268 20 (set (reg:SI 6 r6 [orig:321 D.7728 ] [321])
        (ior:SI (reg:SI 6 r6 [320])
            (reg:SI 7 r7 [orig:317 D.7722 ] [317]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 91 {*iorsi3_insn}
     (nil))

(insn 268 267 303 20 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:194 GPIOx ] [194])
                (const_int 4 [0x4])) [3 GPIOx_11(D)->OTYPER+0 S4 A32])
        (reg:SI 6 r6 [orig:321 D.7728 ] [321])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:239 709 {*thumb2_movsi_insn}
     (nil))

(jump_insn 303 268 304 20 (set (pc)
        (label_ref 279)) 230 {*arm_jump}
     (nil)
 -> 279)
;; End of basic block 20 -> ( 19)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 9 [r9] 12 [ip] 13 [sp] 14 [lr]


;; Succ edge  19 [100.0%] 

(barrier 304 303 278)

;; Start of basic block ( 17 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 4 [r4] 13 [sp]
;; lr  def 	 2 [r2] 4 [r4] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  gen 	 2 [r2] 4 [r4] 24 [cc]
;; live  kill	

;; Pred edge  17 [72.0%] 
;; Pred edge  19 [100.0%] 
(code_label 278 304 275 21 36 "" [2 uses])

(note 275 278 271 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 271 275 272 21 (set (reg/v:SI 2 r2 [orig:161 pinpos ] [161])
        (plus:SI (reg:SI 2 r2 [212])
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 272 271 273 21 (set (reg:SI 4 r4 [orig:182 ivtmp.36 ] [182])
        (plus:SI (reg:SI 4 r4 [213])
            (const_int 6 [0x6]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 4 {*arm_addsi3}
     (nil))

(insn 273 272 274 21 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 2 r2 [orig:161 pinpos ] [161])
            (const_int 16 [0x10]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 206 {*arm_cmpsi_insn}
     (nil))

(jump_insn 274 273 305 21 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0]))
            (label_ref:SI 75)
            (pc))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:214 218 {*arm_cond_branch}
     (expr_list:REG_BR_PROB (const_int 9375 [0x249f])
        (nil))
 -> 75)
;; End of basic block 21 -> ( 3 22)
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 8 [r8] 13 [sp] 14 [lr]


;; Succ edge  3 [93.8%]  (dfs_back)
;; Succ edge  22 [6.2%]  (fallthru)

;; Start of basic block ( 21) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  21 [6.2%]  (fallthru)
(note 305 274 307 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(jump_insn 307 305 308 22 (set (pc)
        (label_ref 306)) 230 {*arm_jump}
     (nil)
 -> 306)
;; End of basic block 22 -> ( 9)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  9 [100.0%]  (loop_exit)

(barrier 308 307 314)

(note 314 308 0 NOTE_INSN_DELETED)


;; Function GPIO_StructInit (GPIO_StructInit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
scanning new insn with uid = 14.
verify found no changes in insn with uid = 14.
deleting insn with uid = 8.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 135 uninteresting
Reg 136 uninteresting
Found def insn 2 for 134 to be not moveable
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 135: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 14 (nil))

Pass 0 for finding pseudo/allocno costs

    a1 (r136,l0) best LO_REGS, cover GENERAL_REGS
    a2 (r135,l0) best LO_REGS, cover GENERAL_REGS
    a0 (r134,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a1(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a2(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r136: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a1(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a2(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000

   Insn 9(l0): point = 0
   Insn 14(l0): point = 2
   Insn 7(l0): point = 4
   Insn 6(l0): point = 6
   Insn 2(l0): point = 8
 a0(r134): [1..8]
 a1(r136): [1..2]
 a2(r135): [5..6]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r134): [0..3]
 a1(r136): [0..1]
 a2(r135): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r134,l0) conflicts: a1(r136,l0) a2(r135,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a1(r136,l0) conflicts: a0(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a2(r135,l0) conflicts: a0(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=0, conflicts=2, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r136 2r135
    modified regnos: 134 135 136
    border:
    Pressure: GENERAL_REGS=3
    Reg 134 of GENERAL_REGS has 1 regs less
    Reg 136 of GENERAL_REGS has 1 regs less
    Reg 135 of GENERAL_REGS has 1 regs less
      Pushing a2(r135,l0)
      Pushing a1(r136,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r136,l0)  -- assign reg 3
      Popping a2(r135,l0)  -- assign reg 3
Disposition:
    0:r134 l0     0    2:r135 l0     3    1:r136 l0     3
New iteration of spill/restore move
+++Costs: overall -4000, reg -4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 13, 14, dead_or_set: 0, 134
insn=6, live_throughout: 13, 14, 134, dead_or_set: 135
insn=7, live_throughout: 13, 14, 134, dead_or_set: 135
insn=14, live_throughout: 13, 14, 134, dead_or_set: 136
insn=9, live_throughout: 13, 14, dead_or_set: 134, 136
init_insns for 135: (insn_list:REG_DEP_TRUE 6 (nil))
init_insns for 136: (insn_list:REG_DEP_TRUE 14 (nil))
changing reg in insn 2
changing reg in insn 9
changing reg in insn 7
changing reg in insn 6
changing reg in insn 7
changing reg in insn 14
changing reg in insn 9
Spilling for insn 7.
Spilling for insn 9.

Reloads for insn # 7
Reload 0: reload_out (SI) = (mem/s:SI (reg/v/f:SI 0 r0 [orig:134 GPIO_InitStruct ] [134]) [3 GPIO_InitStruct_1(D)->GPIO_Pin+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s:SI (reg/v/f:SI 0 r0 [orig:134 GPIO_InitStruct ] [134]) [3 GPIO_InitStruct_1(D)->GPIO_Pin+0 S4 A32])

Reloads for insn # 9
Reload 0: reload_out (SI) = (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIO_InitStruct ] [134])
                                                        (const_int 4 [0x4])) [6 MEM[(struct GPIO_InitTypeDef *)GPIO_InitStruct_1(D) + 4B]+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIO_InitStruct ] [134])
                                                        (const_int 4 [0x4])) [6 MEM[(struct GPIO_InitTypeDef *)GPIO_InitStruct_1(D) + 4B]+0 S4 A32])
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_StructInit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 3[r3]
;;  ref usage 	r0={1d,2u} r1={1d} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 15{8d,7u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 (set (reg:SI 3 r3 [135])
        (const_int 65535 [0xffff])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:257 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 65535 [0xffff])
        (nil)))

(insn 7 6 14 2 (set (mem/s:SI (reg/v/f:SI 0 r0 [orig:134 GPIO_InitStruct ] [134]) [3 GPIO_InitStruct_1(D)->GPIO_Pin+0 S4 A32])
        (reg:SI 3 r3 [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:257 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 7 9 2 (set (reg:SI 3 r3 [136])
        (const_int 0 [0])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:261 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))

(insn 9 14 13 2 (set (mem:SI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIO_InitStruct ] [134])
                (const_int 4 [0x4])) [6 MEM[(struct GPIO_InitTypeDef *)GPIO_InitStruct_1(D) + 4B]+0 S4 A32])
        (reg:SI 3 r3 [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:261 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 13 9 15 NOTE_INSN_DELETED)

(note 15 13 0 NOTE_INSN_DELETED)


;; Function GPIO_PinLockConfig (GPIO_PinLockConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 143 uninteresting
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 142 uninteresting
Reg 136 uninteresting
Reg 137: local to bb 2 def dominates all uses has unique first use
Reg 141 uninteresting
Reg 138 uninteresting
Reg 139 uninteresting
Reg 140 uninteresting
Found def insn 10 for 135 to be not moveable
Found def insn 13 for 137 to be not moveable
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 143: (insn_list:REG_DEP_TRUE 7 (nil))

Pass 0 for finding pseudo/allocno costs

    a8 (r143,l0) best LO_REGS, cover GENERAL_REGS
    a4 (r142,l0) best LO_REGS, cover GENERAL_REGS
    a1 (r141,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r140,l0) best LO_REGS, cover GENERAL_REGS
    a2 (r139,l0) best LO_REGS, cover GENERAL_REGS
    a3 (r138,l0) best LO_REGS, cover GENERAL_REGS
    a5 (r137,l0) best LO_REGS, cover GENERAL_REGS
    a6 (r136,l0) best LO_REGS, cover GENERAL_REGS
    a7 (r135,l0) best LO_REGS, cover GENERAL_REGS

  a0(r140,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a1(r141,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:60000
  a2(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a3(r138,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a4(r142,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:30000
  a5(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a6(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a7(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a8(r143,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r143: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS

  a0(r140,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a1(r141,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:60000
  a2(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a3(r138,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a4(r142,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:30000
  a5(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:4000,4000 GENERAL_REGS:4000,4000 MEM:20000
  a6(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a7(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a8(r143,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000

   Insn 21(l0): point = 0
   Insn 20(l0): point = 2
   Insn 19(l0): point = 4
   Insn 18(l0): point = 6
   Insn 17(l0): point = 8
   Insn 16(l0): point = 10
   Insn 15(l0): point = 12
   Insn 14(l0): point = 14
   Insn 2(l0): point = 16
   Insn 13(l0): point = 18
   Insn 12(l0): point = 20
   Insn 11(l0): point = 22
   Insn 3(l0): point = 24
   Insn 10(l0): point = 26
   Insn 8(l0): point = 28
   Insn 7(l0): point = 30
 a0(r140): [1..2]
 a1(r141): [3..16]
 a2(r139): [5..6]
 a3(r138): [9..10]
 a4(r142): [13..24]
 a5(r137): [15..18]
 a6(r136): [21..22]
 a7(r135): [23..26]
 a8(r143): [29..30]
Compressing live ranges: from 33 to 14 - 42%
Ranges after the compression:
 a0(r140): [0..1]
 a1(r141): [2..7]
 a2(r139): [2..3]
 a3(r138): [4..5]
 a4(r142): [6..11]
 a5(r137): [6..7]
 a6(r136): [8..9]
 a7(r135): [10..11]
 a8(r143): [12..13]
+++Allocating 56 bytes for conflict table (uncompressed size 72)
;; a0(r140,l0) conflicts:;; a1(r141,l0) conflicts: a2(r139,l0) a3(r138,l0) a5(r137,l0) a4(r142,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a2(r139,l0) conflicts: a1(r141,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a3(r138,l0) conflicts: a1(r141,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a4(r142,l0) conflicts: a1(r141,l0) a5(r137,l0) a6(r136,l0) a7(r135,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

;; a5(r137,l0) conflicts: a1(r141,l0) a4(r142,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

;; a6(r136,l0) conflicts: a4(r142,l0)
;;     total conflict hard regs: 0 14
;;     conflict hard regs: 0 14

;; a7(r135,l0) conflicts: a4(r142,l0)
;;     total conflict hard regs: 0 1 14
;;     conflict hard regs: 0 1 14

;; a8(r143,l0) conflicts:  cp0:a6(r136)<->a7(r135)@125:shuffle
  regions=1, blocks=3, points=14
    allocnos=9 (big 0), copies=1, conflicts=4, ranges=9

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r140 1r141 2r139 3r138 4r142 5r137 6r136 7r135 8r143
    modified regnos: 135 136 137 138 139 140 141 142 143
    border:
    Pressure: GENERAL_REGS=4
    Reg 140 of GENERAL_REGS has 1 regs less
    Reg 141 of GENERAL_REGS has 1 regs less
    Reg 139 of GENERAL_REGS has 1 regs less
    Reg 138 of GENERAL_REGS has 1 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 2 regs less
    Reg 135 of GENERAL_REGS has 3 regs less
    Reg 143 of GENERAL_REGS has 3 regs less
      Pushing a3(r138,l0)
      Pushing a2(r139,l0)
      Pushing a0(r140,l0)
      Pushing a1(r141,l0)
      Pushing a6(r136,l0)
      Pushing a5(r137,l0)
      Pushing a4(r142,l0)
      Pushing a8(r143,l0)
      Pushing a7(r135,l0)
      Popping a7(r135,l0)  -- assign reg 3
      Popping a8(r143,l0)  -- assign reg 3
      Popping a4(r142,l0)  -- assign reg 1
      Popping a5(r137,l0)  -- assign reg 3
      Popping a6(r136,l0)  -- assign reg 3
      Popping a1(r141,l0)  -- assign reg 0
      Popping a0(r140,l0)  -- assign reg 3
      Popping a2(r139,l0)  -- assign reg 3
      Popping a3(r138,l0)  -- assign reg 3
Disposition:
    7:r135 l0     3    6:r136 l0     3    5:r137 l0     3    3:r138 l0     3
    2:r139 l0     3    0:r140 l0     3    1:r141 l0     0    4:r142 l0     1
    8:r143 l0     3
New iteration of spill/restore move
+++Costs: overall -8000, reg -8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=7, live_throughout: 0, 1, 13, 14, dead_or_set: 143
insn=8, live_throughout: 0, 1, 13, 14, dead_or_set: 143
insn=10, live_throughout: 0, 1, 13, 14, dead_or_set: 135
insn=3, live_throughout: 0, 13, 14, 135, dead_or_set: 1, 142
insn=11, live_throughout: 0, 13, 14, 142, dead_or_set: 135, 136
insn=12, live_throughout: 0, 13, 14, 142, dead_or_set: 136
insn=13, live_throughout: 0, 13, 14, 142, dead_or_set: 137
insn=2, live_throughout: 13, 14, 137, 142, dead_or_set: 0, 141
insn=14, live_throughout: 13, 14, 141, 142, dead_or_set: 137
insn=15, live_throughout: 13, 14, 141, dead_or_set: 142
insn=16, live_throughout: 13, 14, 141, dead_or_set: 138
insn=17, live_throughout: 13, 14, 141, dead_or_set: 138
insn=18, live_throughout: 13, 14, 141, dead_or_set: 139
insn=19, live_throughout: 13, 14, 141, dead_or_set: 139
insn=20, live_throughout: 13, 14, dead_or_set: 140, 141
insn=21, live_throughout: 13, 14, dead_or_set: 140
init_insns for 143: (insn_list:REG_DEP_TRUE 7 (nil))
changing reg in insn 10
changing reg in insn 11
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 14
changing reg in insn 16
changing reg in insn 17
changing reg in insn 18
changing reg in insn 19
changing reg in insn 20
changing reg in insn 21
changing reg in insn 2
changing reg in insn 15
changing reg in insn 20
changing reg in insn 18
changing reg in insn 17
changing reg in insn 14
changing reg in insn 3
changing reg in insn 15
changing reg in insn 11
changing reg in insn 7
changing reg in insn 8
Spilling for insn 8.
Spilling for insn 12.
Spilling for insn 14.
Spilling for insn 15.
Spilling for insn 17.
Spilling for insn 19.
Spilling for insn 21.

Reloads for insn # 8
Reload 0: reload_out (SI) = (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])

Reloads for insn # 12
Reload 0: reload_out (SI) = (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])

Reloads for insn # 14
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                                                        (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                                                        (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])

Reloads for insn # 15
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                                                        (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                                                        (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])

Reloads for insn # 17
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                                                        (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                                                        (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])

Reloads for insn # 19
Reload 0: reload_out (SI) = (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])

Reloads for insn # 21
Reload 0: reload_out (SI) = (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                                                        (const_int 4 [0x4])) [3 tmp+0 S4 A32])
deleting insn with uid = 3.
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_PinLockConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 13[sp]
;;  ref usage 	r0={1d,5u} r1={1d,2u} r2={1d} r3={8d,7u} r13={1d,9u} r14={1d,1u} 
;;    total ref usage 37{13d,24u,0e} in 14{14 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 3 r3 [143])
        (const_int 65536 [0x10000])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:279 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 65536 [0x10000])
        (nil)))

(insn 8 7 10 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])
        (reg:SI 3 r3 [143])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:279 709 {*thumb2_movsi_insn}
     (nil))

(insn 10 8 11 2 (set (reg:SI 3 r3 [orig:135 tmp.0 ] [135])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 709 {*thumb2_movsi_insn}
     (nil))

(insn 11 10 12 2 (set (reg:SI 3 r3 [orig:136 tmp.1 ] [136])
        (ior:SI (reg/v:SI 1 r1 [orig:142 GPIO_Pin ] [142])
            (reg:SI 3 r3 [orig:135 tmp.0 ] [135]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 91 {*iorsi3_insn}
     (nil))

(insn 12 11 13 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])
        (reg:SI 3 r3 [orig:136 tmp.1 ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:285 709 {*thumb2_movsi_insn}
     (nil))

(insn 13 12 14 2 (set (reg:SI 3 r3 [orig:137 tmp.2 ] [137])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:287 709 {*thumb2_movsi_insn}
     (nil))

(insn 14 13 15 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg:SI 3 r3 [orig:137 tmp.2 ] [137])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:287 709 {*thumb2_movsi_insn}
     (nil))

(insn 15 14 16 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg/v:SI 1 r1 [orig:142 GPIO_Pin ] [142])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:289 709 {*thumb2_movsi_insn}
     (nil))

(insn 16 15 17 2 (set (reg:SI 3 r3 [orig:138 tmp.3 ] [138])
        (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:291 709 {*thumb2_movsi_insn}
     (nil))

(insn 17 16 18 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])
        (reg:SI 3 r3 [orig:138 tmp.3 ] [138])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:291 709 {*thumb2_movsi_insn}
     (nil))

(insn 18 17 19 2 (set (reg:SI 3 r3 [orig:139 tmp.4 ] [139])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:293 709 {*thumb2_movsi_insn}
     (nil))

(insn 19 18 20 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])
        (reg:SI 3 r3 [orig:139 tmp.4 ] [139])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:293 709 {*thumb2_movsi_insn}
     (nil))

(insn 20 19 21 2 (set (reg:SI 3 r3 [orig:140 tmp.5 ] [140])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:141 GPIOx ] [141])
                (const_int 28 [0x1c])) [3 GPIOx_6(D)->LCKR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:295 709 {*thumb2_movsi_insn}
     (nil))

(insn 21 20 24 2 (set (mem/v/c/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [3 tmp+0 S4 A32])
        (reg:SI 3 r3 [orig:140 tmp.5 ] [140])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:295 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 24 21 25 NOTE_INSN_DELETED)

(note 25 24 0 NOTE_INSN_DELETED)


;; Function GPIO_ReadInputDataBit (GPIO_ReadInputDataBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 139 uninteresting
Reg 134 uninteresting
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r139,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best LO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 20(l0): point = 0
   Insn 17(l0): point = 2
   Insn 9(l0): point = 4
   Insn 7(l0): point = 6
   Insn 2(l0): point = 8
 a0(r134): [5..6]
 a1(r139): [7..8]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r139): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts:;; a1(r139,l0) conflicts:  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r139
    modified regnos: 134 139
    border:
    Pressure: GENERAL_REGS=3
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
      Pushing a1(r139,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 3
      Popping a1(r139,l0)  -- assign reg 0
Disposition:
    0:r134 l0     3    1:r139 l0     0
New iteration of spill/restore move
+++Costs: overall -4000, reg -4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 13, 14, dead_or_set: 0, 139
insn=7, live_throughout: 1, 13, 14, dead_or_set: 134, 139
insn=9, live_throughout: 13, 14, dead_or_set: 1, 134
insn=17, live_throughout: 13, 14, dead_or_set: 0
insn=20, live_throughout: 0, 13, 14, dead_or_set: 
changing reg in insn 7
changing reg in insn 9
changing reg in insn 2
changing reg in insn 7
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadInputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r24={1d,1u} 
;;    total ref usage 18{9d,9u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 10 2 NOTE_INSN_DELETED)

(note 10 8 11 2 NOTE_INSN_DELETED)

(note 11 10 12 2 NOTE_INSN_DELETED)

(note 12 11 7 2 NOTE_INSN_DELETED)

(insn 7 12 9 2 (set (reg:SI 3 r3 [orig:134 D.7675 ] [134])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:139 GPIOx ] [139])
                (const_int 16 [0x10])) [3 GPIOx_3(D)->IDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:331 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 7 17 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 1 r1 [ GPIO_Pin ])
                        (reg:SI 3 r3 [orig:134 D.7675 ] [134]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:333 72 {*andsi3_compare0_scratch}
     (nil))

(insn 17 9 20 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:340 713 {*thumb2_mov_scc}
     (nil))

(insn 20 17 23 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:340 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 23 20 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)


;; Function GPIO_ReadInputData (GPIO_ReadInputData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 134 uninteresting
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r137,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best LO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r134): [3..4]
 a1(r137): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r137): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts:;; a1(r137,l0) conflicts:  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r137
    modified regnos: 134 137
    border:
    Pressure: GENERAL_REGS=2
    Reg 134 of GENERAL_REGS has 1 regs less
    Reg 137 of GENERAL_REGS has 1 regs less
      Pushing a1(r137,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r137,l0)  -- assign reg 0
Disposition:
    0:r134 l0     0    1:r137 l0     0
New iteration of spill/restore move
+++Costs: overall -4250, reg -4250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 13, 14, dead_or_set: 0, 137
insn=6, live_throughout: 13, 14, dead_or_set: 134, 137
insn=13, live_throughout: 13, 14, dead_or_set: 0, 134
insn=16, live_throughout: 0, 13, 14, dead_or_set: 
changing reg in insn 6
changing reg in insn 2
changing reg in insn 6
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadInputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={3d,4u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 15{8d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 8 2 NOTE_INSN_DELETED)

(note 8 7 6 2 NOTE_INSN_DELETED)

(insn 6 8 13 2 (set (reg:SI 0 r0 [orig:134 D.7673 ] [134])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 GPIOx ] [137])
                (const_int 16 [0x10])) [3 GPIOx_1(D)->IDR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:354 709 {*thumb2_movsi_insn}
     (nil))

(insn 13 6 16 2 (set (reg/i:SI 0 r0)
        (zero_extend:SI (reg:HI 0 r0 [orig:134 D.7673 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:355 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 16 13 19 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:355 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 19 16 20 NOTE_INSN_DELETED)

(note 20 19 0 NOTE_INSN_DELETED)


;; Function GPIO_ReadOutputDataBit (GPIO_ReadOutputDataBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 139 uninteresting
Reg 134 uninteresting
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r139,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best LO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r139: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r139,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 20(l0): point = 0
   Insn 17(l0): point = 2
   Insn 9(l0): point = 4
   Insn 7(l0): point = 6
   Insn 2(l0): point = 8
 a0(r134): [5..6]
 a1(r139): [7..8]
Compressing live ranges: from 11 to 4 - 36%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r139): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts:;; a1(r139,l0) conflicts:  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r139
    modified regnos: 134 139
    border:
    Pressure: GENERAL_REGS=3
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 139 of GENERAL_REGS has 2 regs less
      Pushing a1(r139,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 3
      Popping a1(r139,l0)  -- assign reg 0
Disposition:
    0:r134 l0     3    1:r139 l0     0
New iteration of spill/restore move
+++Costs: overall -4000, reg -4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 13, 14, dead_or_set: 0, 139
insn=7, live_throughout: 1, 13, 14, dead_or_set: 134, 139
insn=9, live_throughout: 13, 14, dead_or_set: 1, 134
insn=17, live_throughout: 13, 14, dead_or_set: 0
insn=20, live_throughout: 0, 13, 14, dead_or_set: 
changing reg in insn 7
changing reg in insn 9
changing reg in insn 2
changing reg in insn 7
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadOutputDataBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3] 24[cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={2d,1u} r13={1d,2u} r14={1d,1u} r24={1d,1u} 
;;    total ref usage 18{9d,9u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 0 [r0] 3 [r3] 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0] 3 [r3] 24 [cc]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 4 10 2 NOTE_INSN_DELETED)

(note 10 8 11 2 NOTE_INSN_DELETED)

(note 11 10 12 2 NOTE_INSN_DELETED)

(note 12 11 7 2 NOTE_INSN_DELETED)

(insn 7 12 9 2 (set (reg:SI 3 r3 [orig:134 D.7664 ] [134])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:139 GPIOx ] [139])
                (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:374 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 7 17 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 1 r1 [ GPIO_Pin ])
                        (reg:SI 3 r3 [orig:134 D.7664 ] [134]))
                    (const_int 0 [0])))
            (clobber (scratch:SI))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:376 72 {*andsi3_compare0_scratch}
     (nil))

(insn 17 9 20 2 (set (reg/i:SI 0 r0)
        (ne:SI (reg:CC_NOOV 24 cc)
            (const_int 0 [0]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:383 713 {*thumb2_mov_scc}
     (nil))

(insn 20 17 23 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:383 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 23 20 24 NOTE_INSN_DELETED)

(note 24 23 0 NOTE_INSN_DELETED)


;; Function GPIO_ReadOutputData (GPIO_ReadOutputData)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 134 uninteresting
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r137,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best LO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a1(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 16(l0): point = 0
   Insn 13(l0): point = 2
   Insn 6(l0): point = 4
   Insn 2(l0): point = 6
 a0(r134): [3..4]
 a1(r137): [5..6]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r137): [2..3]
+++Allocating 0 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts:;; a1(r137,l0) conflicts:  regions=1, blocks=3, points=4
    allocnos=2 (big 0), copies=0, conflicts=0, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r137
    modified regnos: 134 137
    border:
    Pressure: GENERAL_REGS=2
    Reg 134 of GENERAL_REGS has 1 regs less
    Reg 137 of GENERAL_REGS has 1 regs less
      Pushing a1(r137,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r137,l0)  -- assign reg 0
Disposition:
    0:r134 l0     0    1:r137 l0     0
New iteration of spill/restore move
+++Costs: overall -4250, reg -4250, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 13, 14, dead_or_set: 0, 137
insn=6, live_throughout: 13, 14, dead_or_set: 134, 137
insn=13, live_throughout: 13, 14, dead_or_set: 0, 134
insn=16, live_throughout: 0, 13, 14, dead_or_set: 
changing reg in insn 6
changing reg in insn 2
changing reg in insn 6
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ReadOutputData

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 0 [r0] 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0]
;;  ref usage 	r0={3d,4u} r1={1d} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 15{8d,7u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 13 [sp]
;; lr  def 	 0 [r0]
;; live  in  	 0 [r0] 13 [sp] 14 [lr]
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 7 2 NOTE_INSN_FUNCTION_BEG)

(note 7 3 8 2 NOTE_INSN_DELETED)

(note 8 7 6 2 NOTE_INSN_DELETED)

(insn 6 8 13 2 (set (reg:SI 0 r0 [orig:134 D.7662 ] [134])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 GPIOx ] [137])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:397 709 {*thumb2_movsi_insn}
     (nil))

(insn 13 6 16 2 (set (reg/i:SI 0 r0)
        (zero_extend:SI (reg:HI 0 r0 [orig:134 D.7662 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:398 729 {*thumb2_zero_extendhisi2_v6}
     (nil))

(insn 16 13 19 2 (use (reg/i:SI 0 r0)) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:398 -1
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 0 [r0] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 19 16 20 NOTE_INSN_DELETED)

(note 20 19 0 NOTE_INSN_DELETED)


;; Function GPIO_SetBits (GPIO_SetBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 135 uninteresting
Found def insn 2 for 134 to be not moveable
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r135,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 8(l0): point = 0
   Insn 3(l0): point = 2
   Insn 2(l0): point = 4
 a0(r134): [1..4]
 a1(r135): [1..2]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r135): [0..1]
+++Allocating 16 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts: a1(r135,l0)
;;     total conflict hard regs: 1 14
;;     conflict hard regs: 1 14

;; a1(r135,l0) conflicts: a0(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

  regions=1, blocks=3, points=2
    allocnos=2 (big 0), copies=0, conflicts=2, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r135
    modified regnos: 134 135
    border:
    Pressure: GENERAL_REGS=3
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 135 of GENERAL_REGS has 1 regs less
      Pushing a1(r135,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r135,l0)  -- assign reg 1
Disposition:
    0:r134 l0     0    1:r135 l0     1
New iteration of spill/restore move
+++Costs: overall -8000, reg -8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 13, 14, dead_or_set: 0, 134
insn=3, live_throughout: 13, 14, 134, dead_or_set: 1, 135
insn=8, live_throughout: 13, 14, dead_or_set: 134, 135
changing reg in insn 2
changing reg in insn 8
changing reg in insn 3
Spilling for insn 8.

Reloads for insn # 8
Reload 0: reload_out (HI) = (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 24 [0x18])) [4 GPIOx_1(D)->BSRRL+0 S2 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 24 [0x18])) [4 GPIOx_1(D)->BSRRL+0 S2 A32])
deleting insn with uid = 2.
deleting insn with uid = 3.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_SetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 11{6d,5u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 11 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                (const_int 24 [0x18])) [4 GPIOx_1(D)->BSRRL+0 S2 A32])
        (reg:HI 1 r1 [orig:135 GPIO_Pin ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:418 711 {*thumb2_movhi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 11 8 12 NOTE_INSN_DELETED)

(note 12 11 0 NOTE_INSN_DELETED)


;; Function GPIO_ResetBits (GPIO_ResetBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 134: local to bb 2 def dominates all uses has unique first use
Reg 135 uninteresting
Found def insn 2 for 134 to be not moveable
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r135,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 8(l0): point = 0
   Insn 3(l0): point = 2
   Insn 2(l0): point = 4
 a0(r134): [1..4]
 a1(r135): [1..2]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r134): [0..1]
 a1(r135): [0..1]
+++Allocating 16 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts: a1(r135,l0)
;;     total conflict hard regs: 1 14
;;     conflict hard regs: 1 14

;; a1(r135,l0) conflicts: a0(r134,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

  regions=1, blocks=3, points=2
    allocnos=2 (big 0), copies=0, conflicts=2, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r134 1r135
    modified regnos: 134 135
    border:
    Pressure: GENERAL_REGS=3
    Reg 134 of GENERAL_REGS has 2 regs less
    Reg 135 of GENERAL_REGS has 1 regs less
      Pushing a1(r135,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r135,l0)  -- assign reg 1
Disposition:
    0:r134 l0     0    1:r135 l0     1
New iteration of spill/restore move
+++Costs: overall -8000, reg -8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 13, 14, dead_or_set: 0, 134
insn=3, live_throughout: 13, 14, 134, dead_or_set: 1, 135
insn=8, live_throughout: 13, 14, dead_or_set: 134, 135
changing reg in insn 2
changing reg in insn 8
changing reg in insn 3
Spilling for insn 8.

Reloads for insn # 8
Reload 0: reload_out (HI) = (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 26 [0x1a])) [4 GPIOx_1(D)->BSRRH+0 S2 A16])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 26 [0x1a])) [4 GPIOx_1(D)->BSRRH+0 S2 A16])
deleting insn with uid = 2.
deleting insn with uid = 3.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ResetBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 11{6d,5u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 11 2 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                (const_int 26 [0x1a])) [4 GPIOx_1(D)->BSRRH+0 S2 A16])
        (reg:HI 1 r1 [orig:135 GPIO_Pin ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:439 711 {*thumb2_movhi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 11 8 12 NOTE_INSN_DELETED)

(note 12 11 0 NOTE_INSN_DELETED)


;; Function GPIO_WriteBit (GPIO_WriteBit)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 134 uninteresting (no unique first use)
Reg 135 uninteresting (no unique first use)
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r135,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r134,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r135: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 18(l0): point = 1
   Insn 23(l0): point = 4
   Insn 12(l0): point = 6
   Insn 9(l0): point = 9
   Insn 3(l0): point = 11
   Insn 2(l0): point = 13
 a0(r134): [7..13] [2..3]
 a1(r135): [7..11] [2..3]
Compressing live ranges: from 16 to 4 - 25%
Ranges after the compression:
 a0(r134): [2..3] [0..1]
 a1(r135): [2..3] [0..1]
+++Allocating 16 bytes for conflict table (uncompressed size 16)
;; a0(r134,l0) conflicts: a1(r135,l0)
;;     total conflict hard regs: 1 2 14
;;     conflict hard regs: 1 2 14

;; a1(r135,l0) conflicts: a0(r134,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

  regions=1, blocks=6, points=4
    allocnos=2 (big 0), copies=0, conflicts=2, ranges=4

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 5 4 3 2
    all: 0r134 1r135
    modified regnos: 134 135
    border:
    Pressure: GENERAL_REGS=4
    Reg 134 of GENERAL_REGS has 3 regs less
    Reg 135 of GENERAL_REGS has 2 regs less
      Pushing a1(r135,l0)
      Pushing a0(r134,l0)
      Popping a0(r134,l0)  -- assign reg 0
      Popping a1(r135,l0)  -- assign reg 1
Disposition:
    0:r134 l0     0    1:r135 l0     1
New iteration of spill/restore move
+++Costs: overall -8000, reg -8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 2, 13, 14, dead_or_set: 0, 134
insn=3, live_throughout: 2, 13, 14, 134, dead_or_set: 1, 135
insn=9, live_throughout: 13, 14, 134, 135, dead_or_set: 2
insn=12, live_throughout: 13, 14, dead_or_set: 134, 135
insn=23, live_throughout: 13, 14, dead_or_set: 
insn=15, live_throughout: 13, 14, 134, 135, dead_or_set: 
insn=18, live_throughout: 13, 14, dead_or_set: 134, 135
insn=21, live_throughout: 13, 14, dead_or_set: 
changing reg in insn 2
changing reg in insn 18
changing reg in insn 12
changing reg in insn 3
Spilling for insn 12.
Spilling for insn 18.

Reloads for insn # 12
Reload 0: reload_out (HI) = (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 24 [0x18])) [4 GPIOx_2(D)->BSRRL+0 S2 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 24 [0x18])) [4 GPIOx_2(D)->BSRRL+0 S2 A32])

Reloads for insn # 18
Reload 0: reload_out (HI) = (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 26 [0x1a])) [4 GPIOx_2(D)->BSRRH+0 S2 A16])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                                                        (const_int 26 [0x1a])) [4 GPIOx_2(D)->BSRRH+0 S2 A16])
deleting insn with uid = 2.
deleting insn with uid = 3.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 6 n_edges 6 count 6 (    1)


GPIO_WriteBit

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 24[cc]
;;  ref usage 	r0={1d,2u} r1={1d,2u} r2={1d,1u} r3={1d} r13={1d,5u} r14={1d,1u} r24={1d} 
;;    total ref usage 18{7d,11u,0e} in 4{4 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 2 [r2] 13 [sp]
;; lr  def 	 24 [cc]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	 24 [cc]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 6 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(jump_insn 9 8 10 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 2 r2 [ BitVal ])
                        (const_int 0 [0]))
                    (label_ref 15)
                    (pc)))
            (clobber (reg:CC 24 cc))
        ]) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:462 748 {*thumb2_cbz}
     (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil))
 -> 15)
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  out 	 0 [r0] 1 [r1] 13 [sp] 14 [lr]


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 10 9 12 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 12 10 23 3 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                (const_int 24 [0x18])) [4 GPIOx_2(D)->BSRRL+0 S2 A32])
        (reg:HI 1 r1 [orig:135 GPIO_Pin ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:464 711 {*thumb2_movhi_insn}
     (nil))

(jump_insn 23 12 24 3 (set (pc)
        (label_ref 21)) 230 {*arm_jump}
     (nil)
 -> 21)
;; End of basic block 3 -> ( 5)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%] 

(barrier 24 23 15)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 15 24 16 4 58 "" [1 uses])

(note 16 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 21 4 (set (mem/s/v:HI (plus:SI (reg/v/f:SI 0 r0 [orig:134 GPIOx ] [134])
                (const_int 26 [0x1a])) [4 GPIOx_2(D)->BSRRH+0 S2 A16])
        (reg:HI 1 r1 [orig:135 GPIO_Pin ] [135])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:468 711 {*thumb2_movhi_insn}
     (nil))
;; End of basic block 4 -> ( 5)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(13){ }}
;; lr  in  	 13 [sp] 14 [lr]
;; lr  use 	 13 [sp]
;; lr  def 	
;; live  in  	 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%] 
(code_label 21 18 22 5 57 "" [1 uses])

(note 22 21 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 25 22 26 NOTE_INSN_DELETED)

(note 26 25 0 NOTE_INSN_DELETED)


;; Function GPIO_Write (GPIO_Write)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 135: local to bb 2 def dominates all uses has unique first use
Reg 136 uninteresting
Found def insn 2 for 135 to be not moveable
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a1 (r136,l0) best LO_REGS, cover GENERAL_REGS
    a0 (r135,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r136: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r135,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a1(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000

   Insn 8(l0): point = 0
   Insn 3(l0): point = 2
   Insn 2(l0): point = 4
 a0(r135): [1..4]
 a1(r136): [1..2]
Compressing live ranges: from 7 to 2 - 28%
Ranges after the compression:
 a0(r135): [0..1]
 a1(r136): [0..1]
+++Allocating 16 bytes for conflict table (uncompressed size 16)
;; a0(r135,l0) conflicts: a1(r136,l0)
;;     total conflict hard regs: 1 14
;;     conflict hard regs: 1 14

;; a1(r136,l0) conflicts: a0(r135,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

  regions=1, blocks=3, points=2
    allocnos=2 (big 0), copies=0, conflicts=2, ranges=2

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r135 1r136
    modified regnos: 135 136
    border:
    Pressure: GENERAL_REGS=3
    Reg 135 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 1 regs less
      Pushing a1(r136,l0)
      Pushing a0(r135,l0)
      Popping a0(r135,l0)  -- assign reg 0
      Popping a1(r136,l0)  -- assign reg 1
Disposition:
    0:r135 l0     0    1:r136 l0     1
New iteration of spill/restore move
+++Costs: overall -8000, reg -8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 13, 14, dead_or_set: 0, 135
insn=3, live_throughout: 13, 14, 135, dead_or_set: 1, 136
insn=8, live_throughout: 13, 14, dead_or_set: 135, 136
changing reg in insn 2
changing reg in insn 8
changing reg in insn 3
changing reg in insn 8
Spilling for insn 8.

Reloads for insn # 8
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 GPIOx ] [135])
                                                        (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 GPIOx ] [135])
                                                        (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])
deleting insn with uid = 2.
deleting insn with uid = 3.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_Write

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 11{6d,5u,0e} in 1{1 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 5 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 11 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:135 GPIOx ] [135])
                (const_int 20 [0x14])) [3 GPIOx_3(D)->ODR+0 S4 A32])
        (reg/v:SI 1 r1 [orig:136 PortVal ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:485 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 11 8 12 NOTE_INSN_DELETED)

(note 12 11 0 NOTE_INSN_DELETED)


;; Function GPIO_ToggleBits (GPIO_ToggleBits)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 137 uninteresting
Reg 134 uninteresting
Reg 136 uninteresting
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    a0 (r137,l0) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r136,l0) best LO_REGS, cover GENERAL_REGS
    a2 (r134,l0) best LO_REGS, cover GENERAL_REGS

  a0(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a1(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a2(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r137: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS

  a0(r137,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a1(r136,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a2(r134,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000

   Insn 9(l0): point = 0
   Insn 8(l0): point = 2
   Insn 7(l0): point = 4
   Insn 2(l0): point = 6
 a0(r137): [1..6]
 a1(r136): [1..2]
 a2(r134): [3..4]
Compressing live ranges: from 9 to 4 - 44%
Ranges after the compression:
 a0(r137): [0..3]
 a1(r136): [0..1]
 a2(r134): [2..3]
+++Allocating 24 bytes for conflict table (uncompressed size 24)
;; a0(r137,l0) conflicts: a1(r136,l0) a2(r134,l0)
;;     total conflict hard regs: 1 14
;;     conflict hard regs: 1 14

;; a1(r136,l0) conflicts: a0(r137,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a2(r134,l0) conflicts: a0(r137,l0)
;;     total conflict hard regs: 1 14
;;     conflict hard regs: 1 14

  cp0:a1(r136)<->a2(r134)@125:shuffle
  regions=1, blocks=3, points=4
    allocnos=3 (big 0), copies=1, conflicts=2, ranges=3

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r137 1r136 2r134
    modified regnos: 134 136 137
    border:
    Pressure: GENERAL_REGS=4
    Reg 137 of GENERAL_REGS has 2 regs less
    Reg 136 of GENERAL_REGS has 1 regs less
    Reg 134 of GENERAL_REGS has 2 regs less
      Pushing a1(r136,l0)
      Pushing a2(r134,l0)
      Pushing a0(r137,l0)
      Popping a0(r137,l0)  -- assign reg 0
      Popping a2(r134,l0)  -- assign reg 3
      Popping a1(r136,l0)  -- assign reg 3
Disposition:
    2:r134 l0     3    1:r136 l0     3    0:r137 l0     0
New iteration of spill/restore move
+++Costs: overall -4000, reg -4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=2, live_throughout: 1, 13, 14, dead_or_set: 0, 137
insn=7, live_throughout: 1, 13, 14, 137, dead_or_set: 134
insn=8, live_throughout: 13, 14, 137, dead_or_set: 1, 134, 136
insn=9, live_throughout: 13, 14, dead_or_set: 136, 137
changing reg in insn 7
changing reg in insn 8
changing reg in insn 8
changing reg in insn 9
changing reg in insn 2
changing reg in insn 9
changing reg in insn 7
Spilling for insn 9.

Reloads for insn # 9
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 GPIOx ] [137])
                                                        (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 GPIOx ] [137])
                                                        (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_ToggleBits

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 3[r3]
;;  ref usage 	r0={1d,2u} r1={1d,1u} r2={1d} r3={3d,2u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 16{8d,8u,0e} in 3{3 regular + 0 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 13 [sp]
;; lr  def 	 3 [r3]
;; live  in  	 0 [r0] 1 [r1] 13 [sp] 14 [lr]
;; live  gen 	 3 [r3]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 5 4 2 NOTE_INSN_DELETED)

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 (set (reg:SI 3 r3 [orig:134 D.7654 ] [134])
        (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 GPIOx ] [137])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 709 {*thumb2_movsi_insn}
     (nil))

(insn 8 7 9 2 (set (reg:SI 3 r3 [orig:136 D.7656 ] [136])
        (xor:SI (reg:SI 1 r1 [ GPIO_Pin ])
            (reg:SI 3 r3 [orig:134 D.7654 ] [134]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 98 {*arm_xorsi3}
     (nil))

(insn 9 8 12 2 (set (mem/s/v:SI (plus:SI (reg/v/f:SI 0 r0 [orig:137 GPIOx ] [137])
                (const_int 20 [0x14])) [3 GPIOx_1(D)->ODR+0 S4 A32])
        (reg:SI 3 r3 [orig:136 D.7656 ] [136])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:501 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 12 9 13 NOTE_INSN_DELETED)

(note 13 12 0 NOTE_INSN_DELETED)


;; Function GPIO_PinAFConfig (GPIO_PinAFConfig)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
Reg 149 uninteresting
Reg 141: local to bb 2 def dominates all uses has unique first use
Reg 148: local to bb 2 def dominates all uses has unique first use
Reg 153: local to bb 2 def dominates all uses has unique first use
Reg 151: local to bb 2 def dominates all uses has unique first use
Reg 142: local to bb 2 def dominates all uses has unique first use
Reg 155 uninteresting
Reg 154 uninteresting
Reg 145 uninteresting
Reg 146: local to bb 2 def dominates all uses has unique first use
Reg 159 uninteresting
Reg 147 uninteresting
Examining insn 11, def for 141
  all ok
Found def insn 13 for 142 to be not moveable
Found def insn 21 for 146 to be not moveable
Found def insn 2 for 148 to be not moveable
Examining insn 8, def for 151
  all ok
Examining insn 12, def for 153
  all ok
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
init_insns for 155: (insn_list:REG_DEP_TRUE 14 (nil))

Pass 0 for finding pseudo/allocno costs

    a4 (r159,l0) best GENERAL_REGS, cover GENERAL_REGS
    a9 (r155,l0) best GENERAL_REGS, cover GENERAL_REGS
    a8 (r154,l0) best GENERAL_REGS, cover GENERAL_REGS
    a1 (r153,l0) best GENERAL_REGS, cover GENERAL_REGS
    a10 (r151,l0) best GENERAL_REGS, cover GENERAL_REGS
    a11 (r149,l0) best GENERAL_REGS, cover GENERAL_REGS
    a0 (r148,l0) best GENERAL_REGS, cover GENERAL_REGS
    a2 (r147,l0) best LO_REGS, cover GENERAL_REGS
    a3 (r146,l0) best LO_REGS, cover GENERAL_REGS
    a6 (r145,l0) best LO_REGS, cover GENERAL_REGS
    a7 (r142,l0) best LO_REGS, cover GENERAL_REGS
    a12 (r141,l0) best GENERAL_REGS, cover GENERAL_REGS
    a5 (r138,l0) best GENERAL_REGS, cover GENERAL_REGS

  a0(r148,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:50000
  a1(r153,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:50000
  a2(r147,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a3(r146,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a4(r159,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a5(r138,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a6(r145,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a7(r142,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a8(r154,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a9(r155,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a10(r151,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a11(r149,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a12(r141,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000


Pass 1 for finding pseudo/allocno costs

    r159: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r155: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, cover GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, cover GENERAL_REGS

  a0(r148,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:50000
  a1(r153,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:50000
  a2(r147,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a3(r146,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a4(r159,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a5(r138,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a6(r145,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a7(r142,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:2000,2000 GENERAL_REGS:2000,2000 MEM:20000
  a8(r154,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a9(r155,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a10(r151,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000
  a11(r149,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:30000
  a12(r141,l0) costs: LO_REGS:0,0 BASE_REGS:0,0 HI_REGS:0,0 GENERAL_REGS:0,0 MEM:20000

   Insn 25(l0): point = 0
   Insn 23(l0): point = 2
   Insn 22(l0): point = 4
   Insn 21(l0): point = 6
   Insn 19(l0): point = 8
   Insn 17(l0): point = 10
   Insn 15(l0): point = 12
   Insn 14(l0): point = 14
   Insn 9(l0): point = 16
   Insn 13(l0): point = 18
   Insn 8(l0): point = 20
   Insn 12(l0): point = 22
   Insn 2(l0): point = 24
   Insn 11(l0): point = 26
   Insn 3(l0): point = 28
 a0(r148): [1..24]
 a1(r153): [1..22]
 a2(r147): [1..2]
 a3(r146): [3..6]
 a4(r159): [3..4]
 a5(r138): [5..16]
 a6(r145): [9..10]
 a7(r142): [11..18]
 a8(r154): [11..12]
 a9(r155): [13..14]
 a10(r151): [17..20]
 a11(r149): [21..28]
 a12(r141): [23..26]
Compressing live ranges: from 31 to 18 - 58%
Ranges after the compression:
 a0(r148): [0..17]
 a1(r153): [0..15]
 a2(r147): [0..1]
 a3(r146): [2..5]
 a4(r159): [2..3]
 a5(r138): [4..11]
 a6(r145): [6..7]
 a7(r142): [8..13]
 a8(r154): [8..9]
 a9(r155): [10..11]
 a10(r151): [12..13]
 a11(r149): [14..17]
 a12(r141): [16..17]
+++Allocating 104 bytes for conflict table (uncompressed size 104)
;; a0(r148,l0) conflicts: a2(r147,l0) a1(r153,l0) a4(r159,l0) a3(r146,l0) a5(r138,l0) a6(r145,l0) a8(r154,l0) a7(r142,l0) a9(r155,l0) a10(r151,l0) a11(r149,l0) a12(r141,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a1(r153,l0) conflicts: a2(r147,l0) a0(r148,l0) a4(r159,l0) a3(r146,l0) a5(r138,l0) a6(r145,l0) a8(r154,l0) a7(r142,l0) a9(r155,l0) a10(r151,l0) a11(r149,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a2(r147,l0) conflicts: a1(r153,l0) a0(r148,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a3(r146,l0) conflicts: a1(r153,l0) a0(r148,l0) a4(r159,l0) a5(r138,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a4(r159,l0) conflicts: a1(r153,l0) a0(r148,l0) a3(r146,l0)
;;     total conflict hard regs: 14
;;     conflict hard regs: 14

;; a5(r138,l0) conflicts: a1(r153,l0) a0(r148,l0) a3(r146,l0) a6(r145,l0) a8(r154,l0) a7(r142,l0) a9(r155,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a6(r145,l0) conflicts: a1(r153,l0) a0(r148,l0) a5(r138,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a7(r142,l0) conflicts: a1(r153,l0) a0(r148,l0) a5(r138,l0) a8(r154,l0) a9(r155,l0) a10(r151,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a8(r154,l0) conflicts: a1(r153,l0) a0(r148,l0) a5(r138,l0) a7(r142,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a9(r155,l0) conflicts: a1(r153,l0) a0(r148,l0) a5(r138,l0) a7(r142,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a10(r151,l0) conflicts: a1(r153,l0) a0(r148,l0) a7(r142,l0)
;;     total conflict hard regs: 2 14
;;     conflict hard regs: 2 14

;; a11(r149,l0) conflicts: a1(r153,l0) a0(r148,l0) a12(r141,l0)
;;     total conflict hard regs: 0 2 14
;;     conflict hard regs: 0 2 14

;; a12(r141,l0) conflicts: a0(r148,l0) a11(r149,l0)
;;     total conflict hard regs: 0 2 14
;;     conflict hard regs: 0 2 14

  cp0:a1(r153)<->a12(r141)@125:shuffle
  cp1:a10(r151)<->a11(r149)@125:shuffle
  cp2:a5(r138)<->a10(r151)@125:shuffle
  cp3:a8(r154)<->a9(r155)@125:shuffle
  cp4:a6(r145)<->a7(r142)@125:shuffle
  cp5:a6(r145)<->a8(r154)@125:shuffle
  cp6:a4(r159)<->a5(r138)@125:shuffle
  cp7:a2(r147)<->a4(r159)@125:shuffle
  cp8:a2(r147)<->a3(r146)@125:shuffle
  regions=1, blocks=3, points=18
    allocnos=13 (big 0), copies=9, conflicts=0, ranges=13

**** Allocnos coloring:


  Loop 0 (parent -1, header bb0, depth 0)
    bbs: 2
    all: 0r148 1r153 2r147 3r146 4r159 5r138 6r145 7r142 8r154 9r155 10r151 11r149 12r141
    modified regnos: 138 141 142 145 146 147 148 149 151 153 154 155 159
    border:
    Pressure: GENERAL_REGS=7
    Reg 148 of GENERAL_REGS has 2 regs less
    Reg 153 of GENERAL_REGS has 2 regs less
    Reg 147 of GENERAL_REGS has 1 regs less
    Reg 146 of GENERAL_REGS has 2 regs less
    Reg 159 of GENERAL_REGS has 1 regs less
    Reg 138 of GENERAL_REGS has 2 regs less
    Reg 145 of GENERAL_REGS has 2 regs less
    Reg 142 of GENERAL_REGS has 2 regs less
    Reg 154 of GENERAL_REGS has 2 regs less
    Reg 155 of GENERAL_REGS has 2 regs less
    Reg 151 of GENERAL_REGS has 2 regs less
    Reg 149 of GENERAL_REGS has 3 regs less
    Reg 141 of GENERAL_REGS has 3 regs less
      Pushing a4(r159,l0)
      Pushing a2(r147,l0)
      Pushing a10(r151,l0)
      Pushing a9(r155,l0)
      Pushing a8(r154,l0)
      Pushing a7(r142,l0)
      Pushing a6(r145,l0)
      Pushing a3(r146,l0)
      Pushing a5(r138,l0)
      Pushing a1(r153,l0)
      Pushing a0(r148,l0)
      Pushing a12(r141,l0)
      Pushing a11(r149,l0)
      Popping a11(r149,l0)  -- assign reg 1
      Popping a12(r141,l0)  -- assign reg 3
      Popping a0(r148,l0)  -- assign reg 0
      Popping a1(r153,l0)  -- assign reg 3
      Popping a5(r138,l0)  -- assign reg 1
      Popping a3(r146,l0)  -- assign reg 4
      Popping a6(r145,l0)  -- assign reg 4
      Popping a7(r142,l0)  -- assign reg 5
      Popping a8(r154,l0)  -- assign reg 4
      Popping a9(r155,l0)  -- assign reg 4
      Popping a10(r151,l0)  -- assign reg 1
      Popping a2(r147,l0)  -- assign reg 4
      Popping a4(r159,l0)  -- assign reg 1
Disposition:
    5:r138 l0     1   12:r141 l0     3    7:r142 l0     5    6:r145 l0     4
    3:r146 l0     4    2:r147 l0     4    0:r148 l0     0   11:r149 l0     1
   10:r151 l0     1    1:r153 l0     3    8:r154 l0     4    9:r155 l0     4
    4:r159 l0     1
New iteration of spill/restore move
+++Costs: overall -8000, reg -8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0
insn=3, live_throughout: 0, 2, 13, 14, dead_or_set: 1, 149
insn=11, live_throughout: 0, 2, 13, 14, 149, dead_or_set: 141
insn=2, live_throughout: 2, 13, 14, 141, 149, dead_or_set: 0, 148
insn=12, live_throughout: 2, 13, 14, 148, 149, dead_or_set: 141, 153
insn=8, live_throughout: 2, 13, 14, 148, 153, dead_or_set: 149, 151
insn=13, live_throughout: 2, 13, 14, 148, 151, 153, dead_or_set: 142
insn=9, live_throughout: 2, 13, 14, 142, 148, 153, dead_or_set: 138, 151
insn=14, live_throughout: 2, 13, 14, 138, 142, 148, 153, dead_or_set: 155
insn=15, live_throughout: 2, 13, 14, 138, 142, 148, 153, dead_or_set: 154, 155
insn=17, live_throughout: 2, 13, 14, 138, 148, 153, dead_or_set: 142, 145, 154
insn=19, live_throughout: 2, 13, 14, 138, 148, 153, dead_or_set: 145
insn=21, live_throughout: 2, 13, 14, 138, 148, 153, dead_or_set: 146
insn=22, live_throughout: 13, 14, 146, 148, 153, dead_or_set: 2, 138, 159
insn=23, live_throughout: 13, 14, 148, 153, dead_or_set: 146, 147, 159
insn=25, live_throughout: 13, 14, dead_or_set: 147, 148, 153
init_insns for 155: (insn_list:REG_DEP_TRUE 14 (nil))
changing reg in insn 9
changing reg in insn 22
changing reg in insn 15
changing reg in insn 15
changing reg in insn 11
changing reg in insn 12
changing reg in insn 13
changing reg in insn 17
changing reg in insn 17
changing reg in insn 19
changing reg in insn 21
changing reg in insn 23
changing reg in insn 23
changing reg in insn 25
changing reg in insn 2
changing reg in insn 25
changing reg in insn 21
changing reg in insn 19
changing reg in insn 13
changing reg in insn 3
changing reg in insn 11
changing reg in insn 8
changing reg in insn 8
changing reg in insn 9
changing reg in insn 12
changing reg in insn 25
changing reg in insn 21
changing reg in insn 19
changing reg in insn 13
changing reg in insn 15
changing reg in insn 17
changing reg in insn 14
changing reg in insn 15
changing reg in insn 22
changing reg in insn 23
Spilling for insn 19.
Spilling for insn 25.

Reloads for insn # 19
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                                                            (const_int 4 [0x4]))
                                                        (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                                                            (const_int 4 [0x4]))
                                                        (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])

Reloads for insn # 25
Reload 0: reload_out (SI) = (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                                                            (const_int 4 [0x4]))
                                                        (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])
	NO_REGS, RELOAD_FOR_OUTPUT (opnum = 0), optional
	reload_out_reg: (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                                                            (const_int 4 [0x4]))
                                                        (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])
deleting insn with uid = 3.
deleting insn with uid = 2.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)
df_worklist_dataflow_doublequeue:n_basic_blocks 3 n_edges 2 count 3 (    1)


GPIO_PinAFConfig

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr]
;;  exit block uses 	 13 [sp] 14 [lr]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 4[r4] 5[r5]
;;  ref usage 	r0={1d,4u} r1={4d,6u,1e} r2={1d,1u} r3={3d,5u} r4={5d,5u} r5={1d,1u} r13={1d,2u} r14={1d,1u} 
;;    total ref usage 43{17d,25u,1e} in 13{13 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(13){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 13 [sp]
;; lr  def 	 1 [r1] 3 [r3] 4 [r4] 5 [r5]
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 13 [sp] 14 [lr]
;; live  gen 	 1 [r1] 3 [r3] 4 [r4] 5 [r5]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 4 6 5 2 NOTE_INSN_DELETED)

(note 5 4 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 5 16 2 NOTE_INSN_DELETED)

(note 16 10 11 2 NOTE_INSN_DELETED)

(insn 11 16 12 2 (set (reg:SI 3 r3 [orig:141 D.7648 ] [141])
        (lshiftrt:SI (reg/v:SI 1 r1 [orig:149 GPIO_PinSource ] [149])
            (const_int 3 [0x3]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 119 {*arm_shiftsi3}
     (nil))

(insn 12 11 8 2 (set (reg:SI 3 r3 [153])
        (plus:SI (reg:SI 3 r3 [orig:141 D.7648 ] [141])
            (const_int 8 [0x8]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 4 {*arm_addsi3}
     (nil))

(insn 8 12 13 2 (set (reg:SI 1 r1 [151])
        (and:SI (reg/v:SI 1 r1 [orig:149 GPIO_PinSource ] [149])
            (const_int 7 [0x7]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 69 {*arm_andsi3_insn}
     (nil))

(insn 13 8 9 2 (set (reg:SI 5 r5 [orig:142 D.7649 ] [142])
        (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (nil))

(insn 9 13 14 2 (set (reg:SI 1 r1 [orig:138 D.7646 ] [138])
        (ashift:SI (reg:SI 1 r1 [151])
            (const_int 2 [0x2]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 119 {*arm_shiftsi3}
     (nil))

(insn 14 9 15 2 (set (reg:SI 4 r4 [155])
        (const_int 15 [0xf])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))

(insn 15 14 17 2 (set (reg:SI 4 r4 [154])
        (ashift:SI (reg:SI 4 r4 [155])
            (reg:SI 1 r1 [orig:138 D.7646 ] [138]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 119 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 1 r1 [orig:138 D.7646 ] [138]))
        (nil)))

(insn 17 15 19 2 (set (reg:SI 4 r4 [orig:145 D.7652 ] [145])
        (and:SI (not:SI (reg:SI 4 r4 [154]))
            (reg:SI 5 r5 [orig:142 D.7649 ] [142]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 83 {andsi_notsi_si}
     (nil))

(insn 19 17 21 2 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])
        (reg:SI 4 r4 [orig:145 D.7652 ] [145])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:590 709 {*thumb2_movsi_insn}
     (nil))

(insn 21 19 22 2 (set (reg:SI 4 r4 [orig:146 D.7653 ] [146])
        (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:591 709 {*thumb2_movsi_insn}
     (nil))

(insn 22 21 23 2 (set (reg:SI 1 r1 [159])
        (ashift:SI (reg:SI 2 r2 [ GPIO_AF ])
            (reg:SI 1 r1 [orig:138 D.7646 ] [138]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:589 119 {*arm_shiftsi3}
     (nil))

(insn 23 22 25 2 (set (reg/v:SI 4 r4 [orig:147 temp_2 ] [147])
        (ior:SI (reg:SI 1 r1 [159])
            (reg:SI 4 r4 [orig:146 D.7653 ] [146]))) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:591 91 {*iorsi3_insn}
     (nil))

(insn 25 23 28 2 (set (mem/s/v:SI (plus:SI (mult:SI (reg:SI 3 r3 [153])
                    (const_int 4 [0x4]))
                (reg/v/f:SI 0 r0 [orig:148 GPIOx ] [148])) [3 GPIOx_15(D)->AFR S4 A32])
        (reg/v:SI 4 r4 [orig:147 temp_2 ] [147])) ../STM32F429I-Discovery_FW_V1.0.1/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_gpio.c:592 709 {*thumb2_movsi_insn}
     (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 13 [sp] 14 [lr]
;; live  out 	 13 [sp] 14 [lr]


;; Succ edge  EXIT [100.0%]  (fallthru)

(note 28 25 29 NOTE_INSN_DELETED)

(note 29 28 0 NOTE_INSN_DELETED)

