 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 40
        -max_paths 40
Design : micro_controller_1
Version: E-2010.12-SP5-3
Date   : Sun May  3 02:19:26 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: c5/u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[0]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[0]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[0] (ndff_n8_11)           0.0000    10.8101 r
  c5/U30/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[0]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[5]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[5]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[5] (ndff_n8_11)           0.0000    10.8101 r
  c5/U24/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[5]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[4]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[4]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[4] (ndff_n8_11)           0.0000    10.8101 r
  c5/U25/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[4]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[4]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[2]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[2]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[2] (ndff_n8_11)           0.0000    10.8101 r
  c5/U27/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[2]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[3]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[3]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[3] (ndff_n8_11)           0.0000    10.8101 r
  c5/U26/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[3]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[3]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[1]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[1]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[1] (ndff_n8_11)           0.0000    10.8101 r
  c5/U28/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[1]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[6]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[6]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[6] (ndff_n8_11)           0.0000    10.8101 r
  c5/U23/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[6]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2395


  Startpoint: c5/u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[7]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[7]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[7] (ndff_n8_11)           0.0000    10.8101 r
  c5/U29/Q (AO222X1)                     0.2213    11.0314 r
  c5/counter2_reg[7]/D (DFFNASRQX1)      0.0245    11.0559 r
  data arrival time                                11.0559

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1163    10.8163
  data required time                               10.8163
  -----------------------------------------------------------
  data required time                               10.8163
  data arrival time                               -11.0559
  -----------------------------------------------------------
  slack (MET)                                       0.2396


  Startpoint: c6/clk_counter_reg[3]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c6/clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  c6/clk_counter_reg[3]/CLK (DFFNARX1)                  0.0000     5.4000 f
  c6/clk_counter_reg[3]/Q (DFFNARX1)                    0.5045     5.9045 r
  c6/U95/Q (AO22X1)                                     0.1353     6.0399 r
  c6/clk_counter_reg[3]/D (DFFNARX1)                    0.0251     6.0650 r
  data arrival time                                                6.0650

  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  clock uncertainty                                     0.3000     5.7000
  c6/clk_counter_reg[3]/CLK (DFFNARX1)                  0.0000     5.7000 f
  library hold time                                     0.1067     5.8067
  data required time                                               5.8067
  --------------------------------------------------------------------------
  data required time                                               5.8067
  data arrival time                                               -6.0650
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2583


  Startpoint: c6/clk_counter_reg[1]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c6/clk_counter_reg[1]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  c6/clk_counter_reg[1]/CLK (DFFNARX1)                  0.0000     5.4000 f
  c6/clk_counter_reg[1]/Q (DFFNARX1)                    0.5048     5.9048 r
  c6/U93/Q (AO22X1)                                     0.1354     6.0403 r
  c6/clk_counter_reg[1]/D (DFFNARX1)                    0.0251     6.0654 r
  data arrival time                                                6.0654

  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  clock uncertainty                                     0.3000     5.7000
  c6/clk_counter_reg[1]/CLK (DFFNARX1)                  0.0000     5.7000 f
  library hold time                                     0.1067     5.8067
  data required time                                               5.8067
  --------------------------------------------------------------------------
  data required time                                               5.8067
  data arrival time                                               -6.0654
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2587


  Startpoint: c6/clk_counter_reg[2]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c6/clk_counter_reg[2]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  c6/clk_counter_reg[2]/CLK (DFFNARX1)                  0.0000     5.4000 f
  c6/clk_counter_reg[2]/Q (DFFNARX1)                    0.5048     5.9048 r
  c6/U94/Q (AO22X1)                                     0.1354     6.0403 r
  c6/clk_counter_reg[2]/D (DFFNARX1)                    0.0251     6.0654 r
  data arrival time                                                6.0654

  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  clock uncertainty                                     0.3000     5.7000
  c6/clk_counter_reg[2]/CLK (DFFNARX1)                  0.0000     5.7000 f
  library hold time                                     0.1067     5.8067
  data required time                                               5.8067
  --------------------------------------------------------------------------
  data required time                                               5.8067
  data arrival time                                               -6.0654
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2587


  Startpoint: c6/clk_counter_reg[0]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c6/clk_counter_reg[0]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  c6/clk_counter_reg[0]/CLK (DFFNASX1)                  0.0000     5.4000 f
  c6/clk_counter_reg[0]/Q (DFFNASX1)                    0.5546     5.9546 r
  c6/U92/Q (AO22X1)                                     0.1363     6.0909 r
  c6/clk_counter_reg[0]/D (DFFNASX1)                    0.0241     6.1150 r
  data arrival time                                                6.1150

  clock internal_clock (fall edge)                      5.0000     5.0000
  clock network delay (ideal)                           0.4000     5.4000
  clock uncertainty                                     0.3000     5.7000
  c6/clk_counter_reg[0]/CLK (DFFNASX1)                  0.0000     5.7000 f
  library hold time                                     0.1264     5.8264
  data required time                                               5.8264
  --------------------------------------------------------------------------
  data required time                                               5.8264
  data arrival time                                               -6.1150
  --------------------------------------------------------------------------
  slack (MET)                                                      0.2886


  Startpoint: c9/dataReg0/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[0]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[0]/Q (DFFARX1)                 0.3840     0.7840 r
  c9/dataReg0/U2/Q (AO22X1)                             0.1313     0.9153 r
  c9/dataReg0/output_reg[0]/D (DFFARX1)                 0.0240     0.9394 r
  data arrival time                                                0.9394

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[0]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0931     0.6069
  data required time                                               0.6069
  --------------------------------------------------------------------------
  data required time                                               0.6069
  data arrival time                                               -0.9394
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3324


  Startpoint: c9/dataReg0/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[1]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[1]/Q (DFFARX1)                 0.3840     0.7840 r
  c9/dataReg0/U3/Q (AO22X1)                             0.1313     0.9153 r
  c9/dataReg0/output_reg[1]/D (DFFARX1)                 0.0240     0.9394 r
  data arrival time                                                0.9394

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[1]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0931     0.6069
  data required time                                               0.6069
  --------------------------------------------------------------------------
  data required time                                               0.6069
  data arrival time                                               -0.9394
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3324


  Startpoint: c9/dataReg0/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[2]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[2]/Q (DFFARX1)                 0.3840     0.7840 r
  c9/dataReg0/U4/Q (AO22X1)                             0.1313     0.9153 r
  c9/dataReg0/output_reg[2]/D (DFFARX1)                 0.0240     0.9394 r
  data arrival time                                                0.9394

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[2]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0931     0.6069
  data required time                                               0.6069
  --------------------------------------------------------------------------
  data required time                                               0.6069
  data arrival time                                               -0.9394
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3324


  Startpoint: c5/u5/output_reg
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/u5/output_reg/CLK (DFFARX1)         0.0000     0.4000 r
  c5/u5/output_reg/Q (DFFARX1)           0.3865     0.7865 r
  c5/u5/U3/Q (AO22X1)                    0.1320     0.9186 r
  c5/u5/output_reg/D (DFFARX1)           0.0240     0.9426 r
  data arrival time                                 0.9426

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/u5/output_reg/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -0.9426
  -----------------------------------------------------------
  slack (MET)                                       0.3357


  Startpoint: c5/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/u1/output_reg[3]/CLK (DFFARX1)      0.0000     0.4000 r
  c5/u1/output_reg[3]/Q (DFFARX1)        0.3879     0.7879 r
  c5/u1/U5/Q (AO22X1)                    0.1324     0.9203 r
  c5/u1/output_reg[3]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/u1/output_reg[3]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c5/u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/u1/output_reg[5]/CLK (DFFARX1)      0.0000     0.4000 r
  c5/u1/output_reg[5]/Q (DFFARX1)        0.3879     0.7879 r
  c5/u1/U7/Q (AO22X1)                    0.1324     0.9203 r
  c5/u1/output_reg[5]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/u1/output_reg[5]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c5/u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/u1/output_reg[6]/CLK (DFFARX1)      0.0000     0.4000 r
  c5/u1/output_reg[6]/Q (DFFARX1)        0.3879     0.7879 r
  c5/u1/U8/Q (AO22X1)                    0.1324     0.9203 r
  c5/u1/output_reg[6]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/u1/output_reg[6]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c5/u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c5/u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.4000 r
  c5/u1/output_reg[7]/Q (DFFARX1)        0.3879     0.7879 r
  c5/u1/U10/Q (AO22X1)                   0.1324     0.9203 r
  c5/u1/output_reg[7]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c6/u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c6/u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c6/u1/output_reg[6]/CLK (DFFARX1)      0.0000     0.4000 r
  c6/u1/output_reg[6]/Q (DFFARX1)        0.3879     0.7879 r
  c6/u1/U8/Q (AO22X1)                    0.1324     0.9203 r
  c6/u1/output_reg[6]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c6/u1/output_reg[6]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c6/u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c6/u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c6/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.4000 r
  c6/u1/output_reg[7]/Q (DFFARX1)        0.3879     0.7879 r
  c6/u1/U10/Q (AO22X1)                   0.1324     0.9203 r
  c6/u1/output_reg[7]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c6/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[1]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[1]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U3/Q (AO22X1)                    0.1324     0.9203 r
  c7/u5/output_reg[1]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[1]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[2]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[2]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U4/Q (AO22X1)                    0.1324     0.9203 r
  c7/u5/output_reg[2]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[2]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[3]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[3]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U5/Q (AO22X1)                    0.1324     0.9203 r
  c7/u5/output_reg[3]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[3]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[4]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[4]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U6/Q (AO22X1)                    0.1324     0.9203 r
  c7/u5/output_reg[4]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[4]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[5]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[5]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U7/Q (AO22X1)                    0.1324     0.9203 r
  c7/u5/output_reg[5]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[5]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[6]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[6]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U8/Q (AO22X1)                    0.1324     0.9203 r
  c7/u5/output_reg[6]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[6]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c7/u5/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/u5/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u5/output_reg[7]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u5/output_reg[7]/Q (DFFARX1)        0.3879     0.7879 r
  c7/u5/U10/Q (AO22X1)                   0.1324     0.9203 r
  c7/u5/output_reg[7]/D (DFFARX1)        0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c7/u5/output_reg[7]/CLK (DFFARX1)      0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: c9/dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[3]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[3]/Q (DFFARX1)                 0.3879     0.7879 r
  c9/dataReg0/U5/Q (AO22X1)                             0.1324     0.9203 r
  c9/dataReg0/output_reg[3]/D (DFFARX1)                 0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[3]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[4]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[4]/Q (DFFARX1)                 0.3879     0.7879 r
  c9/dataReg0/U6/Q (AO22X1)                             0.1324     0.9203 r
  c9/dataReg0/output_reg[4]/D (DFFARX1)                 0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[4]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[5]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[5]/Q (DFFARX1)                 0.3879     0.7879 r
  c9/dataReg0/U7/Q (AO22X1)                             0.1324     0.9203 r
  c9/dataReg0/output_reg[5]/D (DFFARX1)                 0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[5]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[6]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[6]/Q (DFFARX1)                 0.3879     0.7879 r
  c9/dataReg0/U8/Q (AO22X1)                             0.1324     0.9203 r
  c9/dataReg0/output_reg[6]/D (DFFARX1)                 0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[6]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/dataReg0/output_reg[7]/CLK (DFFARX1)               0.0000     0.4000 r
  c9/dataReg0/output_reg[7]/Q (DFFARX1)                 0.3879     0.7879 r
  c9/dataReg0/U10/Q (AO22X1)                            0.1324     0.9203 r
  c9/dataReg0/output_reg[7]/D (DFFARX1)                 0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/dataReg0/output_reg[7]/CLK (DFFARX1)               0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/pinsReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/pinsReg/output_reg[0]/CLK (DFFARX1)                0.0000     0.4000 r
  c9/pinsReg/output_reg[0]/Q (DFFARX1)                  0.3879     0.7879 r
  c9/pinsReg/U2/Q (AO22X1)                              0.1324     0.9203 r
  c9/pinsReg/output_reg[0]/D (DFFARX1)                  0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[0]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/pinsReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/pinsReg/output_reg[1]/CLK (DFFARX1)                0.0000     0.4000 r
  c9/pinsReg/output_reg[1]/Q (DFFARX1)                  0.3879     0.7879 r
  c9/pinsReg/U3/Q (AO22X1)                              0.1324     0.9203 r
  c9/pinsReg/output_reg[1]/D (DFFARX1)                  0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[1]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/pinsReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/pinsReg/output_reg[2]/CLK (DFFARX1)                0.0000     0.4000 r
  c9/pinsReg/output_reg[2]/Q (DFFARX1)                  0.3879     0.7879 r
  c9/pinsReg/U4/Q (AO22X1)                              0.1324     0.9203 r
  c9/pinsReg/output_reg[2]/D (DFFARX1)                  0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[2]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/pinsReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/pinsReg/output_reg[3]/CLK (DFFARX1)                0.0000     0.4000 r
  c9/pinsReg/output_reg[3]/Q (DFFARX1)                  0.3879     0.7879 r
  c9/pinsReg/U5/Q (AO22X1)                              0.1324     0.9203 r
  c9/pinsReg/output_reg[3]/D (DFFARX1)                  0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[3]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/pinsReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/pinsReg/output_reg[4]/CLK (DFFARX1)                0.0000     0.4000 r
  c9/pinsReg/output_reg[4]/Q (DFFARX1)                  0.3879     0.7879 r
  c9/pinsReg/U6/Q (AO22X1)                              0.1324     0.9203 r
  c9/pinsReg/output_reg[4]/D (DFFARX1)                  0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[4]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: c9/pinsReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c9/pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c9/pinsReg/output_reg[5]/CLK (DFFARX1)                0.0000     0.4000 r
  c9/pinsReg/output_reg[5]/Q (DFFARX1)                  0.3879     0.7879 r
  c9/pinsReg/U7/Q (AO22X1)                              0.1324     0.9203 r
  c9/pinsReg/output_reg[5]/D (DFFARX1)                  0.0240     0.9443 r
  data arrival time                                                0.9443

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[5]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -0.9443
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3374


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U65/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[1]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5433


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U60/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[2]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5433


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U51/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[4]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5433


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U46/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[5]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5433


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U41/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[6]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5433


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U56/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[3]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5433


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U70/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[7]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0738     0.6262
  data required time                                0.6262
  -----------------------------------------------------------
  data required time                                0.6262
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5434


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U79/Q (AO222X1)                     0.3176     2.1429 f
  c5/counter1_reg[0]/D (DFFASRX1)        0.0267     2.1696 f
  data arrival time                                 2.1696

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0739     0.6261
  data required time                                0.6261
  -----------------------------------------------------------
  data required time                                0.6261
  data arrival time                                -2.1696
  -----------------------------------------------------------
  slack (MET)                                       1.5435


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U79/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[0]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1009     0.5991
  data required time                                0.5991
  -----------------------------------------------------------
  data required time                                0.5991
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5566


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U56/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[3]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1010     0.5990
  data required time                                0.5990
  -----------------------------------------------------------
  data required time                                0.5990
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5567


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U65/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[1]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5568


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U60/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[2]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5568


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U51/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[4]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5568


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U46/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[5]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5568


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U41/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[6]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5568


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U70/Q (AO222X1)                     0.2551     2.1290 r
  c5/counter1_reg[7]/D (DFFASRX1)        0.0267     2.1557 r
  data arrival time                                 2.1557

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.1557
  -----------------------------------------------------------
  slack (MET)                                       1.5568


  Startpoint: ext_clk (clock source 'external_clock')
  Endpoint: c5/u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  input external delay                   2.0000     2.0000 r
  ext_clk (in)                           0.0008     2.0008 r
  c5/ext_clk (timer0_1)                  0.0000     2.0008 r
  c5/u5/d (dff_bit_1)                    0.0000     2.0008 r
  c5/u5/U3/Q (AO22X1)                    0.1552     2.1560 r
  c5/u5/output_reg/D (DFFARX1)           0.0240     2.1800 r
  data arrival time                                 2.1800

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/u5/output_reg/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0931     0.6069
  data required time                                0.6069
  -----------------------------------------------------------
  data required time                                0.6069
  data arrival time                                -2.1800
  -----------------------------------------------------------
  slack (MET)                                       1.5730


  Startpoint: ext_clk (clock source 'external_clock')
  Endpoint: c5/u5/output_reg
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  input external delay                   2.0000    12.0000 f
  ext_clk (in)                           0.0007    12.0007 f
  c5/ext_clk (timer0_1)                  0.0000    12.0007 f
  c5/u5/d (dff_bit_1)                    0.0000    12.0007 f
  c5/u5/U3/Q (AO22X1)                    0.2006    12.2013 f
  c5/u5/output_reg/D (DFFARX1)           0.0240    12.2254 f
  data arrival time                                12.2254

  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/u5/output_reg/CLK (DFFARX1)         0.0000    10.7000 r
  library hold time                     -0.0535    10.6465
  data required time                               10.6465
  -----------------------------------------------------------
  data required time                               10.6465
  data arrival time                               -12.2254
  -----------------------------------------------------------
  slack (MET)                                       1.5789


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U79/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[0]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1009     0.5991
  data required time                                0.5991
  -----------------------------------------------------------
  data required time                                0.5991
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7831


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U56/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[3]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1010     0.5990
  data required time                                0.5990
  -----------------------------------------------------------
  data required time                                0.5990
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7832


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U65/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[1]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7832


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U60/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[2]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7832


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U51/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[4]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7832


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U46/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[5]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7832


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U41/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[6]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7832


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 f
  rst (in)                               0.0778     1.3278 f
  c5/rst (timer0_1)                      0.0000     1.3278 f
  c5/U39/QN (INVX0)                      0.1625     1.4904 r
  c5/U38/QN (NAND2X0)                    0.3349     1.8253 f
  c5/U11/QN (NOR2X0)                     0.3076     2.1329 r
  c5/U70/Q (AO222X1)                     0.2226     2.3555 r
  c5/counter1_reg[7]/D (DFFASRX1)        0.0267     2.3822 r
  data arrival time                                 2.3822

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -2.3822
  -----------------------------------------------------------
  slack (MET)                                       1.7833


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U65/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[1]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8645


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U60/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[2]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8645


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U51/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[4]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8645


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U46/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[5]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8645


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U41/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[6]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8645


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U56/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[3]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8645


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U70/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[7]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0738     0.6262
  data required time                                0.6262
  -----------------------------------------------------------
  data required time                                0.6262
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8646


  Startpoint: rst (input port clocked by external_clock)
  Endpoint: c5/counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   0.8500     1.2500 r
  rst (in)                               0.0853     1.3353 r
  c5/rst (timer0_1)                      0.0000     1.3353 r
  c5/U39/QN (INVX0)                      0.1519     1.4872 f
  c5/U38/QN (NAND2X0)                    0.3867     1.8739 r
  c5/U11/QN (NOR2X0)                     0.2777     2.1516 f
  c5/U79/Q (AO222X1)                     0.3125     2.4641 f
  c5/counter1_reg[0]/D (DFFASRX1)        0.0267     2.4909 f
  data arrival time                                 2.4909

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0739     0.6261
  data required time                                0.6261
  -----------------------------------------------------------
  data required time                                0.6261
  data arrival time                                -2.4909
  -----------------------------------------------------------
  slack (MET)                                       1.8648


  Startpoint: io_pins[0] (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  io_pins[0] (inout)                                    0.0000     2.4000 r
  c9/IOPINS[0] (gpio_n8)                                0.0000     2.4000 r
  c9/pinsReg/d[0] (ndff_n8_1)                           0.0000     2.4000 r
  c9/pinsReg/U2/Q (AO22X1)                              0.1471     2.5471 r
  c9/pinsReg/output_reg[0]/D (DFFARX1)                  0.0240     2.5711 r
  data arrival time                                                2.5711

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[0]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -2.5711
  --------------------------------------------------------------------------
  slack (MET)                                                      1.9642


  Startpoint: io_pins[1] (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  io_pins[1] (inout)                                    0.0000     2.4000 r
  c9/IOPINS[1] (gpio_n8)                                0.0000     2.4000 r
  c9/pinsReg/d[1] (ndff_n8_1)                           0.0000     2.4000 r
  c9/pinsReg/U3/Q (AO22X1)                              0.1471     2.5471 r
  c9/pinsReg/output_reg[1]/D (DFFARX1)                  0.0240     2.5711 r
  data arrival time                                                2.5711

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[1]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -2.5711
  --------------------------------------------------------------------------
  slack (MET)                                                      1.9642


  Startpoint: io_pins[2] (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  io_pins[2] (inout)                                    0.0000     2.4000 r
  c9/IOPINS[2] (gpio_n8)                                0.0000     2.4000 r
  c9/pinsReg/d[2] (ndff_n8_1)                           0.0000     2.4000 r
  c9/pinsReg/U4/Q (AO22X1)                              0.1471     2.5471 r
  c9/pinsReg/output_reg[2]/D (DFFARX1)                  0.0240     2.5711 r
  data arrival time                                                2.5711

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[2]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -2.5711
  --------------------------------------------------------------------------
  slack (MET)                                                      1.9642


  Startpoint: io_pins[3] (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  io_pins[3] (inout)                                    0.0000     2.4000 r
  c9/IOPINS[3] (gpio_n8)                                0.0000     2.4000 r
  c9/pinsReg/d[3] (ndff_n8_1)                           0.0000     2.4000 r
  c9/pinsReg/U5/Q (AO22X1)                              0.1471     2.5471 r
  c9/pinsReg/output_reg[3]/D (DFFARX1)                  0.0240     2.5711 r
  data arrival time                                                2.5711

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[3]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -2.5711
  --------------------------------------------------------------------------
  slack (MET)                                                      1.9642


  Startpoint: io_pins[4] (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  io_pins[4] (inout)                                    0.0000     2.4000 r
  c9/IOPINS[4] (gpio_n8)                                0.0000     2.4000 r
  c9/pinsReg/d[4] (ndff_n8_1)                           0.0000     2.4000 r
  c9/pinsReg/U6/Q (AO22X1)                              0.1471     2.5471 r
  c9/pinsReg/output_reg[4]/D (DFFARX1)                  0.0240     2.5711 r
  data arrival time                                                2.5711

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[4]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -2.5711
  --------------------------------------------------------------------------
  slack (MET)                                                      1.9642


  Startpoint: io_pins[5] (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  io_pins[5] (inout)                                    0.0000     2.4000 r
  c9/IOPINS[5] (gpio_n8)                                0.0000     2.4000 r
  c9/pinsReg/d[5] (ndff_n8_1)                           0.0000     2.4000 r
  c9/pinsReg/U7/Q (AO22X1)                              0.1471     2.5471 r
  c9/pinsReg/output_reg[5]/D (DFFARX1)                  0.0240     2.5711 r
  data arrival time                                                2.5711

  clock internal_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  clock uncertainty                                     0.3000     0.7000
  c9/pinsReg/output_reg[5]/CLK (DFFARX1)                0.0000     0.7000 r
  library hold time                                    -0.0930     0.6070
  data required time                                               0.6070
  --------------------------------------------------------------------------
  data required time                                               0.6070
  data arrival time                                               -2.5711
  --------------------------------------------------------------------------
  slack (MET)                                                      1.9642


  Startpoint: c10/in_reg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: globalInt (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c10/in_reg/output_reg[0]/CLK (DFFARX1)                0.0000    20.4000 r
  c10/in_reg/output_reg[0]/Q (DFFARX1)                  0.3927    20.7927 r
  c10/in_reg/output[0] (ndff_n8_7)                      0.0000    20.7927 r
  c10/U7/Q (AND4X1)                                     0.2897    21.0824 r
  c10/globalInt (iEnableRegister_n8)                    0.0000    21.0824 r
  globalInt (out)                                       0.4643    21.5467 r
  data arrival time                                               21.5467

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5467
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8467


  Startpoint: c10/in_reg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: globalInt (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c10/in_reg/output_reg[1]/CLK (DFFARX1)                0.0000    20.4000 r
  c10/in_reg/output_reg[1]/Q (DFFARX1)                  0.3932    20.7932 r
  c10/in_reg/output[1] (ndff_n8_7)                      0.0000    20.7932 r
  c10/U7/Q (AND4X1)                                     0.2893    21.0825 r
  c10/globalInt (iEnableRegister_n8)                    0.0000    21.0825 r
  globalInt (out)                                       0.4643    21.5468 r
  data arrival time                                               21.5468

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5468
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8468


  Startpoint: c9/dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[3] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[3]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[3]/Q (DFFARX1)                 0.3879    20.7879 r
  c9/dataReg0/output[3] (ndff_n8_2)                     0.0000    20.7879 r
  c9/dataTsb3/Input (tsb_bit_1_13)                      0.0000    20.7879 r
  c9/dataTsb3/Output_tri/Z (TNBUFFX1)                   0.2432    21.0311 r
  c9/dataTsb3/Output (tsb_bit_1_13)                     0.0000    21.0311 r
  c9/IOPINS[3] (gpio_n8)                                0.0000    21.0311 r
  io_pins[3] (inout)                                    0.5193    21.5504 r
  data arrival time                                               21.5504

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8504


  Startpoint: c9/dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[4] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[4]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[4]/Q (DFFARX1)                 0.3879    20.7879 r
  c9/dataReg0/output[4] (ndff_n8_2)                     0.0000    20.7879 r
  c9/dataTsb4/Input (tsb_bit_1_12)                      0.0000    20.7879 r
  c9/dataTsb4/Output_tri/Z (TNBUFFX1)                   0.2432    21.0311 r
  c9/dataTsb4/Output (tsb_bit_1_12)                     0.0000    21.0311 r
  c9/IOPINS[4] (gpio_n8)                                0.0000    21.0311 r
  io_pins[4] (inout)                                    0.5193    21.5504 r
  data arrival time                                               21.5504

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8504


  Startpoint: c9/dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[5] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[5]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[5]/Q (DFFARX1)                 0.3879    20.7879 r
  c9/dataReg0/output[5] (ndff_n8_2)                     0.0000    20.7879 r
  c9/dataTsb5/Input (tsb_bit_1_11)                      0.0000    20.7879 r
  c9/dataTsb5/Output_tri/Z (TNBUFFX1)                   0.2432    21.0311 r
  c9/dataTsb5/Output (tsb_bit_1_11)                     0.0000    21.0311 r
  c9/IOPINS[5] (gpio_n8)                                0.0000    21.0311 r
  io_pins[5] (inout)                                    0.5193    21.5504 r
  data arrival time                                               21.5504

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8504


  Startpoint: c9/dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[6] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[6]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[6]/Q (DFFARX1)                 0.3879    20.7879 r
  c9/dataReg0/output[6] (ndff_n8_2)                     0.0000    20.7879 r
  c9/dataTsb6/Input (tsb_bit_1_10)                      0.0000    20.7879 r
  c9/dataTsb6/Output_tri/Z (TNBUFFX1)                   0.2432    21.0311 r
  c9/dataTsb6/Output (tsb_bit_1_10)                     0.0000    21.0311 r
  c9/IOPINS[6] (gpio_n8)                                0.0000    21.0311 r
  io_pins[6] (inout)                                    0.5193    21.5504 r
  data arrival time                                               21.5504

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8504


  Startpoint: c9/dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[7] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[7]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[7]/Q (DFFARX1)                 0.3879    20.7879 r
  c9/dataReg0/output[7] (ndff_n8_2)                     0.0000    20.7879 r
  c9/dataTsb7/Input (tsb_bit_1_9)                       0.0000    20.7879 r
  c9/dataTsb7/Output_tri/Z (TNBUFFX1)                   0.2432    21.0311 r
  c9/dataTsb7/Output (tsb_bit_1_9)                      0.0000    21.0311 r
  c9/IOPINS[7] (gpio_n8)                                0.0000    21.0311 r
  io_pins[7] (inout)                                    0.5193    21.5504 r
  data arrival time                                               21.5504

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5504
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8504


  Startpoint: c9/configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[0] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[0]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[0] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U17/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb0/E (tsb_bit_1_0)                           0.0000    20.8915 f
  c9/dataTsb0/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb0/Output (tsb_bit_1_0)                      0.0000    21.0312 f
  c9/IOPINS[0] (gpio_n8)                                0.0000    21.0312 f
  io_pins[0] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[1] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[1]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[1] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U10/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb1/E (tsb_bit_1_15)                          0.0000    20.8915 f
  c9/dataTsb1/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb1/Output (tsb_bit_1_15)                     0.0000    21.0312 f
  c9/IOPINS[1] (gpio_n8)                                0.0000    21.0312 f
  io_pins[1] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[2] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[2]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[2] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U11/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb2/E (tsb_bit_1_14)                          0.0000    20.8915 f
  c9/dataTsb2/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb2/Output (tsb_bit_1_14)                     0.0000    21.0312 f
  c9/IOPINS[2] (gpio_n8)                                0.0000    21.0312 f
  io_pins[2] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[3] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[3]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[3] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U12/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb3/E (tsb_bit_1_13)                          0.0000    20.8915 f
  c9/dataTsb3/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb3/Output (tsb_bit_1_13)                     0.0000    21.0312 f
  c9/IOPINS[3] (gpio_n8)                                0.0000    21.0312 f
  io_pins[3] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[4] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[4]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[4] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U13/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb4/E (tsb_bit_1_12)                          0.0000    20.8915 f
  c9/dataTsb4/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb4/Output (tsb_bit_1_12)                     0.0000    21.0312 f
  c9/IOPINS[4] (gpio_n8)                                0.0000    21.0312 f
  io_pins[4] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[5] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[5]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[5] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U14/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb5/E (tsb_bit_1_11)                          0.0000    20.8915 f
  c9/dataTsb5/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb5/Output (tsb_bit_1_11)                     0.0000    21.0312 f
  c9/IOPINS[5] (gpio_n8)                                0.0000    21.0312 f
  io_pins[5] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[6] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[6]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[6] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U15/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb6/E (tsb_bit_1_10)                          0.0000    20.8915 f
  c9/dataTsb6/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb6/Output (tsb_bit_1_10)                     0.0000    21.0312 f
  c9/IOPINS[6] (gpio_n8)                                0.0000    21.0312 f
  io_pins[6] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[7] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[7]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[7] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U16/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb7/E (tsb_bit_1_9)                           0.0000    20.8915 f
  c9/dataTsb7/Output_tri/Z (TNBUFFX1)                   0.1397    21.0312 f
  c9/dataTsb7/Output (tsb_bit_1_9)                      0.0000    21.0312 f
  c9/IOPINS[7] (gpio_n8)                                0.0000    21.0312 f
  io_pins[7] (inout)                                    0.5193    21.5505 f
  data arrival time                                               21.5505

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5505
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8505


  Startpoint: c9/configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[0] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[0]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[0] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U17/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb0/E (tsb_bit_1_0)                           0.0000    20.8915 f
  c9/dataTsb0/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb0/Output (tsb_bit_1_0)                      0.0000    21.0368 r
  c9/IOPINS[0] (gpio_n8)                                0.0000    21.0368 r
  io_pins[0] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[1] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[1]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[1] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U10/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb1/E (tsb_bit_1_15)                          0.0000    20.8915 f
  c9/dataTsb1/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb1/Output (tsb_bit_1_15)                     0.0000    21.0368 r
  c9/IOPINS[1] (gpio_n8)                                0.0000    21.0368 r
  io_pins[1] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[2] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[2]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[2] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U11/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb2/E (tsb_bit_1_14)                          0.0000    20.8915 f
  c9/dataTsb2/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb2/Output (tsb_bit_1_14)                     0.0000    21.0368 r
  c9/IOPINS[2] (gpio_n8)                                0.0000    21.0368 r
  io_pins[2] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[3] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[3]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[3] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U12/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb3/E (tsb_bit_1_13)                          0.0000    20.8915 f
  c9/dataTsb3/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb3/Output (tsb_bit_1_13)                     0.0000    21.0368 r
  c9/IOPINS[3] (gpio_n8)                                0.0000    21.0368 r
  io_pins[3] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[4] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[4]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[4] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U13/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb4/E (tsb_bit_1_12)                          0.0000    20.8915 f
  c9/dataTsb4/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb4/Output (tsb_bit_1_12)                     0.0000    21.0368 r
  c9/IOPINS[4] (gpio_n8)                                0.0000    21.0368 r
  io_pins[4] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[5] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[5]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[5] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U14/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb5/E (tsb_bit_1_11)                          0.0000    20.8915 f
  c9/dataTsb5/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb5/Output (tsb_bit_1_11)                     0.0000    21.0368 r
  c9/IOPINS[5] (gpio_n8)                                0.0000    21.0368 r
  io_pins[5] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[6] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[6]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[6] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U15/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb6/E (tsb_bit_1_10)                          0.0000    20.8915 f
  c9/dataTsb6/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb6/Output (tsb_bit_1_10)                     0.0000    21.0368 r
  c9/IOPINS[6] (gpio_n8)                                0.0000    21.0368 r
  io_pins[6] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[7] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[7]/Q (DFFARX1)                0.3916    20.7916 r
  c9/configReg/output[7] (ndff_n8_3)                    0.0000    20.7916 r
  c9/U16/QN (NOR2X0)                                    0.0999    20.8915 f
  c9/dataTsb7/E (tsb_bit_1_9)                           0.0000    20.8915 f
  c9/dataTsb7/Output_tri/Z (TNBUFFX1)                   0.1453    21.0368 r
  c9/dataTsb7/Output (tsb_bit_1_9)                      0.0000    21.0368 r
  c9/IOPINS[7] (gpio_n8)                                0.0000    21.0368 r
  io_pins[7] (inout)                                    0.5193    21.5561 r
  data arrival time                                               21.5561

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5561
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8561


  Startpoint: c9/dataReg0/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[3] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[3]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[3]/Q (DFFARX1)                 0.4199    20.8199 f
  c9/dataReg0/output[3] (ndff_n8_2)                     0.0000    20.8199 f
  c9/dataTsb3/Input (tsb_bit_1_13)                      0.0000    20.8199 f
  c9/dataTsb3/Output_tri/Z (TNBUFFX1)                   0.2250    21.0449 f
  c9/dataTsb3/Output (tsb_bit_1_13)                     0.0000    21.0449 f
  c9/IOPINS[3] (gpio_n8)                                0.0000    21.0449 f
  io_pins[3] (inout)                                    0.5193    21.5642 f
  data arrival time                                               21.5642

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8642


  Startpoint: c9/dataReg0/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[4] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[4]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[4]/Q (DFFARX1)                 0.4199    20.8199 f
  c9/dataReg0/output[4] (ndff_n8_2)                     0.0000    20.8199 f
  c9/dataTsb4/Input (tsb_bit_1_12)                      0.0000    20.8199 f
  c9/dataTsb4/Output_tri/Z (TNBUFFX1)                   0.2250    21.0449 f
  c9/dataTsb4/Output (tsb_bit_1_12)                     0.0000    21.0449 f
  c9/IOPINS[4] (gpio_n8)                                0.0000    21.0449 f
  io_pins[4] (inout)                                    0.5193    21.5642 f
  data arrival time                                               21.5642

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8642


  Startpoint: c9/dataReg0/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[5] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[5]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[5]/Q (DFFARX1)                 0.4199    20.8199 f
  c9/dataReg0/output[5] (ndff_n8_2)                     0.0000    20.8199 f
  c9/dataTsb5/Input (tsb_bit_1_11)                      0.0000    20.8199 f
  c9/dataTsb5/Output_tri/Z (TNBUFFX1)                   0.2250    21.0449 f
  c9/dataTsb5/Output (tsb_bit_1_11)                     0.0000    21.0449 f
  c9/IOPINS[5] (gpio_n8)                                0.0000    21.0449 f
  io_pins[5] (inout)                                    0.5193    21.5642 f
  data arrival time                                               21.5642

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8642


  Startpoint: c9/dataReg0/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[6] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[6]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[6]/Q (DFFARX1)                 0.4199    20.8199 f
  c9/dataReg0/output[6] (ndff_n8_2)                     0.0000    20.8199 f
  c9/dataTsb6/Input (tsb_bit_1_10)                      0.0000    20.8199 f
  c9/dataTsb6/Output_tri/Z (TNBUFFX1)                   0.2250    21.0449 f
  c9/dataTsb6/Output (tsb_bit_1_10)                     0.0000    21.0449 f
  c9/IOPINS[6] (gpio_n8)                                0.0000    21.0449 f
  io_pins[6] (inout)                                    0.5193    21.5642 f
  data arrival time                                               21.5642

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8642


  Startpoint: c9/dataReg0/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[7] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[7]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[7]/Q (DFFARX1)                 0.4199    20.8199 f
  c9/dataReg0/output[7] (ndff_n8_2)                     0.0000    20.8199 f
  c9/dataTsb7/Input (tsb_bit_1_9)                       0.0000    20.8199 f
  c9/dataTsb7/Output_tri/Z (TNBUFFX1)                   0.2250    21.0449 f
  c9/dataTsb7/Output (tsb_bit_1_9)                      0.0000    21.0449 f
  c9/IOPINS[7] (gpio_n8)                                0.0000    21.0449 f
  io_pins[7] (inout)                                    0.5193    21.5642 f
  data arrival time                                               21.5642

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5642
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8642


  Startpoint: c10/in_reg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: globalInt (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c10/in_reg/output_reg[1]/CLK (DFFARX1)                0.0000    20.4000 r
  c10/in_reg/output_reg[1]/Q (DFFARX1)                  0.4250    20.8250 f
  c10/in_reg/output[1] (ndff_n8_7)                      0.0000    20.8250 f
  c10/U7/Q (AND4X1)                                     0.3018    21.1268 f
  c10/globalInt (iEnableRegister_n8)                    0.0000    21.1268 f
  globalInt (out)                                       0.4643    21.5912 f
  data arrival time                                               21.5912

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.5912
  --------------------------------------------------------------------------
  slack (MET)                                                      2.8912


  Startpoint: c10/in_reg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: globalInt (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c10/in_reg/output_reg[0]/CLK (DFFARX1)                0.0000    20.4000 r
  c10/in_reg/output_reg[0]/Q (DFFARX1)                  0.4245    20.8245 f
  c10/in_reg/output[0] (ndff_n8_7)                      0.0000    20.8245 f
  c10/U7/Q (AND4X1)                                     0.3114    21.1359 f
  c10/globalInt (iEnableRegister_n8)                    0.0000    21.1359 f
  globalInt (out)                                       0.4643    21.6003 f
  data arrival time                                               21.6003

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6003
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9003


  Startpoint: c9/configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[0] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[0]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[0] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U17/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb0/E (tsb_bit_1_0)                           0.0000    20.9353 r
  c9/dataTsb0/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb0/Output (tsb_bit_1_0)                      0.0000    21.1492 r
  c9/IOPINS[0] (gpio_n8)                                0.0000    21.1492 r
  io_pins[0] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[1] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[1]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[1] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U10/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb1/E (tsb_bit_1_15)                          0.0000    20.9353 r
  c9/dataTsb1/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb1/Output (tsb_bit_1_15)                     0.0000    21.1492 r
  c9/IOPINS[1] (gpio_n8)                                0.0000    21.1492 r
  io_pins[1] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[2] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[2]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[2] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U11/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb2/E (tsb_bit_1_14)                          0.0000    20.9353 r
  c9/dataTsb2/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb2/Output (tsb_bit_1_14)                     0.0000    21.1492 r
  c9/IOPINS[2] (gpio_n8)                                0.0000    21.1492 r
  io_pins[2] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[3] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[3]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[3] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U12/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb3/E (tsb_bit_1_13)                          0.0000    20.9353 r
  c9/dataTsb3/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb3/Output (tsb_bit_1_13)                     0.0000    21.1492 r
  c9/IOPINS[3] (gpio_n8)                                0.0000    21.1492 r
  io_pins[3] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[4] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[4]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[4] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U13/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb4/E (tsb_bit_1_12)                          0.0000    20.9353 r
  c9/dataTsb4/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb4/Output (tsb_bit_1_12)                     0.0000    21.1492 r
  c9/IOPINS[4] (gpio_n8)                                0.0000    21.1492 r
  io_pins[4] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[5] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[5]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[5] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U14/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb5/E (tsb_bit_1_11)                          0.0000    20.9353 r
  c9/dataTsb5/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb5/Output (tsb_bit_1_11)                     0.0000    21.1492 r
  c9/IOPINS[5] (gpio_n8)                                0.0000    21.1492 r
  io_pins[5] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[6] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[6]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[6] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U15/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb6/E (tsb_bit_1_10)                          0.0000    20.9353 r
  c9/dataTsb6/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb6/Output (tsb_bit_1_10)                     0.0000    21.1492 r
  c9/IOPINS[6] (gpio_n8)                                0.0000    21.1492 r
  io_pins[6] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[7] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    20.4000 r
  c9/configReg/output_reg[7]/Q (DFFARX1)                0.4235    20.8235 f
  c9/configReg/output[7] (ndff_n8_3)                    0.0000    20.8235 f
  c9/U16/QN (NOR2X0)                                    0.1118    20.9353 r
  c9/dataTsb7/E (tsb_bit_1_9)                           0.0000    20.9353 r
  c9/dataTsb7/Output_tri/Z (TNBUFFX1)                   0.2139    21.1492 r
  c9/dataTsb7/Output (tsb_bit_1_9)                      0.0000    21.1492 r
  c9/IOPINS[7] (gpio_n8)                                0.0000    21.1492 r
  io_pins[7] (inout)                                    0.5193    21.6684 r
  data arrival time                                               21.6684

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6684
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9684


  Startpoint: c9/dataReg0/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[1] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[1]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[1]/Q (DFFARX1)                 0.3840    20.7840 r
  c9/dataReg0/output[1] (ndff_n8_2)                     0.0000    20.7840 r
  c9/mod1OrBus/a (mux2_bit_1_2)                         0.0000    20.7840 r
  c9/mod1OrBus/U2/Q (AO22X1)                            0.1366    20.9207 r
  c9/mod1OrBus/x (mux2_bit_1_2)                         0.0000    20.9207 r
  c9/dataTsb1/Input (tsb_bit_1_15)                      0.0000    20.9207 r
  c9/dataTsb1/Output_tri/Z (TNBUFFX1)                   0.2335    21.1542 r
  c9/dataTsb1/Output (tsb_bit_1_15)                     0.0000    21.1542 r
  c9/IOPINS[1] (gpio_n8)                                0.0000    21.1542 r
  io_pins[1] (inout)                                    0.5193    21.6734 r
  data arrival time                                               21.6734

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6734
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9734


  Startpoint: c9/dataReg0/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[2] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  c9/dataReg0/output_reg[2]/CLK (DFFARX1)               0.0000    20.4000 r
  c9/dataReg0/output_reg[2]/Q (DFFARX1)                 0.3840    20.7840 r
  c9/dataReg0/output[2] (ndff_n8_2)                     0.0000    20.7840 r
  c9/mod2OrBus/a (mux2_bit_1_1)                         0.0000    20.7840 r
  c9/mod2OrBus/U2/Q (AO22X1)                            0.1366    20.9207 r
  c9/mod2OrBus/x (mux2_bit_1_1)                         0.0000    20.9207 r
  c9/dataTsb2/Input (tsb_bit_1_14)                      0.0000    20.9207 r
  c9/dataTsb2/Output_tri/Z (TNBUFFX1)                   0.2335    21.1542 r
  c9/dataTsb2/Output (tsb_bit_1_14)                     0.0000    21.1542 r
  c9/IOPINS[2] (gpio_n8)                                0.0000    21.1542 r
  io_pins[2] (inout)                                    0.5193    21.6734 r
  data arrival time                                               21.6734

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                     0.3000    20.7000
  output external delay                                -2.0000    18.7000
  data required time                                              18.7000
  --------------------------------------------------------------------------
  data required time                                              18.7000
  data arrival time                                              -21.6734
  --------------------------------------------------------------------------
  slack (MET)                                                      2.9734


  Startpoint: c5/counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[7]/Q (DFFNASRQX1)      0.4715    10.8715 r
  c5/U29/Q (AO222X1)                     0.1502    11.0217 r
  c5/counter2_reg[7]/D (DFFNASRQX1)      0.0245    11.0462 r
  data arrival time                                11.0462

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1163    10.8163
  data required time                               10.8163
  -----------------------------------------------------------
  data required time                               10.8163
  data arrival time                               -11.0462
  -----------------------------------------------------------
  slack (MET)                                       0.2299


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)      0.4732    10.8732 r
  c5/U28/Q (AO222X1)                     0.1507    11.0239 r
  c5/counter2_reg[1]/D (DFFNASRQX1)      0.0245    11.0484 r
  data arrival time                                11.0484

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0484
  -----------------------------------------------------------
  slack (MET)                                       0.2320


  Startpoint: c5/counter2_reg[6]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[6]/Q (DFFNASRQX1)      0.4732    10.8732 r
  c5/U23/Q (AO222X1)                     0.1507    11.0239 r
  c5/counter2_reg[6]/D (DFFNASRQX1)      0.0245    11.0484 r
  data arrival time                                11.0484

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0484
  -----------------------------------------------------------
  slack (MET)                                       0.2320


  Startpoint: c5/counter2_reg[3]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[3]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[3]/Q (DFFNASRQX1)      0.4734    10.8734 r
  c5/U26/Q (AO222X1)                     0.1507    11.0241 r
  c5/counter2_reg[3]/D (DFFNASRQX1)      0.0245    11.0487 r
  data arrival time                                11.0487

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[3]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0487
  -----------------------------------------------------------
  slack (MET)                                       0.2323


  Startpoint: c5/counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[2]/Q (DFFNASRQX1)      0.4740    10.8740 r
  c5/U27/Q (AO222X1)                     0.1509    11.0249 r
  c5/counter2_reg[2]/D (DFFNASRQX1)      0.0245    11.0495 r
  data arrival time                                11.0495

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0495
  -----------------------------------------------------------
  slack (MET)                                       0.2331


  Startpoint: c5/counter2_reg[4]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[4]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[4]/Q (DFFNASRQX1)      0.4743    10.8743 r
  c5/U25/Q (AO222X1)                     0.1510    11.0252 r
  c5/counter2_reg[4]/D (DFFNASRQX1)      0.0245    11.0498 r
  data arrival time                                11.0498

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[4]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0498
  -----------------------------------------------------------
  slack (MET)                                       0.2334


  Startpoint: c5/counter2_reg[5]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[5]/Q (DFFNASRQX1)      0.4743    10.8743 r
  c5/U24/Q (AO222X1)                     0.1510    11.0253 r
  c5/counter2_reg[5]/D (DFFNASRQX1)      0.0245    11.0498 r
  data arrival time                                11.0498

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0498
  -----------------------------------------------------------
  slack (MET)                                       0.2335


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)      0.4789    10.8789 r
  c5/U30/Q (AO222X1)                     0.1544    11.0333 r
  c5/counter2_reg[0]/D (DFFNASRQX1)      0.0245    11.0579 r
  data arrival time                                11.0579

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                      0.1164    10.8164
  data required time                               10.8164
  -----------------------------------------------------------
  data required time                               10.8164
  data arrival time                               -11.0579
  -----------------------------------------------------------
  slack (MET)                                       0.2414


  Startpoint: c5/t0_out1_reg
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/t0_out1_reg/CLK (DFFNARX1)          0.0000    10.4000 f
  c5/t0_out1_reg/Q (DFFNARX1)            0.4952    10.8952 r
  c5/U22/Q (AO22X1)                      0.1576    11.0528 r
  c5/t0_out1_reg/D (DFFNARX1)            0.0251    11.0779 r
  data arrival time                                11.0779

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/t0_out1_reg/CLK (DFFNARX1)          0.0000    10.7000 f
  library hold time                      0.1068    10.8068
  data required time                               10.8068
  -----------------------------------------------------------
  data required time                               10.8068
  data arrival time                               -11.0779
  -----------------------------------------------------------
  slack (MET)                                       0.2712


  Startpoint: c5/t0_out0_reg
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/t0_out0_reg
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/t0_out0_reg/CLK (DFFARX1)           0.0000     0.4000 r
  c5/t0_out0_reg/Q (DFFARX1)             0.3844     0.7844 r
  c5/U35/Q (AO22X1)                      0.1581     0.9425 r
  c5/t0_out0_reg/D (DFFARX1)             0.0240     0.9665 r
  data arrival time                                 0.9665

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/t0_out0_reg/CLK (DFFARX1)           0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9665
  -----------------------------------------------------------
  slack (MET)                                       0.3594


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.5008    10.9008 f
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.9008 f
  c5/add_121/U1/QN (INVX0)                              0.0881    10.9889 r
  c5/add_121/SUM[0] (timer0_1_DW01_inc_0)               0.0000    10.9889 r
  c5/U30/Q (AO222X1)                                    0.1876    11.1765 r
  c5/counter2_reg[0]/D (DFFNASRQX1)                     0.0245    11.2010 r
  data arrival time                                               11.2010

  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                     0.3000    10.7000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.7000 f
  library hold time                                     0.1164    10.8164
  data required time                                              10.8164
  --------------------------------------------------------------------------
  data required time                                              10.8164
  data arrival time                                              -11.2010
  --------------------------------------------------------------------------
  slack (MET)                                                      0.3846


  Startpoint: c5/t0_out0_reg
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/t0_out0_reg
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/t0_out0_reg/CLK (DFFARX1)           0.0000     0.4000 r
  c5/t0_out0_reg/Q (DFFARX1)             0.4165     0.8165 f
  c5/U35/Q (AO22X1)                      0.2009     1.0174 f
  c5/t0_out0_reg/D (DFFARX1)             0.0240     1.0414 f
  data arrival time                                 1.0414

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/t0_out0_reg/CLK (DFFARX1)           0.0000     0.7000 r
  library hold time                     -0.0535     0.6465
  data required time                                0.6465
  -----------------------------------------------------------
  data required time                                0.6465
  data arrival time                                -1.0414
  -----------------------------------------------------------
  slack (MET)                                       0.3949


  Startpoint: c5/counter1_reg[7]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[7]/Q (DFFASRX1)        0.4710     0.8710 r
  c5/U70/Q (AO222X1)                     0.1467     1.0177 r
  c5/counter1_reg[7]/D (DFFASRX1)        0.0267     1.0444 r
  data arrival time                                 1.0444

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0444
  -----------------------------------------------------------
  slack (MET)                                       0.4455


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)        0.4725     0.8725 r
  c5/U65/Q (AO222X1)                     0.1470     1.0194 r
  c5/counter1_reg[1]/D (DFFASRX1)        0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: c5/counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[2]/Q (DFFASRX1)        0.4725     0.8725 r
  c5/U60/Q (AO222X1)                     0.1470     1.0194 r
  c5/counter1_reg[2]/D (DFFASRX1)        0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: c5/counter1_reg[4]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[4]/Q (DFFASRX1)        0.4725     0.8725 r
  c5/U51/Q (AO222X1)                     0.1470     1.0194 r
  c5/counter1_reg[4]/D (DFFASRX1)        0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: c5/counter1_reg[5]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[5]/Q (DFFASRX1)        0.4725     0.8725 r
  c5/U46/Q (AO222X1)                     0.1470     1.0194 r
  c5/counter1_reg[5]/D (DFFASRX1)        0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: c5/counter1_reg[6]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[6]/Q (DFFASRX1)        0.4725     0.8725 r
  c5/U41/Q (AO222X1)                     0.1470     1.0194 r
  c5/counter1_reg[6]/D (DFFASRX1)        0.0267     1.0462 r
  data arrival time                                 1.0462

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1011     0.5989
  data required time                                0.5989
  -----------------------------------------------------------
  data required time                                0.5989
  data arrival time                                -1.0462
  -----------------------------------------------------------
  slack (MET)                                       0.4472


  Startpoint: c5/counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[7]/Q (DFFNASRQX1)      0.4941    10.8941 f
  c5/U29/Q (AO222X1)                     0.2111    11.1052 f
  c5/counter2_reg[7]/D (DFFNASRQX1)      0.0245    11.1298 f
  data arrival time                                11.1298

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1298
  -----------------------------------------------------------
  slack (MET)                                       0.4495


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[1]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)      0.4957    10.8957 f
  c5/U28/Q (AO222X1)                     0.2114    11.1071 f
  c5/counter2_reg[1]/D (DFFNASRQX1)      0.0245    11.1317 f
  data arrival time                                11.1317

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1317
  -----------------------------------------------------------
  slack (MET)                                       0.4514


  Startpoint: c5/counter2_reg[6]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[6]/Q (DFFNASRQX1)      0.4957    10.8957 f
  c5/U23/Q (AO222X1)                     0.2114    11.1071 f
  c5/counter2_reg[6]/D (DFFNASRQX1)      0.0245    11.1317 f
  data arrival time                                11.1317

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1317
  -----------------------------------------------------------
  slack (MET)                                       0.4514


  Startpoint: c5/counter2_reg[3]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[3]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[3]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[3]/Q (DFFNASRQX1)      0.4959    10.8959 f
  c5/U26/Q (AO222X1)                     0.2114    11.1073 f
  c5/counter2_reg[3]/D (DFFNASRQX1)      0.0245    11.1319 f
  data arrival time                                11.1319

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[3]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1319
  -----------------------------------------------------------
  slack (MET)                                       0.4516


  Startpoint: c5/counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[2]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[2]/Q (DFFNASRQX1)      0.4965    10.8965 f
  c5/U27/Q (AO222X1)                     0.2116    11.1081 f
  c5/counter2_reg[2]/D (DFFNASRQX1)      0.0245    11.1326 f
  data arrival time                                11.1326

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1326
  -----------------------------------------------------------
  slack (MET)                                       0.4523


  Startpoint: c5/counter2_reg[4]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[4]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[4]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[4]/Q (DFFNASRQX1)      0.4967    10.8967 f
  c5/U25/Q (AO222X1)                     0.2116    11.1083 f
  c5/counter2_reg[4]/D (DFFNASRQX1)      0.0245    11.1329 f
  data arrival time                                11.1329

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[4]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1329
  -----------------------------------------------------------
  slack (MET)                                       0.4526


  Startpoint: c5/counter2_reg[5]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[5]/Q (DFFNASRQX1)      0.4967    10.8967 f
  c5/U24/Q (AO222X1)                     0.2116    11.1083 f
  c5/counter2_reg[5]/D (DFFNASRQX1)      0.0245    11.1329 f
  data arrival time                                11.1329

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1329
  -----------------------------------------------------------
  slack (MET)                                       0.4526


  Startpoint: c5/counter1_reg[3]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[3]/Q (DFFASRX1)        0.4771     0.8771 r
  c5/U56/Q (AO222X1)                     0.1502     1.0273 r
  c5/counter1_reg[3]/D (DFFASRX1)        0.0267     1.0540 r
  data arrival time                                 1.0540

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1010     0.5990
  data required time                                0.5990
  -----------------------------------------------------------
  data required time                                0.5990
  data arrival time                                -1.0540
  -----------------------------------------------------------
  slack (MET)                                       0.4550


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[0]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)      0.5008    10.9008 f
  c5/U30/Q (AO222X1)                     0.2143    11.1151 f
  c5/counter2_reg[0]/D (DFFNASRQX1)      0.0245    11.1396 f
  data arrival time                                11.1396

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)    0.0000    10.7000 f
  library hold time                     -0.0197    10.6803
  data required time                               10.6803
  -----------------------------------------------------------
  data required time                               10.6803
  data arrival time                               -11.1396
  -----------------------------------------------------------
  slack (MET)                                       0.4593


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)        0.4825     0.8825 r
  c5/U79/Q (AO222X1)                     0.1531     1.0356 r
  c5/counter1_reg[0]/D (DFFASRX1)        0.0267     1.0623 r
  data arrival time                                 1.0623

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.1009     0.5991
  data required time                                0.5991
  -----------------------------------------------------------
  data required time                                0.5991
  data arrival time                                -1.0623
  -----------------------------------------------------------
  slack (MET)                                       0.4632


  Startpoint: c5/counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[7]/Q (DFFNASRQX1)      0.4715    10.8715 r
  c5/U32/Q (AND4X1)                      0.2269    11.0984 r
  c5/U22/Q (AO22X1)                      0.1576    11.2560 r
  c5/t0_out1_reg/D (DFFNARX1)            0.0251    11.2811 r
  data arrival time                                11.2811

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/t0_out1_reg/CLK (DFFNARX1)          0.0000    10.7000 f
  library hold time                      0.1068    10.8068
  data required time                               10.8068
  -----------------------------------------------------------
  data required time                               10.8068
  data arrival time                               -11.2811
  -----------------------------------------------------------
  slack (MET)                                       0.4743


  Startpoint: c5/t0_out1_reg
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/t0_out1_reg/CLK (DFFNARX1)          0.0000    10.4000 f
  c5/t0_out1_reg/Q (DFFNARX1)            0.4946    10.8946 f
  c5/U22/Q (AO22X1)                      0.2021    11.0967 f
  c5/t0_out1_reg/D (DFFNARX1)            0.0251    11.1218 f
  data arrival time                                11.1218

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/t0_out1_reg/CLK (DFFNARX1)          0.0000    10.7000 f
  library hold time                     -0.0661    10.6339
  data required time                               10.6339
  -----------------------------------------------------------
  data required time                               10.6339
  data arrival time                               -11.1218
  -----------------------------------------------------------
  slack (MET)                                       0.4879


  Startpoint: c5/counter2_reg[6]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/t0_out1_reg
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)    0.0000    10.4000 f
  c5/counter2_reg[6]/Q (DFFNASRQX1)      0.4732    10.8732 r
  c5/U32/Q (AND4X1)                      0.2425    11.1157 r
  c5/U22/Q (AO22X1)                      0.1576    11.2732 r
  c5/t0_out1_reg/D (DFFNARX1)            0.0251    11.2983 r
  data arrival time                                11.2983

  clock external_clock (fall edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  clock uncertainty                      0.3000    10.7000
  c5/t0_out1_reg/CLK (DFFNARX1)          0.0000    10.7000 f
  library hold time                      0.1068    10.8068
  data required time                               10.8068
  -----------------------------------------------------------
  data required time                               10.8068
  data arrival time                               -11.2983
  -----------------------------------------------------------
  slack (MET)                                       0.4916


  Startpoint: c5/counter2_reg[7]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[7]/Q (DFFNASRQX1)                     0.4715    10.8715 r
  c5/add_121/A[7] (timer0_1_DW01_inc_0)                 0.0000    10.8715 r
  c5/add_121/U2/Q (XOR2X1)                              0.2356    11.1070 r
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    11.1070 r
  c5/U29/Q (AO222X1)                                    0.1856    11.2926 r
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    11.3172 r
  data arrival time                                               11.3172

  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                     0.3000    10.7000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    10.7000 f
  library hold time                                     0.1163    10.8163
  data required time                                              10.8163
  --------------------------------------------------------------------------
  data required time                                              10.8163
  data arrival time                                              -11.3172
  --------------------------------------------------------------------------
  slack (MET)                                                      0.5008


  Startpoint: c5/counter1_reg[7]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[7]/Q (DFFASRX1)        0.4845     0.8845 f
  c5/U70/Q (AO222X1)                     0.2164     1.1008 f
  c5/counter1_reg[7]/D (DFFASRX1)        0.0267     1.1276 f
  data arrival time                                 1.1276

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[7]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0738     0.6262
  data required time                                0.6262
  -----------------------------------------------------------
  data required time                                0.6262
  data arrival time                                -1.1276
  -----------------------------------------------------------
  slack (MET)                                       0.5013


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[1]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)        0.4860     0.8860 f
  c5/U65/Q (AO222X1)                     0.2166     1.1026 f
  c5/counter1_reg[1]/D (DFFASRX1)        0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[1]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: c5/counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[2]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[2]/Q (DFFASRX1)        0.4860     0.8860 f
  c5/U60/Q (AO222X1)                     0.2166     1.1026 f
  c5/counter1_reg[2]/D (DFFASRX1)        0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[2]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: c5/counter1_reg[4]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[4]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[4]/Q (DFFASRX1)        0.4860     0.8860 f
  c5/U51/Q (AO222X1)                     0.2166     1.1026 f
  c5/counter1_reg[4]/D (DFFASRX1)        0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[4]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: c5/counter1_reg[5]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[5]/Q (DFFASRX1)        0.4860     0.8860 f
  c5/U46/Q (AO222X1)                     0.2166     1.1026 f
  c5/counter1_reg[5]/D (DFFASRX1)        0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[5]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: c5/counter1_reg[6]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[6]/Q (DFFASRX1)        0.4860     0.8860 f
  c5/U41/Q (AO222X1)                     0.2166     1.1026 f
  c5/counter1_reg[6]/D (DFFASRX1)        0.0267     1.1293 f
  data arrival time                                 1.1293

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[6]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1293
  -----------------------------------------------------------
  slack (MET)                                       0.5030


  Startpoint: c5/counter1_reg[3]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[3]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[3]/Q (DFFASRX1)        0.4907     0.8907 f
  c5/U56/Q (AO222X1)                     0.2198     1.1105 f
  c5/counter1_reg[3]/D (DFFASRX1)        0.0267     1.1372 f
  data arrival time                                 1.1372

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[3]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0737     0.6263
  data required time                                0.6263
  -----------------------------------------------------------
  data required time                                0.6263
  data arrival time                                -1.1372
  -----------------------------------------------------------
  slack (MET)                                       0.5109


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[0]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)        0.4959     0.8959 f
  c5/U79/Q (AO222X1)                     0.2227     1.1186 f
  c5/counter1_reg[0]/D (DFFASRX1)        0.0267     1.1454 f
  data arrival time                                 1.1454

  clock external_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  c5/counter1_reg[0]/CLK (DFFASRX1)      0.0000     0.7000 r
  library hold time                     -0.0739     0.6261
  data required time                                0.6261
  -----------------------------------------------------------
  data required time                                0.6261
  data arrival time                                -1.1454
  -----------------------------------------------------------
  slack (MET)                                       0.5193


1
