The following files were generated for 'sinelut1' in directory
C:\s6EDPGA-v14\Chapter 4\sincoslut\ns3sincosdtmf\ipcore_dir\

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * sinelut1.xco

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * sinelut1.ngc

Obfuscate Netlist Generator:
   Please see the core data sheet.

   * sinelut1.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * sinelut1.veo

RTL Simulation Model Generator:
   Please see the core data sheet.

   * sinelut1.v

All Documents Generator:
   Please see the core data sheet.

   * sinelut1/doc/dds_compiler_v4_0_vinfo.html
   * sinelut1/doc/dds_ds558.pdf

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * sinelut1.asy

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * sinelut1_xmdf.tcl

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * _xmsgs/pn_parser.xmsgs
   * sinelut1.gise
   * sinelut1.xise

Deliver Readme:
   Readme file for the IP.

   * sinelut1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * sinelut1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

