---
layout: post
title: "‡πÄ‡∏à‡∏≤‡∏∞‡∏•‡∏∂‡∏Å‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á STM32: Bus Matrix, Memory Map ‡πÅ‡∏•‡∏∞‡∏Å‡∏±‡∏ö‡∏î‡∏±‡∏Å Unaligned Access"
lang: th
ref: stm32-architecture-deep-dive
permalink: /stm32-bus-memory-map/
description: "‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏° STM32 ‡∏ó‡∏µ‡πà‡∏ã‡∏±‡∏ö‡∏ã‡πâ‡∏≠‡∏ô‡πÉ‡∏´‡πâ‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à‡∏á‡πà‡∏≤‡∏¢‡πÄ‡∏´‡∏°‡∏∑‡∏≠‡∏ô‡∏ú‡∏±‡∏á‡πÄ‡∏°‡∏∑‡∏≠‡∏á ‡πÄ‡∏£‡∏µ‡∏¢‡∏ô‡∏£‡∏π‡πâ‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á Bus Matrix, I-Bus/D-Bus, ‡πÅ‡∏ú‡∏ô‡∏ó‡∏µ‡πà‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ ‡πÅ‡∏•‡∏∞‡∏™‡∏¥‡πà‡∏á‡∏ó‡∏µ‡πà‡∏ï‡πâ‡∏≠‡∏á‡∏£‡∏∞‡∏ß‡∏±‡∏á‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á Unaligned Access"
image: assets/images/stm32-silicon-city-cover.jpg
tags: [STM32, ‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏°, Memory Map, ‡∏Ç‡∏±‡πâ‡∏ô‡∏™‡∏π‡∏á]
---

<div class="adsense-slot"></div>

# ‡πÄ‡∏Å‡∏£‡∏¥‡πà‡∏ô‡∏ô‡∏≥: ‡∏à‡∏¥‡∏ô‡∏ï‡∏ô‡∏≤‡∏Å‡∏≤‡∏£‡∏ß‡πà‡∏≤ STM32 ‡∏Ñ‡∏∑‡∏≠ "‡πÇ‡∏£‡∏á‡∏á‡∏≤‡∏ô‡∏≠‡∏±‡∏à‡∏â‡∏£‡∏¥‡∏¢‡∏∞"

‡∏™‡∏ß‡∏±‡∏™‡∏î‡∏µ‡∏Ñ‡∏£‡∏±‡∏ö ‡∏¢‡∏¥‡∏ô‡∏î‡∏µ‡∏ï‡πâ‡∏≠‡∏ô‡∏£‡∏±‡∏ö‡∏™‡∏π‡πà‡∏ö‡∏ó‡πÄ‡∏£‡∏µ‡∏¢‡∏ô‡∏ó‡∏§‡∏©‡∏é‡∏µ‡∏ó‡∏µ‡πà‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏Ñ‡∏∏‡∏ì‡∏°‡∏≠‡∏á‡πÄ‡∏´‡πá‡∏ô "‡∏†‡∏≤‡∏û‡πÉ‡∏ô‡∏™‡∏°‡∏≠‡∏á" ‡∏Ç‡∏≠‡∏á STM32 ‡πÑ‡∏î‡πâ‡∏ä‡∏±‡∏î‡πÄ‡∏à‡∏ô‡∏Ç‡∏∂‡πâ‡∏ô‡∏Ñ‡∏£‡∏±‡∏ö ‡πÉ‡∏ô‡∏ê‡∏≤‡∏ô‡∏∞ Technical Writer ‡∏ú‡∏°‡∏à‡∏∞‡∏Ç‡∏≠‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏°‡∏ó‡∏µ‡πà‡∏î‡∏π‡∏ã‡∏±‡∏ö‡∏ã‡πâ‡∏≠‡∏ô ‡πÉ‡∏´‡πâ‡∏Å‡∏•‡∏≤‡∏¢‡πÄ‡∏õ‡πá‡∏ô‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á‡∏ó‡∏µ‡πà‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à‡∏á‡πà‡∏≤‡∏¢‡πÄ‡∏´‡∏°‡∏∑‡∏≠‡∏ô‡πÄ‡∏£‡∏≤‡∏Å‡∏≥‡∏•‡∏±‡∏á‡∏î‡∏π‡∏ú‡∏±‡∏á‡πÇ‡∏£‡∏á‡∏á‡∏≤‡∏ô‡∏Ñ‡∏£‡∏±‡∏ö

**‡∏£‡∏∞‡∏î‡∏±‡∏ö‡∏Ñ‡∏ß‡∏≤‡∏°‡∏¢‡∏≤‡∏Å:** ‚≠ê‚≠ê‚≠ê (‡πÄ‡∏ô‡∏∑‡πâ‡∏≠‡∏´‡∏≤‡πÄ‡∏ä‡∏¥‡∏á‡∏•‡∏∂‡∏Å‡πÅ‡∏ï‡πà‡∏ô‡∏≥‡πÑ‡∏õ‡πÉ‡∏ä‡πâ‡∏õ‡∏£‡∏∞‡πÇ‡∏¢‡∏ä‡∏ô‡πå‡πÑ‡∏î‡πâ‡∏à‡∏£‡∏¥‡∏á)
**‡πÄ‡∏ß‡∏•‡∏≤‡∏ó‡∏µ‡πà‡πÉ‡∏ä‡πâ:** ~15 ‡∏ô‡∏≤‡∏ó‡∏µ

‡∏ñ‡πâ‡∏≤‡πÄ‡∏õ‡∏£‡∏µ‡∏¢‡∏ö STM32F4 ‡πÄ‡∏õ‡πá‡∏ô‡πÇ‡∏£‡∏á‡∏á‡∏≤‡∏ô‡∏Ç‡∏ô‡∏≤‡∏î‡πÉ‡∏´‡∏ç‡πà:
* **Cortex-M4 Core:** ‡∏Ñ‡∏∑‡∏≠ **"‡∏ú‡∏π‡πâ‡∏à‡∏±‡∏î‡∏Å‡∏≤‡∏£‡πÇ‡∏£‡∏á‡∏á‡∏≤‡∏ô" (CPU)** ‡∏ó‡∏µ‡πà‡∏Ñ‡∏≠‡∏¢‡∏™‡∏±‡πà‡∏á‡∏á‡∏≤‡∏ô
* **Flash Memory:** ‡∏Ñ‡∏∑‡∏≠ **"‡∏´‡πâ‡∏≠‡∏á‡∏™‡∏°‡∏∏‡∏î‡∏Ñ‡∏π‡πà‡∏°‡∏∑‡∏≠"** ‡∏ó‡∏µ‡πà‡πÄ‡∏Å‡πá‡∏ö‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏Å‡∏≤‡∏£‡∏ó‡∏≥‡∏á‡∏≤‡∏ô (Code)
* **SRAM:** ‡∏Ñ‡∏∑‡∏≠ **"‡πÇ‡∏ï‡πä‡∏∞‡∏ó‡∏≥‡∏á‡∏≤‡∏ô"** ‡∏ó‡∏µ‡πà‡∏ß‡∏≤‡∏á‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£‡∏£‡∏≠‡∏Å‡∏≤‡∏£‡∏õ‡∏£‡∏∞‡∏°‡∏ß‡∏•‡∏ú‡∏• (Variables)
* **Peripherals (GPIO, UART):** ‡∏Ñ‡∏∑‡∏≠ **"‡πÅ‡∏ú‡∏ô‡∏Å‡∏ï‡πâ‡∏≠‡∏ô‡∏£‡∏±‡∏ö‡πÅ‡∏•‡∏∞‡∏à‡∏±‡∏î‡∏™‡πà‡∏á"** ‡∏ó‡∏µ‡πà‡∏ï‡∏¥‡∏î‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ö‡πÇ‡∏•‡∏Å‡∏†‡∏≤‡∏¢‡∏ô‡∏≠‡∏Å
* **Bus Matrix:** ‡∏Ñ‡∏∑‡∏≠ **"‡∏£‡∏∞‡∏ö‡∏ö‡∏ñ‡∏ô‡∏ô‡πÅ‡∏•‡∏∞‡∏ó‡∏≤‡∏á‡∏î‡πà‡∏ß‡∏ô"** ‡∏†‡∏≤‡∏¢‡πÉ‡∏ô‡πÇ‡∏£‡∏á‡∏á‡∏≤‡∏ô‡∏ó‡∏µ‡πà‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ó‡∏∏‡∏Å‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÄ‡∏Ç‡πâ‡∏≤‡∏î‡πâ‡∏ß‡∏¢‡∏Å‡∏±‡∏ô

‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à‡πÄ‡∏£‡∏∑‡πà‡∏≠‡∏á‡∏ñ‡∏ô‡∏ô (Bus) ‡πÅ‡∏•‡∏∞‡πÅ‡∏ú‡∏ô‡∏ó‡∏µ‡πà (Memory Map) ‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡∏Ñ‡∏∏‡∏ì‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î‡πÑ‡∏î‡πâ‡∏°‡∏µ‡∏õ‡∏£‡∏∞‡∏™‡∏¥‡∏ó‡∏ò‡∏¥‡∏†‡∏≤‡∏û‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î‡πÅ‡∏•‡∏∞‡πÅ‡∏Å‡πâ‡∏õ‡∏±‡∏ç‡∏´‡∏≤ Hard Fault ‡∏ó‡∏µ‡πà‡∏ä‡∏ß‡∏ô‡∏õ‡∏ß‡∏î‡∏´‡∏±‡∏ß‡πÑ‡∏î‡πâ‡∏Ñ‡∏£‡∏±‡∏ö

## 2. ‡∏£‡∏∞‡∏ö‡∏ö‡∏ö‡∏±‡∏™ (Bus Matrix): ‡∏ñ‡∏ô‡∏ô‡∏´‡∏•‡∏≤‡∏¢‡∏ä‡∏±‡πâ‡∏ô ‡πÑ‡∏°‡πà‡πÉ‡∏ä‡πà‡πÅ‡∏Ñ‡πà‡πÄ‡∏™‡πâ‡∏ô‡πÄ‡∏î‡∏µ‡∏¢‡∏ß
‡∏´‡∏•‡∏≤‡∏¢‡∏Ñ‡∏ô‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à‡∏ú‡∏¥‡∏î‡∏ß‡πà‡∏≤ CPU ‡∏ß‡∏¥‡πà‡∏á‡πÑ‡∏õ‡∏´‡∏≤ RAM ‡πÅ‡∏•‡∏∞ Peripherals ‡∏ö‡∏ô‡∏ñ‡∏ô‡∏ô‡πÄ‡∏™‡πâ‡∏ô‡πÄ‡∏î‡∏µ‡∏¢‡∏ß‡∏Å‡∏±‡∏ô (‡∏ã‡∏∂‡πà‡∏á‡∏à‡∏∞‡∏ó‡∏≥‡πÉ‡∏´‡πâ‡πÄ‡∏Å‡∏¥‡∏î‡∏Ñ‡∏≠‡∏Ç‡∏ß‡∏î) ‡πÅ‡∏ï‡πà‡πÉ‡∏ô STM32F4 (Cortex-M4) ‡πÉ‡∏ä‡πâ‡∏™‡∏ñ‡∏≤‡∏õ‡∏±‡∏ï‡∏¢‡∏Å‡∏£‡∏£‡∏°‡πÅ‡∏ö‡∏ö Harvard ‡∏ó‡∏µ‡πà‡∏°‡∏µ‡∏ñ‡∏ô‡∏ô‡πÅ‡∏¢‡∏Å‡∏Å‡∏±‡∏ô‡∏ä‡∏±‡∏î‡πÄ‡∏à‡∏ô ‡πÅ‡∏•‡∏∞‡∏°‡∏µ‡∏ä‡∏∏‡∏°‡∏ó‡∏≤‡∏á‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏µ‡∏¢‡∏Å‡∏ß‡πà‡∏≤ **Multi-AHB Bus Matrix** ‡∏Ñ‡∏£‡∏±‡∏ö

### 2.1 ‡∏ñ‡∏ô‡∏ô‡∏™‡∏≤‡∏¢‡∏´‡∏•‡∏±‡∏Å‡∏Ç‡∏≠‡∏á CPU (Master Ports)
CPU ‡∏°‡∏µ "‡∏Ç‡∏≤" ‡∏´‡∏£‡∏∑‡∏≠‡∏û‡∏≠‡∏£‡πå‡∏ï‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡∏´‡∏•‡∏±‡∏Å‡πÜ 3 ‡πÄ‡∏™‡πâ‡∏ô‡∏ó‡∏≤‡∏á ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡πÉ‡∏´‡πâ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏Ç‡∏ô‡∏≤‡∏ô‡∏Å‡∏±‡∏ô‡πÑ‡∏î‡πâ:

1.  **I-Bus (Instruction Bus):** ‡∏ñ‡∏ô‡∏ô‡∏™‡∏≤‡∏¢‡∏î‡πà‡∏ß‡∏ô‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ß‡∏¥‡πà‡∏á‡πÑ‡∏õ‡∏´‡∏¢‡∏¥‡∏ö **"‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á"** ‡∏à‡∏≤‡∏Å Flash ‡πÄ‡∏ó‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô (‡∏´‡πâ‡∏≤‡∏°‡∏Ç‡∏ô‡∏Ç‡∏≠‡∏á‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏≠‡∏∑‡πà‡∏ô)
2.  **D-Bus (Data Bus):** ‡∏ñ‡∏ô‡∏ô‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Ç‡∏ô‡∏ñ‡πà‡∏≤‡∏¢ **"‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•"** (‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£, Debug) ‡πÅ‡∏•‡∏∞‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏ï‡πà‡∏≠‡πÑ‡∏õ‡∏¢‡∏±‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ **CCM (Core Coupled Memory)** ‡πÇ‡∏î‡∏¢‡πÄ‡∏â‡∏û‡∏≤‡∏∞ ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î
3.  **S-Bus (System Bus):** ‡∏ñ‡∏ô‡∏ô‡∏™‡∏≤‡∏¢‡∏´‡∏•‡∏±‡∏Å‡∏ó‡∏µ‡πà‡∏ß‡∏¥‡πà‡∏á‡πÑ‡∏õ‡∏´‡∏≤ Peripherals ‡πÅ‡∏•‡∏∞ SRAM ‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏õ

### 2.2 ‡∏ä‡∏∏‡∏°‡∏ó‡∏≤‡∏á‡∏à‡∏£‡∏≤‡∏à‡∏£ (Bus Matrix)
Bus Matrix ‡∏ó‡∏≥‡∏´‡∏ô‡πâ‡∏≤‡∏ó‡∏µ‡πà‡πÄ‡∏´‡∏°‡∏∑‡∏≠‡∏ô **"‡∏ß‡∏á‡πÄ‡∏ß‡∏µ‡∏¢‡∏ô‡∏≠‡∏±‡∏à‡∏â‡∏£‡∏¥‡∏¢‡∏∞"** ‡∏ó‡∏µ‡πà‡∏¢‡∏≠‡∏°‡πÉ‡∏´‡πâ Masters (‡∏ú‡∏π‡πâ‡∏™‡∏±‡πà‡∏á‡∏á‡∏≤‡∏ô ‡πÄ‡∏ä‡πà‡∏ô CPU, DMA1, DMA2) ‡∏Ñ‡∏∏‡∏¢‡∏Å‡∏±‡∏ö Slaves (‡∏ú‡∏π‡πâ‡∏£‡∏±‡∏ö‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á ‡πÄ‡∏ä‡πà‡∏ô Flash, RAM, Peripherals) ‡πÑ‡∏î‡πâ‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô‡∏´‡∏•‡∏≤‡∏¢‡∏Ñ‡∏π‡πà

> **Magic Moment:** ‡πÉ‡∏ô‡∏Ç‡∏ì‡∏∞‡∏ó‡∏µ‡πà CPU ‡∏Å‡∏≥‡∏•‡∏±‡∏á‡∏≠‡πà‡∏≤‡∏ô‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏à‡∏≤‡∏Å Flash (‡∏ú‡πà‡∏≤‡∏ô I-Bus), ‡∏ï‡∏±‡∏ß DMA ‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏Ç‡∏ô‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏à‡∏≤‡∏Å UART ‡πÑ‡∏õ‡πÄ‡∏Å‡πá‡∏ö‡∏ó‡∏µ‡πà RAM (‡∏ú‡πà‡∏≤‡∏ô System Bus) ‡πÑ‡∏î‡πâ **‡∏û‡∏£‡πâ‡∏≠‡∏°‡∏Å‡∏±‡∏ô** ‡πÇ‡∏î‡∏¢‡πÑ‡∏°‡πà‡πÅ‡∏¢‡πà‡∏á‡∏ñ‡∏ô‡∏ô‡∏Å‡∏±‡∏ô ‡∏ô‡∏µ‡πà‡∏Ñ‡∏∑‡∏≠‡∏´‡∏±‡∏ß‡πÉ‡∏à‡∏Ç‡∏≠‡∏á‡∏Ñ‡∏ß‡∏≤‡∏°‡πÅ‡∏£‡∏á‡πÉ‡∏ô STM32F4 ‡∏Ñ‡∏£‡∏±‡∏ö

<div class="adsense-slot"></div>

## 3. ‡πÅ‡∏ú‡∏ô‡∏ú‡∏±‡∏á‡∏´‡∏ô‡πà‡∏ß‡∏¢‡∏Ñ‡∏ß‡∏≤‡∏°‡∏à‡∏≥ (Memory Map): ‡πÅ‡∏ú‡∏ô‡∏ó‡∏µ‡πà‡πÄ‡∏î‡∏µ‡∏¢‡∏ß ‡πÄ‡∏ó‡∏µ‡πà‡∏¢‡∏ß‡∏ó‡∏±‡πà‡∏ß‡πÑ‡∏ó‡∏¢ (4GB)
‡∏°‡∏≤‡∏ï‡∏£‡∏ê‡∏≤‡∏ô ARM Cortex ‡∏Å‡∏≥‡∏´‡∏ô‡∏î‡πÉ‡∏´‡πâ‡∏ó‡∏∏‡∏Å‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏≠‡∏¢‡∏π‡πà‡πÉ‡∏ô "‡πÅ‡∏ú‡∏ô‡∏ó‡∏µ‡πà‡πÅ‡∏ú‡πà‡∏ô‡πÄ‡∏î‡∏µ‡∏¢‡∏ß" ‡∏Ç‡∏ô‡∏≤‡∏î **4GB (32-bit address)** ‡πÑ‡∏°‡πà‡∏ß‡πà‡∏≤‡∏à‡∏∞‡πÄ‡∏õ‡πá‡∏ô RAM, Flash ‡∏´‡∏£‡∏∑‡∏≠‡∏Ç‡∏≤ Pin ‡∏ï‡πà‡∏≤‡∏á‡πÜ ‡∏Å‡πá‡∏°‡∏µ "‡∏ö‡πâ‡∏≤‡∏ô‡πÄ‡∏•‡∏Ç‡∏ó‡∏µ‡πà" (Address) ‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏≠‡∏á

![‡πÅ‡∏ú‡∏ô‡∏†‡∏≤‡∏û Memory Map ‡∏Ç‡∏≠‡∏á STM32 ‡πÅ‡∏™‡∏î‡∏á‡∏ä‡πà‡∏ß‡∏á Address ‡∏ï‡πà‡∏≤‡∏á‡πÜ]({{ site.baseurl }}/assets/images/stm32-memory-map-diagram.jpg)

‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏´‡∏•‡∏±‡∏Å‡πÅ‡∏ö‡πà‡∏á‡πÄ‡∏õ‡πá‡∏ô‡πÇ‡∏ã‡∏ô‡∏î‡∏±‡∏á‡∏ô‡∏µ‡πâ:

| ‡∏ä‡πà‡∏ß‡∏á Address (Hex) | ‡∏ä‡∏∑‡πà‡∏≠‡πÇ‡∏ã‡∏ô (Region) | ‡∏´‡∏ô‡πâ‡∏≤‡∏ó‡∏µ‡πà‡πÅ‡∏•‡∏∞‡∏Å‡∏≤‡∏£‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô |
| :--- | :--- | :--- |
| `0x0000 0000` | **Code (Boot)** | ‡∏û‡∏∑‡πâ‡∏ô‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ï‡πâ‡∏ô‡∏£‡∏∞‡∏ö‡∏ö ‡∏õ‡∏Å‡∏ï‡∏¥‡∏à‡∏∞ Aliased (‡∏ß‡∏≤‡∏£‡πå‡∏õ) ‡πÑ‡∏õ‡∏¢‡∏±‡∏á Flash ‡∏´‡∏£‡∏∑‡∏≠ Bootloader |
| `0x0800 0000` | **Flash Memory** | ‡∏ö‡πâ‡∏≤‡∏ô‡∏à‡∏£‡∏¥‡∏á‡πÜ ‡∏Ç‡∏≠‡∏á Flash Memory ‡∏ó‡∏µ‡πà‡πÄ‡∏Å‡πá‡∏ö‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏°‡∏Ç‡∏≠‡∏á‡πÄ‡∏£‡∏≤ |
| `0x2000 0000` | **SRAM** | ‡∏û‡∏∑‡πâ‡∏ô‡∏ó‡∏µ‡πà‡πÅ‡∏£‡∏°‡∏´‡∏•‡∏±‡∏Å (SRAM1, SRAM2) ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡πÄ‡∏Å‡πá‡∏ö‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£‡πÅ‡∏•‡∏∞ Stack |
| `0x4000 0000` | **Peripherals** | ‡∏ó‡∏µ‡πà‡∏≠‡∏¢‡∏π‡πà‡∏Ç‡∏≠‡∏á‡∏≠‡∏∏‡∏õ‡∏Å‡∏£‡∏ì‡πå‡∏ï‡πà‡∏≤‡∏á‡πÜ ‡πÄ‡∏ä‡πà‡∏ô GPIO, Timer, UART |
| `0xE000 0000` | **System** | ‡πÇ‡∏ã‡∏ô‡∏´‡∏ß‡∏á‡∏´‡πâ‡∏≤‡∏°‡∏Ç‡∏≠‡∏á CPU ‡πÄ‡∏ä‡πà‡∏ô NVIC (‡∏ï‡∏±‡∏ß‡∏Ñ‡∏∏‡∏° Interrupt) ‡πÅ‡∏•‡∏∞ Debug |

## 4. ‡∏Å‡∏≤‡∏£‡πÄ‡∏Ç‡πâ‡∏≤‡∏ñ‡∏∂‡∏á‡πÅ‡∏ö‡∏ö Unaligned Access: ‡∏™‡∏∞‡∏î‡∏ß‡∏Å‡πÅ‡∏ï‡πà‡∏°‡∏µ‡∏£‡∏≤‡∏Ñ‡∏≤‡∏ó‡∏µ‡πà‡∏ï‡πâ‡∏≠‡∏á‡∏à‡πà‡∏≤‡∏¢
‡πÉ‡∏ô‡∏≠‡∏î‡∏µ‡∏ï (‡πÄ‡∏ä‡πà‡∏ô ‡∏¢‡∏∏‡∏Ñ ARM7 ‡∏´‡∏£‡∏∑‡∏≠ Cortex-M0) ‡∏ñ‡πâ‡∏≤‡∏Ñ‡∏∏‡∏ì‡∏õ‡∏£‡∏∞‡∏Å‡∏≤‡∏®‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£ `int` (4 bytes) ‡∏°‡∏±‡∏ô‡∏ï‡πâ‡∏≠‡∏á‡∏ß‡∏≤‡∏á‡∏≠‡∏¢‡∏π‡πà‡∏ó‡∏µ‡πà Address ‡∏ó‡∏µ‡πà‡∏´‡∏≤‡∏£‡∏î‡πâ‡∏ß‡∏¢ 4 ‡∏•‡∏á‡∏ï‡∏±‡∏ß‡πÄ‡∏ó‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô (0, 4, 8, C) ‡∏ñ‡πâ‡∏≤‡∏ß‡∏≤‡∏á‡πÄ‡∏ö‡∏µ‡πâ‡∏¢‡∏ß (‡πÄ‡∏ä‡πà‡∏ô ‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏ó‡∏µ‡πà 1) ‡∏à‡∏∞‡πÄ‡∏Å‡∏¥‡∏î **Hard Fault** ‡∏ó‡∏±‡∏ô‡∏ó‡∏µ

‡πÅ‡∏ï‡πà Cortex-M3/M4 (STM32F4) ‡∏â‡∏•‡∏≤‡∏î‡∏Å‡∏ß‡πà‡∏≤‡∏ô‡∏±‡πâ‡∏ô‡∏Ñ‡∏£‡∏±‡∏ö ‡∏°‡∏±‡∏ô‡∏£‡∏≠‡∏á‡∏£‡∏±‡∏ö **Unaligned Access**

### ‡∏™‡∏ñ‡∏≤‡∏ô‡∏Å‡∏≤‡∏£‡∏ì‡πå‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á
‡∏™‡∏°‡∏°‡∏ï‡∏¥‡∏Ñ‡∏∏‡∏ì‡∏°‡∏µ‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£ `uint32_t val` (4 bytes) ‡∏ß‡∏≤‡∏á‡∏≠‡∏¢‡∏π‡πà‡∏ó‡∏µ‡πà Address `0x20000001` (‡πÄ‡∏•‡∏Ç‡∏Ñ‡∏µ‡πà ‡πÑ‡∏°‡πà‡∏•‡∏á‡∏ï‡∏±‡∏ß‡∏î‡πâ‡∏ß‡∏¢ 4)

* **Cortex-M0:** ‡πÅ‡∏à‡πâ‡∏á Error ‡∏ó‡∏±‡∏ô‡∏ó‡∏µ (Usage Fault) üí•
* **Cortex-M4:** ‡∏≠‡πà‡∏≤‡∏ô‡∏Ñ‡πà‡∏≤‡πÑ‡∏î‡πâ‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á! ‡∏Æ‡∏≤‡∏£‡πå‡∏î‡πÅ‡∏ß‡∏£‡πå‡∏à‡∏∞‡πÅ‡∏≠‡∏ö‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡πÄ‡∏ö‡∏∑‡πâ‡∏≠‡∏á‡∏´‡∏•‡∏±‡∏á‡πÇ‡∏î‡∏¢‡∏Å‡∏≤‡∏£‡∏≠‡πà‡∏≤‡∏ô Memory 2 ‡∏Ñ‡∏£‡∏±‡πâ‡∏á ‡πÅ‡∏•‡πâ‡∏ß‡πÄ‡∏≠‡∏≤‡∏°‡∏≤‡∏ï‡πà‡∏≠‡∏Å‡∏±‡∏ô‡πÉ‡∏´‡πâ‡∏Ñ‡∏∏‡∏ì‡∏≠‡∏±‡∏ï‡πÇ‡∏ô‡∏°‡∏±‡∏ï‡∏¥

### ‡∏Ç‡πâ‡∏≠‡∏Ñ‡∏ß‡∏£‡∏£‡∏∞‡∏ß‡∏±‡∏á (The Catch) ‚ö†Ô∏è
‡πÅ‡∏°‡πâ‡∏à‡∏∞‡∏ó‡∏≥‡πÑ‡∏î‡πâ ‡πÅ‡∏ï‡πà **"‡∏Ç‡∏≠‡∏á‡∏ü‡∏£‡∏µ‡πÑ‡∏°‡πà‡∏°‡∏µ‡πÉ‡∏ô‡πÇ‡∏•‡∏Å"** ‡∏Ñ‡∏£‡∏±‡∏ö:

1.  **‡∏ä‡πâ‡∏≤‡∏•‡∏á:** ‡πÄ‡∏™‡∏µ‡∏¢‡πÄ‡∏ß‡∏•‡∏≤ Bus Cycle ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ç‡∏∂‡πâ‡∏ô‡πÄ‡∏û‡∏£‡∏≤‡∏∞‡∏ï‡πâ‡∏≠‡∏á‡∏≠‡πà‡∏≤‡∏ô 2 ‡∏£‡∏≠‡∏ö‡πÅ‡∏ó‡∏ô‡∏ó‡∏µ‡πà‡∏à‡∏∞‡πÄ‡∏õ‡πá‡∏ô‡∏£‡∏≠‡∏ö‡πÄ‡∏î‡∏µ‡∏¢‡∏ß
2.  **Atomicity:** ‡∏Å‡∏≤‡∏£‡∏≠‡πà‡∏≤‡∏ô‡πÅ‡∏ö‡∏ö Unaligned ‡πÑ‡∏°‡πà‡∏Å‡∏≤‡∏£‡∏±‡∏ô‡∏ï‡∏µ‡∏ß‡πà‡∏≤‡πÄ‡∏õ‡πá‡∏ô Atomic (‡∏≠‡∏≤‡∏à‡∏ñ‡∏π‡∏Å Interrupt ‡πÅ‡∏ó‡∏£‡∏Å‡∏Å‡∏•‡∏≤‡∏á‡∏£‡∏∞‡∏´‡∏ß‡πà‡∏≤‡∏á‡∏≠‡πà‡∏≤‡∏ô‡πÑ‡∏ö‡∏ï‡πå‡πÅ‡∏£‡∏Å‡∏Å‡∏±‡∏ö‡πÑ‡∏ö‡∏ï‡πå‡∏´‡∏•‡∏±‡∏á‡πÑ‡∏î‡πâ)
3.  **‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏¢‡∏Å‡πÄ‡∏ß‡πâ‡∏ô:** ‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á Assembly ‡∏ö‡∏≤‡∏á‡∏ï‡∏±‡∏ß ‡πÄ‡∏ä‡πà‡∏ô `LDRD` (Load Double) ‡∏´‡∏£‡∏∑‡∏≠ `LDM` (Load Multiple) ‡∏¢‡∏±‡∏á‡∏Ñ‡∏á‡∏ï‡πâ‡∏≠‡∏á‡∏Å‡∏≤‡∏£ Aligned Address ‡πÄ‡∏™‡∏°‡∏≠ ‡∏ñ‡πâ‡∏≤ Compiler ‡πÄ‡∏ú‡∏•‡∏≠‡πÉ‡∏ä‡πâ‡∏Ñ‡∏≥‡∏™‡∏±‡πà‡∏á‡∏û‡∏ß‡∏Å‡∏ô‡∏µ‡πâ‡∏Å‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏ó‡∏µ‡πà‡∏ß‡∏≤‡∏á‡πÄ‡∏ö‡∏µ‡πâ‡∏¢‡∏ß ‡∏Å‡πá Hard Fault ‡πÑ‡∏î‡πâ‡∏Ñ‡∏£‡∏±‡∏ö

**‡∏™‡∏£‡∏∏‡∏õ:** ‡∏û‡∏¢‡∏≤‡∏¢‡∏≤‡∏°‡∏à‡∏±‡∏î‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏• (Structure Padding) ‡πÉ‡∏´‡πâ‡∏•‡∏á‡∏ï‡∏±‡∏ß (Aligned) ‡πÄ‡∏™‡∏°‡∏≠ ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏õ‡∏£‡∏∞‡∏™‡∏¥‡∏ó‡∏ò‡∏¥‡∏†‡∏≤‡∏û‡∏™‡∏π‡∏á‡∏™‡∏∏‡∏î ‡πÅ‡∏ï‡πà‡∏ñ‡πâ‡∏≤‡∏£‡∏±‡∏ö‡∏Ç‡πâ‡∏≠‡∏°‡∏π‡∏•‡∏î‡∏¥‡∏ö‡∏à‡∏≤‡∏Å UART ‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏µ‡∏¢‡∏á‡∏°‡∏≤‡πÅ‡∏ö‡∏ö‡∏ï‡∏¥‡∏î‡πÜ ‡∏Å‡∏±‡∏ô (Packed) Cortex-M4 ‡∏Å‡πá‡∏ä‡πà‡∏ß‡∏¢‡∏ä‡∏µ‡∏ß‡∏¥‡∏ï‡∏Ñ‡∏∏‡∏ì‡πÑ‡∏î‡πâ‡πÇ‡∏î‡∏¢‡πÑ‡∏°‡πà‡∏ï‡πâ‡∏≠‡∏á‡πÄ‡∏Ç‡∏µ‡∏¢‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î‡πÄ‡∏£‡∏µ‡∏¢‡∏á‡πÑ‡∏ö‡∏ï‡πå‡πÄ‡∏≠‡∏á‡∏Ñ‡∏£‡∏±‡∏ö