// Seed: 3711050401
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output uwire id_10,
    input wand id_11
);
  wire id_13;
  module_0(
      id_13, id_13, id_13, id_13, id_13
  );
endmodule
