
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002501                       # Number of seconds simulated (Second)
simTicks                                   2501058438                       # Number of ticks simulated (Tick)
finalTick                                  2501058438                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.96                       # Real time elapsed on the host (Second)
hostTickRate                                631707393                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2229548                       # Number of bytes of host memory used (Byte)
simInsts                                      5270544                       # Number of instructions simulated (Count)
simOps                                        5270590                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1331173                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1331183                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cnn_accel.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.numCycles                         7510663                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              2.850017                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.350875                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.commitStats0.numInsts             2635305                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps               2635328                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 2.850017                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.350875                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts            534097                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts          2463406                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts          394633                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts         134804                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass           74      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu      1878717     71.29%     71.29% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult          199      0.01%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           54      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd        14400      0.55%     71.85% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp        54008      2.05%     73.90% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt         1206      0.05%     73.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult           16      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc       129600      4.92%     78.86% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv         1169      0.04%     78.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc        26448      1.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead       106634      4.05%     83.96% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite       115553      4.38%     88.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       288033     10.93%     99.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite        19217      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total      2635328                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl       480587                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl       480158                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl          429                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl       479555                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl         1032                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall          377                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn          372                       # Class of control type instructions committed (Count)
system.cpu0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns          749                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles    23.002933                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles 7510639.997067                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction     0.999997                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction     0.000003                       # Percentage of idle cycles (Ratio)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts        529437                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpAluAccesses       534097                       # Number of float alu accesses (Count)
system.cpu0.executeStats0.numFpRegReads        600111                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites       460864                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntAluAccesses      2463406                       # Number of integer alu accesses (Count)
system.cpu0.executeStats0.numIntRegReads      3473854                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites      1559430                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs           529437                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads       680504                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numMiscRegWrites       741731                       # Number of times the Misc registers were written (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts              2635305                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                2635328                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            0.350875                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches            480587                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.063987                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu0.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   14                       # Number of system calls (Count)
system.cpu1.numCycles                         7510686                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              2.850025                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.350874                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.commitStats0.numInsts             2635305                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps               2635328                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 2.850025                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.350874                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts            534097                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts          2463406                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts          394633                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts         134804                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass           74      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu      1878717     71.29%     71.29% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult          199      0.01%     71.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv           54      0.00%     71.30% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd        14400      0.55%     71.85% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp        54008      2.05%     73.90% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt         1206      0.05%     73.94% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult           16      0.00%     73.94% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc       129600      4.92%     78.86% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv         1169      0.04%     78.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc        26448      1.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.91% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead       106634      4.05%     83.96% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite       115553      4.38%     88.34% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       288033     10.93%     99.27% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite        19217      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total      2635328                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl       480587                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl       480158                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl          429                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl       479555                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl         1032                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall          377                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn          372                       # Class of control type instructions committed (Count)
system.cpu1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns          749                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles 7510685.996997                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts        529437                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpAluAccesses       534097                       # Number of float alu accesses (Count)
system.cpu1.executeStats0.numFpRegReads        600111                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites       460864                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntAluAccesses      2463406                       # Number of integer alu accesses (Count)
system.cpu1.executeStats0.numIntRegReads      3473854                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites      1559430                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs           529437                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads       680504                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites       741731                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts              2635305                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                2635328                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            0.350874                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches            480587                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.063987                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.dtb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.num_4kb_walks            0                       # Completed page walks with 4KB pages (Count)
system.cpu1.mmu.itb.walker.num_2mb_walks            0                       # Completed page walks with 2MB pages (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   14                       # Number of system calls (Count)
system.l1_dcache0.demandHits::cpu0.data        525971                       # number of demand (read+write) hits (Count)
system.l1_dcache0.demandHits::total            525971                       # number of demand (read+write) hits (Count)
system.l1_dcache0.overallHits::cpu0.data       525971                       # number of overall hits (Count)
system.l1_dcache0.overallHits::total           525971                       # number of overall hits (Count)
system.l1_dcache0.demandMisses::cpu0.data         3367                       # number of demand (read+write) misses (Count)
system.l1_dcache0.demandMisses::total            3367                       # number of demand (read+write) misses (Count)
system.l1_dcache0.overallMisses::cpu0.data         3367                       # number of overall misses (Count)
system.l1_dcache0.overallMisses::total           3367                       # number of overall misses (Count)
system.l1_dcache0.demandMissLatency::cpu0.data     99912321                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache0.demandMissLatency::total     99912321                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache0.overallMissLatency::cpu0.data     99912321                       # number of overall miss ticks (Tick)
system.l1_dcache0.overallMissLatency::total     99912321                       # number of overall miss ticks (Tick)
system.l1_dcache0.demandAccesses::cpu0.data       529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache0.demandAccesses::total        529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache0.overallAccesses::cpu0.data       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache0.overallAccesses::total       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache0.demandMissRate::cpu0.data     0.006361                       # miss rate for demand accesses (Ratio)
system.l1_dcache0.demandMissRate::total      0.006361                       # miss rate for demand accesses (Ratio)
system.l1_dcache0.overallMissRate::cpu0.data     0.006361                       # miss rate for overall accesses (Ratio)
system.l1_dcache0.overallMissRate::total     0.006361                       # miss rate for overall accesses (Ratio)
system.l1_dcache0.demandAvgMissLatency::cpu0.data 29673.989011                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache0.demandAvgMissLatency::total 29673.989011                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache0.overallAvgMissLatency::cpu0.data 29673.989011                       # average overall miss latency ((Tick/Count))
system.l1_dcache0.overallAvgMissLatency::total 29673.989011                       # average overall miss latency ((Tick/Count))
system.l1_dcache0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_dcache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_dcache0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache0.writebacks::writebacks         3057                       # number of writebacks (Count)
system.l1_dcache0.writebacks::total              3057                       # number of writebacks (Count)
system.l1_dcache0.demandMshrMisses::cpu0.data         3367                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache0.demandMshrMisses::total         3367                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache0.overallMshrMisses::cpu0.data         3367                       # number of overall MSHR misses (Count)
system.l1_dcache0.overallMshrMisses::total         3367                       # number of overall MSHR misses (Count)
system.l1_dcache0.demandMshrMissLatency::cpu0.data     97669899                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache0.demandMshrMissLatency::total     97669899                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache0.overallMshrMissLatency::cpu0.data     97669899                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache0.overallMshrMissLatency::total     97669899                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache0.demandMshrMissRate::cpu0.data     0.006361                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache0.demandMshrMissRate::total     0.006361                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache0.overallMshrMissRate::cpu0.data     0.006361                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache0.overallMshrMissRate::total     0.006361                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache0.demandAvgMshrMissLatency::cpu0.data 29007.989011                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.demandAvgMshrMissLatency::total 29007.989011                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.overallAvgMshrMissLatency::cpu0.data 29007.989011                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.overallAvgMshrMissLatency::total 29007.989011                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache0.replacements                   3168                       # number of replacements (Count)
system.l1_dcache0.LoadLockedReq.hits::cpu0.data           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache0.LoadLockedReq.hits::total           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache0.LoadLockedReq.misses::cpu0.data            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache0.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache0.LoadLockedReq.missLatency::cpu0.data       151182                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.missLatency::total       151182                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache0.LoadLockedReq.accesses::total           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache0.LoadLockedReq.missRate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.missRate::total     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.avgMissLatency::cpu0.data        50394                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache0.LoadLockedReq.avgMissLatency::total        50394                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache0.LoadLockedReq.mshrMisses::cpu0.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache0.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache0.LoadLockedReq.mshrMissLatency::cpu0.data       149184                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.mshrMissLatency::total       149184                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache0.LoadLockedReq.mshrMissRate::cpu0.data     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.mshrMissRate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache0.LoadLockedReq.avgMshrMissLatency::cpu0.data        49728                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache0.LoadLockedReq.avgMshrMissLatency::total        49728                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.hits::cpu0.data       392450                       # number of ReadReq hits (Count)
system.l1_dcache0.ReadReq.hits::total          392450                       # number of ReadReq hits (Count)
system.l1_dcache0.ReadReq.misses::cpu0.data         2160                       # number of ReadReq misses (Count)
system.l1_dcache0.ReadReq.misses::total          2160                       # number of ReadReq misses (Count)
system.l1_dcache0.ReadReq.missLatency::cpu0.data     27030609                       # number of ReadReq miss ticks (Tick)
system.l1_dcache0.ReadReq.missLatency::total     27030609                       # number of ReadReq miss ticks (Tick)
system.l1_dcache0.ReadReq.accesses::cpu0.data       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache0.ReadReq.accesses::total       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache0.ReadReq.missRate::cpu0.data     0.005474                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.missRate::total     0.005474                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.avgMissLatency::cpu0.data 12514.170833                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.avgMissLatency::total 12514.170833                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.mshrMisses::cpu0.data         2160                       # number of ReadReq MSHR misses (Count)
system.l1_dcache0.ReadReq.mshrMisses::total         2160                       # number of ReadReq MSHR misses (Count)
system.l1_dcache0.ReadReq.mshrMissLatency::cpu0.data     25592049                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache0.ReadReq.mshrMissLatency::total     25592049                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache0.ReadReq.mshrMissRate::cpu0.data     0.005474                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.mshrMissRate::total     0.005474                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache0.ReadReq.avgMshrMissLatency::cpu0.data 11848.170833                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache0.ReadReq.avgMshrMissLatency::total 11848.170833                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache0.StoreCondReq.hits::cpu0.data           23                       # number of StoreCondReq hits (Count)
system.l1_dcache0.StoreCondReq.hits::total           23                       # number of StoreCondReq hits (Count)
system.l1_dcache0.StoreCondReq.accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache0.StoreCondReq.accesses::total           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache0.SwapReq.hits::cpu0.data           33                       # number of SwapReq hits (Count)
system.l1_dcache0.SwapReq.hits::total              33                       # number of SwapReq hits (Count)
system.l1_dcache0.SwapReq.misses::cpu0.data            1                       # number of SwapReq misses (Count)
system.l1_dcache0.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.l1_dcache0.SwapReq.missLatency::cpu0.data        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache0.SwapReq.missLatency::total        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache0.SwapReq.accesses::cpu0.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache0.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache0.SwapReq.missRate::cpu0.data     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.missRate::total     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.avgMissLatency::cpu0.data        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache0.SwapReq.avgMissLatency::total        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache0.SwapReq.mshrMisses::cpu0.data            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache0.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache0.SwapReq.mshrMissLatency::cpu0.data        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache0.SwapReq.mshrMissLatency::total        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache0.SwapReq.mshrMissRate::cpu0.data     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.mshrMissRate::total     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache0.SwapReq.avgMshrMissLatency::cpu0.data        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache0.SwapReq.avgMshrMissLatency::total        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.hits::cpu0.data       133521                       # number of WriteReq hits (Count)
system.l1_dcache0.WriteReq.hits::total         133521                       # number of WriteReq hits (Count)
system.l1_dcache0.WriteReq.misses::cpu0.data         1207                       # number of WriteReq misses (Count)
system.l1_dcache0.WriteReq.misses::total         1207                       # number of WriteReq misses (Count)
system.l1_dcache0.WriteReq.missLatency::cpu0.data     72881712                       # number of WriteReq miss ticks (Tick)
system.l1_dcache0.WriteReq.missLatency::total     72881712                       # number of WriteReq miss ticks (Tick)
system.l1_dcache0.WriteReq.accesses::cpu0.data       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache0.WriteReq.accesses::total       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache0.WriteReq.missRate::cpu0.data     0.008959                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.missRate::total     0.008959                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.avgMissLatency::cpu0.data 60382.528583                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.avgMissLatency::total 60382.528583                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.mshrMisses::cpu0.data         1207                       # number of WriteReq MSHR misses (Count)
system.l1_dcache0.WriteReq.mshrMisses::total         1207                       # number of WriteReq MSHR misses (Count)
system.l1_dcache0.WriteReq.mshrMissLatency::cpu0.data     72077850                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache0.WriteReq.mshrMissLatency::total     72077850                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache0.WriteReq.mshrMissRate::cpu0.data     0.008959                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.mshrMissRate::total     0.008959                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache0.WriteReq.avgMshrMissLatency::cpu0.data 59716.528583                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache0.WriteReq.avgMshrMissLatency::total 59716.528583                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache0.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_dcache0.tags.tagsInUse           193.411923                       # Average ticks per tags in use ((Tick/Count))
system.l1_dcache0.tags.totalRefs               529418                       # Total number of references to valid blocks. (Count)
system.l1_dcache0.tags.sampledRefs               3371                       # Sample count of references to valid blocks. (Count)
system.l1_dcache0.tags.avgRefs             157.050727                       # Average number of references to valid blocks. ((Count/Count))
system.l1_dcache0.tags.warmupTick              141525                       # The tick when the warmup percentage was hit. (Tick)
system.l1_dcache0.tags.occupancies::cpu0.data   193.411923                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_dcache0.tags.avgOccs::cpu0.data     0.755515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache0.tags.avgOccs::total        0.755515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache0.tags.occupanciesTaskId::1024          203                       # Occupied blocks per task id (Count)
system.l1_dcache0.tags.ageTaskId_1024::0           34                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache0.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache0.tags.ageTaskId_1024::3           55                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache0.tags.ratioOccsTaskId::1024     0.792969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_dcache0.tags.tagAccesses            1062207                       # Number of tag accesses (Count)
system.l1_dcache0.tags.dataAccesses           1062207                       # Number of data accesses (Count)
system.l1_dcache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_dcache1.demandHits::cpu1.data        525971                       # number of demand (read+write) hits (Count)
system.l1_dcache1.demandHits::total            525971                       # number of demand (read+write) hits (Count)
system.l1_dcache1.overallHits::cpu1.data       525971                       # number of overall hits (Count)
system.l1_dcache1.overallHits::total           525971                       # number of overall hits (Count)
system.l1_dcache1.demandMisses::cpu1.data         3367                       # number of demand (read+write) misses (Count)
system.l1_dcache1.demandMisses::total            3367                       # number of demand (read+write) misses (Count)
system.l1_dcache1.overallMisses::cpu1.data         3367                       # number of overall misses (Count)
system.l1_dcache1.overallMisses::total           3367                       # number of overall misses (Count)
system.l1_dcache1.demandMissLatency::cpu1.data     99956610                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache1.demandMissLatency::total     99956610                       # number of demand (read+write) miss ticks (Tick)
system.l1_dcache1.overallMissLatency::cpu1.data     99956610                       # number of overall miss ticks (Tick)
system.l1_dcache1.overallMissLatency::total     99956610                       # number of overall miss ticks (Tick)
system.l1_dcache1.demandAccesses::cpu1.data       529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache1.demandAccesses::total        529338                       # number of demand (read+write) accesses (Count)
system.l1_dcache1.overallAccesses::cpu1.data       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache1.overallAccesses::total       529338                       # number of overall (read+write) accesses (Count)
system.l1_dcache1.demandMissRate::cpu1.data     0.006361                       # miss rate for demand accesses (Ratio)
system.l1_dcache1.demandMissRate::total      0.006361                       # miss rate for demand accesses (Ratio)
system.l1_dcache1.overallMissRate::cpu1.data     0.006361                       # miss rate for overall accesses (Ratio)
system.l1_dcache1.overallMissRate::total     0.006361                       # miss rate for overall accesses (Ratio)
system.l1_dcache1.demandAvgMissLatency::cpu1.data 29687.142857                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache1.demandAvgMissLatency::total 29687.142857                       # average overall miss latency in ticks ((Tick/Count))
system.l1_dcache1.overallAvgMissLatency::cpu1.data 29687.142857                       # average overall miss latency ((Tick/Count))
system.l1_dcache1.overallAvgMissLatency::total 29687.142857                       # average overall miss latency ((Tick/Count))
system.l1_dcache1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_dcache1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_dcache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_dcache1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_dcache1.writebacks::writebacks         3057                       # number of writebacks (Count)
system.l1_dcache1.writebacks::total              3057                       # number of writebacks (Count)
system.l1_dcache1.demandMshrMisses::cpu1.data         3367                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache1.demandMshrMisses::total         3367                       # number of demand (read+write) MSHR misses (Count)
system.l1_dcache1.overallMshrMisses::cpu1.data         3367                       # number of overall MSHR misses (Count)
system.l1_dcache1.overallMshrMisses::total         3367                       # number of overall MSHR misses (Count)
system.l1_dcache1.demandMshrMissLatency::cpu1.data     97714188                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache1.demandMshrMissLatency::total     97714188                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_dcache1.overallMshrMissLatency::cpu1.data     97714188                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache1.overallMshrMissLatency::total     97714188                       # number of overall MSHR miss ticks (Tick)
system.l1_dcache1.demandMshrMissRate::cpu1.data     0.006361                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache1.demandMshrMissRate::total     0.006361                       # mshr miss ratio for demand accesses (Ratio)
system.l1_dcache1.overallMshrMissRate::cpu1.data     0.006361                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache1.overallMshrMissRate::total     0.006361                       # mshr miss ratio for overall accesses (Ratio)
system.l1_dcache1.demandAvgMshrMissLatency::cpu1.data 29021.142857                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.demandAvgMshrMissLatency::total 29021.142857                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.overallAvgMshrMissLatency::cpu1.data 29021.142857                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.overallAvgMshrMissLatency::total 29021.142857                       # average overall mshr miss latency ((Tick/Count))
system.l1_dcache1.replacements                   3168                       # number of replacements (Count)
system.l1_dcache1.LoadLockedReq.hits::cpu1.data           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache1.LoadLockedReq.hits::total           20                       # number of LoadLockedReq hits (Count)
system.l1_dcache1.LoadLockedReq.misses::cpu1.data            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache1.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
system.l1_dcache1.LoadLockedReq.missLatency::cpu1.data       178488                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.missLatency::total       178488                       # number of LoadLockedReq miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.accesses::cpu1.data           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache1.LoadLockedReq.accesses::total           23                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.l1_dcache1.LoadLockedReq.missRate::cpu1.data     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.missRate::total     0.130435                       # miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.avgMissLatency::cpu1.data        59496                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache1.LoadLockedReq.avgMissLatency::total        59496                       # average LoadLockedReq miss latency ((Tick/Count))
system.l1_dcache1.LoadLockedReq.mshrMisses::cpu1.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache1.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.l1_dcache1.LoadLockedReq.mshrMissLatency::cpu1.data       176490                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.mshrMissLatency::total       176490                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.l1_dcache1.LoadLockedReq.mshrMissRate::cpu1.data     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.mshrMissRate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.l1_dcache1.LoadLockedReq.avgMshrMissLatency::cpu1.data        58830                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache1.LoadLockedReq.avgMshrMissLatency::total        58830                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.hits::cpu1.data       392450                       # number of ReadReq hits (Count)
system.l1_dcache1.ReadReq.hits::total          392450                       # number of ReadReq hits (Count)
system.l1_dcache1.ReadReq.misses::cpu1.data         2160                       # number of ReadReq misses (Count)
system.l1_dcache1.ReadReq.misses::total          2160                       # number of ReadReq misses (Count)
system.l1_dcache1.ReadReq.missLatency::cpu1.data     27258381                       # number of ReadReq miss ticks (Tick)
system.l1_dcache1.ReadReq.missLatency::total     27258381                       # number of ReadReq miss ticks (Tick)
system.l1_dcache1.ReadReq.accesses::cpu1.data       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache1.ReadReq.accesses::total       394610                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_dcache1.ReadReq.missRate::cpu1.data     0.005474                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.missRate::total     0.005474                       # miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.avgMissLatency::cpu1.data 12619.620833                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.avgMissLatency::total 12619.620833                       # average ReadReq miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.mshrMisses::cpu1.data         2160                       # number of ReadReq MSHR misses (Count)
system.l1_dcache1.ReadReq.mshrMisses::total         2160                       # number of ReadReq MSHR misses (Count)
system.l1_dcache1.ReadReq.mshrMissLatency::cpu1.data     25819821                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache1.ReadReq.mshrMissLatency::total     25819821                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_dcache1.ReadReq.mshrMissRate::cpu1.data     0.005474                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.mshrMissRate::total     0.005474                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_dcache1.ReadReq.avgMshrMissLatency::cpu1.data 11953.620833                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache1.ReadReq.avgMshrMissLatency::total 11953.620833                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_dcache1.StoreCondReq.hits::cpu1.data           23                       # number of StoreCondReq hits (Count)
system.l1_dcache1.StoreCondReq.hits::total           23                       # number of StoreCondReq hits (Count)
system.l1_dcache1.StoreCondReq.accesses::cpu1.data           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache1.StoreCondReq.accesses::total           23                       # number of StoreCondReq accesses(hits+misses) (Count)
system.l1_dcache1.SwapReq.hits::cpu1.data           33                       # number of SwapReq hits (Count)
system.l1_dcache1.SwapReq.hits::total              33                       # number of SwapReq hits (Count)
system.l1_dcache1.SwapReq.misses::cpu1.data            1                       # number of SwapReq misses (Count)
system.l1_dcache1.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.l1_dcache1.SwapReq.missLatency::cpu1.data        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache1.SwapReq.missLatency::total        57609                       # number of SwapReq miss ticks (Tick)
system.l1_dcache1.SwapReq.accesses::cpu1.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache1.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.l1_dcache1.SwapReq.missRate::cpu1.data     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.missRate::total     0.029412                       # miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.avgMissLatency::cpu1.data        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache1.SwapReq.avgMissLatency::total        57609                       # average SwapReq miss latency ((Tick/Count))
system.l1_dcache1.SwapReq.mshrMisses::cpu1.data            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache1.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.l1_dcache1.SwapReq.mshrMissLatency::cpu1.data        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache1.SwapReq.mshrMissLatency::total        56943                       # number of SwapReq MSHR miss ticks (Tick)
system.l1_dcache1.SwapReq.mshrMissRate::cpu1.data     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.mshrMissRate::total     0.029412                       # mshr miss rate for SwapReq accesses (Ratio)
system.l1_dcache1.SwapReq.avgMshrMissLatency::cpu1.data        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache1.SwapReq.avgMshrMissLatency::total        56943                       # average SwapReq mshr miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.hits::cpu1.data       133521                       # number of WriteReq hits (Count)
system.l1_dcache1.WriteReq.hits::total         133521                       # number of WriteReq hits (Count)
system.l1_dcache1.WriteReq.misses::cpu1.data         1207                       # number of WriteReq misses (Count)
system.l1_dcache1.WriteReq.misses::total         1207                       # number of WriteReq misses (Count)
system.l1_dcache1.WriteReq.missLatency::cpu1.data     72698229                       # number of WriteReq miss ticks (Tick)
system.l1_dcache1.WriteReq.missLatency::total     72698229                       # number of WriteReq miss ticks (Tick)
system.l1_dcache1.WriteReq.accesses::cpu1.data       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache1.WriteReq.accesses::total       134728                       # number of WriteReq accesses(hits+misses) (Count)
system.l1_dcache1.WriteReq.missRate::cpu1.data     0.008959                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.missRate::total     0.008959                       # miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.avgMissLatency::cpu1.data 60230.512842                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.avgMissLatency::total 60230.512842                       # average WriteReq miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.mshrMisses::cpu1.data         1207                       # number of WriteReq MSHR misses (Count)
system.l1_dcache1.WriteReq.mshrMisses::total         1207                       # number of WriteReq MSHR misses (Count)
system.l1_dcache1.WriteReq.mshrMissLatency::cpu1.data     71894367                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache1.WriteReq.mshrMissLatency::total     71894367                       # number of WriteReq MSHR miss ticks (Tick)
system.l1_dcache1.WriteReq.mshrMissRate::cpu1.data     0.008959                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.mshrMissRate::total     0.008959                       # mshr miss rate for WriteReq accesses (Ratio)
system.l1_dcache1.WriteReq.avgMshrMissLatency::cpu1.data 59564.512842                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache1.WriteReq.avgMshrMissLatency::total 59564.512842                       # average WriteReq mshr miss latency ((Tick/Count))
system.l1_dcache1.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_dcache1.tags.tagsInUse           193.408275                       # Average ticks per tags in use ((Tick/Count))
system.l1_dcache1.tags.totalRefs               529418                       # Total number of references to valid blocks. (Count)
system.l1_dcache1.tags.sampledRefs               3371                       # Sample count of references to valid blocks. (Count)
system.l1_dcache1.tags.avgRefs             157.050727                       # Average number of references to valid blocks. ((Count/Count))
system.l1_dcache1.tags.warmupTick              160173                       # The tick when the warmup percentage was hit. (Tick)
system.l1_dcache1.tags.occupancies::cpu1.data   193.408275                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_dcache1.tags.avgOccs::cpu1.data     0.755501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache1.tags.avgOccs::total        0.755501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_dcache1.tags.occupanciesTaskId::1024          203                       # Occupied blocks per task id (Count)
system.l1_dcache1.tags.ageTaskId_1024::0           34                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache1.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache1.tags.ageTaskId_1024::3           55                       # Occupied blocks per task id, per block age (Count)
system.l1_dcache1.tags.ratioOccsTaskId::1024     0.792969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_dcache1.tags.tagAccesses            1062207                       # Number of tag accesses (Count)
system.l1_dcache1.tags.dataAccesses           1062207                       # Number of data accesses (Count)
system.l1_dcache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache0.demandHits::cpu0.inst       3031687                       # number of demand (read+write) hits (Count)
system.l1_icache0.demandHits::total           3031687                       # number of demand (read+write) hits (Count)
system.l1_icache0.overallHits::cpu0.inst      3031687                       # number of overall hits (Count)
system.l1_icache0.overallHits::total          3031687                       # number of overall hits (Count)
system.l1_icache0.demandMisses::cpu0.inst          544                       # number of demand (read+write) misses (Count)
system.l1_icache0.demandMisses::total             544                       # number of demand (read+write) misses (Count)
system.l1_icache0.overallMisses::cpu0.inst          544                       # number of overall misses (Count)
system.l1_icache0.overallMisses::total            544                       # number of overall misses (Count)
system.l1_icache0.demandMissLatency::cpu0.inst     31478823                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache0.demandMissLatency::total     31478823                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache0.overallMissLatency::cpu0.inst     31478823                       # number of overall miss ticks (Tick)
system.l1_icache0.overallMissLatency::total     31478823                       # number of overall miss ticks (Tick)
system.l1_icache0.demandAccesses::cpu0.inst      3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache0.demandAccesses::total       3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache0.overallAccesses::cpu0.inst      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache0.overallAccesses::total      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache0.demandMissRate::cpu0.inst     0.000179                       # miss rate for demand accesses (Ratio)
system.l1_icache0.demandMissRate::total      0.000179                       # miss rate for demand accesses (Ratio)
system.l1_icache0.overallMissRate::cpu0.inst     0.000179                       # miss rate for overall accesses (Ratio)
system.l1_icache0.overallMissRate::total     0.000179                       # miss rate for overall accesses (Ratio)
system.l1_icache0.demandAvgMissLatency::cpu0.inst 57865.483456                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache0.demandAvgMissLatency::total 57865.483456                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache0.overallAvgMissLatency::cpu0.inst 57865.483456                       # average overall miss latency ((Tick/Count))
system.l1_icache0.overallAvgMissLatency::total 57865.483456                       # average overall miss latency ((Tick/Count))
system.l1_icache0.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_icache0.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_icache0.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_icache0.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_icache0.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache0.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache0.demandMshrMisses::cpu0.inst          544                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache0.demandMshrMisses::total          544                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache0.overallMshrMisses::cpu0.inst          544                       # number of overall MSHR misses (Count)
system.l1_icache0.overallMshrMisses::total          544                       # number of overall MSHR misses (Count)
system.l1_icache0.demandMshrMissLatency::cpu0.inst     31116519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache0.demandMshrMissLatency::total     31116519                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache0.overallMshrMissLatency::cpu0.inst     31116519                       # number of overall MSHR miss ticks (Tick)
system.l1_icache0.overallMshrMissLatency::total     31116519                       # number of overall MSHR miss ticks (Tick)
system.l1_icache0.demandMshrMissRate::cpu0.inst     0.000179                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache0.demandMshrMissRate::total     0.000179                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache0.overallMshrMissRate::cpu0.inst     0.000179                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache0.overallMshrMissRate::total     0.000179                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache0.demandAvgMshrMissLatency::cpu0.inst 57199.483456                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.demandAvgMshrMissLatency::total 57199.483456                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.overallAvgMshrMissLatency::cpu0.inst 57199.483456                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.overallAvgMshrMissLatency::total 57199.483456                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache0.replacements                    300                       # number of replacements (Count)
system.l1_icache0.ReadReq.hits::cpu0.inst      3031687                       # number of ReadReq hits (Count)
system.l1_icache0.ReadReq.hits::total         3031687                       # number of ReadReq hits (Count)
system.l1_icache0.ReadReq.misses::cpu0.inst          544                       # number of ReadReq misses (Count)
system.l1_icache0.ReadReq.misses::total           544                       # number of ReadReq misses (Count)
system.l1_icache0.ReadReq.missLatency::cpu0.inst     31478823                       # number of ReadReq miss ticks (Tick)
system.l1_icache0.ReadReq.missLatency::total     31478823                       # number of ReadReq miss ticks (Tick)
system.l1_icache0.ReadReq.accesses::cpu0.inst      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache0.ReadReq.accesses::total      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache0.ReadReq.missRate::cpu0.inst     0.000179                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.missRate::total     0.000179                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.avgMissLatency::cpu0.inst 57865.483456                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache0.ReadReq.avgMissLatency::total 57865.483456                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache0.ReadReq.mshrMisses::cpu0.inst          544                       # number of ReadReq MSHR misses (Count)
system.l1_icache0.ReadReq.mshrMisses::total          544                       # number of ReadReq MSHR misses (Count)
system.l1_icache0.ReadReq.mshrMissLatency::cpu0.inst     31116519                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache0.ReadReq.mshrMissLatency::total     31116519                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache0.ReadReq.mshrMissRate::cpu0.inst     0.000179                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.mshrMissRate::total     0.000179                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache0.ReadReq.avgMshrMissLatency::cpu0.inst 57199.483456                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache0.ReadReq.avgMshrMissLatency::total 57199.483456                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache0.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache0.tags.tagsInUse           200.024285                       # Average ticks per tags in use ((Tick/Count))
system.l1_icache0.tags.totalRefs              3032231                       # Total number of references to valid blocks. (Count)
system.l1_icache0.tags.sampledRefs                544                       # Sample count of references to valid blocks. (Count)
system.l1_icache0.tags.avgRefs            5573.954044                       # Average number of references to valid blocks. ((Count/Count))
system.l1_icache0.tags.warmupTick               76590                       # The tick when the warmup percentage was hit. (Tick)
system.l1_icache0.tags.occupancies::cpu0.inst   200.024285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_icache0.tags.avgOccs::cpu0.inst     0.781345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache0.tags.avgOccs::total        0.781345                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache0.tags.occupanciesTaskId::1024          244                       # Occupied blocks per task id (Count)
system.l1_icache0.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
system.l1_icache0.tags.ageTaskId_1024::2          111                       # Occupied blocks per task id, per block age (Count)
system.l1_icache0.tags.ageTaskId_1024::3           68                       # Occupied blocks per task id, per block age (Count)
system.l1_icache0.tags.ratioOccsTaskId::1024     0.953125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_icache0.tags.tagAccesses            6065006                       # Number of tag accesses (Count)
system.l1_icache0.tags.dataAccesses           6065006                       # Number of data accesses (Count)
system.l1_icache0.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache1.demandHits::cpu1.inst       3031687                       # number of demand (read+write) hits (Count)
system.l1_icache1.demandHits::total           3031687                       # number of demand (read+write) hits (Count)
system.l1_icache1.overallHits::cpu1.inst      3031687                       # number of overall hits (Count)
system.l1_icache1.overallHits::total          3031687                       # number of overall hits (Count)
system.l1_icache1.demandMisses::cpu1.inst          544                       # number of demand (read+write) misses (Count)
system.l1_icache1.demandMisses::total             544                       # number of demand (read+write) misses (Count)
system.l1_icache1.overallMisses::cpu1.inst          544                       # number of overall misses (Count)
system.l1_icache1.overallMisses::total            544                       # number of overall misses (Count)
system.l1_icache1.demandMissLatency::cpu1.inst     31414887                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache1.demandMissLatency::total     31414887                       # number of demand (read+write) miss ticks (Tick)
system.l1_icache1.overallMissLatency::cpu1.inst     31414887                       # number of overall miss ticks (Tick)
system.l1_icache1.overallMissLatency::total     31414887                       # number of overall miss ticks (Tick)
system.l1_icache1.demandAccesses::cpu1.inst      3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache1.demandAccesses::total       3032231                       # number of demand (read+write) accesses (Count)
system.l1_icache1.overallAccesses::cpu1.inst      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache1.overallAccesses::total      3032231                       # number of overall (read+write) accesses (Count)
system.l1_icache1.demandMissRate::cpu1.inst     0.000179                       # miss rate for demand accesses (Ratio)
system.l1_icache1.demandMissRate::total      0.000179                       # miss rate for demand accesses (Ratio)
system.l1_icache1.overallMissRate::cpu1.inst     0.000179                       # miss rate for overall accesses (Ratio)
system.l1_icache1.overallMissRate::total     0.000179                       # miss rate for overall accesses (Ratio)
system.l1_icache1.demandAvgMissLatency::cpu1.inst 57747.954044                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache1.demandAvgMissLatency::total 57747.954044                       # average overall miss latency in ticks ((Tick/Count))
system.l1_icache1.overallAvgMissLatency::cpu1.inst 57747.954044                       # average overall miss latency ((Tick/Count))
system.l1_icache1.overallAvgMissLatency::total 57747.954044                       # average overall miss latency ((Tick/Count))
system.l1_icache1.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.l1_icache1.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l1_icache1.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.l1_icache1.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l1_icache1.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache1.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l1_icache1.demandMshrMisses::cpu1.inst          544                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache1.demandMshrMisses::total          544                       # number of demand (read+write) MSHR misses (Count)
system.l1_icache1.overallMshrMisses::cpu1.inst          544                       # number of overall MSHR misses (Count)
system.l1_icache1.overallMshrMisses::total          544                       # number of overall MSHR misses (Count)
system.l1_icache1.demandMshrMissLatency::cpu1.inst     31052583                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache1.demandMshrMissLatency::total     31052583                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l1_icache1.overallMshrMissLatency::cpu1.inst     31052583                       # number of overall MSHR miss ticks (Tick)
system.l1_icache1.overallMshrMissLatency::total     31052583                       # number of overall MSHR miss ticks (Tick)
system.l1_icache1.demandMshrMissRate::cpu1.inst     0.000179                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache1.demandMshrMissRate::total     0.000179                       # mshr miss ratio for demand accesses (Ratio)
system.l1_icache1.overallMshrMissRate::cpu1.inst     0.000179                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache1.overallMshrMissRate::total     0.000179                       # mshr miss ratio for overall accesses (Ratio)
system.l1_icache1.demandAvgMshrMissLatency::cpu1.inst 57081.954044                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.demandAvgMshrMissLatency::total 57081.954044                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.overallAvgMshrMissLatency::cpu1.inst 57081.954044                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.overallAvgMshrMissLatency::total 57081.954044                       # average overall mshr miss latency ((Tick/Count))
system.l1_icache1.replacements                    300                       # number of replacements (Count)
system.l1_icache1.ReadReq.hits::cpu1.inst      3031687                       # number of ReadReq hits (Count)
system.l1_icache1.ReadReq.hits::total         3031687                       # number of ReadReq hits (Count)
system.l1_icache1.ReadReq.misses::cpu1.inst          544                       # number of ReadReq misses (Count)
system.l1_icache1.ReadReq.misses::total           544                       # number of ReadReq misses (Count)
system.l1_icache1.ReadReq.missLatency::cpu1.inst     31414887                       # number of ReadReq miss ticks (Tick)
system.l1_icache1.ReadReq.missLatency::total     31414887                       # number of ReadReq miss ticks (Tick)
system.l1_icache1.ReadReq.accesses::cpu1.inst      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache1.ReadReq.accesses::total      3032231                       # number of ReadReq accesses(hits+misses) (Count)
system.l1_icache1.ReadReq.missRate::cpu1.inst     0.000179                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.missRate::total     0.000179                       # miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.avgMissLatency::cpu1.inst 57747.954044                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache1.ReadReq.avgMissLatency::total 57747.954044                       # average ReadReq miss latency ((Tick/Count))
system.l1_icache1.ReadReq.mshrMisses::cpu1.inst          544                       # number of ReadReq MSHR misses (Count)
system.l1_icache1.ReadReq.mshrMisses::total          544                       # number of ReadReq MSHR misses (Count)
system.l1_icache1.ReadReq.mshrMissLatency::cpu1.inst     31052583                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache1.ReadReq.mshrMissLatency::total     31052583                       # number of ReadReq MSHR miss ticks (Tick)
system.l1_icache1.ReadReq.mshrMissRate::cpu1.inst     0.000179                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.mshrMissRate::total     0.000179                       # mshr miss rate for ReadReq accesses (Ratio)
system.l1_icache1.ReadReq.avgMshrMissLatency::cpu1.inst 57081.954044                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache1.ReadReq.avgMshrMissLatency::total 57081.954044                       # average ReadReq mshr miss latency ((Tick/Count))
system.l1_icache1.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l1_icache1.tags.tagsInUse           200.021075                       # Average ticks per tags in use ((Tick/Count))
system.l1_icache1.tags.totalRefs              3032231                       # Total number of references to valid blocks. (Count)
system.l1_icache1.tags.sampledRefs                544                       # Sample count of references to valid blocks. (Count)
system.l1_icache1.tags.avgRefs            5573.954044                       # Average number of references to valid blocks. ((Count/Count))
system.l1_icache1.tags.warmupTick               81585                       # The tick when the warmup percentage was hit. (Tick)
system.l1_icache1.tags.occupancies::cpu1.inst   200.021075                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l1_icache1.tags.avgOccs::cpu1.inst     0.781332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache1.tags.avgOccs::total        0.781332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l1_icache1.tags.occupanciesTaskId::1024          244                       # Occupied blocks per task id (Count)
system.l1_icache1.tags.ageTaskId_1024::0           65                       # Occupied blocks per task id, per block age (Count)
system.l1_icache1.tags.ageTaskId_1024::2          111                       # Occupied blocks per task id, per block age (Count)
system.l1_icache1.tags.ageTaskId_1024::3           68                       # Occupied blocks per task id, per block age (Count)
system.l1_icache1.tags.ratioOccsTaskId::1024     0.953125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l1_icache1.tags.tagAccesses            6065006                       # Number of tag accesses (Count)
system.l1_icache1.tags.dataAccesses           6065006                       # Number of data accesses (Count)
system.l1_icache1.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.transDist::ReadResp                 5414                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           6179                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               1004                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                2416                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               2416                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            5414                       # Transaction distribution (Count)
system.l2bus.pktCount_system.l1_icache0.mem_side_port::system.l2cache.cpu_side_port         1388                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1_dcache0.mem_side_port::system.l2cache.cpu_side_port         9910                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1_icache1.mem_side_port::system.l2cache.cpu_side_port         1388                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.l1_dcache1.mem_side_port::system.l2cache.cpu_side_port         9910                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    22596                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.l1_icache0.mem_side_port::system.l2cache.cpu_side_port        34816                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1_dcache0.mem_side_port::system.l2cache.cpu_side_port       411392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1_icache1.mem_side_port::system.l2cache.cpu_side_port        34816                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.l1_dcache1.mem_side_port::system.l2cache.cpu_side_port       411392                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    892416                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                               247                       # Total snoops (Count)
system.l2bus.snoopTraffic                        4160                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                8077                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.015971                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.125372                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      7948     98.40%     98.40% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       129      1.60%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::3                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::4                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  8077                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              8989002                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy              543456                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             3367629                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer2.occupancy              543456                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer3.occupancy             3367629                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           14766                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         6936                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               129                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          129                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu0.inst               74                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu0.data             2055                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.inst               75                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu1.data             2057                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 4261                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu0.inst              74                       # number of overall hits (Count)
system.l2cache.overallHits::cpu0.data            2055                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.inst              75                       # number of overall hits (Count)
system.l2cache.overallHits::cpu1.data            2057                       # number of overall hits (Count)
system.l2cache.overallHits::total                4261                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu0.inst            470                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu0.data           1316                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.inst            469                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu1.data           1314                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3569                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu0.inst           470                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu0.data          1316                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.inst           469                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu1.data          1314                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3569                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu0.inst     30054915                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu0.data     80136783                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.inst     29983320                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu1.data     80194392                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     220369410                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.inst     30054915                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu0.data     80136783                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.inst     29983320                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu1.data     80194392                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    220369410                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu0.inst          544                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu0.data         3371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.inst          544                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu1.data         3371                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             7830                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.inst          544                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu0.data         3371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.inst          544                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu1.data         3371                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            7830                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu0.inst     0.863971                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu0.data     0.390389                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.inst     0.862132                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu1.data     0.389795                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.455811                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu0.inst     0.863971                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu0.data     0.390389                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.inst     0.862132                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu1.data     0.389795                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.455811                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu0.inst 63946.627660                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu0.data 60894.212006                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.inst 63930.319829                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu1.data 61030.739726                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61745.421687                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.inst 63946.627660                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu0.data 60894.212006                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.inst 63930.319829                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu1.data 61030.739726                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61745.421687                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks              65                       # number of writebacks (Count)
system.l2cache.writebacks::total                   65                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu0.inst          470                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu0.data         1316                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.inst          469                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu1.data         1314                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           3569                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.inst          470                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu0.data         1316                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.inst          469                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu1.data         1314                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          3569                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu0.inst     26924715                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu0.data     71372223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.inst     26859780                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu1.data     71443152                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    196599870                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.inst     26924715                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu0.data     71372223                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.inst     26859780                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu1.data     71443152                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    196599870                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu0.inst     0.863971                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu0.data     0.390389                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.inst     0.862132                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu1.data     0.389795                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.455811                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.inst     0.863971                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu0.data     0.390389                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.inst     0.862132                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu1.data     0.389795                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.455811                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu0.inst 57286.627660                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu0.data 54234.212006                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.inst 57270.319829                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu1.data 54370.739726                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 55085.421687                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.inst 57286.627660                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu0.data 54234.212006                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.inst 57270.319829                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu1.data 54370.739726                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 55085.421687                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       247                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           66                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           66                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu0.data           30                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::cpu1.data           30                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               60                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu0.data         1178                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::cpu1.data         1178                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           2356                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu0.data     70717545                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::cpu1.data     70534062                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    141251607                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu0.data         1208                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::cpu1.data         1208                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         2416                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu0.data     0.975166                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::cpu1.data     0.975166                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.975166                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu0.data 60031.871817                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::cpu1.data 59876.113752                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 59953.992784                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu0.data         1178                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::cpu1.data         1178                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         2356                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu0.data     62872065                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::cpu1.data     62688582                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    125560647                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.975166                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.975166                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.975166                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 53371.871817                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 53216.113752                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 53293.992784                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu0.inst           74                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu0.data         2025                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.inst           75                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu1.data         2027                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         4201                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu0.inst          470                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu0.data          138                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.inst          469                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu1.data          136                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1213                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu0.inst     30054915                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu0.data      9419238                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.inst     29983320                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu1.data      9660330                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     79117803                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu0.inst          544                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu0.data         2163                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.inst          544                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu1.data         2163                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         5414                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu0.inst     0.863971                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu0.data     0.063800                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.inst     0.862132                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu1.data     0.062876                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.224049                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.inst 63946.627660                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 68255.347826                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.inst 63930.319829                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 71031.838235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 65224.899423                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu0.inst          470                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu0.data          138                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.inst          469                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu1.data          136                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1213                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.inst     26924715                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data      8500158                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.inst     26859780                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data      8754570                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     71039223                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.inst     0.863971                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.063800                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.inst     0.862132                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.062876                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.224049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57286.627660                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 61595.347826                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57270.319829                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 64371.838235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 58564.899423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         6114                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         6114                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         6114                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         6114                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2407.376348                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   14700                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  3573                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  4.114190                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  69597                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     1.358260                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.inst   271.615268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu0.data   929.949851                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.inst   271.389671                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu1.data   933.063299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000332                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.inst       0.066312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu0.data       0.227039                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.inst       0.066257                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu1.data       0.227799                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.587738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         3326                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             146                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             562                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            2618                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.812012                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 62637                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                62637                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        65.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.inst::samples       470.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu0.data::samples      1315.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.inst::samples       469.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu1.data::samples      1314.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002890277648                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             3                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             3                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 7829                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  45                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         3569                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          65                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       3569                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        65                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.86                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        9.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   3569                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    65                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2148                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1420                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1178.666667                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     358.793414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1799.700068                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127              1     33.33%     33.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            1     33.33%     66.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3200-3327            1     33.33%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              3                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 3    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              3                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   228416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                  4160                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               91327734.10230888                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1663295.80180725                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     2500999497                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      688222.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu0.inst        30080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu0.data        84160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.inst        30016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu1.data        84096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         3072                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu0.inst 12026908.105375504121                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu0.data 33649753.528869763017                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.inst 12001318.939193854108                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu1.data 33624164.362688116729                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 1228279.976719200611                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu0.inst          470                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu0.data         1316                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.inst          469                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu1.data         1314                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           65                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu0.inst     12592996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu0.data     31230895                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.inst     12561519                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu1.data     31356913                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  23928891449                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu0.inst     26793.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu0.data     23731.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.inst     26783.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu1.data     23863.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 368136791.52                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu0.inst        30080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu0.data        84224                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.inst        30016                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu1.data        84096                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          228416                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu0.inst        30080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu1.inst        30016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        60096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks         4160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total         4160                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu0.inst          470                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu0.data         1316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.inst          469                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu1.data         1314                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             3569                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           65                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              65                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu0.inst       12026908                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu0.data       33675343                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.inst       12001319                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu1.data       33624164                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           91327734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu0.inst     12026908                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu1.inst     12001319                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       24028227                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      1663296                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1663296                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      1663296                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.inst      12026908                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu0.data      33675343                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.inst      12001319                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu1.data      33624164                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          92991030                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  3568                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   48                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           250                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           218                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           230                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           138                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           211                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           216                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          295                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          209                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          176                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             5                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             1                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            27                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 20842323                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               17840000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            87742323                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  5841.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            24591.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 2951                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                  36                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             82.71                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            75.00                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          619                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   369.008078                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   243.170363                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   294.851647                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          160     25.85%     25.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          122     19.71%     45.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           65     10.50%     56.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           31      5.01%     61.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           13      2.10%     63.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          180     29.08%     92.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            6      0.97%     93.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            6      0.97%     94.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           36      5.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          619                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             228352                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten            3072                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                91.302145                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 1.228280                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.71                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                82.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2206260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1153680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        12951960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy          73080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 197299440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    337018770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    676601280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1227304470                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    490.714032                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1756066937                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     83460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    661531501                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          2284800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          1195425                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        12523560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy         177480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 197299440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    417608220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    608736480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1239825405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    495.720286                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   1579183775                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     83460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    838414663                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1213                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            65                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               119                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2356                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2356                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1213                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         7322                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    7322                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       232576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   232576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3569                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3569    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3569                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2501058438                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1336329                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            6586146                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3753                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          184                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
