select point: [128, 175, 246]
select point: [17, 129, 160]
select point: [238, 129, 160]
select point: [128, 115, 153]
select point: [174, 113, 89]
select point: [81, 115, 95]
select point: [131, 127, 212]
select point: [185, 124, 142]
select point: [129, 141, 104]
select point: [90, 139, 243]
select point: [67, 125, 144]
select point: [166, 139, 243]
select point: [130, 114, 71]
select point: [148, 109, 118]
select point: [102, 122, 126]
select point: [128, 126, 2]
select point: [49, 118, 114]
select point: [130, 140, 178]
select point: [206, 117, 115]
select point: [127, 160, 217]
select point: [130, 108, 29]
select point: [127, 139, 241]
select point: [132, 140, 135]
select point: [111, 118, 94]
select point: [126, 143, 66]
select point: [215, 127, 141]
select point: [172, 126, 116]
select point: [149, 125, 91]
select point: [106, 136, 219]
select point: [38, 127, 143]
select point: [139, 124, 48]
Test passed!
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_farthest_point_sampling_top glbl -prj farthest_point_sampling.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s farthest_point_sampling -debug wave 
Multi-threading is on. Using 30 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_44ns_49ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_44ns_49ns_93_1_1_Multiplier_12
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_44ns_49ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_throttl
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_ap_fixed_1cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_77ns_83_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_77ns_83_1_1_Multiplier_7
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_77ns_83_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mac_muladd_16s_16ns_19s_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mac_muladd_16s_16ns_19s_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mac_muladd_16s_16ns_19s_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_p_min_distance_distance_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_array_ram
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_82ns_88_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_82ns_88_1_1_Multiplier_6
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_82ns_88_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_p_min_distance_distance_mask.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_mask_ram
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_p_min_distance_distance_mask
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_dadd_64ns_64ns_64_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_dadd_64ns_64ns_64_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_sitodp_32s_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_sitodp_32s_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_40ns_40ns_80_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_40ns_40ns_80_1_1_Multiplier_9
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_40ns_40ns_80_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mux_32_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mux_32_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_50ns_50ns_100_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_50ns_50ns_100_1_1_Multiplier_13
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_50ns_50ns_100_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_12s_80ns_90_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_12s_80ns_90_1_1_Multiplier_8
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_12s_80ns_90_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_13s_71s_71_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_13s_71s_71_1_1_Multiplier_10
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_13s_71s_71_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_73ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_73ns_79_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_73ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_87ns_93_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_87ns_93_1_1_Multiplier_5
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_87ns_93_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi_rom
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_36ns_43ns_79_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_36ns_43ns_79_1_1_Multiplier_11
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_36ns_43ns_79_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_4ns_71ns_75_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_4ns_71ns_75_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_4ns_71ns_75_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_92ns_98_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_92ns_98_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_92ns_98_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_83ns_89_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_83ns_89_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_83ns_89_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_farthest_point_sampling_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling_mul_6ns_54s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_54s_54_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module farthest_point_sampling_mul_6ns_54s_54_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/ip/xil_defaultlib/farthest_point_sampling_ap_sitodp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'farthest_point_sampling_ap_sitodp_0_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/ip/xil_defaultlib/farthest_point_sampling_ap_dadd_1_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'farthest_point_sampling_ap_dadd_1_full_dsp_64'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/ip/xil_defaultlib/farthest_point_sampling_ap_dadd_1_full_dsp_64.vhd:202]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/farthest_point_sampling_ap_sitodp_0_no_dsp_32.vhd:191]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg
Compiling package floating_point_v7_1_10.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_10.vt2mutils
Compiling package floating_point_v7_1_10.vt2mcomps
Compiling module xil_defaultlib.farthest_point_sampling_control_...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_gmem_m_a...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_p_min_di...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_4ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_4ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_6ns_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_12s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_12s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_40ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_40ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_13s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_13s_...
Compiling module xil_defaultlib.farthest_point_sampling_mul_36ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_36ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_44ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_44ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_50ns...
Compiling module xil_defaultlib.farthest_point_sampling_mul_50ns...
Compiling module xil_defaultlib.farthest_point_sampling_mac_mula...
Compiling module xil_defaultlib.farthest_point_sampling_mac_mula...
Compiling module xil_defaultlib.farthest_point_sampling_pow_gene...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_10.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_10.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_10.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_10.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_10.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_10.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture farthest_point_sampling_ap_dadd_1_full_dsp_64_arch of entity xil_defaultlib.farthest_point_sampling_ap_dadd_1_full_dsp_64 [farthest_point_sampling_ap_dadd_...]
Compiling module xil_defaultlib.farthest_point_sampling_dadd_64n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_10.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_10.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture farthest_point_sampling_ap_sitodp_0_no_dsp_32_arch of entity xil_defaultlib.farthest_point_sampling_ap_sitodp_0_no_dsp_32 [farthest_point_sampling_ap_sitod...]
Compiling module xil_defaultlib.farthest_point_sampling_sitodp_3...
Compiling module xil_defaultlib.farthest_point_sampling_mux_32_8...
Compiling module xil_defaultlib.farthest_point_sampling
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.apatb_farthest_point_sampling_to...
Compiling module work.glbl
Built simulation snapshot farthest_point_sampling

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/xsim.dir/farthest_point_sampling/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb 26 14:12:07 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/farthest_point_sampling/xsim_script.tcl
# xsim {farthest_point_sampling} -autoloadwcfg -tclbatch {farthest_point_sampling.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source farthest_point_sampling.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set in__out_group [add_wave_group in__out(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $in__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $in__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $in__out_group]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/m_axi_gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set in_r__out_r__return_group [add_wave_group in_r__out_r__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/interrupt -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_BRESP -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_BREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_BVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RRESP -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RDATA -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_RVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_ARREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_ARVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_ARADDR -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WSTRB -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WDATA -into $in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_WVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_AWREADY -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_AWVALID -into $in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/s_axi_control_AWADDR -into $in_r__out_r__return_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_farthest_point_sampling_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/LENGTH_gmem -into $tb_portdepth_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/LENGTH_in_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_in__out_group [add_wave_group in__out(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_in__out_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_in__out_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_in__out_group]
## add_wave /apatb_farthest_point_sampling_top/gmem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARID -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWID -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/gmem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_in_r__out_r__return_group [add_wave_group in_r__out_r__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_farthest_point_sampling_top/control_INTERRUPT -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_BRESP -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_BREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_BVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RRESP -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RDATA -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_RVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_ARREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_ARVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_ARADDR -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WSTRB -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WDATA -into $tb_in_r__out_r__return_group -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_WVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_AWREADY -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_AWVALID -into $tb_in_r__out_r__return_group -color #ffff00 -radix hex
## add_wave /apatb_farthest_point_sampling_top/control_AWADDR -into $tb_in_r__out_r__return_group -radix hex
## save_wave_config farthest_point_sampling.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "1125000"
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13425 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14445 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58855 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58875 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60785 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105215 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105235 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107145 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151575 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151595 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153505 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197935 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197955 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199865 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246225 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290655 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290675 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292585 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337015 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337035 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338945 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385305 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429735 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 429755 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 431665 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 476095 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 476115 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478025 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 522455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 522475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 524325 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 568815 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 568835 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 570685 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615175 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 615195 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 617045 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 661535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 661555 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 663405 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 707515 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 707535 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 709385 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 753495 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 753515 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 755365 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 799475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 799495 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 801345 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 845455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 845475 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 847325 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 891435 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 891455 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 893305 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 937415 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 937435 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 939285 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 983395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 983415 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 985265 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1029375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1029395 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1031245 ns  Iteration: 16  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075355 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075375 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1077225 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1121335 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1121355 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1123205 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1167315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1167335 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1169185 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1213295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1213315 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1215165 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1259275 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1259295 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1261145 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1305255 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1305275 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1307125 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1351235 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1351255 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1353105 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1397215 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1397235 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1399085 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1442815 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1442835 ns  Iteration: 14  Process: /apatb_farthest_point_sampling_top/AESL_inst_farthest_point_sampling/dadd_64ns_64ns_64_3_full_dsp_1_U44/farthest_point_sampling_ap_dadd_1_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx//Vivado/2020.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "1443745000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1443785 ns : File "/home/hanmeng/Documents/tinyFPS/hls/FPS/basic/sim/verilog/farthest_point_sampling.autotb.v" Line 435
run: Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 2431.250 ; gain = 128.000 ; free physical = 21321 ; free virtual = 33005
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 26 14:13:31 2021...
Test passed!
