INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/flip_flop/vivado_prj/flip_flop.srcs/sources_1/new/flip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/flip_flop/vivado_prj/flip_flop.srcs/sim_1/new/tb_flip_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_flip_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/flip_flop/vivado_prj/flip_flop.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
