Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 083e3abf12c84338b4f409d41b00dd78 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_MAIN_behav xil_defaultlib.tb_MAIN xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/MSPI.v" Line 1. Module MSPI doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/walto/Desktop/School/2020-Fall/COMPE-470/Project/Verilog_Project/remote_pwm.srcs/sources_1/new/SSPI.v" Line 1. Module SSPI doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MSPI
Compiling module xil_defaultlib.SSPI
Compiling module xil_defaultlib.tb_MAIN
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MAIN_behav
