Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 11:42:08 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   734 |
| Minimum Number of register sites lost to control set restrictions |  1466 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3432 |         1163 |
| No           | No                    | Yes                    |              96 |           29 |
| No           | Yes                   | No                     |            1451 |          613 |
| Yes          | No                    | No                     |            9126 |         2328 |
| Yes          | No                    | Yes                    |              45 |            9 |
| Yes          | Yes                   | No                     |            1216 |          387 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                   |                                                                                       Enable Signal                                                                                       |                                                                                        Set/Reset Signal                                                                                        | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n03271                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0408_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0422_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0654_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0634_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0408_inv                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0096                                                                                                                                      | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0634_inv3                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0089                                                                                                                                      | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0450                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/endian_reg_strobe_endian_reg[31]                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/M_AXI_AWVALID_M_AXI_AWREADY_AND_112_o                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Reset_OR_DriverANDClockEnable                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                                           |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0706_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0731_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1173_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0155_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1158_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0083_inv_0                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_9_o                                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0378_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0399_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable                                                                                                                       |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1055_inv                                                                                                                               |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/M_AXI_AWVALID_w_0                                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid_0                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0441                                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                                   |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0408_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/GND_9_o_GND_9_o_equal_16_o_0                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/GND_9_o_wr_DWs_sent_to_fifo[15]_LessThan_21_o_0                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0856                                                                                                                                        |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0189                                                                                                                       |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/idt_ins/buf_ctrl_reg_strobe_GND_4_o_AND_5_o                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1036_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0147_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/quiesce_unitw_3_eof_ack_OR_244_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/quiesce_unitw_5_eof_ack_OR_264_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n03584                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_6_ins/quiesce_unitw_6_eof_ack_OR_285_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0378_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0304                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n03112                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_7_ins/quiesce_unitw_7_eof_ack_OR_305_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0389_inv1_0                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/misc_ins/n0021                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/misc_ins/n0023                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/misc_ins/n0025                                                                                                                                                  |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0774_inv                                                                                                                                  |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0827_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0948_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1002_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1056_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1110_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0931_inv                                                                                                                               |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0528_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_0                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0898_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_0                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0408_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_0                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0422_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_0                                                                                                                               |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                         |                                                                                                                                                                                                |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_0                                                                                                                                 |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n03402                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/quiesce_unitw_1_eof_ack_OR_213_o                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_rden_inv                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                              |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n03581                                                                                                                                             |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]                                                                                                     | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0882_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/ignore_ram                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1090_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                   |                                                                                                                                                                                                |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0840_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n1036_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0982_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                                   | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_455_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0928_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/buf_ctrl_reg_strobe_GND_25_o_AND_461_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]                                                                                                    | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0365_inv                                                                                                                                     |                                                                                                                                                                                                |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0664_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/Mmux_extra_req_needs_extra_MUX_956_o11                                                                                                   |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                       |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                 | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d_unitr_7_start_offset[11]                                                                                                     |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_396_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0422_inv3                                                                                                                                    |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/do_packet_w_inv                                                                                                                                                 |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_59_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d_unitr_6_start_offset[9]                                                                                                    |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_55_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_57_o_inv1_0                                                                                                                |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_61_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_63_o_inv1_0                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                                              |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o                                                                                                          |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                                     |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0693_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                                 |                                                                                                                                                                                                |                1 |              2 |
|  clk_100_IBUF_BUFG                                                               |                                                                                                                                                                                           |                                                                                                                                                                                                |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0 |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0819_inv                                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0811_inv                                                                                                                                  |                                                                                                                                                                                                |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/_n0254_inv                                                                                               | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_ctrl_reg[0]_vga_ctrl_reg[2]                                                                               |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                3 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_6_ins/buf_ctrl_reg_strobe_GND_23_o_AND_390_o                                                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/messages_ins/_n0629                                                                                                                                             |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                                              |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0678_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                                                       |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_reg_1170[6]_i_2_n_2                                                                                  |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_2_proc_U0/rowidx_reg_490                                                                                                                                             | inst_0/inst/DCT_Loop_2_proc_U0/rowidx_reg_49                                                                                                                                                   |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1033_inv                                                                                                                               |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0656_inv                                                                                                                                    |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0670_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0675_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                3 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0690_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_2_proc_U0/Xmat_we0                                                                                                                                                   | inst_0/inst/DCT_Loop_2_proc_U0/colidx_reg_600                                                                                                                                                  |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT101                                                                                                |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/rd_state_FSM_FFd2-In                                                                                |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0116_inv                                                                                          |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                                                   |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_2_proc_U0/Xbuff_ce0                                                                                                                                                  |                                                                                                                                                                                                |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | smbus/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                     | xillybus_ins/xillybus_core_ins/messages_ins/quiesce                                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_2_proc_U0/ap_sig_bdd_50                                                                                                                                              |                                                                                                                                                                                                |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_quiesce                                                                                                                                     |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0685_inv                                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0158_inv                                                                                                                     |                                                                                                                                                                                                |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/fifo_wr_en1                                                                                                                                                                         | audio/record_count[4]_i_1_n_0                                                                                                                                                                  |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_6_ins/unitr_6_quiesce                                                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_272_o                                                                                                            |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                                                     |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                                                     |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                         |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_2_proc_U0/colidx_reg_600                                                                                                                                             |                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                                        |                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_reg_ppiten_pp0_it10                                                                                                  |                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/m_axi_aresetn_INV_55_o                                                                            |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/tmp_4_reg_14096[2]_i_1_n_2                                                                                          |                                                                                                                                                                                                |                1 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/tmp_21_reg_14096[2]_i_1_n_2                                                                                       |                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_2_proc_U0/p_addr1_reg_1880                                                                                                                                           |                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                   |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                                  |                                                                                                                                                                                                |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                                                    |                3 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U19/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U18/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0118_inv                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                5 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U13/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                5 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U16/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U15/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                            |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U14/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U186/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U185/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out         |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_1_proc_U0/WEA[0]                                                                                                                                                     | inst_0/inst/DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44                                                                                                                                           |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                                    | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_2_o                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_next_reg_21010                                                                                       |                                                                                                                                                                                                |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_reg_1170[6]_i_2_n_2                                                                                  | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/indvar_flatten_reg_1170[6]_i_1_n_2                                                                                       |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/j_1_reg_1193[3]_i_2_n_2                                                                                             | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/j_1_reg_1193[3]_i_1_n_2                                                                                                  |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_3_proc_U0/E[0]                                                                                                                                                       | inst_0/inst/DCT_Loop_3_proc_U0/write_idx_reg_49                                                                                                                                                |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U17/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_Loop_3_proc_U0/Ymat_ce0                                                                                                                                                   |                                                                                                                                                                                                |                4 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U20/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_27_out              |                2 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                                        |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                           |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/v_strobe                                                                                                 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                                                |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0519_inv                                                                                                                                  |                                                                                                                                                                                                |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                              |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[0]                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/user_w_smb_wren_w                                                                                                                                          |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                                                |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[1]                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[3]                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                                     |                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o                                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                1 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_reg_ready_DCT_MAT_Multiply_U0_C_7_pipo_status                                                                             |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/user_w_mem_8_wren_w                                                                                                                                        |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[2]                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/ap_sig_bdd_296                                                                                                          |                                                                                                                                                                                                |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                                        |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0525_inv                                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                                                   |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0516_inv                                                                                                                                  |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                                |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o                                                                                                         |                                                                                                                                                                                                |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                                                |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0122_inv                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                                                     |                6 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_7_ins/unitw_7_quiesce                                                                                                                                     |                5 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d_inv                                                                                               |                4 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_560                                                                                                      | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1                                                                                                                                |                6 |              9 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/_n0115_inv                                                                                        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                6 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_6_ins/unitw_6_quiesce                                                                                                                                     |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                                                     |                9 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                                                     |                5 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0377_inv                                                                                                                           |                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_6_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0428_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0340                                                                                                                                              |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/unitr_6_empty_user_w_audio_wren_d_OR_290_o_inv                                                                                                 |                                                                                                                                                                                                |                2 |             10 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           |                                                                                                                                                                                                |                8 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_6_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/user_w_audio_wren_d                                                                                                                            | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_416_o                                                                                                              |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_ARESETN_inv                                                                                                                   |                6 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/indvar_flatten_reg_700                                                                                            | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/j_0_i_i_reg_92[3]_i_1__0_n_2                                                                                           |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                               |                5 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/indvar_flatten_reg_700                                                                                              | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/j_0_i_i_reg_92[3]_i_1_n_2                                                                                                |                5 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/indvar_flatten_reg_7080                                                                                                 | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/j_1_reg_730[3]_i_1_n_2                                                                                                       |                3 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                                          |                                                                                                                                                                                                |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1002_inv2                                                                                                                              |                                                                                                                                                                                                |                6 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/unitr_7_empty_user_w_smb_wren_d_OR_310_o_inv                                                                                                   |                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0428_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0340                                                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                                          |                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                                            | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_269_o_inv                                                                                                 |                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                                          | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0304                                                                                                                                         |                                                                                                                                                                                                |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_249_o_inv                                                                                               |                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0373_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_7_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos[11]_INV_47_o_inv_inv                                                                                | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0384_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_7_ins/_n0311                                                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/user_w_smb_wren_d                                                                                                                              | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_481_o                                                                                                              |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0384_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0311                                                                                                                                              |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                                         |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                                             |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                                              |                                                                                                                                                                                                |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                                                |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                                                |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                                                |                2 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0887_inv                                                                                                                               |                                                                                                                                                                                                |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_218_o_inv                                                                                              |                                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0909_inv                                                                                                                               |                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               | xillybus_ins/xillybus_core_ins/messages_ins/_n0630                                                                                                                                             |                8 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                                         |                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                                              |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1036_inv                                                                                                                               |                                                                                                                                                                                                |                5 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0381_inv                                                                                                                           |                                                                                                                                                                                                |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0898_inv                                                                                                                               |                                                                                                                                                                                                |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/play_shreg[15]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                |                5 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_wr_state[1]_GND_9_o_Mux_80_o11                                                                                                      |                                                                                                                                                                                                |                6 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0870_inv                                                                                                                               |                                                                                                                                                                                                |                6 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_reg_2124[31]_i_1_n_2                                                                                            | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/j_1_mid2_reg_2106[3]_i_1_n_2                                                                                             |                8 |             17 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_7_ins/buf_ctrl_reg_strobe_GND_26_o_AND_487_o                                                                                                         |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_6_ins/buf_ctrl_reg_strobe_GND_24_o_AND_422_o                                                                                                         |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                         |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o                                                                                                         |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o                                                                                                         |                                                                                                                                                                                                |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/n0025_inv                                                                                                                                         | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/n0021_inv                                                                                                                                         | xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv                                                                                                                                  |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl                                                                                                                                     |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl1                                                                                                                                    |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl2                                                                                                                                    |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/unitr_2_ins/write_ctrl3                                                                                                                                    |                                                                                                                                                                                                |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                                                                |                4 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/misc_ins/n0023_inv                                                                                                                                         | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[0]2                                                                                                     |                5 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0942_inv                                                                                                                               |                                                                                                                                                                                                |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U16/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                4 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U15/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                4 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U14/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                       | xillybus_ins/FSM_sequential_state_reg[3]                                                                                                                                                       |                4 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | smbus/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                   | xillybus_ins/FSM_sequential_state_reg[3]_0                                                                                                                                                     |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U18/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | smbus/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                   | xillybus_ins/FSM_sequential_state_reg[3]_0                                                                                                                                                     |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U185/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out          |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                       | xillybus_ins/FSM_sequential_state_reg[3]                                                                                                                                                       |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U186/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out          |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U20/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U19/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                5 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U13/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/DCT_fmul_32ns_32ns_32_4_max_dsp_U17/DCT_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/p_2_out               |                6 |             22 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |               10 |             23 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/this_reset                                                                                            |                8 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                             | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3                                                                                                                                |                4 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                             | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3                                                                                                                                |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                           | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2                                                                                                                                |                3 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                            | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0                                                                                                                                |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                          | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram                                                                                                                                  |                5 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                           | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2                                                                                                                                |                5 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                          | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram                                                                                                                                  |                4 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                            | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0                                                                                                                                |                7 |             24 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_read_dma_ins/_n0104_inv                                                                                       |                                                                                                                                                                                                |                9 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/misc_ins/GND_7_o_GND_7_o_equal_6_o                                                                                                                              |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                               |                9 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                     |                5 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1072_inv                                                                                                                               |                                                                                                                                                                                                |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/axi_slave_ins/_n0112_inv                                                                                          |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_89_o                                                                                           |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_93_o                                                                                                       |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]3                                                                                                |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                                             |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1002_inv                                                                                                                               |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                                              |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                                              |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                                               |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/_n0659_inv                                                                                                                                    |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0759_inv                                                                                                                                  |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0522_inv                                                                                                                                  |                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0513_inv                                                                                                                                  |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | audio/fifo_wr_en1                                                                                                                                                                         |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_115_o                                                                                                            |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden                                                                                                                      |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0143                                                                                                                         |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_2_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_4_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_5_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_1_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_2_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_6_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_3_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_0_1_reg_427[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_1_1_reg_391[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_2_1_reg_355[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_3_1_reg_319[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_4_1_reg_283[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_5_1_reg_247[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_6_1_reg_211[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_0_7_1_reg_175[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_0_1_reg_139[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_1_1_reg_103[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_2_1_reg_115[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_3_1_reg_127[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_4_1_reg_151[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_5_1_reg_163[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_6_1_reg_187[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_1_7_1_reg_199[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_0_1_reg_223[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_1_1_reg_235[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_2_1_reg_259[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_3_1_reg_271[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_4_1_reg_295[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_5_1_reg_307[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_6_1_reg_331[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_2_7_1_reg_343[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_0_1_reg_367[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_1_1_reg_379[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_2_1_reg_403[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_3_1_reg_415[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_4_1_reg_439[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_5_1_reg_451[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_6_1_reg_847[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_3_7_1_reg_811[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_0_1_reg_775[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_1_1_reg_739[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_2_1_reg_703[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_3_1_reg_667[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_4_1_reg_631[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_5_1_reg_595[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_6_1_reg_559[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_4_7_1_reg_523[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_0_1_reg_487[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_1_1_reg_463[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_2_1_reg_475[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_3_1_reg_499[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_4_1_reg_511[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_5_1_reg_535[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_6_1_reg_547[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_5_7_1_reg_571[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_0_1_reg_583[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_1_1_reg_607[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_2_1_reg_619[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_3_1_reg_643[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_4_1_reg_655[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_5_1_reg_679[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_6_1_reg_691[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_6_7_1_reg_715[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_0_1_reg_727[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_1_1_reg_751[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_2_1_reg_763[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_3_1_reg_787[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_4_1_reg_799[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_5_1_reg_823[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_6_1_reg_835[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0/B_cached_7_7_1_reg_859[31]_i_1__0_n_2                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_0_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_6_channel_U/U_FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel_ram/internal_full_n_reg                                                           |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0144_inv                                                                                          |                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0150_inv                                                                                          |                                                                                                                                                                                                |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0156_inv                                                                                          |                                                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0162_inv                                                                                          |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_1_reg_2266[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_2_reg_2271[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_3_reg_2276[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_4_reg_2281[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_5_reg_2286[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_6_reg_2291[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_7_reg_2296[31]_i_1_n_2                                                                                       |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/temp_1_reg_2261[31]_i_1_n_2                                                                                         |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0168_inv                                                                                          |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0174_inv                                                                                          |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_1_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_2_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_2_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_3_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_3_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_4_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_4_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_5_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_5_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_6_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_6_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_0_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_0_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_1_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_1_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_2_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_2_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_3_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_3_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_4_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_4_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_6_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_6_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_7_7_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_7_7_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_6_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_7_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_7_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               18 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_0_1_reg_427[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_1_1_reg_391[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_2_1_reg_355[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_3_1_reg_319[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_4_1_reg_283[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_5_1_reg_247[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_6_1_reg_211[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_0_7_1_reg_175[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_0_1_reg_139[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_1_1_reg_103[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_2_1_reg_115[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_3_1_reg_127[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_4_1_reg_151[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_5_1_reg_163[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_6_1_reg_187[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_1_7_1_reg_199[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_0_1_reg_223[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_1_1_reg_235[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_2_1_reg_259[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_3_1_reg_271[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_4_1_reg_295[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_5_1_reg_307[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_6_1_reg_331[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_2_7_1_reg_343[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_0_1_reg_367[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_1_1_reg_379[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_2_1_reg_403[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_3_1_reg_415[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_4_1_reg_439[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_5_1_reg_451[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_6_1_reg_847[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_3_7_1_reg_811[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                7 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_0_5_channel_U/U_FIFO_DCT_MAT_Multiply_B_cached_0_5_channel_ram/internal_full_n_reg                                                               |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_1_1_reg_739[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_2_1_reg_703[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_3_1_reg_667[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_4_1_reg_631[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_5_1_reg_595[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_6_1_reg_559[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_7_1_reg_523[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_0_1_reg_487[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_1_1_reg_463[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_2_1_reg_475[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_3_1_reg_499[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_4_1_reg_511[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_5_1_reg_535[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_6_1_reg_547[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_5_7_1_reg_571[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_0_1_reg_583[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_1_1_reg_607[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_2_1_reg_619[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_3_1_reg_643[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_4_1_reg_655[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_5_1_reg_679[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_6_1_reg_691[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_6_7_1_reg_715[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_0_1_reg_727[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_1_1_reg_751[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_2_1_reg_763[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_3_1_reg_787[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_4_1_reg_799[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_5_1_reg_823[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_6_1_reg_835[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_7_7_1_reg_859[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                4 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0180_inv                                                                                          |                                                                                                                                                                                                |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0186_inv                                                                                          |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0190_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0194_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/registers_ins/_n0198_inv                                                                                          | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_7_reg_1683[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/tmp_9_reg_1538[31]_i_1_n_2                                                                                              |                                                                                                                                                                                                |               10 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_0_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_0_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_0_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_1_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_1_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_1_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_1_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_2_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_2_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               21 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_2_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_2_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_3_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_3_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_3_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_3_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_4_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_4_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_4_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_4_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               15 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_5_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_5_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               18 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_5_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_5_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               21 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_6_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[0]_0                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_6_U/gen_buffer[0].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               17 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_6_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_7_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/buf_ce1[1]_1                                                                                             |                                                                                                                                                                                                |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/temp_7_U/gen_buffer[1].DCT_temp_0_memcore_U/DCT_temp_0_memcore_ram_U/E[0]                                                                                                     |                                                                                                                                                                                                |               20 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_LoadRow_proc_U0/B_cached_4_0_1_reg_775[31]_i_1_n_2                                                                                  |                                                                                                                                                                                                |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                                                |                9 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                                                |                6 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                                                |                7 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                     |                9 |             36 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                         |                9 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0917_inv                                                                                                                               |                                                                                                                                                                                                |               13 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0360_inv                                                                                                                           |                                                                                                                                                                                                |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/reg_reset_w                                                                                                            |               16 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                                          |                                                                                                                                                                                                |               12 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501_cepot                                                                                                                  |                                                                                                                                                                                                |               13 |             41 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0973_inv                                                                                                                               |                                                                                                                                                                                                |               15 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0362_inv                                                                                                                                  |                                                                                                                                                                                                |               18 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/do_packet_w                                                                                                                                                |                                                                                                                                                                                                |               13 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                                              |                                                                                                                                                                                                |                6 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_498                                                                                                      |                                                                                                                                                                                                |               16 |             46 |
|  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_reset                                                                                                  |               18 |             46 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                                                |               10 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                                                |                9 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                                                |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                                               |                                                                                                                                                                                                |               19 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                                                |               12 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                                                                |               12 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0446_inv                                                                                                                                  |                                                                                                                                                                                                |               26 |             53 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_26                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_27                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_6                                                                                                                |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_7                                                                                                                |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_1_reg_1573[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               12 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_2_reg_1593[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               19 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_3_reg_1613[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               21 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_4_reg_1633[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_5_reg_1653[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               18 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_reg_2211[31]_i_1_n_2                                                                                          |                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_reg_1553[31]_i_1_n_2                                                                                             |                                                                                                                                                                                                |               21 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_20_reg_2156[31]_i_1_n_2                                                                                         |                                                                                                                                                                                                |               25 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_24_reg_2176[31]_i_1_n_2                                                                                         |                                                                                                                                                                                                |               25 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/temp_1_6_reg_1673[31]_i_1_n_2                                                                                           |                                                                                                                                                                                                |               14 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_28_reg_2196[31]_i_1_n_2                                                                                         |                                                                                                                                                                                                |               22 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_2_reg_2231[31]_i_1_n_2                                                                                        |                                                                                                                                                                                                |               16 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_4_reg_2241[31]_i_1_n_2                                                                                        |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_9_6_reg_2251[31]_i_1_n_2                                                                                        |                                                                                                                                                                                                |               12 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in                                                                                                                  |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_U0/B_cached_1_4_channel_U/ap_reg_ready_B_cached_7_7_channel_full_n                                                                                                |               21 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_0                                                                                                                |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_10                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_11                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_14                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | inst_0/inst/DCT_MAT_Multiply_1_U0/B_cached_1_5_channel_U/ap_reg_ready_B_cached_7_7_channel_full_n                                                                                              |               22 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_3                                                                                                                |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_15                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_18                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_19                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_2                                                                                                                |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_22                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_U0/DCT_MAT_Multiply_Loop_Row_proc_U0/p_0_in_23                                                                                                               |                                                                                                                                                                                                |                8 |             64 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/tmp_reg_2124[31]_i_1_n_2                                                                                            |                                                                                                                                                                                                |               24 |             67 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_163_o                                                                                                              |                                                                                                                                                                                                |               20 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                 |               19 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1100_inv                                                                                                                               |                                                                                                                                                                                                |               24 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                                            |                                                                                                                                                                                                |               29 |             97 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_546                                                                                                      |                                                                                                                                                                                                |               24 |            128 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_560                                                                                                      |                                                                                                                                                                                                |               16 |            128 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       | inst_0/inst/DCT_MAT_Multiply_1_U0/DCT_MAT_Multiply_1_Loop_Row_proc_U0/ap_sig_bdd_450                                                                                                      |                                                                                                                                                                                                |               23 |            140 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                                            |               66 |            153 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           | xillybus_ins/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1                                                                                                                                |              242 |            502 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1       |                                                                                                                                                                                           |                                                                                                                                                                                                |             1177 |           3482 |
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


