#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 24 10:04:34 2024
# Process ID: 26218
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3500.109 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :23155 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:oddr:1.0 oddr_0
endgroup
delete_bd_objs [get_bd_cells oddr_0]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {main_design_noip_lvds_stream_0_1 main_design_noip_lvds_stream_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
launch_runs main_design_auto_pc_0_synth_1 main_design_auto_pc_1_synth_1 main_design_auto_ss_k_0_synth_1 main_design_auto_ss_k_1_synth_1 main_design_auto_ss_k_2_synth_1 main_design_auto_ss_slid_0_synth_1 main_design_auto_ss_slidr_0_synth_1 main_design_auto_ss_slidr_1_synth_1 main_design_auto_ss_slidr_2_synth_1 main_design_auto_us_df_0_synth_1 main_design_auto_us_df_1_synth_1 main_design_auto_us_df_2_synth_1 main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1 -jobs 4
wait_on_run main_design_auto_pc_0_synth_1
wait_on_run main_design_auto_pc_1_synth_1
wait_on_run main_design_auto_ss_k_0_synth_1
wait_on_run main_design_auto_ss_k_1_synth_1
wait_on_run main_design_auto_ss_k_2_synth_1
wait_on_run main_design_auto_ss_slid_0_synth_1
wait_on_run main_design_auto_ss_slidr_0_synth_1
wait_on_run main_design_auto_ss_slidr_1_synth_1
wait_on_run main_design_auto_ss_slidr_2_synth_1
wait_on_run main_design_auto_us_df_0_synth_1
wait_on_run main_design_auto_us_df_1_synth_1
wait_on_run main_design_auto_us_df_2_synth_1
wait_on_run main_design_noip_lvds_stream_0_0_synth_1
wait_on_run main_design_noip_lvds_stream_0_1_synth_1
wait_on_run main_design_auto_pc_0_synth_1 main_design_auto_pc_1_synth_1 main_design_auto_ss_k_0_synth_1 main_design_auto_ss_k_1_synth_1 main_design_auto_ss_k_2_synth_1 main_design_auto_ss_slid_0_synth_1 main_design_auto_ss_slidr_0_synth_1 main_design_auto_ss_slidr_1_synth_1 main_design_auto_ss_slidr_2_synth_1 main_design_auto_us_df_0_synth_1 main_design_auto_us_df_1_synth_1 main_design_auto_us_df_2_synth_1 main_design_noip_lvds_stream_0_0_synth_1 main_design_noip_lvds_stream_0_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
close_bd_design [get_bd_designs main_design]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs main_design]
