###############################################################
#  Generated by:      Cadence Innovus 23.12-s091_1
#  OS:                Linux x86_64(Host ID toolsession-0156-5cd8464d69-zdwk2)
#  Generated on:      Sun Dec  7 06:35:05 2025
#  Design:            GCN
#  Command:           report_ccopt_clock_trees -filename ./CTS/clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------
Cell type                 Count    Area      Capacitance
--------------------------------------------------------
Buffers                    35      84.914      41.573
Inverters                   0       0.000       0.000
Integrated Clock Gates      0       0.000       0.000
Discrete Clock Gates        0       0.000       0.000
Clock Logic                 0       0.000       0.000
All                        35      84.914      41.573
--------------------------------------------------------

Clock DAG miscellaneous counts:
===============================

------------------------------
Type                     Count
------------------------------
Roots                      1
Preserved Ports            0
Multiple Clock Inputs      0
------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1422
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1422
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      857.652
Leaf      6036.120
Total     6893.772
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        720.360
Leaf        2914.992
Total       3635.352
-----------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     31.475     22.051     53.525
Leaf     687.127    163.642    850.768
Total    718.601    185.692    904.294
--------------------------------------


Clock DAG sink capacitances:
============================

-------------------------------------------------
Total      Average    Std. Dev.    Min      Max
-------------------------------------------------
677.034     0.476       0.001      0.475    0.476
-------------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum    Top 10 violations
------------------------------------------------------------------------------------------
Remaining Transition    ps         1        7.8         0.0       7.8    [7.8]
------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min    Max      Distribution                                                           Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       9       22.1        11.9       8.1     39.1    {9 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}                                       -
Leaf        100.0      27       62.9        30.0       8.3    107.8    {12 <= 60.0ps, 4 <= 80.0ps, 4 <= 90.0ps, 5 <= 95.0ps, 1 <= 100.0ps}    {0 <= 105.0ps, 1 <= 110.0ps, 0 <= 120.0ps, 0 <= 150.0ps, 0 > 150.0ps}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------------
Name                   Type      Inst     Inst Area 
                                 Count    (um^2)
----------------------------------------------------
BUFx12f_ASAP7_75t_R    buffer      4        16.796
BUFx10_ASAP7_75t_R     buffer      2         6.532
BUFx8_ASAP7_75t_R      buffer      2         5.599
BUFx6f_ASAP7_75t_R     buffer     20        46.656
BUFx5_ASAP7_75t_R      buffer      1         1.866
BUFx3_ASAP7_75t_R      buffer      2         2.799
BUFx2_ASAP7_75t_R      buffer      4         4.666
----------------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

--------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap      
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)     
                                                                 (Ohms)                                    
--------------------------------------------------------------------------------------------------------------------------
clk           0     35    0      0       7       100    163.488    23647.2     84.914    185.692  718.601  clk
--------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1422       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
----------------------------------------------------------------------------------------------------------------
  0     35    0      0       7         3       100    52.963   163.488   2364.721     84.914    185.692  718.601
----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1422       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-------------------------------------------------------------------------
Metric                               Minimum  Average   Maximum   Std.dev
-------------------------------------------------------------------------
Source-sink routed net length (um)    2.556     74.295   163.488   38.025
Source-sink manhattan distance (um)   2.736     66.172   150.264   33.005
Source-sink resistance (Ohm)         82.897   1266.998  2364.721  573.942
-------------------------------------------------------------------------

Transition distribution for half-corner delayCorner_slow:setup.late:
====================================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min    Max      Distribution                                                           Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       100.0       9       22.1        11.9       8.1     39.1    {9 <= 60.0ps, 0 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}                                       -
Leaf        100.0      27       62.9        30.0       8.3    107.8    {12 <= 60.0ps, 4 <= 80.0ps, 4 <= 90.0ps, 5 <= 95.0ps, 1 <= 100.0ps}    {0 <= 105.0ps, 1 <= 110.0ps, 0 <= 120.0ps, 0 <= 150.0ps, 0 > 150.0ps}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            66
---------------------------------------------------------------------------------------
Total               0                 0               0             0            66
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 66 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ps):

--------------------------------------------------------------------------------------------------------------------
Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                             amount     target  achieved  touch  net?   source    
                                                          net?                    
--------------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_5__2__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_5__1__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_4__2__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_4__1__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_3__1__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_2__1__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_1__2__1_/CLK
delayCorner_slow:setup.late     7.8     100.0    107.8    N      N      explicit  adjacency_product_reg_0__1__1_/CLK
delayCorner_slow:setup.late     7.7     100.0    107.7    N      N      explicit  adjacency_product_reg_1__0__1_/CLK
delayCorner_slow:setup.late     7.7     100.0    107.7    N      N      explicit  adjacency_product_reg_0__0__1_/CLK
--------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 35
# Inverters           :  0
  Total               : 35
Minimum depth         :  2
Maximum depth         :  6
Buffering area (um^2) : 84.914

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1422       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1422       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ps):

---------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                 Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                              Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
---------------------------------------------------------------------------------------------------------------------------------------
delayCorner_fast:hold.early       84.3          73.2           69.3          56.5       ignored          -      ignored          -
delayCorner_fast:hold.late       107.8          93.3           86.6          70.5       ignored          -      ignored          -
delayCorner_slow:setup.early      84.3          73.2           69.3          56.5       ignored          -      ignored          -
delayCorner_slow:setup.late      107.8          93.3           86.6          70.5       explicit     *100.0     explicit      100.0
---------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

