
*** Running vivado
    with args -log stopwatch_main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source stopwatch_main.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source stopwatch_main.tcl -notrace
Command: synth_design -top stopwatch_main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 295.402 ; gain = 72.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'stopwatch_main' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/stopwatch_main.v:3]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_disp' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_disp.v:22]
INFO: [Synth 8-256] done synthesizing module 'clk_disp' (2#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_disp.v:22]
INFO: [Synth 8-638] synthesizing module 'increment' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:119]
INFO: [Synth 8-4471] merging register 't3_r_reg[3:0]' into 't3_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:216]
INFO: [Synth 8-4471] merging register 't2_r_reg[3:0]' into 't2_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:217]
INFO: [Synth 8-4471] merging register 't1_r_reg[3:0]' into 't1_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:218]
INFO: [Synth 8-4471] merging register 't0_r_reg[3:0]' into 't0_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:219]
WARNING: [Synth 8-6014] Unused sequential element t3_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:216]
WARNING: [Synth 8-6014] Unused sequential element t2_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:217]
WARNING: [Synth 8-6014] Unused sequential element t1_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:218]
WARNING: [Synth 8-6014] Unused sequential element t0_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:219]
INFO: [Synth 8-256] done synthesizing module 'increment' (3#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment.v:23]
INFO: [Synth 8-638] synthesizing module 'decrement' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:105]
INFO: [Synth 8-4471] merging register 't3_r1_reg[3:0]' into 't3_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:167]
INFO: [Synth 8-4471] merging register 't2_r1_reg[3:0]' into 't2_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:168]
INFO: [Synth 8-4471] merging register 't1_r1_reg[3:0]' into 't1_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:169]
INFO: [Synth 8-4471] merging register 't0_r1_reg[3:0]' into 't0_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:170]
WARNING: [Synth 8-6014] Unused sequential element t3_r1_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:167]
WARNING: [Synth 8-6014] Unused sequential element t2_r1_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:168]
WARNING: [Synth 8-6014] Unused sequential element t1_r1_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:169]
WARNING: [Synth 8-6014] Unused sequential element t0_r1_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:170]
INFO: [Synth 8-256] done synthesizing module 'decrement' (4#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement.v:23]
INFO: [Synth 8-638] synthesizing module 'increment_val1' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:112]
INFO: [Synth 8-4471] merging register 't3_r_reg[3:0]' into 't3_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:174]
INFO: [Synth 8-4471] merging register 't2_r_reg[3:0]' into 't2_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:175]
INFO: [Synth 8-4471] merging register 't1_r_reg[3:0]' into 't1_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:176]
INFO: [Synth 8-4471] merging register 't0_r_reg[3:0]' into 't0_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:177]
WARNING: [Synth 8-6014] Unused sequential element t3_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:174]
WARNING: [Synth 8-6014] Unused sequential element t2_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:175]
WARNING: [Synth 8-6014] Unused sequential element t1_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:176]
WARNING: [Synth 8-6014] Unused sequential element t0_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:177]
INFO: [Synth 8-256] done synthesizing module 'increment_val1' (5#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/increment_val1.v:23]
INFO: [Synth 8-638] synthesizing module 'decrement_val' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:109]
INFO: [Synth 8-4471] merging register 't3_r_reg[3:0]' into 't3_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:169]
INFO: [Synth 8-4471] merging register 't2_r_reg[3:0]' into 't2_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:170]
INFO: [Synth 8-4471] merging register 't1_r_reg[3:0]' into 't1_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:171]
INFO: [Synth 8-4471] merging register 't0_r_reg[3:0]' into 't0_next_reg[3:0]' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:172]
WARNING: [Synth 8-6014] Unused sequential element t3_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:169]
WARNING: [Synth 8-6014] Unused sequential element t2_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:170]
WARNING: [Synth 8-6014] Unused sequential element t1_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:171]
WARNING: [Synth 8-6014] Unused sequential element t0_r_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:172]
INFO: [Synth 8-256] done synthesizing module 'decrement_val' (6#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/decrement_val.v:23]
INFO: [Synth 8-638] synthesizing module 'stopwatch_mux' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/stopwatch_mux.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/stopwatch_mux.v:87]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_mux' (7#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/stopwatch_mux.v:23]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_main' (8#1) [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/stopwatch_main.v:3]
WARNING: [Synth 8-3331] design stopwatch_mux has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 335.734 ; gain = 112.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 335.734 ; gain = 112.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/constrs_1/imports/lab6/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/constrs_1/imports/lab6/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/constrs_1/imports/lab6/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/stopwatch_main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/stopwatch_main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 637.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_div.v:37]
WARNING: [Synth 8-6014] Unused sequential element COUNT_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_disp.v:35]
INFO: [Synth 8-5544] ROM "t3_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t3_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t3_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t3_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t2_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "t1_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mode_val_reg' [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/stopwatch_main.v:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 16    
+---Registers : 
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 36    
	   4 Input      3 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   4 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stopwatch_main 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
Module increment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
Module decrement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
Module increment_val1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
Module decrement_val 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 4     
Module stopwatch_mux 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element c1/COUNT_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_div.v:37]
WARNING: [Synth 8-6014] Unused sequential element c2/COUNT_reg was removed.  [C:/Users/Kaajol Dhana/Desktop/lab6/lab6.srcs/sources_1/new/clk_disp.v:35]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mode_val_reg[3] )
WARNING: [Synth 8-3332] Sequential element (mode_val_reg[3]) is unused and will be removed from module stopwatch_main.
WARNING: [Synth 8-3332] Sequential element (mode_val_reg[2]) is unused and will be removed from module stopwatch_main.
WARNING: [Synth 8-3332] Sequential element (mode_val_reg[1]) is unused and will be removed from module stopwatch_main.
WARNING: [Synth 8-3332] Sequential element (mode_val_reg[0]) is unused and will be removed from module stopwatch_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:55 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |    38|
|4     |LUT2   |    17|
|5     |LUT3   |    10|
|6     |LUT4   |    60|
|7     |LUT5   |    31|
|8     |LUT6   |    63|
|9     |FDRE   |   111|
|10    |IBUF   |    13|
|11    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   367|
|2     |  c1     |clk_div        |    45|
|3     |  c2     |clk_disp       |    39|
|4     |  k1     |stopwatch_mux  |     8|
|5     |  m1     |increment      |    77|
|6     |  m2     |increment_val1 |    57|
|7     |  m3     |decrement      |    57|
|8     |  m4     |decrement_val  |    57|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:53 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:31 . Memory (MB): peak = 637.418 ; gain = 112.941
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:01:58 . Memory (MB): peak = 637.418 ; gain = 414.625
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

61 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:07 . Memory (MB): peak = 637.418 ; gain = 417.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kaajol Dhana/Desktop/lab6/lab6.runs/synth_1/stopwatch_main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 637.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 15:19:51 2017...
