{
    "parameter_names": {
        "dac_IDN": "IDN",
        "dac_Slot0_Chan0_enable_ramp": "enable_ramp",
        "dac_Slot0_Chan0_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot0_Chan0_ramp_rate": "ramp_rate",
        "dac_Slot0_Chan0_slope": "slope",
        "dac_Slot0_Chan0_update_period": "update_period",
        "dac_Slot0_Chan0_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot0_Chan0_volt": "voltage",
        "dac_Slot0_Chan1_enable_ramp": "enable_ramp",
        "dac_Slot0_Chan1_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot0_Chan1_ramp_rate": "ramp_rate",
        "dac_Slot0_Chan1_slope": "slope",
        "dac_Slot0_Chan1_update_period": "update_period",
        "dac_Slot0_Chan1_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot0_Chan1_volt": "voltage",
        "dac_Slot0_Chan2_enable_ramp": "enable_ramp",
        "dac_Slot0_Chan2_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot0_Chan2_ramp_rate": "ramp_rate",
        "dac_Slot0_Chan2_slope": "slope",
        "dac_Slot0_Chan2_update_period": "update_period",
        "dac_Slot0_Chan2_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot0_Chan2_volt": "voltage",
        "dac_Slot0_Chan3_enable_ramp": "enable_ramp",
        "dac_Slot0_Chan3_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot0_Chan3_ramp_rate": "ramp_rate",
        "dac_Slot0_Chan3_slope": "slope",
        "dac_Slot0_Chan3_update_period": "update_period",
        "dac_Slot0_Chan3_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot0_Chan3_volt": "voltage",
        "dac_Slot0_slot_mode": "slot_mode",
        "dac_Slot1_Chan0_enable_ramp": "enable_ramp",
        "dac_Slot1_Chan0_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot1_Chan0_ramp_rate": "ramp_rate",
        "dac_Slot1_Chan0_slope": "slope",
        "dac_Slot1_Chan0_update_period": "update_period",
        "dac_Slot1_Chan0_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot1_Chan0_volt": "voltage",
        "dac_Slot1_Chan1_enable_ramp": "enable_ramp",
        "dac_Slot1_Chan1_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot1_Chan1_ramp_rate": "ramp_rate",
        "dac_Slot1_Chan1_slope": "slope",
        "dac_Slot1_Chan1_update_period": "update_period",
        "dac_Slot1_Chan1_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot1_Chan1_volt": "voltage",
        "dac_Slot1_Chan2_enable_ramp": "enable_ramp",
        "dac_Slot1_Chan2_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot1_Chan2_ramp_rate": "ramp_rate",
        "dac_Slot1_Chan2_slope": "slope",
        "dac_Slot1_Chan2_update_period": "update_period",
        "dac_Slot1_Chan2_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot1_Chan2_volt": "voltage",
        "dac_Slot1_Chan3_enable_ramp": "enable_ramp",
        "dac_Slot1_Chan3_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot1_Chan3_ramp_rate": "ramp_rate",
        "dac_Slot1_Chan3_slope": "slope",
        "dac_Slot1_Chan3_update_period": "update_period",
        "dac_Slot1_Chan3_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot1_Chan3_volt": "voltage",
        "dac_Slot1_slot_mode": "slot_mode",
        "dac_Slot2_Chan0_enable_ramp": "enable_ramp",
        "dac_Slot2_Chan0_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot2_Chan0_ramp_rate": "ramp_rate",
        "dac_Slot2_Chan0_slope": "slope",
        "dac_Slot2_Chan0_update_period": "update_period",
        "dac_Slot2_Chan0_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot2_Chan0_volt": "voltage",
        "dac_Slot2_Chan1_enable_ramp": "enable_ramp",
        "dac_Slot2_Chan1_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot2_Chan1_ramp_rate": "ramp_rate",
        "dac_Slot2_Chan1_slope": "slope",
        "dac_Slot2_Chan1_update_period": "update_period",
        "dac_Slot2_Chan1_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot2_Chan1_volt": "voltage",
        "dac_Slot2_Chan2_enable_ramp": "enable_ramp",
        "dac_Slot2_Chan2_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot2_Chan2_ramp_rate": "ramp_rate",
        "dac_Slot2_Chan2_slope": "slope",
        "dac_Slot2_Chan2_update_period": "update_period",
        "dac_Slot2_Chan2_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot2_Chan2_volt": "voltage",
        "dac_Slot2_Chan3_enable_ramp": "enable_ramp",
        "dac_Slot2_Chan3_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot2_Chan3_ramp_rate": "ramp_rate",
        "dac_Slot2_Chan3_slope": "slope",
        "dac_Slot2_Chan3_update_period": "update_period",
        "dac_Slot2_Chan3_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot2_Chan3_volt": "voltage",
        "dac_Slot2_slot_mode": "slot_mode",
        "dac_Slot3_Chan0_enable_ramp": "enable_ramp",
        "dac_Slot3_Chan0_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot3_Chan0_ramp_rate": "ramp_rate",
        "dac_Slot3_Chan0_slope": "slope",
        "dac_Slot3_Chan0_update_period": "update_period",
        "dac_Slot3_Chan0_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot3_Chan0_volt": "voltage",
        "dac_Slot3_Chan1_enable_ramp": "enable_ramp",
        "dac_Slot3_Chan1_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot3_Chan1_ramp_rate": "ramp_rate",
        "dac_Slot3_Chan1_slope": "slope",
        "dac_Slot3_Chan1_update_period": "update_period",
        "dac_Slot3_Chan1_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot3_Chan1_volt": "voltage",
        "dac_Slot3_Chan2_enable_ramp": "enable_ramp",
        "dac_Slot3_Chan2_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot3_Chan2_ramp_rate": "ramp_rate",
        "dac_Slot3_Chan2_slope": "slope",
        "dac_Slot3_Chan2_update_period": "update_period",
        "dac_Slot3_Chan2_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot3_Chan2_volt": "voltage",
        "dac_Slot3_Chan3_enable_ramp": "enable_ramp",
        "dac_Slot3_Chan3_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot3_Chan3_ramp_rate": "ramp_rate",
        "dac_Slot3_Chan3_slope": "slope",
        "dac_Slot3_Chan3_update_period": "update_period",
        "dac_Slot3_Chan3_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot3_Chan3_volt": "voltage",
        "dac_Slot3_slot_mode": "slot_mode",
        "dac_Slot4_Chan0_enable_ramp": "enable_ramp",
        "dac_Slot4_Chan0_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot4_Chan0_ramp_rate": "ramp_rate",
        "dac_Slot4_Chan0_slope": "slope",
        "dac_Slot4_Chan0_update_period": "update_period",
        "dac_Slot4_Chan0_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot4_Chan0_volt": "voltage",
        "dac_Slot4_Chan1_enable_ramp": "enable_ramp",
        "dac_Slot4_Chan1_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot4_Chan1_ramp_rate": "ramp_rate",
        "dac_Slot4_Chan1_slope": "slope",
        "dac_Slot4_Chan1_update_period": "update_period",
        "dac_Slot4_Chan1_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot4_Chan1_volt": "voltage",
        "dac_Slot4_Chan2_enable_ramp": "enable_ramp",
        "dac_Slot4_Chan2_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot4_Chan2_ramp_rate": "ramp_rate",
        "dac_Slot4_Chan2_slope": "slope",
        "dac_Slot4_Chan2_update_period": "update_period",
        "dac_Slot4_Chan2_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot4_Chan2_volt": "voltage",
        "dac_Slot4_Chan3_enable_ramp": "enable_ramp",
        "dac_Slot4_Chan3_lower_ramp_limit": "lower_ramp_limit",
        "dac_Slot4_Chan3_ramp_rate": "ramp_rate",
        "dac_Slot4_Chan3_slope": "slope",
        "dac_Slot4_Chan3_update_period": "update_period",
        "dac_Slot4_Chan3_upper_ramp_limit": "upper_ramp_limit",
        "dac_Slot4_Chan3_volt": "voltage",
        "dac_Slot4_slot_mode": "slot_mode",
        "dac_timeout": "timeout"
    }
}