{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1707482891401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1707482891402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 09 12:48:11 2024 " "Processing started: Fri Feb 09 12:48:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1707482891402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1707482891402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_uart -c full_uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_uart -c full_uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1707482891402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1707482891952 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "irda_inverter.v(9) " "Verilog HDL Event Control warning at irda_inverter.v(9): event expression contains \"\|\" or \"\|\|\"" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/irda_inverter/irda_inverter.v" 9 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Quartus II" 0 -1 1707482892024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/irda_inverter/irda_inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/irda_inverter/irda_inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 irda_inverter " "Found entity 1: irda_inverter" {  } { { "../irda_inverter/irda_inverter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/irda_inverter/irda_inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_synchroniser/tx_synchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_synchroniser/tx_synchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_synchroniser " "Found entity 1: tx_synchroniser" {  } { { "../tx_synchroniser/tx_synchroniser.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_synchroniser/tx_synchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_single_pulser/tx_single_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_single_pulser/tx_single_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_single_pulser " "Found entity 1: tx_single_pulser" {  } { { "../tx_single_pulser/tx_single_pulser.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_single_pulser/tx_single_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_shift_register/tx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_shift_register/tx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_shift_register " "Found entity 1: tx_shift_register" {  } { { "../tx_shift_register/tx_shift_register.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_shift_register/tx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_parity/tx_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_parity/tx_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_parity " "Found entity 1: tx_parity" {  } { { "../tx_parity/tx_parity.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_parity/tx_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_counter/tx_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_counter/tx_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_counter " "Found entity 1: tx_counter" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_counter/tx_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_controller/tx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_controller/tx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_controller " "Found entity 1: tx_controller" {  } { { "../tx_controller/tx_controller.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_controller/tx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_baud_counter/tx_baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_baud_counter/tx_baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_baud_counter " "Found entity 1: tx_baud_counter" {  } { { "../tx_baud_counter/tx_baud_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_baud_counter/tx_baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_7segdecoder/tx_7segdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_7segdecoder " "Found entity 1: tx_7segdecoder" {  } { { "../tx_7segdecoder/tx_7segdecoder.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_7segdecoder/tx_7segdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_shift_register/rx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_shift_register/rx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_shift_register " "Found entity 1: rx_shift_register" {  } { { "../rx_shift_register/rx_shift_register.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_shift_register/rx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_parity_check/rx_parity_check.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_parity_check/rx_parity_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_parity_check " "Found entity 1: rx_parity_check" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_controller/rx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_controller/rx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_controller " "Found entity 1: rx_controller" {  } { { "../rx_controller/rx_controller.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_controller/rx_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/tx_uart/tx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/tx_uart/tx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "../tx_uart/tx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892167 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "rx_uart.v(88) " "Verilog HDL Module Instantiation warning at rx_uart.v(88): ignored dangling comma in List of Port Connections" {  } { { "../rx_uart/rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1707482892173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adam/documents/git-repos/elec473_assignment2/rx_uart/rx_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adam/documents/git-repos/elec473_assignment2/rx_uart/rx_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "../rx_uart/rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file full_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_uart " "Found entity 1: full_uart" {  } { { "full_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/full_uart/full_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1707482892193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1707482892193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inv_sr_ctrl rx_uart.v(64) " "Verilog HDL Implicit Net warning at rx_uart.v(64): created implicit net for \"inv_sr_ctrl\"" {  } { { "../rx_uart/rx_uart.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1707482892193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_uart " "Elaborating entity \"full_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1707482892244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart tx_uart:tx " "Elaborating entity \"tx_uart\" for hierarchy \"tx_uart:tx\"" {  } { { "full_uart.v" "tx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/full_uart/full_uart.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_7segdecoder tx_uart:tx\|tx_7segdecoder:msb " "Elaborating entity \"tx_7segdecoder\" for hierarchy \"tx_uart:tx\|tx_7segdecoder:msb\"" {  } { { "../tx_uart/tx_uart.v" "msb" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_baud_counter tx_uart:tx\|tx_baud_counter:baud " "Elaborating entity \"tx_baud_counter\" for hierarchy \"tx_uart:tx\|tx_baud_counter:baud\"" {  } { { "../tx_uart/tx_uart.v" "baud" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_counter tx_uart:tx\|tx_counter:counter " "Elaborating entity \"tx_counter\" for hierarchy \"tx_uart:tx\|tx_counter:counter\"" {  } { { "../tx_uart/tx_uart.v" "counter" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_counter.v(18) " "Verilog HDL assignment warning at tx_counter.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../tx_counter/tx_counter.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_counter/tx_counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1707482892334 "|full_uart|tx_uart:tx|tx_counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_synchroniser tx_uart:tx\|tx_synchroniser:synchroniser " "Elaborating entity \"tx_synchroniser\" for hierarchy \"tx_uart:tx\|tx_synchroniser:synchroniser\"" {  } { { "../tx_uart/tx_uart.v" "synchroniser" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_single_pulser tx_uart:tx\|tx_single_pulser:pulser " "Elaborating entity \"tx_single_pulser\" for hierarchy \"tx_uart:tx\|tx_single_pulser:pulser\"" {  } { { "../tx_uart/tx_uart.v" "pulser" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_parity tx_uart:tx\|tx_parity:parity " "Elaborating entity \"tx_parity\" for hierarchy \"tx_uart:tx\|tx_parity:parity\"" {  } { { "../tx_uart/tx_uart.v" "parity" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_register tx_uart:tx\|tx_shift_register:sr " "Elaborating entity \"tx_shift_register\" for hierarchy \"tx_uart:tx\|tx_shift_register:sr\"" {  } { { "../tx_uart/tx_uart.v" "sr" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_controller tx_uart:tx\|tx_controller:ctrl " "Elaborating entity \"tx_controller\" for hierarchy \"tx_uart:tx\|tx_controller:ctrl\"" {  } { { "../tx_uart/tx_uart.v" "ctrl" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irda_inverter tx_uart:tx\|irda_inverter:inv_tx " "Elaborating entity \"irda_inverter\" for hierarchy \"tx_uart:tx\|irda_inverter:inv_tx\"" {  } { { "../tx_uart/tx_uart.v" "inv_tx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart rx_uart:rx " "Elaborating entity \"rx_uart\" for hierarchy \"rx_uart:rx\"" {  } { { "full_uart.v" "rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/full_uart/full_uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_parity_check rx_uart:rx\|rx_parity_check:parity_rx " "Elaborating entity \"rx_parity_check\" for hierarchy \"rx_uart:rx\|rx_parity_check:parity_rx\"" {  } { { "../rx_uart/rx_uart.v" "parity_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892527 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "parity_out rx_parity_check.v(9) " "Verilog HDL Always Construct warning at rx_parity_check.v(9): variable \"parity_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../rx_parity_check/rx_parity_check.v" "" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_parity_check/rx_parity_check.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1707482892527 "|full_uart|rx_uart:rx|rx_parity_check:parity_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_shift_register rx_uart:rx\|rx_shift_register:sr_rx " "Elaborating entity \"rx_shift_register\" for hierarchy \"rx_uart:rx\|rx_shift_register:sr_rx\"" {  } { { "../rx_uart/rx_uart.v" "sr_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_controller rx_uart:rx\|rx_controller:ctrl_rx " "Elaborating entity \"rx_controller\" for hierarchy \"rx_uart:rx\|rx_controller:ctrl_rx\"" {  } { { "../rx_uart/rx_uart.v" "ctrl_rx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/rx_uart/rx_uart.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892569 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "enc_tx irda_encoder " "Node instance \"enc_tx\" instantiates undefined entity \"irda_encoder\"" {  } { { "../tx_uart/tx_uart.v" "enc_tx" { Text "C:/Users/Adam/Documents/git-repos/ELEC473_assignment2/tx_uart/tx_uart.v" 102 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1707482892585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707482892886 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 09 12:48:12 2024 " "Processing ended: Fri Feb 09 12:48:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707482892886 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707482892886 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707482892886 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707482892886 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1707482893669 ""}
