5 1 * 6 0 0 0 0
3 0 main main ifelse1.v 1 33
1 sel 0 3 24 1 0 102
1 b 0 3 21 1 0 1002
1 a 0 3 18 1 0 102
1 reset 0 3 11 1 0 1002
1 clock 0 3 4 1 0 1102
1 z 0 5 5 1 0 102
3 0 mux main.switch ./lib/mux.v 1 21
2 1 14 9000c 1 0 4 0 0 1 1 0
2 2 14 40004 0 1 400 0 0 z
2 3 14 4000c 3 38 6006 1 2
2 4 17 b000b 1 1 8 0 0 a
2 5 17 60006 0 1 400 0 0 z
2 6 17 6000b 2 38 600a 4 5
2 7 19 b000b 1 1 4 0 0 b
2 8 19 60006 0 1 400 0 0 z
2 9 19 6000b 1 38 6006 7 8
2 10 16 8000a 2 1 c 0 0 sel
2 11 16 4000c 3 39 e 10 0
2 12 13 6000a 2 1 c 0 0 reset
2 13 13 2000c 6 39 e 12 0
2 14 12 110015 c 1 c 0 0 clock
2 15 12 9000f 0 2a 0 0 0 2 0 a
2 16 12 90015 13 27 100a 14 15 1 0 2
1 clock 0 3 7 1 8 1102
1 reset 0 4 7 1 8 1002
1 a 0 5 7 1 8 102
1 b 0 6 7 1 8 1002
1 sel 0 7 7 1 8 102
1 z 0 8 8 1 0 102
4 9 16 16
4 6 16 16
4 11 6 9
4 3 16 16
4 13 3 11
4 16 13 0
