{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702535696450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702535696461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 14:34:56 2023 " "Processing started: Thu Dec 14 14:34:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702535696461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535696461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off amp_adjust -c amp_adjust " "Command: quartus_map --read_settings_files=on --write_settings_files=off amp_adjust -c amp_adjust" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535696461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702535696814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702535696814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_decoder " "Found entity 1: amp_decoder" {  } { { "source/amp_decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702535706040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file source/segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_led " "Found entity 1: segment_led" {  } { { "source/segment_led.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/segment_led.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702535706042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_encoder " "Found entity 1: amp_encoder" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702535706045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/amp_adjust.v 1 1 " "Found 1 design units, including 1 entities, in source file source/amp_adjust.v" { { "Info" "ISGN_ENTITY_NAME" "1 amp_adjust " "Found entity 1: amp_adjust" {  } { { "source/amp_adjust.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702535706047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "amp_adjust " "Elaborating entity \"amp_adjust\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702535706080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_encoder amp_encoder:u1 " "Elaborating entity \"amp_encoder\" for hierarchy \"amp_encoder:u1\"" {  } { { "source/amp_adjust.v" "u1" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702535706090 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A_state amp_encoder.v(64) " "Verilog HDL Always Construct warning at amp_encoder.v(64): variable \"A_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702535706091 "|amp_adjust|amp_encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_state amp_encoder.v(60) " "Verilog HDL Always Construct warning at amp_encoder.v(60): inferring latch(es) for variable \"A_state\", which holds its previous value in one or more paths through the always construct" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702535706091 "|amp_adjust|amp_encoder:u1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_state amp_encoder.v(82) " "Verilog HDL Always Construct warning at amp_encoder.v(82): variable \"B_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702535706091 "|amp_adjust|amp_encoder:u1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B_state amp_encoder.v(78) " "Verilog HDL Always Construct warning at amp_encoder.v(78): inferring latch(es) for variable \"B_state\", which holds its previous value in one or more paths through the always construct" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702535706091 "|amp_adjust|amp_encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_state amp_encoder.v(78) " "Inferred latch for \"B_state\" at amp_encoder.v(78)" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706092 "|amp_adjust|amp_encoder:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_state amp_encoder.v(60) " "Inferred latch for \"A_state\" at amp_encoder.v(60)" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706092 "|amp_adjust|amp_encoder:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amp_decoder amp_decoder:u2 " "Elaborating entity \"amp_decoder\" for hierarchy \"amp_decoder:u2\"" {  } { { "source/amp_adjust.v" "u2" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702535706100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_led segment_led:u3 " "Elaborating entity \"segment_led\" for hierarchy \"segment_led:u3\"" {  } { { "source/amp_adjust.v" "u3" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702535706109 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "amp_encoder:u1\|B_state " "Latch amp_encoder:u1\|B_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA amp_encoder:u1\|key_b_r1 " "Ports D and ENA on the latch are fed by the same signal amp_encoder:u1\|key_b_r1" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702535706427 ""}  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702535706427 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "amp_encoder:u1\|A_state " "Latch amp_encoder:u1\|A_state has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA amp_encoder:u1\|key_a_r1 " "Ports D and ENA on the latch are fed by the same signal amp_encoder:u1\|key_a_r1" {  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702535706427 ""}  } { { "source/amp_encoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_encoder.v" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702535706427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/amp_decoder.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_decoder.v" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702535706427 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702535706427 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[7\] GND " "Pin \"seg_1\[7\]\" is stuck at GND" {  } { { "source/amp_adjust.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702535706443 "|amp_adjust|seg_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_1\[8\] GND " "Pin \"seg_1\[8\]\" is stuck at GND" {  } { { "source/amp_adjust.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702535706443 "|amp_adjust|seg_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_2\[7\] GND " "Pin \"seg_2\[7\]\" is stuck at GND" {  } { { "source/amp_adjust.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702535706443 "|amp_adjust|seg_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_2\[8\] GND " "Pin \"seg_2\[8\]\" is stuck at GND" {  } { { "source/amp_adjust.v" "" { Text "E:/fpgaproject/stepbaseboard/STEP-MAX10-08SAM 4/lab3_amp_adjust/source/amp_adjust.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702535706443 "|amp_adjust|seg_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702535706443 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702535706485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702535706802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702535706802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702535706833 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702535706833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702535706833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702535706833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702535706844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 14:35:06 2023 " "Processing ended: Thu Dec 14 14:35:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702535706844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702535706844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702535706844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702535706844 ""}
