FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"DATA";
2"CLK";
3"SMELLIE_DELAY";
4"V3P3\G";
5"JTAG_TMS";
6"JX1_SE_1";
7"VBAT";
8"JTAG_TCK";
9"SMELLIE_PRE_DELAY";
10"LE<2>";
11"JX1_GUIDE_PIN2";
12"JTAG_TDI";
13"CARRIER_SRST#";
14"FPGA_DONE";
15"TELLIE_DELAY";
16"SMELLIE_PULSE";
17"SYNC24";
18"GT";
19"GND\G";
20"V3P3\G";
21"SYNC";
22"MTCA_MIMIC_TRIG1";
23"MTCA_MIMIC_TRIG2";
24"MTCA_MIMIC_DATA_RDY";
25"TELLIE_PULSE";
26"SPKR";
27"VCC\G";
28"VCC\G";
29"V3P3\G";
30"UN$1$LEDL$I102$A";
31"I2C_SCL";
32"GPIO0";
33"GPIO4";
34"GPIO2";
35"PWR_GOOD";
36"CAEN_DATA_RDY";
37"GENERIC_DELAY_OUT";
38"V3P3\G";
39"JX2_GUIDE_PIN2";
40"I2C_SDA";
41"VCC\G";
42"MZ_HAPPY";
43"SCALER<5>";
44"CNTRL_REG_CHK";
45"READ_CNTRL_REG_BIT";
46"CNTRL_RDY";
47"EXT_TRIG<7>";
48"EXT_TRIG<6>";
49"EXT_TRIG<5>";
50"EXT_TRIG<3>";
51"JX2_GUIDE_PIN1";
52"EXT_TRIG<2>";
53"EXT_TRIG<0>";
54"EXT_TRIG<1>";
55"JX2_SE_1";
56"GPIO5";
57"INIT#";
58"TUBII_RT_OUT";
59"BCKP_CLK_IN_USE_MZ";
60"GPIO3";
61"GPIO1";
62"BCKP_CLK_IN_USE";
63"CLK100_IN";
64"RESET_CLK";
65"SCALER<6>";
66"GT_MZ";
67"VCCIO_EN_O";
68"JX2_SE_0";
69"V3P3";
70"GND\G";
71"CLK100_IN_MZ";
72"EXT_TRIG<4>";
73"SYNC24_MZ";
74"SYNC_MZ";
75"MTCA_MIMIC_TRIG2_MZ";
76"MTCA_MIMIC_TRIG1_MZ";
77"LE<1>";
78"LE<0>";
79"JX1_GUIDE_PIN1";
80"VCC\G";
81"EXT_TRIG<10>";
82"VCC\G";
83"JTAG_TDO";
84"JX1_SE_0";
85"TELLIE_PRE_DELAY";
86"PWR_EN";
87"GENERIC_DELAY_IN";
88"SCALER<4>";
89"GND\G";
90"CLOCKS_DATA_RDY";
91"GENERIC_PULSE";
92"EXT_TRIG<11>";
93"EXT_TRIG<8>";
94"EXT_TRIG<15>";
95"V3P3\G";
96"EXT_TRIG<12>";
97"EXT_TRIG<14>";
98"EXT_TRIG<9>";
99"V3P3\G";
100"GND\G";
101"EXT_TRIG<13>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"79;
"100"
$PN"100"0;
"96"
$PN"96"100;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"100;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"95;
"76"
$PN"76"0;
"78"
$PN"78"95;
"74"
$PN"74"0;
"72"
$PN"72"100;
"70"
$PN"70"0;
"66"
$PN"66"100;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"80;
"58"
$PN"58"80;
"56"
$PN"56"0;
"52"
$PN"52"100;
"50"
$PN"50"15;
"54"
$PN"54"3;
"48"
$PN"48"16;
"46"
$PN"46"100;
"42"
$PN"42"26;
"40"
$PN"40"100;
"44"
$PN"44"25;
"38"
$PN"38"2;
"36"
$PN"36"1;
"34"
$PN"34"100;
"32"
$PN"32"24;
"30"
$PN"30"76;
"28"
$PN"28"100;
"26"
$PN"26"75;
"24"
$PN"24"66;
"22"
$PN"22"100;
"20"
$PN"20"74;
"18"
$PN"18"73;
"16"
$PN"16"100;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"6;
"8"
$PN"8"14;
"6"
$PN"6"13;
"4"
$PN"4"12;
"2"
$PN"2"5;
"101"
$PN"101"11;
"99"
$PN"99"0;
"95"
$PN"95"100;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"100;
"87"
$PN"87"0;
"83"
$PN"83"94;
"81"
$PN"81"96;
"79"
$PN"79"99;
"75"
$PN"75"101;
"77"
$PN"77"100;
"73"
$PN"73"97;
"71"
$PN"71"100;
"69"
$PN"69"92;
"65"
$PN"65"100;
"67"
$PN"67"93;
"63"
$PN"63"98;
"61"
$PN"61"81;
"59"
$PN"59"82;
"57"
$PN"57"82;
"55"
$PN"55"10;
"51"
$PN"51"100;
"49"
$PN"49"78;
"53"
$PN"53"77;
"47"
$PN"47"0;
"45"
$PN"45"100;
"41"
$PN"41"0;
"39"
$PN"39"100;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"100;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"100;
"25"
$PN"25"0;
"23"
$PN"23"87;
"21"
$PN"21"100;
"19"
$PN"19"85;
"15"
$PN"15"100;
"17"
$PN"17"9;
"13"
$PN"13"0;
"9"
$PN"9"84;
"11"
$PN"11"0;
"5"
$PN"5"86;
"7"
$PN"7"7;
"3"
$PN"3"83;
"1"
$PN"1"8;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"OUTPORT"
"1","(350,3150)","2","standard","I100";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"OUTPORT"
"1","(350,2950)","2","standard","I101";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"46;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
NEEDS_NO_SIZE"TRUE"
ABBREV"LED"
TITLE"LED"
CDS_LIB"misc";
"A\NAC"
$PN"2"30;
"B\NAC"
$PN"1"89;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"30;
"B<0>"
$PN"2"42;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"20;
"GND"
$PN"7"19;
"Y6"
$PN"12"0;
"Y5"
$PN"10"75;
"Y4"
$PN"8"76;
"Y3"
$PN"6"66;
"Y2"
$PN"4"74;
"Y1"
$PN"2"73;
"A6"
$PN"13"23;
"A5"
$PN"11"23;
"A4"
$PN"9"22;
"A3"
$PN"5"18;
"A2"
$PN"3"21;
"A1"
$PN"1"17;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"73;
"B<0>"
$PN"2"4;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"74;
"B<0>"
$PN"2"4;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"66;
"B<0>"
$PN"2"4;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"75;
"B<0>"
$PN"2"4;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"76;
"B<0>"
$PN"2"4;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"20;
"A<0>"
$PN"1"19;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"69;
"GND"
$PN"7"70;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"59;
"Y1"
$PN"2"71;
"A6"
$PN"13"0;
"A5"
$PN"11"0;
"A4"
$PN"9"0;
"A3"
$PN"5"0;
"A2"
$PN"3"63;
"A1"
$PN"1"62;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"63;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"70;
"A<0>"
$PN"1"69;
%"INPORT"
"1","(-650,3300)","2","standard","I121";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"87;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"15;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"51;
"100"
$PN"100"0;
"96"
$PN"96"89;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"89;
"88"
$PN"88"0;
"84"
$PN"84"53;
"82"
$PN"82"54;
"80"
$PN"80"29;
"76"
$PN"76"52;
"78"
$PN"78"29;
"74"
$PN"74"50;
"72"
$PN"72"89;
"70"
$PN"70"72;
"66"
$PN"66"89;
"68"
$PN"68"49;
"64"
$PN"64"48;
"62"
$PN"62"47;
"60"
$PN"60"28;
"58"
$PN"58"28;
"56"
$PN"56"0;
"52"
$PN"52"89;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"89;
"42"
$PN"42"0;
"40"
$PN"40"89;
"44"
$PN"44"0;
"38"
$PN"38"46;
"36"
$PN"36"45;
"34"
$PN"34"89;
"32"
$PN"32"44;
"30"
$PN"30"43;
"28"
$PN"28"89;
"26"
$PN"26"65;
"24"
$PN"24"88;
"22"
$PN"22"89;
"20"
$PN"20"58;
"18"
$PN"18"42;
"16"
$PN"16"89;
"14"
$PN"14"55;
"12"
$PN"12"41;
"10"
$PN"10"67;
"8"
$PN"8"56;
"6"
$PN"6"60;
"4"
$PN"4"61;
"2"
$PN"2"40;
"101"
$PN"101"39;
"99"
$PN"99"0;
"95"
$PN"95"89;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"89;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"38;
"75"
$PN"75"0;
"77"
$PN"77"89;
"73"
$PN"73"0;
"71"
$PN"71"89;
"69"
$PN"69"0;
"65"
$PN"65"89;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"27;
"57"
$PN"57"27;
"55"
$PN"55"0;
"51"
$PN"51"89;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"64;
"45"
$PN"45"89;
"41"
$PN"41"71;
"39"
$PN"39"89;
"43"
$PN"43"59;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"89;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"89;
"25"
$PN"25"90;
"23"
$PN"23"37;
"21"
$PN"21"89;
"19"
$PN"19"91;
"15"
$PN"15"89;
"17"
$PN"17"36;
"13"
$PN"13"68;
"9"
$PN"9"57;
"11"
$PN"11"35;
"5"
$PN"5"34;
"7"
$PN"7"33;
"3"
$PN"3"32;
"1"
$PN"1"31;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"85;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"98;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"93;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"92;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"97;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"101;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"96;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"94;
%"OUTPORT"
"1","(350,3400)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"58;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"47;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"48;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"49;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"72;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"50;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"54;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"53;
%"OUTPORT"
"1","(2500,3450)","0","standard","I73";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"36;
%"OUTPORT"
"1","(2500,3400)","0","standard","I74";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"91;
%"OUTPORT"
"1","(2500,3300)","0","standard","I75";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"OUTPORT"
"1","(2500,3250)","0","standard","I77";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"90;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(2500,2700)","0","standard","I81";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"64;
%"OUTPORT"
"1","(350,3300)","2","standard","I82";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"88;
%"OUTPORT"
"1","(350,3250)","2","standard","I85";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"65;
%"OUTPORT"
"1","(350,3000)","2","standard","I88";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"45;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"25;
%"INPORT"
"1","(350,3100)","0","standard","I99";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"44;
END.
