0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Veronica/VHDL/project_4/project_4.srcs/sim_1/new/clock_divider_tb.vhd,1634561697,vhdl,,,,clock_divider_tb,,,,,,,,
C:/Users/Veronica/VHDL/project_4/sources/vhdl/clock_divider.vhd,1634562591,vhdl,,,,clock_divider,,,,,,,,
