
stm32l496g-ai-cameratrap.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022508  08010000  08010000  00010000  2**16
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0009a6cc  08032520  08032520  00032520  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080ccbec  080ccbec  000cf40c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080ccbec  080ccbec  000ccbec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080ccbf4  080ccbf4  000cf40c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080ccbf4  080ccbf4  000ccbf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080ccbf8  080ccbf8  000ccbf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000240c  20000000  080ccbfc  000cd000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001f3c8  2000240c  080cf008  000cf40c  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  200217d4  080cf008  000cf7d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000cf40c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cbd5  00000000  00000000  000cf43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058a6  00000000  00000000  000fc011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002398  00000000  00000000  001018b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001b81  00000000  00000000  00103c50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000342c5  00000000  00000000  001057d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002d50d  00000000  00000000  00139a96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0013325c  00000000  00000000  00166fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0029a1ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009f30  00000000  00000000  0029a288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  002a41b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08010000 <__do_global_dtors_aux>:
 8010000:	b510      	push	{r4, lr}
 8010002:	4c05      	ldr	r4, [pc, #20]	@ (8010018 <__do_global_dtors_aux+0x18>)
 8010004:	7823      	ldrb	r3, [r4, #0]
 8010006:	b933      	cbnz	r3, 8010016 <__do_global_dtors_aux+0x16>
 8010008:	4b04      	ldr	r3, [pc, #16]	@ (801001c <__do_global_dtors_aux+0x1c>)
 801000a:	b113      	cbz	r3, 8010012 <__do_global_dtors_aux+0x12>
 801000c:	4804      	ldr	r0, [pc, #16]	@ (8010020 <__do_global_dtors_aux+0x20>)
 801000e:	f3af 8000 	nop.w
 8010012:	2301      	movs	r3, #1
 8010014:	7023      	strb	r3, [r4, #0]
 8010016:	bd10      	pop	{r4, pc}
 8010018:	2000240c 	.word	0x2000240c
 801001c:	00000000 	.word	0x00000000
 8010020:	080324f0 	.word	0x080324f0

08010024 <frame_dummy>:
 8010024:	b508      	push	{r3, lr}
 8010026:	4b03      	ldr	r3, [pc, #12]	@ (8010034 <frame_dummy+0x10>)
 8010028:	b11b      	cbz	r3, 8010032 <frame_dummy+0xe>
 801002a:	4903      	ldr	r1, [pc, #12]	@ (8010038 <frame_dummy+0x14>)
 801002c:	4803      	ldr	r0, [pc, #12]	@ (801003c <frame_dummy+0x18>)
 801002e:	f3af 8000 	nop.w
 8010032:	bd08      	pop	{r3, pc}
 8010034:	00000000 	.word	0x00000000
 8010038:	20002410 	.word	0x20002410
 801003c:	080324f0 	.word	0x080324f0

08010040 <strlen>:
 8010040:	4603      	mov	r3, r0
 8010042:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010046:	2a00      	cmp	r2, #0
 8010048:	d1fb      	bne.n	8010042 <strlen+0x2>
 801004a:	1a18      	subs	r0, r3, r0
 801004c:	3801      	subs	r0, #1
 801004e:	4770      	bx	lr

08010050 <memchr>:
 8010050:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8010054:	2a10      	cmp	r2, #16
 8010056:	db2b      	blt.n	80100b0 <memchr+0x60>
 8010058:	f010 0f07 	tst.w	r0, #7
 801005c:	d008      	beq.n	8010070 <memchr+0x20>
 801005e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010062:	3a01      	subs	r2, #1
 8010064:	428b      	cmp	r3, r1
 8010066:	d02d      	beq.n	80100c4 <memchr+0x74>
 8010068:	f010 0f07 	tst.w	r0, #7
 801006c:	b342      	cbz	r2, 80100c0 <memchr+0x70>
 801006e:	d1f6      	bne.n	801005e <memchr+0xe>
 8010070:	b4f0      	push	{r4, r5, r6, r7}
 8010072:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8010076:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 801007a:	f022 0407 	bic.w	r4, r2, #7
 801007e:	f07f 0700 	mvns.w	r7, #0
 8010082:	2300      	movs	r3, #0
 8010084:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8010088:	3c08      	subs	r4, #8
 801008a:	ea85 0501 	eor.w	r5, r5, r1
 801008e:	ea86 0601 	eor.w	r6, r6, r1
 8010092:	fa85 f547 	uadd8	r5, r5, r7
 8010096:	faa3 f587 	sel	r5, r3, r7
 801009a:	fa86 f647 	uadd8	r6, r6, r7
 801009e:	faa5 f687 	sel	r6, r5, r7
 80100a2:	b98e      	cbnz	r6, 80100c8 <memchr+0x78>
 80100a4:	d1ee      	bne.n	8010084 <memchr+0x34>
 80100a6:	bcf0      	pop	{r4, r5, r6, r7}
 80100a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80100ac:	f002 0207 	and.w	r2, r2, #7
 80100b0:	b132      	cbz	r2, 80100c0 <memchr+0x70>
 80100b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80100b6:	3a01      	subs	r2, #1
 80100b8:	ea83 0301 	eor.w	r3, r3, r1
 80100bc:	b113      	cbz	r3, 80100c4 <memchr+0x74>
 80100be:	d1f8      	bne.n	80100b2 <memchr+0x62>
 80100c0:	2000      	movs	r0, #0
 80100c2:	4770      	bx	lr
 80100c4:	3801      	subs	r0, #1
 80100c6:	4770      	bx	lr
 80100c8:	2d00      	cmp	r5, #0
 80100ca:	bf06      	itte	eq
 80100cc:	4635      	moveq	r5, r6
 80100ce:	3803      	subeq	r0, #3
 80100d0:	3807      	subne	r0, #7
 80100d2:	f015 0f01 	tst.w	r5, #1
 80100d6:	d107      	bne.n	80100e8 <memchr+0x98>
 80100d8:	3001      	adds	r0, #1
 80100da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80100de:	bf02      	ittt	eq
 80100e0:	3001      	addeq	r0, #1
 80100e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80100e6:	3001      	addeq	r0, #1
 80100e8:	bcf0      	pop	{r4, r5, r6, r7}
 80100ea:	3801      	subs	r0, #1
 80100ec:	4770      	bx	lr
 80100ee:	bf00      	nop

080100f0 <__aeabi_drsub>:
 80100f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80100f4:	e002      	b.n	80100fc <__adddf3>
 80100f6:	bf00      	nop

080100f8 <__aeabi_dsub>:
 80100f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080100fc <__adddf3>:
 80100fc:	b530      	push	{r4, r5, lr}
 80100fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8010102:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8010106:	ea94 0f05 	teq	r4, r5
 801010a:	bf08      	it	eq
 801010c:	ea90 0f02 	teqeq	r0, r2
 8010110:	bf1f      	itttt	ne
 8010112:	ea54 0c00 	orrsne.w	ip, r4, r0
 8010116:	ea55 0c02 	orrsne.w	ip, r5, r2
 801011a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 801011e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8010122:	f000 80e2 	beq.w	80102ea <__adddf3+0x1ee>
 8010126:	ea4f 5454 	mov.w	r4, r4, lsr #21
 801012a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 801012e:	bfb8      	it	lt
 8010130:	426d      	neglt	r5, r5
 8010132:	dd0c      	ble.n	801014e <__adddf3+0x52>
 8010134:	442c      	add	r4, r5
 8010136:	ea80 0202 	eor.w	r2, r0, r2
 801013a:	ea81 0303 	eor.w	r3, r1, r3
 801013e:	ea82 0000 	eor.w	r0, r2, r0
 8010142:	ea83 0101 	eor.w	r1, r3, r1
 8010146:	ea80 0202 	eor.w	r2, r0, r2
 801014a:	ea81 0303 	eor.w	r3, r1, r3
 801014e:	2d36      	cmp	r5, #54	@ 0x36
 8010150:	bf88      	it	hi
 8010152:	bd30      	pophi	{r4, r5, pc}
 8010154:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8010158:	ea4f 3101 	mov.w	r1, r1, lsl #12
 801015c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8010160:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8010164:	d002      	beq.n	801016c <__adddf3+0x70>
 8010166:	4240      	negs	r0, r0
 8010168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 801016c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8010170:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8010174:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8010178:	d002      	beq.n	8010180 <__adddf3+0x84>
 801017a:	4252      	negs	r2, r2
 801017c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8010180:	ea94 0f05 	teq	r4, r5
 8010184:	f000 80a7 	beq.w	80102d6 <__adddf3+0x1da>
 8010188:	f1a4 0401 	sub.w	r4, r4, #1
 801018c:	f1d5 0e20 	rsbs	lr, r5, #32
 8010190:	db0d      	blt.n	80101ae <__adddf3+0xb2>
 8010192:	fa02 fc0e 	lsl.w	ip, r2, lr
 8010196:	fa22 f205 	lsr.w	r2, r2, r5
 801019a:	1880      	adds	r0, r0, r2
 801019c:	f141 0100 	adc.w	r1, r1, #0
 80101a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80101a4:	1880      	adds	r0, r0, r2
 80101a6:	fa43 f305 	asr.w	r3, r3, r5
 80101aa:	4159      	adcs	r1, r3
 80101ac:	e00e      	b.n	80101cc <__adddf3+0xd0>
 80101ae:	f1a5 0520 	sub.w	r5, r5, #32
 80101b2:	f10e 0e20 	add.w	lr, lr, #32
 80101b6:	2a01      	cmp	r2, #1
 80101b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80101bc:	bf28      	it	cs
 80101be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80101c2:	fa43 f305 	asr.w	r3, r3, r5
 80101c6:	18c0      	adds	r0, r0, r3
 80101c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80101cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80101d0:	d507      	bpl.n	80101e2 <__adddf3+0xe6>
 80101d2:	f04f 0e00 	mov.w	lr, #0
 80101d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80101da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80101de:	eb6e 0101 	sbc.w	r1, lr, r1
 80101e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80101e6:	d31b      	bcc.n	8010220 <__adddf3+0x124>
 80101e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80101ec:	d30c      	bcc.n	8010208 <__adddf3+0x10c>
 80101ee:	0849      	lsrs	r1, r1, #1
 80101f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80101f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80101f8:	f104 0401 	add.w	r4, r4, #1
 80101fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8010200:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8010204:	f080 809a 	bcs.w	801033c <__adddf3+0x240>
 8010208:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 801020c:	bf08      	it	eq
 801020e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8010212:	f150 0000 	adcs.w	r0, r0, #0
 8010216:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801021a:	ea41 0105 	orr.w	r1, r1, r5
 801021e:	bd30      	pop	{r4, r5, pc}
 8010220:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8010224:	4140      	adcs	r0, r0
 8010226:	eb41 0101 	adc.w	r1, r1, r1
 801022a:	3c01      	subs	r4, #1
 801022c:	bf28      	it	cs
 801022e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8010232:	d2e9      	bcs.n	8010208 <__adddf3+0x10c>
 8010234:	f091 0f00 	teq	r1, #0
 8010238:	bf04      	itt	eq
 801023a:	4601      	moveq	r1, r0
 801023c:	2000      	moveq	r0, #0
 801023e:	fab1 f381 	clz	r3, r1
 8010242:	bf08      	it	eq
 8010244:	3320      	addeq	r3, #32
 8010246:	f1a3 030b 	sub.w	r3, r3, #11
 801024a:	f1b3 0220 	subs.w	r2, r3, #32
 801024e:	da0c      	bge.n	801026a <__adddf3+0x16e>
 8010250:	320c      	adds	r2, #12
 8010252:	dd08      	ble.n	8010266 <__adddf3+0x16a>
 8010254:	f102 0c14 	add.w	ip, r2, #20
 8010258:	f1c2 020c 	rsb	r2, r2, #12
 801025c:	fa01 f00c 	lsl.w	r0, r1, ip
 8010260:	fa21 f102 	lsr.w	r1, r1, r2
 8010264:	e00c      	b.n	8010280 <__adddf3+0x184>
 8010266:	f102 0214 	add.w	r2, r2, #20
 801026a:	bfd8      	it	le
 801026c:	f1c2 0c20 	rsble	ip, r2, #32
 8010270:	fa01 f102 	lsl.w	r1, r1, r2
 8010274:	fa20 fc0c 	lsr.w	ip, r0, ip
 8010278:	bfdc      	itt	le
 801027a:	ea41 010c 	orrle.w	r1, r1, ip
 801027e:	4090      	lslle	r0, r2
 8010280:	1ae4      	subs	r4, r4, r3
 8010282:	bfa2      	ittt	ge
 8010284:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8010288:	4329      	orrge	r1, r5
 801028a:	bd30      	popge	{r4, r5, pc}
 801028c:	ea6f 0404 	mvn.w	r4, r4
 8010290:	3c1f      	subs	r4, #31
 8010292:	da1c      	bge.n	80102ce <__adddf3+0x1d2>
 8010294:	340c      	adds	r4, #12
 8010296:	dc0e      	bgt.n	80102b6 <__adddf3+0x1ba>
 8010298:	f104 0414 	add.w	r4, r4, #20
 801029c:	f1c4 0220 	rsb	r2, r4, #32
 80102a0:	fa20 f004 	lsr.w	r0, r0, r4
 80102a4:	fa01 f302 	lsl.w	r3, r1, r2
 80102a8:	ea40 0003 	orr.w	r0, r0, r3
 80102ac:	fa21 f304 	lsr.w	r3, r1, r4
 80102b0:	ea45 0103 	orr.w	r1, r5, r3
 80102b4:	bd30      	pop	{r4, r5, pc}
 80102b6:	f1c4 040c 	rsb	r4, r4, #12
 80102ba:	f1c4 0220 	rsb	r2, r4, #32
 80102be:	fa20 f002 	lsr.w	r0, r0, r2
 80102c2:	fa01 f304 	lsl.w	r3, r1, r4
 80102c6:	ea40 0003 	orr.w	r0, r0, r3
 80102ca:	4629      	mov	r1, r5
 80102cc:	bd30      	pop	{r4, r5, pc}
 80102ce:	fa21 f004 	lsr.w	r0, r1, r4
 80102d2:	4629      	mov	r1, r5
 80102d4:	bd30      	pop	{r4, r5, pc}
 80102d6:	f094 0f00 	teq	r4, #0
 80102da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80102de:	bf06      	itte	eq
 80102e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80102e4:	3401      	addeq	r4, #1
 80102e6:	3d01      	subne	r5, #1
 80102e8:	e74e      	b.n	8010188 <__adddf3+0x8c>
 80102ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80102ee:	bf18      	it	ne
 80102f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80102f4:	d029      	beq.n	801034a <__adddf3+0x24e>
 80102f6:	ea94 0f05 	teq	r4, r5
 80102fa:	bf08      	it	eq
 80102fc:	ea90 0f02 	teqeq	r0, r2
 8010300:	d005      	beq.n	801030e <__adddf3+0x212>
 8010302:	ea54 0c00 	orrs.w	ip, r4, r0
 8010306:	bf04      	itt	eq
 8010308:	4619      	moveq	r1, r3
 801030a:	4610      	moveq	r0, r2
 801030c:	bd30      	pop	{r4, r5, pc}
 801030e:	ea91 0f03 	teq	r1, r3
 8010312:	bf1e      	ittt	ne
 8010314:	2100      	movne	r1, #0
 8010316:	2000      	movne	r0, #0
 8010318:	bd30      	popne	{r4, r5, pc}
 801031a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 801031e:	d105      	bne.n	801032c <__adddf3+0x230>
 8010320:	0040      	lsls	r0, r0, #1
 8010322:	4149      	adcs	r1, r1
 8010324:	bf28      	it	cs
 8010326:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 801032a:	bd30      	pop	{r4, r5, pc}
 801032c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8010330:	bf3c      	itt	cc
 8010332:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8010336:	bd30      	popcc	{r4, r5, pc}
 8010338:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 801033c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8010340:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8010344:	f04f 0000 	mov.w	r0, #0
 8010348:	bd30      	pop	{r4, r5, pc}
 801034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 801034e:	bf1a      	itte	ne
 8010350:	4619      	movne	r1, r3
 8010352:	4610      	movne	r0, r2
 8010354:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8010358:	bf1c      	itt	ne
 801035a:	460b      	movne	r3, r1
 801035c:	4602      	movne	r2, r0
 801035e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010362:	bf06      	itte	eq
 8010364:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8010368:	ea91 0f03 	teqeq	r1, r3
 801036c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8010370:	bd30      	pop	{r4, r5, pc}
 8010372:	bf00      	nop

08010374 <__aeabi_ui2d>:
 8010374:	f090 0f00 	teq	r0, #0
 8010378:	bf04      	itt	eq
 801037a:	2100      	moveq	r1, #0
 801037c:	4770      	bxeq	lr
 801037e:	b530      	push	{r4, r5, lr}
 8010380:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8010384:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8010388:	f04f 0500 	mov.w	r5, #0
 801038c:	f04f 0100 	mov.w	r1, #0
 8010390:	e750      	b.n	8010234 <__adddf3+0x138>
 8010392:	bf00      	nop

08010394 <__aeabi_i2d>:
 8010394:	f090 0f00 	teq	r0, #0
 8010398:	bf04      	itt	eq
 801039a:	2100      	moveq	r1, #0
 801039c:	4770      	bxeq	lr
 801039e:	b530      	push	{r4, r5, lr}
 80103a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80103a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80103a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80103ac:	bf48      	it	mi
 80103ae:	4240      	negmi	r0, r0
 80103b0:	f04f 0100 	mov.w	r1, #0
 80103b4:	e73e      	b.n	8010234 <__adddf3+0x138>
 80103b6:	bf00      	nop

080103b8 <__aeabi_f2d>:
 80103b8:	0042      	lsls	r2, r0, #1
 80103ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80103be:	ea4f 0131 	mov.w	r1, r1, rrx
 80103c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80103c6:	bf1f      	itttt	ne
 80103c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80103cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80103d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80103d4:	4770      	bxne	lr
 80103d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80103da:	bf08      	it	eq
 80103dc:	4770      	bxeq	lr
 80103de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80103e2:	bf04      	itt	eq
 80103e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80103e8:	4770      	bxeq	lr
 80103ea:	b530      	push	{r4, r5, lr}
 80103ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80103f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80103f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80103f8:	e71c      	b.n	8010234 <__adddf3+0x138>
 80103fa:	bf00      	nop

080103fc <__aeabi_ul2d>:
 80103fc:	ea50 0201 	orrs.w	r2, r0, r1
 8010400:	bf08      	it	eq
 8010402:	4770      	bxeq	lr
 8010404:	b530      	push	{r4, r5, lr}
 8010406:	f04f 0500 	mov.w	r5, #0
 801040a:	e00a      	b.n	8010422 <__aeabi_l2d+0x16>

0801040c <__aeabi_l2d>:
 801040c:	ea50 0201 	orrs.w	r2, r0, r1
 8010410:	bf08      	it	eq
 8010412:	4770      	bxeq	lr
 8010414:	b530      	push	{r4, r5, lr}
 8010416:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 801041a:	d502      	bpl.n	8010422 <__aeabi_l2d+0x16>
 801041c:	4240      	negs	r0, r0
 801041e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8010422:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8010426:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 801042a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 801042e:	f43f aed8 	beq.w	80101e2 <__adddf3+0xe6>
 8010432:	f04f 0203 	mov.w	r2, #3
 8010436:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 801043a:	bf18      	it	ne
 801043c:	3203      	addne	r2, #3
 801043e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8010442:	bf18      	it	ne
 8010444:	3203      	addne	r2, #3
 8010446:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 801044a:	f1c2 0320 	rsb	r3, r2, #32
 801044e:	fa00 fc03 	lsl.w	ip, r0, r3
 8010452:	fa20 f002 	lsr.w	r0, r0, r2
 8010456:	fa01 fe03 	lsl.w	lr, r1, r3
 801045a:	ea40 000e 	orr.w	r0, r0, lr
 801045e:	fa21 f102 	lsr.w	r1, r1, r2
 8010462:	4414      	add	r4, r2
 8010464:	e6bd      	b.n	80101e2 <__adddf3+0xe6>
 8010466:	bf00      	nop

08010468 <__aeabi_dmul>:
 8010468:	b570      	push	{r4, r5, r6, lr}
 801046a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 801046e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8010472:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8010476:	bf1d      	ittte	ne
 8010478:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 801047c:	ea94 0f0c 	teqne	r4, ip
 8010480:	ea95 0f0c 	teqne	r5, ip
 8010484:	f000 f8de 	bleq	8010644 <__aeabi_dmul+0x1dc>
 8010488:	442c      	add	r4, r5
 801048a:	ea81 0603 	eor.w	r6, r1, r3
 801048e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8010492:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8010496:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 801049a:	bf18      	it	ne
 801049c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80104a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80104a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80104a8:	d038      	beq.n	801051c <__aeabi_dmul+0xb4>
 80104aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80104ae:	f04f 0500 	mov.w	r5, #0
 80104b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80104b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80104ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80104be:	f04f 0600 	mov.w	r6, #0
 80104c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80104c6:	f09c 0f00 	teq	ip, #0
 80104ca:	bf18      	it	ne
 80104cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80104d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80104d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80104d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80104dc:	d204      	bcs.n	80104e8 <__aeabi_dmul+0x80>
 80104de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80104e2:	416d      	adcs	r5, r5
 80104e4:	eb46 0606 	adc.w	r6, r6, r6
 80104e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80104ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80104f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80104f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80104f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80104fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8010500:	bf88      	it	hi
 8010502:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8010506:	d81e      	bhi.n	8010546 <__aeabi_dmul+0xde>
 8010508:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 801050c:	bf08      	it	eq
 801050e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8010512:	f150 0000 	adcs.w	r0, r0, #0
 8010516:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 801051a:	bd70      	pop	{r4, r5, r6, pc}
 801051c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8010520:	ea46 0101 	orr.w	r1, r6, r1
 8010524:	ea40 0002 	orr.w	r0, r0, r2
 8010528:	ea81 0103 	eor.w	r1, r1, r3
 801052c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8010530:	bfc2      	ittt	gt
 8010532:	ebd4 050c 	rsbsgt	r5, r4, ip
 8010536:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 801053a:	bd70      	popgt	{r4, r5, r6, pc}
 801053c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8010540:	f04f 0e00 	mov.w	lr, #0
 8010544:	3c01      	subs	r4, #1
 8010546:	f300 80ab 	bgt.w	80106a0 <__aeabi_dmul+0x238>
 801054a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 801054e:	bfde      	ittt	le
 8010550:	2000      	movle	r0, #0
 8010552:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8010556:	bd70      	pople	{r4, r5, r6, pc}
 8010558:	f1c4 0400 	rsb	r4, r4, #0
 801055c:	3c20      	subs	r4, #32
 801055e:	da35      	bge.n	80105cc <__aeabi_dmul+0x164>
 8010560:	340c      	adds	r4, #12
 8010562:	dc1b      	bgt.n	801059c <__aeabi_dmul+0x134>
 8010564:	f104 0414 	add.w	r4, r4, #20
 8010568:	f1c4 0520 	rsb	r5, r4, #32
 801056c:	fa00 f305 	lsl.w	r3, r0, r5
 8010570:	fa20 f004 	lsr.w	r0, r0, r4
 8010574:	fa01 f205 	lsl.w	r2, r1, r5
 8010578:	ea40 0002 	orr.w	r0, r0, r2
 801057c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8010580:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8010584:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8010588:	fa21 f604 	lsr.w	r6, r1, r4
 801058c:	eb42 0106 	adc.w	r1, r2, r6
 8010590:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8010594:	bf08      	it	eq
 8010596:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 801059a:	bd70      	pop	{r4, r5, r6, pc}
 801059c:	f1c4 040c 	rsb	r4, r4, #12
 80105a0:	f1c4 0520 	rsb	r5, r4, #32
 80105a4:	fa00 f304 	lsl.w	r3, r0, r4
 80105a8:	fa20 f005 	lsr.w	r0, r0, r5
 80105ac:	fa01 f204 	lsl.w	r2, r1, r4
 80105b0:	ea40 0002 	orr.w	r0, r0, r2
 80105b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80105b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80105bc:	f141 0100 	adc.w	r1, r1, #0
 80105c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80105c4:	bf08      	it	eq
 80105c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80105ca:	bd70      	pop	{r4, r5, r6, pc}
 80105cc:	f1c4 0520 	rsb	r5, r4, #32
 80105d0:	fa00 f205 	lsl.w	r2, r0, r5
 80105d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80105d8:	fa20 f304 	lsr.w	r3, r0, r4
 80105dc:	fa01 f205 	lsl.w	r2, r1, r5
 80105e0:	ea43 0302 	orr.w	r3, r3, r2
 80105e4:	fa21 f004 	lsr.w	r0, r1, r4
 80105e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80105ec:	fa21 f204 	lsr.w	r2, r1, r4
 80105f0:	ea20 0002 	bic.w	r0, r0, r2
 80105f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80105f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80105fc:	bf08      	it	eq
 80105fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8010602:	bd70      	pop	{r4, r5, r6, pc}
 8010604:	f094 0f00 	teq	r4, #0
 8010608:	d10f      	bne.n	801062a <__aeabi_dmul+0x1c2>
 801060a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 801060e:	0040      	lsls	r0, r0, #1
 8010610:	eb41 0101 	adc.w	r1, r1, r1
 8010614:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8010618:	bf08      	it	eq
 801061a:	3c01      	subeq	r4, #1
 801061c:	d0f7      	beq.n	801060e <__aeabi_dmul+0x1a6>
 801061e:	ea41 0106 	orr.w	r1, r1, r6
 8010622:	f095 0f00 	teq	r5, #0
 8010626:	bf18      	it	ne
 8010628:	4770      	bxne	lr
 801062a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 801062e:	0052      	lsls	r2, r2, #1
 8010630:	eb43 0303 	adc.w	r3, r3, r3
 8010634:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8010638:	bf08      	it	eq
 801063a:	3d01      	subeq	r5, #1
 801063c:	d0f7      	beq.n	801062e <__aeabi_dmul+0x1c6>
 801063e:	ea43 0306 	orr.w	r3, r3, r6
 8010642:	4770      	bx	lr
 8010644:	ea94 0f0c 	teq	r4, ip
 8010648:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 801064c:	bf18      	it	ne
 801064e:	ea95 0f0c 	teqne	r5, ip
 8010652:	d00c      	beq.n	801066e <__aeabi_dmul+0x206>
 8010654:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010658:	bf18      	it	ne
 801065a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801065e:	d1d1      	bne.n	8010604 <__aeabi_dmul+0x19c>
 8010660:	ea81 0103 	eor.w	r1, r1, r3
 8010664:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8010668:	f04f 0000 	mov.w	r0, #0
 801066c:	bd70      	pop	{r4, r5, r6, pc}
 801066e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010672:	bf06      	itte	eq
 8010674:	4610      	moveq	r0, r2
 8010676:	4619      	moveq	r1, r3
 8010678:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 801067c:	d019      	beq.n	80106b2 <__aeabi_dmul+0x24a>
 801067e:	ea94 0f0c 	teq	r4, ip
 8010682:	d102      	bne.n	801068a <__aeabi_dmul+0x222>
 8010684:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8010688:	d113      	bne.n	80106b2 <__aeabi_dmul+0x24a>
 801068a:	ea95 0f0c 	teq	r5, ip
 801068e:	d105      	bne.n	801069c <__aeabi_dmul+0x234>
 8010690:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8010694:	bf1c      	itt	ne
 8010696:	4610      	movne	r0, r2
 8010698:	4619      	movne	r1, r3
 801069a:	d10a      	bne.n	80106b2 <__aeabi_dmul+0x24a>
 801069c:	ea81 0103 	eor.w	r1, r1, r3
 80106a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80106a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80106a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80106ac:	f04f 0000 	mov.w	r0, #0
 80106b0:	bd70      	pop	{r4, r5, r6, pc}
 80106b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80106b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80106ba:	bd70      	pop	{r4, r5, r6, pc}

080106bc <__aeabi_ddiv>:
 80106bc:	b570      	push	{r4, r5, r6, lr}
 80106be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80106c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80106c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80106ca:	bf1d      	ittte	ne
 80106cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80106d0:	ea94 0f0c 	teqne	r4, ip
 80106d4:	ea95 0f0c 	teqne	r5, ip
 80106d8:	f000 f8a7 	bleq	801082a <__aeabi_ddiv+0x16e>
 80106dc:	eba4 0405 	sub.w	r4, r4, r5
 80106e0:	ea81 0e03 	eor.w	lr, r1, r3
 80106e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80106e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80106ec:	f000 8088 	beq.w	8010800 <__aeabi_ddiv+0x144>
 80106f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80106f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80106f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80106fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8010700:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8010704:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8010708:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 801070c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8010710:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8010714:	429d      	cmp	r5, r3
 8010716:	bf08      	it	eq
 8010718:	4296      	cmpeq	r6, r2
 801071a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 801071e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8010722:	d202      	bcs.n	801072a <__aeabi_ddiv+0x6e>
 8010724:	085b      	lsrs	r3, r3, #1
 8010726:	ea4f 0232 	mov.w	r2, r2, rrx
 801072a:	1ab6      	subs	r6, r6, r2
 801072c:	eb65 0503 	sbc.w	r5, r5, r3
 8010730:	085b      	lsrs	r3, r3, #1
 8010732:	ea4f 0232 	mov.w	r2, r2, rrx
 8010736:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 801073a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 801073e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010742:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010746:	bf22      	ittt	cs
 8010748:	1ab6      	subcs	r6, r6, r2
 801074a:	4675      	movcs	r5, lr
 801074c:	ea40 000c 	orrcs.w	r0, r0, ip
 8010750:	085b      	lsrs	r3, r3, #1
 8010752:	ea4f 0232 	mov.w	r2, r2, rrx
 8010756:	ebb6 0e02 	subs.w	lr, r6, r2
 801075a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801075e:	bf22      	ittt	cs
 8010760:	1ab6      	subcs	r6, r6, r2
 8010762:	4675      	movcs	r5, lr
 8010764:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8010768:	085b      	lsrs	r3, r3, #1
 801076a:	ea4f 0232 	mov.w	r2, r2, rrx
 801076e:	ebb6 0e02 	subs.w	lr, r6, r2
 8010772:	eb75 0e03 	sbcs.w	lr, r5, r3
 8010776:	bf22      	ittt	cs
 8010778:	1ab6      	subcs	r6, r6, r2
 801077a:	4675      	movcs	r5, lr
 801077c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8010780:	085b      	lsrs	r3, r3, #1
 8010782:	ea4f 0232 	mov.w	r2, r2, rrx
 8010786:	ebb6 0e02 	subs.w	lr, r6, r2
 801078a:	eb75 0e03 	sbcs.w	lr, r5, r3
 801078e:	bf22      	ittt	cs
 8010790:	1ab6      	subcs	r6, r6, r2
 8010792:	4675      	movcs	r5, lr
 8010794:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8010798:	ea55 0e06 	orrs.w	lr, r5, r6
 801079c:	d018      	beq.n	80107d0 <__aeabi_ddiv+0x114>
 801079e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80107a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80107a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80107aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80107ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80107b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80107b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80107ba:	d1c0      	bne.n	801073e <__aeabi_ddiv+0x82>
 80107bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80107c0:	d10b      	bne.n	80107da <__aeabi_ddiv+0x11e>
 80107c2:	ea41 0100 	orr.w	r1, r1, r0
 80107c6:	f04f 0000 	mov.w	r0, #0
 80107ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80107ce:	e7b6      	b.n	801073e <__aeabi_ddiv+0x82>
 80107d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80107d4:	bf04      	itt	eq
 80107d6:	4301      	orreq	r1, r0
 80107d8:	2000      	moveq	r0, #0
 80107da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80107de:	bf88      	it	hi
 80107e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80107e4:	f63f aeaf 	bhi.w	8010546 <__aeabi_dmul+0xde>
 80107e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80107ec:	bf04      	itt	eq
 80107ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80107f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80107f6:	f150 0000 	adcs.w	r0, r0, #0
 80107fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80107fe:	bd70      	pop	{r4, r5, r6, pc}
 8010800:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8010804:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8010808:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 801080c:	bfc2      	ittt	gt
 801080e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8010812:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8010816:	bd70      	popgt	{r4, r5, r6, pc}
 8010818:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 801081c:	f04f 0e00 	mov.w	lr, #0
 8010820:	3c01      	subs	r4, #1
 8010822:	e690      	b.n	8010546 <__aeabi_dmul+0xde>
 8010824:	ea45 0e06 	orr.w	lr, r5, r6
 8010828:	e68d      	b.n	8010546 <__aeabi_dmul+0xde>
 801082a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 801082e:	ea94 0f0c 	teq	r4, ip
 8010832:	bf08      	it	eq
 8010834:	ea95 0f0c 	teqeq	r5, ip
 8010838:	f43f af3b 	beq.w	80106b2 <__aeabi_dmul+0x24a>
 801083c:	ea94 0f0c 	teq	r4, ip
 8010840:	d10a      	bne.n	8010858 <__aeabi_ddiv+0x19c>
 8010842:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8010846:	f47f af34 	bne.w	80106b2 <__aeabi_dmul+0x24a>
 801084a:	ea95 0f0c 	teq	r5, ip
 801084e:	f47f af25 	bne.w	801069c <__aeabi_dmul+0x234>
 8010852:	4610      	mov	r0, r2
 8010854:	4619      	mov	r1, r3
 8010856:	e72c      	b.n	80106b2 <__aeabi_dmul+0x24a>
 8010858:	ea95 0f0c 	teq	r5, ip
 801085c:	d106      	bne.n	801086c <__aeabi_ddiv+0x1b0>
 801085e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8010862:	f43f aefd 	beq.w	8010660 <__aeabi_dmul+0x1f8>
 8010866:	4610      	mov	r0, r2
 8010868:	4619      	mov	r1, r3
 801086a:	e722      	b.n	80106b2 <__aeabi_dmul+0x24a>
 801086c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8010870:	bf18      	it	ne
 8010872:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8010876:	f47f aec5 	bne.w	8010604 <__aeabi_dmul+0x19c>
 801087a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 801087e:	f47f af0d 	bne.w	801069c <__aeabi_dmul+0x234>
 8010882:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8010886:	f47f aeeb 	bne.w	8010660 <__aeabi_dmul+0x1f8>
 801088a:	e712      	b.n	80106b2 <__aeabi_dmul+0x24a>

0801088c <__aeabi_uldivmod>:
 801088c:	b953      	cbnz	r3, 80108a4 <__aeabi_uldivmod+0x18>
 801088e:	b94a      	cbnz	r2, 80108a4 <__aeabi_uldivmod+0x18>
 8010890:	2900      	cmp	r1, #0
 8010892:	bf08      	it	eq
 8010894:	2800      	cmpeq	r0, #0
 8010896:	bf1c      	itt	ne
 8010898:	f04f 31ff 	movne.w	r1, #4294967295
 801089c:	f04f 30ff 	movne.w	r0, #4294967295
 80108a0:	f000 b9bc 	b.w	8010c1c <__aeabi_idiv0>
 80108a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80108a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80108ac:	f000 f83a 	bl	8010924 <__udivmoddi4>
 80108b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80108b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80108b8:	b004      	add	sp, #16
 80108ba:	4770      	bx	lr

080108bc <__aeabi_f2lz>:
 80108bc:	ee07 0a90 	vmov	s15, r0
 80108c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80108c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c8:	d401      	bmi.n	80108ce <__aeabi_f2lz+0x12>
 80108ca:	f000 b80b 	b.w	80108e4 <__aeabi_f2ulz>
 80108ce:	eef1 7a67 	vneg.f32	s15, s15
 80108d2:	b508      	push	{r3, lr}
 80108d4:	ee17 0a90 	vmov	r0, s15
 80108d8:	f000 f804 	bl	80108e4 <__aeabi_f2ulz>
 80108dc:	4240      	negs	r0, r0
 80108de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80108e2:	bd08      	pop	{r3, pc}

080108e4 <__aeabi_f2ulz>:
 80108e4:	b5d0      	push	{r4, r6, r7, lr}
 80108e6:	f7ff fd67 	bl	80103b8 <__aeabi_f2d>
 80108ea:	4b0c      	ldr	r3, [pc, #48]	@ (801091c <__aeabi_f2ulz+0x38>)
 80108ec:	2200      	movs	r2, #0
 80108ee:	4606      	mov	r6, r0
 80108f0:	460f      	mov	r7, r1
 80108f2:	f7ff fdb9 	bl	8010468 <__aeabi_dmul>
 80108f6:	f000 f993 	bl	8010c20 <__aeabi_d2uiz>
 80108fa:	4604      	mov	r4, r0
 80108fc:	f7ff fd3a 	bl	8010374 <__aeabi_ui2d>
 8010900:	4b07      	ldr	r3, [pc, #28]	@ (8010920 <__aeabi_f2ulz+0x3c>)
 8010902:	2200      	movs	r2, #0
 8010904:	f7ff fdb0 	bl	8010468 <__aeabi_dmul>
 8010908:	4602      	mov	r2, r0
 801090a:	460b      	mov	r3, r1
 801090c:	4630      	mov	r0, r6
 801090e:	4639      	mov	r1, r7
 8010910:	f7ff fbf2 	bl	80100f8 <__aeabi_dsub>
 8010914:	f000 f984 	bl	8010c20 <__aeabi_d2uiz>
 8010918:	4621      	mov	r1, r4
 801091a:	bdd0      	pop	{r4, r6, r7, pc}
 801091c:	3df00000 	.word	0x3df00000
 8010920:	41f00000 	.word	0x41f00000

08010924 <__udivmoddi4>:
 8010924:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010928:	9d08      	ldr	r5, [sp, #32]
 801092a:	468e      	mov	lr, r1
 801092c:	4604      	mov	r4, r0
 801092e:	4688      	mov	r8, r1
 8010930:	2b00      	cmp	r3, #0
 8010932:	d14a      	bne.n	80109ca <__udivmoddi4+0xa6>
 8010934:	428a      	cmp	r2, r1
 8010936:	4617      	mov	r7, r2
 8010938:	d962      	bls.n	8010a00 <__udivmoddi4+0xdc>
 801093a:	fab2 f682 	clz	r6, r2
 801093e:	b14e      	cbz	r6, 8010954 <__udivmoddi4+0x30>
 8010940:	f1c6 0320 	rsb	r3, r6, #32
 8010944:	fa01 f806 	lsl.w	r8, r1, r6
 8010948:	fa20 f303 	lsr.w	r3, r0, r3
 801094c:	40b7      	lsls	r7, r6
 801094e:	ea43 0808 	orr.w	r8, r3, r8
 8010952:	40b4      	lsls	r4, r6
 8010954:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010958:	fa1f fc87 	uxth.w	ip, r7
 801095c:	fbb8 f1fe 	udiv	r1, r8, lr
 8010960:	0c23      	lsrs	r3, r4, #16
 8010962:	fb0e 8811 	mls	r8, lr, r1, r8
 8010966:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 801096a:	fb01 f20c 	mul.w	r2, r1, ip
 801096e:	429a      	cmp	r2, r3
 8010970:	d909      	bls.n	8010986 <__udivmoddi4+0x62>
 8010972:	18fb      	adds	r3, r7, r3
 8010974:	f101 30ff 	add.w	r0, r1, #4294967295
 8010978:	f080 80ea 	bcs.w	8010b50 <__udivmoddi4+0x22c>
 801097c:	429a      	cmp	r2, r3
 801097e:	f240 80e7 	bls.w	8010b50 <__udivmoddi4+0x22c>
 8010982:	3902      	subs	r1, #2
 8010984:	443b      	add	r3, r7
 8010986:	1a9a      	subs	r2, r3, r2
 8010988:	b2a3      	uxth	r3, r4
 801098a:	fbb2 f0fe 	udiv	r0, r2, lr
 801098e:	fb0e 2210 	mls	r2, lr, r0, r2
 8010992:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010996:	fb00 fc0c 	mul.w	ip, r0, ip
 801099a:	459c      	cmp	ip, r3
 801099c:	d909      	bls.n	80109b2 <__udivmoddi4+0x8e>
 801099e:	18fb      	adds	r3, r7, r3
 80109a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80109a4:	f080 80d6 	bcs.w	8010b54 <__udivmoddi4+0x230>
 80109a8:	459c      	cmp	ip, r3
 80109aa:	f240 80d3 	bls.w	8010b54 <__udivmoddi4+0x230>
 80109ae:	443b      	add	r3, r7
 80109b0:	3802      	subs	r0, #2
 80109b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80109b6:	eba3 030c 	sub.w	r3, r3, ip
 80109ba:	2100      	movs	r1, #0
 80109bc:	b11d      	cbz	r5, 80109c6 <__udivmoddi4+0xa2>
 80109be:	40f3      	lsrs	r3, r6
 80109c0:	2200      	movs	r2, #0
 80109c2:	e9c5 3200 	strd	r3, r2, [r5]
 80109c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109ca:	428b      	cmp	r3, r1
 80109cc:	d905      	bls.n	80109da <__udivmoddi4+0xb6>
 80109ce:	b10d      	cbz	r5, 80109d4 <__udivmoddi4+0xb0>
 80109d0:	e9c5 0100 	strd	r0, r1, [r5]
 80109d4:	2100      	movs	r1, #0
 80109d6:	4608      	mov	r0, r1
 80109d8:	e7f5      	b.n	80109c6 <__udivmoddi4+0xa2>
 80109da:	fab3 f183 	clz	r1, r3
 80109de:	2900      	cmp	r1, #0
 80109e0:	d146      	bne.n	8010a70 <__udivmoddi4+0x14c>
 80109e2:	4573      	cmp	r3, lr
 80109e4:	d302      	bcc.n	80109ec <__udivmoddi4+0xc8>
 80109e6:	4282      	cmp	r2, r0
 80109e8:	f200 8105 	bhi.w	8010bf6 <__udivmoddi4+0x2d2>
 80109ec:	1a84      	subs	r4, r0, r2
 80109ee:	eb6e 0203 	sbc.w	r2, lr, r3
 80109f2:	2001      	movs	r0, #1
 80109f4:	4690      	mov	r8, r2
 80109f6:	2d00      	cmp	r5, #0
 80109f8:	d0e5      	beq.n	80109c6 <__udivmoddi4+0xa2>
 80109fa:	e9c5 4800 	strd	r4, r8, [r5]
 80109fe:	e7e2      	b.n	80109c6 <__udivmoddi4+0xa2>
 8010a00:	2a00      	cmp	r2, #0
 8010a02:	f000 8090 	beq.w	8010b26 <__udivmoddi4+0x202>
 8010a06:	fab2 f682 	clz	r6, r2
 8010a0a:	2e00      	cmp	r6, #0
 8010a0c:	f040 80a4 	bne.w	8010b58 <__udivmoddi4+0x234>
 8010a10:	1a8a      	subs	r2, r1, r2
 8010a12:	0c03      	lsrs	r3, r0, #16
 8010a14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010a18:	b280      	uxth	r0, r0
 8010a1a:	b2bc      	uxth	r4, r7
 8010a1c:	2101      	movs	r1, #1
 8010a1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8010a22:	fb0e 221c 	mls	r2, lr, ip, r2
 8010a26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a2a:	fb04 f20c 	mul.w	r2, r4, ip
 8010a2e:	429a      	cmp	r2, r3
 8010a30:	d907      	bls.n	8010a42 <__udivmoddi4+0x11e>
 8010a32:	18fb      	adds	r3, r7, r3
 8010a34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8010a38:	d202      	bcs.n	8010a40 <__udivmoddi4+0x11c>
 8010a3a:	429a      	cmp	r2, r3
 8010a3c:	f200 80e0 	bhi.w	8010c00 <__udivmoddi4+0x2dc>
 8010a40:	46c4      	mov	ip, r8
 8010a42:	1a9b      	subs	r3, r3, r2
 8010a44:	fbb3 f2fe 	udiv	r2, r3, lr
 8010a48:	fb0e 3312 	mls	r3, lr, r2, r3
 8010a4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8010a50:	fb02 f404 	mul.w	r4, r2, r4
 8010a54:	429c      	cmp	r4, r3
 8010a56:	d907      	bls.n	8010a68 <__udivmoddi4+0x144>
 8010a58:	18fb      	adds	r3, r7, r3
 8010a5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8010a5e:	d202      	bcs.n	8010a66 <__udivmoddi4+0x142>
 8010a60:	429c      	cmp	r4, r3
 8010a62:	f200 80ca 	bhi.w	8010bfa <__udivmoddi4+0x2d6>
 8010a66:	4602      	mov	r2, r0
 8010a68:	1b1b      	subs	r3, r3, r4
 8010a6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8010a6e:	e7a5      	b.n	80109bc <__udivmoddi4+0x98>
 8010a70:	f1c1 0620 	rsb	r6, r1, #32
 8010a74:	408b      	lsls	r3, r1
 8010a76:	fa22 f706 	lsr.w	r7, r2, r6
 8010a7a:	431f      	orrs	r7, r3
 8010a7c:	fa0e f401 	lsl.w	r4, lr, r1
 8010a80:	fa20 f306 	lsr.w	r3, r0, r6
 8010a84:	fa2e fe06 	lsr.w	lr, lr, r6
 8010a88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8010a8c:	4323      	orrs	r3, r4
 8010a8e:	fa00 f801 	lsl.w	r8, r0, r1
 8010a92:	fa1f fc87 	uxth.w	ip, r7
 8010a96:	fbbe f0f9 	udiv	r0, lr, r9
 8010a9a:	0c1c      	lsrs	r4, r3, #16
 8010a9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8010aa0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8010aa4:	fb00 fe0c 	mul.w	lr, r0, ip
 8010aa8:	45a6      	cmp	lr, r4
 8010aaa:	fa02 f201 	lsl.w	r2, r2, r1
 8010aae:	d909      	bls.n	8010ac4 <__udivmoddi4+0x1a0>
 8010ab0:	193c      	adds	r4, r7, r4
 8010ab2:	f100 3aff 	add.w	sl, r0, #4294967295
 8010ab6:	f080 809c 	bcs.w	8010bf2 <__udivmoddi4+0x2ce>
 8010aba:	45a6      	cmp	lr, r4
 8010abc:	f240 8099 	bls.w	8010bf2 <__udivmoddi4+0x2ce>
 8010ac0:	3802      	subs	r0, #2
 8010ac2:	443c      	add	r4, r7
 8010ac4:	eba4 040e 	sub.w	r4, r4, lr
 8010ac8:	fa1f fe83 	uxth.w	lr, r3
 8010acc:	fbb4 f3f9 	udiv	r3, r4, r9
 8010ad0:	fb09 4413 	mls	r4, r9, r3, r4
 8010ad4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8010ad8:	fb03 fc0c 	mul.w	ip, r3, ip
 8010adc:	45a4      	cmp	ip, r4
 8010ade:	d908      	bls.n	8010af2 <__udivmoddi4+0x1ce>
 8010ae0:	193c      	adds	r4, r7, r4
 8010ae2:	f103 3eff 	add.w	lr, r3, #4294967295
 8010ae6:	f080 8082 	bcs.w	8010bee <__udivmoddi4+0x2ca>
 8010aea:	45a4      	cmp	ip, r4
 8010aec:	d97f      	bls.n	8010bee <__udivmoddi4+0x2ca>
 8010aee:	3b02      	subs	r3, #2
 8010af0:	443c      	add	r4, r7
 8010af2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8010af6:	eba4 040c 	sub.w	r4, r4, ip
 8010afa:	fba0 ec02 	umull	lr, ip, r0, r2
 8010afe:	4564      	cmp	r4, ip
 8010b00:	4673      	mov	r3, lr
 8010b02:	46e1      	mov	r9, ip
 8010b04:	d362      	bcc.n	8010bcc <__udivmoddi4+0x2a8>
 8010b06:	d05f      	beq.n	8010bc8 <__udivmoddi4+0x2a4>
 8010b08:	b15d      	cbz	r5, 8010b22 <__udivmoddi4+0x1fe>
 8010b0a:	ebb8 0203 	subs.w	r2, r8, r3
 8010b0e:	eb64 0409 	sbc.w	r4, r4, r9
 8010b12:	fa04 f606 	lsl.w	r6, r4, r6
 8010b16:	fa22 f301 	lsr.w	r3, r2, r1
 8010b1a:	431e      	orrs	r6, r3
 8010b1c:	40cc      	lsrs	r4, r1
 8010b1e:	e9c5 6400 	strd	r6, r4, [r5]
 8010b22:	2100      	movs	r1, #0
 8010b24:	e74f      	b.n	80109c6 <__udivmoddi4+0xa2>
 8010b26:	fbb1 fcf2 	udiv	ip, r1, r2
 8010b2a:	0c01      	lsrs	r1, r0, #16
 8010b2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8010b30:	b280      	uxth	r0, r0
 8010b32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8010b36:	463b      	mov	r3, r7
 8010b38:	4638      	mov	r0, r7
 8010b3a:	463c      	mov	r4, r7
 8010b3c:	46b8      	mov	r8, r7
 8010b3e:	46be      	mov	lr, r7
 8010b40:	2620      	movs	r6, #32
 8010b42:	fbb1 f1f7 	udiv	r1, r1, r7
 8010b46:	eba2 0208 	sub.w	r2, r2, r8
 8010b4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8010b4e:	e766      	b.n	8010a1e <__udivmoddi4+0xfa>
 8010b50:	4601      	mov	r1, r0
 8010b52:	e718      	b.n	8010986 <__udivmoddi4+0x62>
 8010b54:	4610      	mov	r0, r2
 8010b56:	e72c      	b.n	80109b2 <__udivmoddi4+0x8e>
 8010b58:	f1c6 0220 	rsb	r2, r6, #32
 8010b5c:	fa2e f302 	lsr.w	r3, lr, r2
 8010b60:	40b7      	lsls	r7, r6
 8010b62:	40b1      	lsls	r1, r6
 8010b64:	fa20 f202 	lsr.w	r2, r0, r2
 8010b68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8010b6c:	430a      	orrs	r2, r1
 8010b6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8010b72:	b2bc      	uxth	r4, r7
 8010b74:	fb0e 3318 	mls	r3, lr, r8, r3
 8010b78:	0c11      	lsrs	r1, r2, #16
 8010b7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8010b7e:	fb08 f904 	mul.w	r9, r8, r4
 8010b82:	40b0      	lsls	r0, r6
 8010b84:	4589      	cmp	r9, r1
 8010b86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8010b8a:	b280      	uxth	r0, r0
 8010b8c:	d93e      	bls.n	8010c0c <__udivmoddi4+0x2e8>
 8010b8e:	1879      	adds	r1, r7, r1
 8010b90:	f108 3cff 	add.w	ip, r8, #4294967295
 8010b94:	d201      	bcs.n	8010b9a <__udivmoddi4+0x276>
 8010b96:	4589      	cmp	r9, r1
 8010b98:	d81f      	bhi.n	8010bda <__udivmoddi4+0x2b6>
 8010b9a:	eba1 0109 	sub.w	r1, r1, r9
 8010b9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8010ba2:	fb09 f804 	mul.w	r8, r9, r4
 8010ba6:	fb0e 1119 	mls	r1, lr, r9, r1
 8010baa:	b292      	uxth	r2, r2
 8010bac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8010bb0:	4542      	cmp	r2, r8
 8010bb2:	d229      	bcs.n	8010c08 <__udivmoddi4+0x2e4>
 8010bb4:	18ba      	adds	r2, r7, r2
 8010bb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8010bba:	d2c4      	bcs.n	8010b46 <__udivmoddi4+0x222>
 8010bbc:	4542      	cmp	r2, r8
 8010bbe:	d2c2      	bcs.n	8010b46 <__udivmoddi4+0x222>
 8010bc0:	f1a9 0102 	sub.w	r1, r9, #2
 8010bc4:	443a      	add	r2, r7
 8010bc6:	e7be      	b.n	8010b46 <__udivmoddi4+0x222>
 8010bc8:	45f0      	cmp	r8, lr
 8010bca:	d29d      	bcs.n	8010b08 <__udivmoddi4+0x1e4>
 8010bcc:	ebbe 0302 	subs.w	r3, lr, r2
 8010bd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8010bd4:	3801      	subs	r0, #1
 8010bd6:	46e1      	mov	r9, ip
 8010bd8:	e796      	b.n	8010b08 <__udivmoddi4+0x1e4>
 8010bda:	eba7 0909 	sub.w	r9, r7, r9
 8010bde:	4449      	add	r1, r9
 8010be0:	f1a8 0c02 	sub.w	ip, r8, #2
 8010be4:	fbb1 f9fe 	udiv	r9, r1, lr
 8010be8:	fb09 f804 	mul.w	r8, r9, r4
 8010bec:	e7db      	b.n	8010ba6 <__udivmoddi4+0x282>
 8010bee:	4673      	mov	r3, lr
 8010bf0:	e77f      	b.n	8010af2 <__udivmoddi4+0x1ce>
 8010bf2:	4650      	mov	r0, sl
 8010bf4:	e766      	b.n	8010ac4 <__udivmoddi4+0x1a0>
 8010bf6:	4608      	mov	r0, r1
 8010bf8:	e6fd      	b.n	80109f6 <__udivmoddi4+0xd2>
 8010bfa:	443b      	add	r3, r7
 8010bfc:	3a02      	subs	r2, #2
 8010bfe:	e733      	b.n	8010a68 <__udivmoddi4+0x144>
 8010c00:	f1ac 0c02 	sub.w	ip, ip, #2
 8010c04:	443b      	add	r3, r7
 8010c06:	e71c      	b.n	8010a42 <__udivmoddi4+0x11e>
 8010c08:	4649      	mov	r1, r9
 8010c0a:	e79c      	b.n	8010b46 <__udivmoddi4+0x222>
 8010c0c:	eba1 0109 	sub.w	r1, r1, r9
 8010c10:	46c4      	mov	ip, r8
 8010c12:	fbb1 f9fe 	udiv	r9, r1, lr
 8010c16:	fb09 f804 	mul.w	r8, r9, r4
 8010c1a:	e7c4      	b.n	8010ba6 <__udivmoddi4+0x282>

08010c1c <__aeabi_idiv0>:
 8010c1c:	4770      	bx	lr
 8010c1e:	bf00      	nop

08010c20 <__aeabi_d2uiz>:
 8010c20:	004a      	lsls	r2, r1, #1
 8010c22:	d211      	bcs.n	8010c48 <__aeabi_d2uiz+0x28>
 8010c24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8010c28:	d211      	bcs.n	8010c4e <__aeabi_d2uiz+0x2e>
 8010c2a:	d50d      	bpl.n	8010c48 <__aeabi_d2uiz+0x28>
 8010c2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8010c30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8010c34:	d40e      	bmi.n	8010c54 <__aeabi_d2uiz+0x34>
 8010c36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8010c3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8010c3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8010c42:	fa23 f002 	lsr.w	r0, r3, r2
 8010c46:	4770      	bx	lr
 8010c48:	f04f 0000 	mov.w	r0, #0
 8010c4c:	4770      	bx	lr
 8010c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8010c52:	d102      	bne.n	8010c5a <__aeabi_d2uiz+0x3a>
 8010c54:	f04f 30ff 	mov.w	r0, #4294967295
 8010c58:	4770      	bx	lr
 8010c5a:	f04f 0000 	mov.w	r0, #0
 8010c5e:	4770      	bx	lr

08010c60 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8010c60:	b480      	push	{r7}
 8010c62:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8010c64:	f3bf 8f4f 	dsb	sy
}
 8010c68:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8010c6a:	4b06      	ldr	r3, [pc, #24]	@ (8010c84 <__NVIC_SystemReset+0x24>)
 8010c6c:	68db      	ldr	r3, [r3, #12]
 8010c6e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8010c72:	4904      	ldr	r1, [pc, #16]	@ (8010c84 <__NVIC_SystemReset+0x24>)
 8010c74:	4b04      	ldr	r3, [pc, #16]	@ (8010c88 <__NVIC_SystemReset+0x28>)
 8010c76:	4313      	orrs	r3, r2
 8010c78:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8010c7a:	f3bf 8f4f 	dsb	sy
}
 8010c7e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8010c80:	bf00      	nop
 8010c82:	e7fd      	b.n	8010c80 <__NVIC_SystemReset+0x20>
 8010c84:	e000ed00 	.word	0xe000ed00
 8010c88:	05fa0004 	.word	0x05fa0004

08010c8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b084      	sub	sp, #16
 8010c90:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8010c92:	f002 fb25 	bl	80132e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8010c96:	f000 f86f 	bl	8010d78 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8010c9a:	f000 f8c1 	bl	8010e20 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8010c9e:	f000 fdd7 	bl	8011850 <MX_GPIO_Init>
  MX_ADC1_Init();
 8010ca2:	f000 f8ed 	bl	8010e80 <MX_ADC1_Init>
  MX_ADC2_Init();
 8010ca6:	f000 f961 	bl	8010f6c <MX_ADC2_Init>
  MX_ADC3_Init();
 8010caa:	f000 f9c3 	bl	8011034 <MX_ADC3_Init>
  MX_DCMI_Init();
 8010cae:	f000 fa25 	bl	80110fc <MX_DCMI_Init>
  MX_DFSDM1_Init();
 8010cb2:	f000 fa57 	bl	8011164 <MX_DFSDM1_Init>
  MX_FMC_Init();
 8010cb6:	f000 fd1d 	bl	80116f4 <MX_FMC_Init>
  MX_I2C1_Init();
 8010cba:	f000 fabf 	bl	801123c <MX_I2C1_Init>
  MX_I2C2_Init();
 8010cbe:	f000 fafb 	bl	80112b8 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 8010cc2:	f000 fb39 	bl	8011338 <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8010cc6:	f000 fb65 	bl	8011394 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8010cca:	f000 fb93 	bl	80113f4 <MX_USART2_UART_Init>
  MX_QUADSPI_Init();
 8010cce:	f000 fbc1 	bl	8011454 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8010cd2:	f000 fbeb 	bl	80114ac <MX_SAI1_Init>
  // MX_SDMMC1_SD_Init();
  MX_SPI1_Init();
 8010cd6:	f000 fc91 	bl	80115fc <MX_SPI1_Init>
  MX_SPI2_Init();
 8010cda:	f000 fccd 	bl	8011678 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8010cde:	f00d f88d 	bl	801ddfc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  AI_Init();
 8010ce2:	f001 f8f7 	bl	8011ed4 <AI_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    uint8_t rx = 0xFF;
 8010ce6:	23ff      	movs	r3, #255	@ 0xff
 8010ce8:	71fb      	strb	r3, [r7, #7]
	    Send_Dummy_I2C2();
	    HAL_Delay(5000);
		*/

	    // Blocking receive of 4 bytes on I2C2 (slave)
	    if (HAL_I2C_Slave_Receive(&hi2c2, &rx, 1, 10000) == HAL_OK)
 8010cea:	1df9      	adds	r1, r7, #7
 8010cec:	f242 7310 	movw	r3, #10000	@ 0x2710
 8010cf0:	2201      	movs	r2, #1
 8010cf2:	481c      	ldr	r0, [pc, #112]	@ (8010d64 <main+0xd8>)
 8010cf4:	f004 f9a8 	bl	8015048 <HAL_I2C_Slave_Receive>
 8010cf8:	4603      	mov	r3, r0
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d1f3      	bne.n	8010ce6 <main+0x5a>
	    {
	        if (true || rx == 1)
	        {
	            const char *dbg = "start\r\n";
 8010cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8010d68 <main+0xdc>)
 8010d00:	60bb      	str	r3, [r7, #8]
	            HAL_UART_Transmit(&huart2, (uint8_t*)dbg, (uint16_t)strlen(dbg), 100);
 8010d02:	68b8      	ldr	r0, [r7, #8]
 8010d04:	f7ff f99c 	bl	8010040 <strlen>
 8010d08:	4603      	mov	r3, r0
 8010d0a:	b29a      	uxth	r2, r3
 8010d0c:	2364      	movs	r3, #100	@ 0x64
 8010d0e:	68b9      	ldr	r1, [r7, #8]
 8010d10:	4816      	ldr	r0, [pc, #88]	@ (8010d6c <main+0xe0>)
 8010d12:	f008 fe69 	bl	80199e8 <HAL_UART_Transmit>
	            for (int i = 0; i < 11; i++){
 8010d16:	2300      	movs	r3, #0
 8010d18:	60fb      	str	r3, [r7, #12]
 8010d1a:	e01b      	b.n	8010d54 <main+0xc8>
	            	HAL_UART_Transmit(&huart2, (uint8_t*)dbg, (uint16_t)strlen(dbg), 100);
 8010d1c:	68b8      	ldr	r0, [r7, #8]
 8010d1e:	f7ff f98f 	bl	8010040 <strlen>
 8010d22:	4603      	mov	r3, r0
 8010d24:	b29a      	uxth	r2, r3
 8010d26:	2364      	movs	r3, #100	@ 0x64
 8010d28:	68b9      	ldr	r1, [r7, #8]
 8010d2a:	4810      	ldr	r0, [pc, #64]	@ (8010d6c <main+0xe0>)
 8010d2c:	f008 fe5c 	bl	80199e8 <HAL_UART_Transmit>
	            	AI_CommunicationLoop(&huart1);
 8010d30:	480f      	ldr	r0, [pc, #60]	@ (8010d70 <main+0xe4>)
 8010d32:	f001 fb07 	bl	8012344 <AI_CommunicationLoop>
	            	if (capped == 1){
 8010d36:	4b0f      	ldr	r3, [pc, #60]	@ (8010d74 <main+0xe8>)
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	2b01      	cmp	r3, #1
 8010d3c:	d103      	bne.n	8010d46 <main+0xba>
	            		capped = 0;
 8010d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8010d74 <main+0xe8>)
 8010d40:	2200      	movs	r2, #0
 8010d42:	601a      	str	r2, [r3, #0]
	            		break;
 8010d44:	e009      	b.n	8010d5a <main+0xce>
	            	}
	            	HAL_Delay(2000);
 8010d46:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8010d4a:	f002 fb45 	bl	80133d8 <HAL_Delay>
	            for (int i = 0; i < 11; i++){
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	3301      	adds	r3, #1
 8010d52:	60fb      	str	r3, [r7, #12]
 8010d54:	68fb      	ldr	r3, [r7, #12]
 8010d56:	2b0a      	cmp	r3, #10
 8010d58:	dde0      	ble.n	8010d1c <main+0x90>
	            }
	        }
	        HAL_Delay(2000);
 8010d5a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8010d5e:	f002 fb3b 	bl	80133d8 <HAL_Delay>
  {
 8010d62:	e7c0      	b.n	8010ce6 <main+0x5a>
 8010d64:	200026b8 	.word	0x200026b8
 8010d68:	08032528 	.word	0x08032528
 8010d6c:	200028ac 	.word	0x200028ac
 8010d70:	200027f4 	.word	0x200027f4
 8010d74:	2001f958 	.word	0x2001f958

08010d78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010d78:	b580      	push	{r7, lr}
 8010d7a:	b096      	sub	sp, #88	@ 0x58
 8010d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010d7e:	f107 0314 	add.w	r3, r7, #20
 8010d82:	2244      	movs	r2, #68	@ 0x44
 8010d84:	2100      	movs	r1, #0
 8010d86:	4618      	mov	r0, r3
 8010d88:	f021 f82a 	bl	8031de0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010d8c:	463b      	mov	r3, r7
 8010d8e:	2200      	movs	r2, #0
 8010d90:	601a      	str	r2, [r3, #0]
 8010d92:	605a      	str	r2, [r3, #4]
 8010d94:	609a      	str	r2, [r3, #8]
 8010d96:	60da      	str	r2, [r3, #12]
 8010d98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8010d9a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8010d9e:	f005 ffad 	bl	8016cfc <HAL_PWREx_ControlVoltageScaling>
 8010da2:	4603      	mov	r3, r0
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d001      	beq.n	8010dac <SystemClock_Config+0x34>
  {
    Error_Handler();
 8010da8:	f001 fbf2 	bl	8012590 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8010dac:	2322      	movs	r3, #34	@ 0x22
 8010dae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8010db0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010db4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8010db6:	2301      	movs	r3, #1
 8010db8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8010dba:	2340      	movs	r3, #64	@ 0x40
 8010dbc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010dbe:	2302      	movs	r3, #2
 8010dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8010dc2:	2302      	movs	r3, #2
 8010dc4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8010dca:	230a      	movs	r3, #10
 8010dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8010dce:	2302      	movs	r3, #2
 8010dd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8010dd2:	2302      	movs	r3, #2
 8010dd4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = 2;
 8010dd6:	2302      	movs	r3, #2
 8010dd8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010dda:	f107 0314 	add.w	r3, r7, #20
 8010dde:	4618      	mov	r0, r3
 8010de0:	f006 f8c4 	bl	8016f6c <HAL_RCC_OscConfig>
 8010de4:	4603      	mov	r3, r0
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d001      	beq.n	8010dee <SystemClock_Config+0x76>
  {
    Error_Handler();
 8010dea:	f001 fbd1 	bl	8012590 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010dee:	230f      	movs	r3, #15
 8010df0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010df2:	2303      	movs	r3, #3
 8010df4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010df6:	2300      	movs	r3, #0
 8010df8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8010dfa:	2300      	movs	r3, #0
 8010dfc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8010dfe:	2300      	movs	r3, #0
 8010e00:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8010e02:	463b      	mov	r3, r7
 8010e04:	2104      	movs	r1, #4
 8010e06:	4618      	mov	r0, r3
 8010e08:	f006 fcca 	bl	80177a0 <HAL_RCC_ClockConfig>
 8010e0c:	4603      	mov	r3, r0
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d001      	beq.n	8010e16 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8010e12:	f001 fbbd 	bl	8012590 <Error_Handler>
  }
}
 8010e16:	bf00      	nop
 8010e18:	3758      	adds	r7, #88	@ 0x58
 8010e1a:	46bd      	mov	sp, r7
 8010e1c:	bd80      	pop	{r7, pc}
	...

08010e20 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b0a4      	sub	sp, #144	@ 0x90
 8010e24:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8010e26:	1d3b      	adds	r3, r7, #4
 8010e28:	228c      	movs	r2, #140	@ 0x8c
 8010e2a:	2100      	movs	r1, #0
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	f020 ffd7 	bl	8031de0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_ADC;
 8010e32:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 8010e36:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8010e38:	2300      	movs	r3, #0
 8010e3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8010e3c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8010e40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8010e44:	2302      	movs	r3, #2
 8010e46:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8010e48:	2301      	movs	r3, #1
 8010e4a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8010e4c:	230c      	movs	r3, #12
 8010e4e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV4;
 8010e50:	2304      	movs	r3, #4
 8010e52:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8010e54:	2304      	movs	r3, #4
 8010e56:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8010e58:	2304      	movs	r3, #4
 8010e5a:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_ADC1CLK;
 8010e5c:	4b07      	ldr	r3, [pc, #28]	@ (8010e7c <PeriphCommonClock_Config+0x5c>)
 8010e5e:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8010e60:	1d3b      	adds	r3, r7, #4
 8010e62:	4618      	mov	r0, r3
 8010e64:	f006 fec0 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	2b00      	cmp	r3, #0
 8010e6c:	d001      	beq.n	8010e72 <PeriphCommonClock_Config+0x52>
  {
    Error_Handler();
 8010e6e:	f001 fb8f 	bl	8012590 <Error_Handler>
  }
}
 8010e72:	bf00      	nop
 8010e74:	3790      	adds	r7, #144	@ 0x90
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}
 8010e7a:	bf00      	nop
 8010e7c:	01010000 	.word	0x01010000

08010e80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8010e80:	b580      	push	{r7, lr}
 8010e82:	b08a      	sub	sp, #40	@ 0x28
 8010e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8010e86:	f107 031c 	add.w	r3, r7, #28
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	601a      	str	r2, [r3, #0]
 8010e8e:	605a      	str	r2, [r3, #4]
 8010e90:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8010e92:	1d3b      	adds	r3, r7, #4
 8010e94:	2200      	movs	r2, #0
 8010e96:	601a      	str	r2, [r3, #0]
 8010e98:	605a      	str	r2, [r3, #4]
 8010e9a:	609a      	str	r2, [r3, #8]
 8010e9c:	60da      	str	r2, [r3, #12]
 8010e9e:	611a      	str	r2, [r3, #16]
 8010ea0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8010ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ea4:	4a2f      	ldr	r2, [pc, #188]	@ (8010f64 <MX_ADC1_Init+0xe4>)
 8010ea6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8010ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010eaa:	2200      	movs	r2, #0
 8010eac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8010eae:	4b2c      	ldr	r3, [pc, #176]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010eb0:	2200      	movs	r2, #0
 8010eb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8010eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010eb6:	2200      	movs	r2, #0
 8010eb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8010eba:	4b29      	ldr	r3, [pc, #164]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8010ec0:	4b27      	ldr	r3, [pc, #156]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ec2:	2204      	movs	r2, #4
 8010ec4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8010ec6:	4b26      	ldr	r3, [pc, #152]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ec8:	2200      	movs	r2, #0
 8010eca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8010ecc:	4b24      	ldr	r3, [pc, #144]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ece:	2200      	movs	r2, #0
 8010ed0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8010ed2:	4b23      	ldr	r3, [pc, #140]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ed4:	2201      	movs	r2, #1
 8010ed6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8010ed8:	4b21      	ldr	r3, [pc, #132]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010eda:	2200      	movs	r2, #0
 8010edc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8010ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8010ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ee8:	2200      	movs	r2, #0
 8010eea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8010eec:	4b1c      	ldr	r3, [pc, #112]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010eee:	2200      	movs	r2, #0
 8010ef0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8010ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010ef6:	2200      	movs	r2, #0
 8010ef8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8010efa:	4b19      	ldr	r3, [pc, #100]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010efc:	2200      	movs	r2, #0
 8010efe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8010f02:	4817      	ldr	r0, [pc, #92]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010f04:	f002 fc2c 	bl	8013760 <HAL_ADC_Init>
 8010f08:	4603      	mov	r3, r0
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d001      	beq.n	8010f12 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8010f0e:	f001 fb3f 	bl	8012590 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8010f12:	2300      	movs	r3, #0
 8010f14:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8010f16:	f107 031c 	add.w	r3, r7, #28
 8010f1a:	4619      	mov	r1, r3
 8010f1c:	4810      	ldr	r0, [pc, #64]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010f1e:	f003 f9a5 	bl	801426c <HAL_ADCEx_MultiModeConfigChannel>
 8010f22:	4603      	mov	r3, r0
 8010f24:	2b00      	cmp	r3, #0
 8010f26:	d001      	beq.n	8010f2c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8010f28:	f001 fb32 	bl	8012590 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8010f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8010f68 <MX_ADC1_Init+0xe8>)
 8010f2e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8010f30:	2306      	movs	r3, #6
 8010f32:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8010f34:	2300      	movs	r3, #0
 8010f36:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8010f38:	237f      	movs	r3, #127	@ 0x7f
 8010f3a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8010f3c:	2304      	movs	r3, #4
 8010f3e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8010f40:	2300      	movs	r3, #0
 8010f42:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8010f44:	1d3b      	adds	r3, r7, #4
 8010f46:	4619      	mov	r1, r3
 8010f48:	4805      	ldr	r0, [pc, #20]	@ (8010f60 <MX_ADC1_Init+0xe0>)
 8010f4a:	f002 fd5d 	bl	8013a08 <HAL_ADC_ConfigChannel>
 8010f4e:	4603      	mov	r3, r0
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d001      	beq.n	8010f58 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8010f54:	f001 fb1c 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8010f58:	bf00      	nop
 8010f5a:	3728      	adds	r7, #40	@ 0x28
 8010f5c:	46bd      	mov	sp, r7
 8010f5e:	bd80      	pop	{r7, pc}
 8010f60:	20002428 	.word	0x20002428
 8010f64:	50040000 	.word	0x50040000
 8010f68:	10c00010 	.word	0x10c00010

08010f6c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b086      	sub	sp, #24
 8010f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8010f72:	463b      	mov	r3, r7
 8010f74:	2200      	movs	r2, #0
 8010f76:	601a      	str	r2, [r3, #0]
 8010f78:	605a      	str	r2, [r3, #4]
 8010f7a:	609a      	str	r2, [r3, #8]
 8010f7c:	60da      	str	r2, [r3, #12]
 8010f7e:	611a      	str	r2, [r3, #16]
 8010f80:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8010f82:	4b29      	ldr	r3, [pc, #164]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010f84:	4a29      	ldr	r2, [pc, #164]	@ (801102c <MX_ADC2_Init+0xc0>)
 8010f86:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8010f88:	4b27      	ldr	r3, [pc, #156]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8010f8e:	4b26      	ldr	r3, [pc, #152]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010f90:	2200      	movs	r2, #0
 8010f92:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8010f94:	4b24      	ldr	r3, [pc, #144]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010f96:	2200      	movs	r2, #0
 8010f98:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8010f9a:	4b23      	ldr	r3, [pc, #140]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8010fa0:	4b21      	ldr	r3, [pc, #132]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fa2:	2204      	movs	r2, #4
 8010fa4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8010fa6:	4b20      	ldr	r3, [pc, #128]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fa8:	2200      	movs	r2, #0
 8010faa:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8010fac:	4b1e      	ldr	r3, [pc, #120]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fae:	2200      	movs	r2, #0
 8010fb0:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8010fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fb4:	2201      	movs	r2, #1
 8010fb6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8010fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fba:	2200      	movs	r2, #0
 8010fbc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8010fc0:	4b19      	ldr	r3, [pc, #100]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8010fc6:	4b18      	ldr	r3, [pc, #96]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fc8:	2200      	movs	r2, #0
 8010fca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8010fcc:	4b16      	ldr	r3, [pc, #88]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fce:	2200      	movs	r2, #0
 8010fd0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8010fd4:	4b14      	ldr	r3, [pc, #80]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8010fda:	4b13      	ldr	r3, [pc, #76]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fdc:	2200      	movs	r2, #0
 8010fde:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8010fe2:	4811      	ldr	r0, [pc, #68]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8010fe4:	f002 fbbc 	bl	8013760 <HAL_ADC_Init>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d001      	beq.n	8010ff2 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8010fee:	f001 facf 	bl	8012590 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8010ff2:	4b0f      	ldr	r3, [pc, #60]	@ (8011030 <MX_ADC2_Init+0xc4>)
 8010ff4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8010ff6:	2306      	movs	r3, #6
 8010ff8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8010ffe:	237f      	movs	r3, #127	@ 0x7f
 8011000:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8011002:	2304      	movs	r3, #4
 8011004:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8011006:	2300      	movs	r3, #0
 8011008:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 801100a:	463b      	mov	r3, r7
 801100c:	4619      	mov	r1, r3
 801100e:	4806      	ldr	r0, [pc, #24]	@ (8011028 <MX_ADC2_Init+0xbc>)
 8011010:	f002 fcfa 	bl	8013a08 <HAL_ADC_ConfigChannel>
 8011014:	4603      	mov	r3, r0
 8011016:	2b00      	cmp	r3, #0
 8011018:	d001      	beq.n	801101e <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 801101a:	f001 fab9 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 801101e:	bf00      	nop
 8011020:	3718      	adds	r7, #24
 8011022:	46bd      	mov	sp, r7
 8011024:	bd80      	pop	{r7, pc}
 8011026:	bf00      	nop
 8011028:	20002490 	.word	0x20002490
 801102c:	50040100 	.word	0x50040100
 8011030:	25b00200 	.word	0x25b00200

08011034 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8011034:	b580      	push	{r7, lr}
 8011036:	b086      	sub	sp, #24
 8011038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 801103a:	463b      	mov	r3, r7
 801103c:	2200      	movs	r2, #0
 801103e:	601a      	str	r2, [r3, #0]
 8011040:	605a      	str	r2, [r3, #4]
 8011042:	609a      	str	r2, [r3, #8]
 8011044:	60da      	str	r2, [r3, #12]
 8011046:	611a      	str	r2, [r3, #16]
 8011048:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 801104a:	4b29      	ldr	r3, [pc, #164]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 801104c:	4a29      	ldr	r2, [pc, #164]	@ (80110f4 <MX_ADC3_Init+0xc0>)
 801104e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8011050:	4b27      	ldr	r3, [pc, #156]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011052:	2200      	movs	r2, #0
 8011054:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8011056:	4b26      	ldr	r3, [pc, #152]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011058:	2200      	movs	r2, #0
 801105a:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 801105c:	4b24      	ldr	r3, [pc, #144]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 801105e:	2200      	movs	r2, #0
 8011060:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8011062:	4b23      	ldr	r3, [pc, #140]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011064:	2200      	movs	r2, #0
 8011066:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8011068:	4b21      	ldr	r3, [pc, #132]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 801106a:	2204      	movs	r2, #4
 801106c:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 801106e:	4b20      	ldr	r3, [pc, #128]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011070:	2200      	movs	r2, #0
 8011072:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8011074:	4b1e      	ldr	r3, [pc, #120]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011076:	2200      	movs	r2, #0
 8011078:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 801107a:	4b1d      	ldr	r3, [pc, #116]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 801107c:	2201      	movs	r2, #1
 801107e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8011080:	4b1b      	ldr	r3, [pc, #108]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011082:	2200      	movs	r2, #0
 8011084:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8011088:	4b19      	ldr	r3, [pc, #100]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 801108a:	2200      	movs	r2, #0
 801108c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 801108e:	4b18      	ldr	r3, [pc, #96]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011090:	2200      	movs	r2, #0
 8011092:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8011094:	4b16      	ldr	r3, [pc, #88]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 8011096:	2200      	movs	r2, #0
 8011098:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 801109c:	4b14      	ldr	r3, [pc, #80]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 801109e:	2200      	movs	r2, #0
 80110a0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 80110a2:	4b13      	ldr	r3, [pc, #76]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 80110a4:	2200      	movs	r2, #0
 80110a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80110aa:	4811      	ldr	r0, [pc, #68]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 80110ac:	f002 fb58 	bl	8013760 <HAL_ADC_Init>
 80110b0:	4603      	mov	r3, r0
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d001      	beq.n	80110ba <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 80110b6:	f001 fa6b 	bl	8012590 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80110ba:	4b0f      	ldr	r3, [pc, #60]	@ (80110f8 <MX_ADC3_Init+0xc4>)
 80110bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80110be:	2306      	movs	r3, #6
 80110c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80110c2:	2300      	movs	r3, #0
 80110c4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80110c6:	237f      	movs	r3, #127	@ 0x7f
 80110c8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80110ca:	2304      	movs	r3, #4
 80110cc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80110ce:	2300      	movs	r3, #0
 80110d0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80110d2:	463b      	mov	r3, r7
 80110d4:	4619      	mov	r1, r3
 80110d6:	4806      	ldr	r0, [pc, #24]	@ (80110f0 <MX_ADC3_Init+0xbc>)
 80110d8:	f002 fc96 	bl	8013a08 <HAL_ADC_ConfigChannel>
 80110dc:	4603      	mov	r3, r0
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d001      	beq.n	80110e6 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80110e2:	f001 fa55 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80110e6:	bf00      	nop
 80110e8:	3718      	adds	r7, #24
 80110ea:	46bd      	mov	sp, r7
 80110ec:	bd80      	pop	{r7, pc}
 80110ee:	bf00      	nop
 80110f0:	200024f8 	.word	0x200024f8
 80110f4:	50040200 	.word	0x50040200
 80110f8:	36902000 	.word	0x36902000

080110fc <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8011100:	4b16      	ldr	r3, [pc, #88]	@ (801115c <MX_DCMI_Init+0x60>)
 8011102:	4a17      	ldr	r2, [pc, #92]	@ (8011160 <MX_DCMI_Init+0x64>)
 8011104:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8011106:	4b15      	ldr	r3, [pc, #84]	@ (801115c <MX_DCMI_Init+0x60>)
 8011108:	2200      	movs	r2, #0
 801110a:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 801110c:	4b13      	ldr	r3, [pc, #76]	@ (801115c <MX_DCMI_Init+0x60>)
 801110e:	2200      	movs	r2, #0
 8011110:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 8011112:	4b12      	ldr	r3, [pc, #72]	@ (801115c <MX_DCMI_Init+0x60>)
 8011114:	2200      	movs	r2, #0
 8011116:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 8011118:	4b10      	ldr	r3, [pc, #64]	@ (801115c <MX_DCMI_Init+0x60>)
 801111a:	2200      	movs	r2, #0
 801111c:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 801111e:	4b0f      	ldr	r3, [pc, #60]	@ (801115c <MX_DCMI_Init+0x60>)
 8011120:	2200      	movs	r2, #0
 8011122:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8011124:	4b0d      	ldr	r3, [pc, #52]	@ (801115c <MX_DCMI_Init+0x60>)
 8011126:	2200      	movs	r2, #0
 8011128:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 801112a:	4b0c      	ldr	r3, [pc, #48]	@ (801115c <MX_DCMI_Init+0x60>)
 801112c:	2200      	movs	r2, #0
 801112e:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8011130:	4b0a      	ldr	r3, [pc, #40]	@ (801115c <MX_DCMI_Init+0x60>)
 8011132:	2200      	movs	r2, #0
 8011134:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8011136:	4b09      	ldr	r3, [pc, #36]	@ (801115c <MX_DCMI_Init+0x60>)
 8011138:	2200      	movs	r2, #0
 801113a:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 801113c:	4b07      	ldr	r3, [pc, #28]	@ (801115c <MX_DCMI_Init+0x60>)
 801113e:	2200      	movs	r2, #0
 8011140:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8011142:	4b06      	ldr	r3, [pc, #24]	@ (801115c <MX_DCMI_Init+0x60>)
 8011144:	2200      	movs	r2, #0
 8011146:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8011148:	4804      	ldr	r0, [pc, #16]	@ (801115c <MX_DCMI_Init+0x60>)
 801114a:	f003 fa51 	bl	80145f0 <HAL_DCMI_Init>
 801114e:	4603      	mov	r3, r0
 8011150:	2b00      	cmp	r3, #0
 8011152:	d001      	beq.n	8011158 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 8011154:	f001 fa1c 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8011158:	bf00      	nop
 801115a:	bd80      	pop	{r7, pc}
 801115c:	20002560 	.word	0x20002560
 8011160:	50050000 	.word	0x50050000

08011164 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8011168:	4b30      	ldr	r3, [pc, #192]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 801116a:	4a31      	ldr	r2, [pc, #196]	@ (8011230 <MX_DFSDM1_Init+0xcc>)
 801116c:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 801116e:	4b2f      	ldr	r3, [pc, #188]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 8011170:	2201      	movs	r2, #1
 8011172:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8011174:	4b2d      	ldr	r3, [pc, #180]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 8011176:	2200      	movs	r2, #0
 8011178:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 801117a:	4b2c      	ldr	r3, [pc, #176]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 801117c:	2202      	movs	r2, #2
 801117e:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8011180:	4b2a      	ldr	r3, [pc, #168]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 8011182:	2200      	movs	r2, #0
 8011184:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8011186:	4b29      	ldr	r3, [pc, #164]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 8011188:	2200      	movs	r2, #0
 801118a:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 801118c:	4b27      	ldr	r3, [pc, #156]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 801118e:	2200      	movs	r2, #0
 8011190:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8011192:	4b26      	ldr	r3, [pc, #152]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 8011194:	2200      	movs	r2, #0
 8011196:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8011198:	4b24      	ldr	r3, [pc, #144]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 801119a:	2204      	movs	r2, #4
 801119c:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 801119e:	4b23      	ldr	r3, [pc, #140]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 80111a0:	2200      	movs	r2, #0
 80111a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80111a4:	4b21      	ldr	r3, [pc, #132]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 80111a6:	2201      	movs	r2, #1
 80111a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80111aa:	4b20      	ldr	r3, [pc, #128]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 80111ac:	2200      	movs	r2, #0
 80111ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80111b0:	4b1e      	ldr	r3, [pc, #120]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 80111b2:	2200      	movs	r2, #0
 80111b4:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80111b6:	481d      	ldr	r0, [pc, #116]	@ (801122c <MX_DFSDM1_Init+0xc8>)
 80111b8:	f003 faa0 	bl	80146fc <HAL_DFSDM_ChannelInit>
 80111bc:	4603      	mov	r3, r0
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d001      	beq.n	80111c6 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80111c2:	f001 f9e5 	bl	8012590 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80111c6:	4b1b      	ldr	r3, [pc, #108]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111c8:	4a1b      	ldr	r2, [pc, #108]	@ (8011238 <MX_DFSDM1_Init+0xd4>)
 80111ca:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80111cc:	4b19      	ldr	r3, [pc, #100]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111ce:	2201      	movs	r2, #1
 80111d0:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80111d2:	4b18      	ldr	r3, [pc, #96]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111d4:	2200      	movs	r2, #0
 80111d6:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 80111d8:	4b16      	ldr	r3, [pc, #88]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111da:	2202      	movs	r2, #2
 80111dc:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80111de:	4b15      	ldr	r3, [pc, #84]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111e0:	2200      	movs	r2, #0
 80111e2:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80111e4:	4b13      	ldr	r3, [pc, #76]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111e6:	2200      	movs	r2, #0
 80111e8:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 80111ea:	4b12      	ldr	r3, [pc, #72]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80111f0:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80111f2:	4b10      	ldr	r3, [pc, #64]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111f4:	2200      	movs	r2, #0
 80111f6:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80111f8:	4b0e      	ldr	r3, [pc, #56]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 80111fa:	2204      	movs	r2, #4
 80111fc:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80111fe:	4b0d      	ldr	r3, [pc, #52]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 8011200:	2200      	movs	r2, #0
 8011202:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8011204:	4b0b      	ldr	r3, [pc, #44]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 8011206:	2201      	movs	r2, #1
 8011208:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 801120a:	4b0a      	ldr	r3, [pc, #40]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 801120c:	2200      	movs	r2, #0
 801120e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8011210:	4b08      	ldr	r3, [pc, #32]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 8011212:	2200      	movs	r2, #0
 8011214:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8011216:	4807      	ldr	r0, [pc, #28]	@ (8011234 <MX_DFSDM1_Init+0xd0>)
 8011218:	f003 fa70 	bl	80146fc <HAL_DFSDM_ChannelInit>
 801121c:	4603      	mov	r3, r0
 801121e:	2b00      	cmp	r3, #0
 8011220:	d001      	beq.n	8011226 <MX_DFSDM1_Init+0xc2>
  {
    Error_Handler();
 8011222:	f001 f9b5 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8011226:	bf00      	nop
 8011228:	bd80      	pop	{r7, pc}
 801122a:	bf00      	nop
 801122c:	200025c4 	.word	0x200025c4
 8011230:	40016020 	.word	0x40016020
 8011234:	200025fc 	.word	0x200025fc
 8011238:	40016040 	.word	0x40016040

0801123c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 801123c:	b580      	push	{r7, lr}
 801123e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8011240:	4b1b      	ldr	r3, [pc, #108]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011242:	4a1c      	ldr	r2, [pc, #112]	@ (80112b4 <MX_I2C1_Init+0x78>)
 8011244:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8011246:	4b1a      	ldr	r3, [pc, #104]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011248:	f640 6214 	movw	r2, #3604	@ 0xe14
 801124c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 801124e:	4b18      	ldr	r3, [pc, #96]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011250:	2200      	movs	r2, #0
 8011252:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8011254:	4b16      	ldr	r3, [pc, #88]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011256:	2201      	movs	r2, #1
 8011258:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 801125a:	4b15      	ldr	r3, [pc, #84]	@ (80112b0 <MX_I2C1_Init+0x74>)
 801125c:	2200      	movs	r2, #0
 801125e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8011260:	4b13      	ldr	r3, [pc, #76]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011262:	2200      	movs	r2, #0
 8011264:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8011266:	4b12      	ldr	r3, [pc, #72]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011268:	2200      	movs	r2, #0
 801126a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 801126c:	4b10      	ldr	r3, [pc, #64]	@ (80112b0 <MX_I2C1_Init+0x74>)
 801126e:	2200      	movs	r2, #0
 8011270:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8011272:	4b0f      	ldr	r3, [pc, #60]	@ (80112b0 <MX_I2C1_Init+0x74>)
 8011274:	2200      	movs	r2, #0
 8011276:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8011278:	480d      	ldr	r0, [pc, #52]	@ (80112b0 <MX_I2C1_Init+0x74>)
 801127a:	f003 fcf5 	bl	8014c68 <HAL_I2C_Init>
 801127e:	4603      	mov	r3, r0
 8011280:	2b00      	cmp	r3, #0
 8011282:	d001      	beq.n	8011288 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8011284:	f001 f984 	bl	8012590 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8011288:	2100      	movs	r1, #0
 801128a:	4809      	ldr	r0, [pc, #36]	@ (80112b0 <MX_I2C1_Init+0x74>)
 801128c:	f004 fafa 	bl	8015884 <HAL_I2CEx_ConfigAnalogFilter>
 8011290:	4603      	mov	r3, r0
 8011292:	2b00      	cmp	r3, #0
 8011294:	d001      	beq.n	801129a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8011296:	f001 f97b 	bl	8012590 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 801129a:	2100      	movs	r1, #0
 801129c:	4804      	ldr	r0, [pc, #16]	@ (80112b0 <MX_I2C1_Init+0x74>)
 801129e:	f004 fb3c 	bl	801591a <HAL_I2CEx_ConfigDigitalFilter>
 80112a2:	4603      	mov	r3, r0
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d001      	beq.n	80112ac <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80112a8:	f001 f972 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80112ac:	bf00      	nop
 80112ae:	bd80      	pop	{r7, pc}
 80112b0:	20002634 	.word	0x20002634
 80112b4:	40005400 	.word	0x40005400

080112b8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80112b8:	b580      	push	{r7, lr}
 80112ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80112bc:	4b1b      	ldr	r3, [pc, #108]	@ (801132c <MX_I2C2_Init+0x74>)
 80112be:	4a1c      	ldr	r2, [pc, #112]	@ (8011330 <MX_I2C2_Init+0x78>)
 80112c0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 80112c2:	4b1a      	ldr	r3, [pc, #104]	@ (801132c <MX_I2C2_Init+0x74>)
 80112c4:	4a1b      	ldr	r2, [pc, #108]	@ (8011334 <MX_I2C2_Init+0x7c>)
 80112c6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 100;
 80112c8:	4b18      	ldr	r3, [pc, #96]	@ (801132c <MX_I2C2_Init+0x74>)
 80112ca:	2264      	movs	r2, #100	@ 0x64
 80112cc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80112ce:	4b17      	ldr	r3, [pc, #92]	@ (801132c <MX_I2C2_Init+0x74>)
 80112d0:	2201      	movs	r2, #1
 80112d2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80112d4:	4b15      	ldr	r3, [pc, #84]	@ (801132c <MX_I2C2_Init+0x74>)
 80112d6:	2200      	movs	r2, #0
 80112d8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80112da:	4b14      	ldr	r3, [pc, #80]	@ (801132c <MX_I2C2_Init+0x74>)
 80112dc:	2200      	movs	r2, #0
 80112de:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80112e0:	4b12      	ldr	r3, [pc, #72]	@ (801132c <MX_I2C2_Init+0x74>)
 80112e2:	2200      	movs	r2, #0
 80112e4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80112e6:	4b11      	ldr	r3, [pc, #68]	@ (801132c <MX_I2C2_Init+0x74>)
 80112e8:	2200      	movs	r2, #0
 80112ea:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80112ec:	4b0f      	ldr	r3, [pc, #60]	@ (801132c <MX_I2C2_Init+0x74>)
 80112ee:	2200      	movs	r2, #0
 80112f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80112f2:	480e      	ldr	r0, [pc, #56]	@ (801132c <MX_I2C2_Init+0x74>)
 80112f4:	f003 fcb8 	bl	8014c68 <HAL_I2C_Init>
 80112f8:	4603      	mov	r3, r0
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d001      	beq.n	8011302 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80112fe:	f001 f947 	bl	8012590 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8011302:	2100      	movs	r1, #0
 8011304:	4809      	ldr	r0, [pc, #36]	@ (801132c <MX_I2C2_Init+0x74>)
 8011306:	f004 fabd 	bl	8015884 <HAL_I2CEx_ConfigAnalogFilter>
 801130a:	4603      	mov	r3, r0
 801130c:	2b00      	cmp	r3, #0
 801130e:	d001      	beq.n	8011314 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8011310:	f001 f93e 	bl	8012590 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8011314:	2100      	movs	r1, #0
 8011316:	4805      	ldr	r0, [pc, #20]	@ (801132c <MX_I2C2_Init+0x74>)
 8011318:	f004 faff 	bl	801591a <HAL_I2CEx_ConfigDigitalFilter>
 801131c:	4603      	mov	r3, r0
 801131e:	2b00      	cmp	r3, #0
 8011320:	d001      	beq.n	8011326 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8011322:	f001 f935 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8011326:	bf00      	nop
 8011328:	bd80      	pop	{r7, pc}
 801132a:	bf00      	nop
 801132c:	200026b8 	.word	0x200026b8
 8011330:	40005800 	.word	0x40005800
 8011334:	10d19ce4 	.word	0x10d19ce4

08011338 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8011338:	b580      	push	{r7, lr}
 801133a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 801133c:	4b12      	ldr	r3, [pc, #72]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 801133e:	4a13      	ldr	r2, [pc, #76]	@ (801138c <MX_LPUART1_UART_Init+0x54>)
 8011340:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8011342:	4b11      	ldr	r3, [pc, #68]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 8011344:	4a12      	ldr	r2, [pc, #72]	@ (8011390 <MX_LPUART1_UART_Init+0x58>)
 8011346:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8011348:	4b0f      	ldr	r3, [pc, #60]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 801134a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801134e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8011350:	4b0d      	ldr	r3, [pc, #52]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 8011352:	2200      	movs	r2, #0
 8011354:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8011356:	4b0c      	ldr	r3, [pc, #48]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 8011358:	2200      	movs	r2, #0
 801135a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 801135c:	4b0a      	ldr	r3, [pc, #40]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 801135e:	220c      	movs	r2, #12
 8011360:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8011362:	4b09      	ldr	r3, [pc, #36]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 8011364:	2200      	movs	r2, #0
 8011366:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8011368:	4b07      	ldr	r3, [pc, #28]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 801136a:	2200      	movs	r2, #0
 801136c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801136e:	4b06      	ldr	r3, [pc, #24]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 8011370:	2200      	movs	r2, #0
 8011372:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8011374:	4804      	ldr	r0, [pc, #16]	@ (8011388 <MX_LPUART1_UART_Init+0x50>)
 8011376:	f008 fad9 	bl	801992c <HAL_UART_Init>
 801137a:	4603      	mov	r3, r0
 801137c:	2b00      	cmp	r3, #0
 801137e:	d001      	beq.n	8011384 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8011380:	f001 f906 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8011384:	bf00      	nop
 8011386:	bd80      	pop	{r7, pc}
 8011388:	2000273c 	.word	0x2000273c
 801138c:	40008000 	.word	0x40008000
 8011390:	00033324 	.word	0x00033324

08011394 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8011394:	b580      	push	{r7, lr}
 8011396:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8011398:	4b13      	ldr	r3, [pc, #76]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 801139a:	4a14      	ldr	r2, [pc, #80]	@ (80113ec <MX_USART1_UART_Init+0x58>)
 801139c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 801139e:	4b12      	ldr	r3, [pc, #72]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113a0:	4a13      	ldr	r2, [pc, #76]	@ (80113f0 <MX_USART1_UART_Init+0x5c>)
 80113a2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80113a4:	4b10      	ldr	r3, [pc, #64]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113a6:	2200      	movs	r2, #0
 80113a8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80113aa:	4b0f      	ldr	r3, [pc, #60]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113ac:	2200      	movs	r2, #0
 80113ae:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80113b0:	4b0d      	ldr	r3, [pc, #52]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113b2:	2200      	movs	r2, #0
 80113b4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80113b6:	4b0c      	ldr	r3, [pc, #48]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113b8:	220c      	movs	r2, #12
 80113ba:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80113bc:	4b0a      	ldr	r3, [pc, #40]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113be:	2200      	movs	r2, #0
 80113c0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80113c2:	4b09      	ldr	r3, [pc, #36]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113c4:	2200      	movs	r2, #0
 80113c6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80113c8:	4b07      	ldr	r3, [pc, #28]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113ca:	2200      	movs	r2, #0
 80113cc:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80113ce:	4b06      	ldr	r3, [pc, #24]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113d0:	2200      	movs	r2, #0
 80113d2:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80113d4:	4804      	ldr	r0, [pc, #16]	@ (80113e8 <MX_USART1_UART_Init+0x54>)
 80113d6:	f008 faa9 	bl	801992c <HAL_UART_Init>
 80113da:	4603      	mov	r3, r0
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d001      	beq.n	80113e4 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 80113e0:	f001 f8d6 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80113e4:	bf00      	nop
 80113e6:	bd80      	pop	{r7, pc}
 80113e8:	200027f4 	.word	0x200027f4
 80113ec:	40013800 	.word	0x40013800
 80113f0:	000f4240 	.word	0x000f4240

080113f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80113f4:	b580      	push	{r7, lr}
 80113f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80113f8:	4b13      	ldr	r3, [pc, #76]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 80113fa:	4a14      	ldr	r2, [pc, #80]	@ (801144c <MX_USART2_UART_Init+0x58>)
 80113fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 80113fe:	4b12      	ldr	r3, [pc, #72]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011400:	4a13      	ldr	r2, [pc, #76]	@ (8011450 <MX_USART2_UART_Init+0x5c>)
 8011402:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8011404:	4b10      	ldr	r3, [pc, #64]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011406:	2200      	movs	r2, #0
 8011408:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 801140a:	4b0f      	ldr	r3, [pc, #60]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 801140c:	2200      	movs	r2, #0
 801140e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8011410:	4b0d      	ldr	r3, [pc, #52]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011412:	2200      	movs	r2, #0
 8011414:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011416:	4b0c      	ldr	r3, [pc, #48]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011418:	220c      	movs	r2, #12
 801141a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 801141c:	4b0a      	ldr	r3, [pc, #40]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 801141e:	2200      	movs	r2, #0
 8011420:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8011422:	4b09      	ldr	r3, [pc, #36]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011424:	2200      	movs	r2, #0
 8011426:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8011428:	4b07      	ldr	r3, [pc, #28]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 801142a:	2200      	movs	r2, #0
 801142c:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 801142e:	4b06      	ldr	r3, [pc, #24]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011430:	2200      	movs	r2, #0
 8011432:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8011434:	4804      	ldr	r0, [pc, #16]	@ (8011448 <MX_USART2_UART_Init+0x54>)
 8011436:	f008 fa79 	bl	801992c <HAL_UART_Init>
 801143a:	4603      	mov	r3, r0
 801143c:	2b00      	cmp	r3, #0
 801143e:	d001      	beq.n	8011444 <MX_USART2_UART_Init+0x50>
  {
    Error_Handler();
 8011440:	f001 f8a6 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8011444:	bf00      	nop
 8011446:	bd80      	pop	{r7, pc}
 8011448:	200028ac 	.word	0x200028ac
 801144c:	40004400 	.word	0x40004400
 8011450:	000f4240 	.word	0x000f4240

08011454 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8011454:	b580      	push	{r7, lr}
 8011456:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8011458:	4b12      	ldr	r3, [pc, #72]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 801145a:	4a13      	ldr	r2, [pc, #76]	@ (80114a8 <MX_QUADSPI_Init+0x54>)
 801145c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 801145e:	4b11      	ldr	r3, [pc, #68]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 8011460:	2202      	movs	r2, #2
 8011462:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8011464:	4b0f      	ldr	r3, [pc, #60]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 8011466:	2204      	movs	r2, #4
 8011468:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 801146a:	4b0e      	ldr	r3, [pc, #56]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 801146c:	2210      	movs	r2, #16
 801146e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8011470:	4b0c      	ldr	r3, [pc, #48]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 8011472:	2217      	movs	r2, #23
 8011474:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8011476:	4b0b      	ldr	r3, [pc, #44]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 8011478:	2200      	movs	r2, #0
 801147a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 801147c:	4b09      	ldr	r3, [pc, #36]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 801147e:	2200      	movs	r2, #0
 8011480:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8011482:	4b08      	ldr	r3, [pc, #32]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 8011484:	2200      	movs	r2, #0
 8011486:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8011488:	4b06      	ldr	r3, [pc, #24]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 801148a:	2200      	movs	r2, #0
 801148c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 801148e:	4805      	ldr	r0, [pc, #20]	@ (80114a4 <MX_QUADSPI_Init+0x50>)
 8011490:	f005 fcaa 	bl	8016de8 <HAL_QSPI_Init>
 8011494:	4603      	mov	r3, r0
 8011496:	2b00      	cmp	r3, #0
 8011498:	d001      	beq.n	801149e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 801149a:	f001 f879 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 801149e:	bf00      	nop
 80114a0:	bd80      	pop	{r7, pc}
 80114a2:	bf00      	nop
 80114a4:	20002964 	.word	0x20002964
 80114a8:	a0001000 	.word	0xa0001000

080114ac <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 80114ac:	b580      	push	{r7, lr}
 80114ae:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 80114b0:	4b4d      	ldr	r3, [pc, #308]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114b2:	4a4e      	ldr	r2, [pc, #312]	@ (80115ec <MX_SAI1_Init+0x140>)
 80114b4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 80114b6:	4b4c      	ldr	r3, [pc, #304]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114b8:	2200      	movs	r2, #0
 80114ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 80114bc:	4b4a      	ldr	r3, [pc, #296]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114be:	2200      	movs	r2, #0
 80114c0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 80114c2:	4b49      	ldr	r3, [pc, #292]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114c4:	2240      	movs	r2, #64	@ 0x40
 80114c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80114c8:	4b47      	ldr	r3, [pc, #284]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114ca:	2200      	movs	r2, #0
 80114cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80114ce:	4b46      	ldr	r3, [pc, #280]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114d0:	2200      	movs	r2, #0
 80114d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 80114d4:	4b44      	ldr	r3, [pc, #272]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114d6:	2200      	movs	r2, #0
 80114d8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80114da:	4b43      	ldr	r3, [pc, #268]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114dc:	2200      	movs	r2, #0
 80114de:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80114e0:	4b41      	ldr	r3, [pc, #260]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114e2:	2200      	movs	r2, #0
 80114e4:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80114e6:	4b40      	ldr	r3, [pc, #256]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114e8:	2200      	movs	r2, #0
 80114ea:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80114ec:	4b3e      	ldr	r3, [pc, #248]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114ee:	4a40      	ldr	r2, [pc, #256]	@ (80115f0 <MX_SAI1_Init+0x144>)
 80114f0:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80114f2:	4b3d      	ldr	r3, [pc, #244]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114f4:	2200      	movs	r2, #0
 80114f6:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80114f8:	4b3b      	ldr	r3, [pc, #236]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 80114fa:	2200      	movs	r2, #0
 80114fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80114fe:	4b3a      	ldr	r3, [pc, #232]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011500:	2200      	movs	r2, #0
 8011502:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8011504:	4b38      	ldr	r3, [pc, #224]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011506:	2200      	movs	r2, #0
 8011508:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 801150a:	4b37      	ldr	r3, [pc, #220]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 801150c:	2208      	movs	r2, #8
 801150e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8011510:	4b35      	ldr	r3, [pc, #212]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011512:	2201      	movs	r2, #1
 8011514:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8011516:	4b34      	ldr	r3, [pc, #208]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011518:	2200      	movs	r2, #0
 801151a:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 801151c:	4b32      	ldr	r3, [pc, #200]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 801151e:	2200      	movs	r2, #0
 8011520:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8011522:	4b31      	ldr	r3, [pc, #196]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011524:	2200      	movs	r2, #0
 8011526:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8011528:	4b2f      	ldr	r3, [pc, #188]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 801152a:	2200      	movs	r2, #0
 801152c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 801152e:	4b2e      	ldr	r3, [pc, #184]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011530:	2200      	movs	r2, #0
 8011532:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8011534:	4b2c      	ldr	r3, [pc, #176]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011536:	2201      	movs	r2, #1
 8011538:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 801153a:	4b2b      	ldr	r3, [pc, #172]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 801153c:	2200      	movs	r2, #0
 801153e:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8011540:	4829      	ldr	r0, [pc, #164]	@ (80115e8 <MX_SAI1_Init+0x13c>)
 8011542:	f007 fed5 	bl	80192f0 <HAL_SAI_Init>
 8011546:	4603      	mov	r3, r0
 8011548:	2b00      	cmp	r3, #0
 801154a:	d001      	beq.n	8011550 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 801154c:	f001 f820 	bl	8012590 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8011550:	4b28      	ldr	r3, [pc, #160]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011552:	4a29      	ldr	r2, [pc, #164]	@ (80115f8 <MX_SAI1_Init+0x14c>)
 8011554:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8011556:	4b27      	ldr	r3, [pc, #156]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011558:	2200      	movs	r2, #0
 801155a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 801155c:	4b25      	ldr	r3, [pc, #148]	@ (80115f4 <MX_SAI1_Init+0x148>)
 801155e:	2203      	movs	r2, #3
 8011560:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8011562:	4b24      	ldr	r3, [pc, #144]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011564:	2240      	movs	r2, #64	@ 0x40
 8011566:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8011568:	4b22      	ldr	r3, [pc, #136]	@ (80115f4 <MX_SAI1_Init+0x148>)
 801156a:	2200      	movs	r2, #0
 801156c:	639a      	str	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 801156e:	4b21      	ldr	r3, [pc, #132]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011570:	2200      	movs	r2, #0
 8011572:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8011574:	4b1f      	ldr	r3, [pc, #124]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011576:	2201      	movs	r2, #1
 8011578:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 801157a:	4b1e      	ldr	r3, [pc, #120]	@ (80115f4 <MX_SAI1_Init+0x148>)
 801157c:	2200      	movs	r2, #0
 801157e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8011580:	4b1c      	ldr	r3, [pc, #112]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011582:	2200      	movs	r2, #0
 8011584:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8011586:	4b1b      	ldr	r3, [pc, #108]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011588:	2200      	movs	r2, #0
 801158a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 801158c:	4b19      	ldr	r3, [pc, #100]	@ (80115f4 <MX_SAI1_Init+0x148>)
 801158e:	2200      	movs	r2, #0
 8011590:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8011592:	4b18      	ldr	r3, [pc, #96]	@ (80115f4 <MX_SAI1_Init+0x148>)
 8011594:	2200      	movs	r2, #0
 8011596:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8011598:	4b16      	ldr	r3, [pc, #88]	@ (80115f4 <MX_SAI1_Init+0x148>)
 801159a:	2200      	movs	r2, #0
 801159c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 801159e:	4b15      	ldr	r3, [pc, #84]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115a0:	2208      	movs	r2, #8
 80115a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 80115a4:	4b13      	ldr	r3, [pc, #76]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115a6:	2201      	movs	r2, #1
 80115a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80115aa:	4b12      	ldr	r3, [pc, #72]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115ac:	2200      	movs	r2, #0
 80115ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80115b0:	4b10      	ldr	r3, [pc, #64]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115b2:	2200      	movs	r2, #0
 80115b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80115b6:	4b0f      	ldr	r3, [pc, #60]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115b8:	2200      	movs	r2, #0
 80115ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 80115bc:	4b0d      	ldr	r3, [pc, #52]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115be:	2200      	movs	r2, #0
 80115c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80115c2:	4b0c      	ldr	r3, [pc, #48]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115c4:	2200      	movs	r2, #0
 80115c6:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 80115c8:	4b0a      	ldr	r3, [pc, #40]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115ca:	2201      	movs	r2, #1
 80115cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 80115ce:	4b09      	ldr	r3, [pc, #36]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115d0:	2200      	movs	r2, #0
 80115d2:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 80115d4:	4807      	ldr	r0, [pc, #28]	@ (80115f4 <MX_SAI1_Init+0x148>)
 80115d6:	f007 fe8b 	bl	80192f0 <HAL_SAI_Init>
 80115da:	4603      	mov	r3, r0
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d001      	beq.n	80115e4 <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 80115e0:	f000 ffd6 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 80115e4:	bf00      	nop
 80115e6:	bd80      	pop	{r7, pc}
 80115e8:	200029b0 	.word	0x200029b0
 80115ec:	40015404 	.word	0x40015404
 80115f0:	0002ee00 	.word	0x0002ee00
 80115f4:	20002a34 	.word	0x20002a34
 80115f8:	40015424 	.word	0x40015424

080115fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80115fc:	b580      	push	{r7, lr}
 80115fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8011600:	4b1b      	ldr	r3, [pc, #108]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011602:	4a1c      	ldr	r2, [pc, #112]	@ (8011674 <MX_SPI1_Init+0x78>)
 8011604:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8011606:	4b1a      	ldr	r3, [pc, #104]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011608:	f44f 7282 	mov.w	r2, #260	@ 0x104
 801160c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 801160e:	4b18      	ldr	r3, [pc, #96]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011610:	2200      	movs	r2, #0
 8011612:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8011614:	4b16      	ldr	r3, [pc, #88]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011616:	f44f 7240 	mov.w	r2, #768	@ 0x300
 801161a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 801161c:	4b14      	ldr	r3, [pc, #80]	@ (8011670 <MX_SPI1_Init+0x74>)
 801161e:	2200      	movs	r2, #0
 8011620:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8011622:	4b13      	ldr	r3, [pc, #76]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011624:	2200      	movs	r2, #0
 8011626:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8011628:	4b11      	ldr	r3, [pc, #68]	@ (8011670 <MX_SPI1_Init+0x74>)
 801162a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801162e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8011630:	4b0f      	ldr	r3, [pc, #60]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011632:	2200      	movs	r2, #0
 8011634:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011636:	4b0e      	ldr	r3, [pc, #56]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011638:	2200      	movs	r2, #0
 801163a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 801163c:	4b0c      	ldr	r3, [pc, #48]	@ (8011670 <MX_SPI1_Init+0x74>)
 801163e:	2200      	movs	r2, #0
 8011640:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011642:	4b0b      	ldr	r3, [pc, #44]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011644:	2200      	movs	r2, #0
 8011646:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8011648:	4b09      	ldr	r3, [pc, #36]	@ (8011670 <MX_SPI1_Init+0x74>)
 801164a:	2207      	movs	r2, #7
 801164c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 801164e:	4b08      	ldr	r3, [pc, #32]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011650:	2200      	movs	r2, #0
 8011652:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8011654:	4b06      	ldr	r3, [pc, #24]	@ (8011670 <MX_SPI1_Init+0x74>)
 8011656:	2208      	movs	r2, #8
 8011658:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 801165a:	4805      	ldr	r0, [pc, #20]	@ (8011670 <MX_SPI1_Init+0x74>)
 801165c:	f007 fff4 	bl	8019648 <HAL_SPI_Init>
 8011660:	4603      	mov	r3, r0
 8011662:	2b00      	cmp	r3, #0
 8011664:	d001      	beq.n	801166a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8011666:	f000 ff93 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 801166a:	bf00      	nop
 801166c:	bd80      	pop	{r7, pc}
 801166e:	bf00      	nop
 8011670:	20002ab8 	.word	0x20002ab8
 8011674:	40013000 	.word	0x40013000

08011678 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8011678:	b580      	push	{r7, lr}
 801167a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 801167c:	4b1b      	ldr	r3, [pc, #108]	@ (80116ec <MX_SPI2_Init+0x74>)
 801167e:	4a1c      	ldr	r2, [pc, #112]	@ (80116f0 <MX_SPI2_Init+0x78>)
 8011680:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8011682:	4b1a      	ldr	r3, [pc, #104]	@ (80116ec <MX_SPI2_Init+0x74>)
 8011684:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8011688:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 801168a:	4b18      	ldr	r3, [pc, #96]	@ (80116ec <MX_SPI2_Init+0x74>)
 801168c:	2200      	movs	r2, #0
 801168e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8011690:	4b16      	ldr	r3, [pc, #88]	@ (80116ec <MX_SPI2_Init+0x74>)
 8011692:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8011696:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8011698:	4b14      	ldr	r3, [pc, #80]	@ (80116ec <MX_SPI2_Init+0x74>)
 801169a:	2200      	movs	r2, #0
 801169c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 801169e:	4b13      	ldr	r3, [pc, #76]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116a0:	2200      	movs	r2, #0
 80116a2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80116a4:	4b11      	ldr	r3, [pc, #68]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80116aa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80116ac:	4b0f      	ldr	r3, [pc, #60]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116ae:	2200      	movs	r2, #0
 80116b0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80116b2:	4b0e      	ldr	r3, [pc, #56]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116b4:	2200      	movs	r2, #0
 80116b6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80116b8:	4b0c      	ldr	r3, [pc, #48]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116ba:	2200      	movs	r2, #0
 80116bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80116be:	4b0b      	ldr	r3, [pc, #44]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116c0:	2200      	movs	r2, #0
 80116c2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80116c4:	4b09      	ldr	r3, [pc, #36]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116c6:	2207      	movs	r2, #7
 80116c8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80116ca:	4b08      	ldr	r3, [pc, #32]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116cc:	2200      	movs	r2, #0
 80116ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80116d0:	4b06      	ldr	r3, [pc, #24]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116d2:	2208      	movs	r2, #8
 80116d4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80116d6:	4805      	ldr	r0, [pc, #20]	@ (80116ec <MX_SPI2_Init+0x74>)
 80116d8:	f007 ffb6 	bl	8019648 <HAL_SPI_Init>
 80116dc:	4603      	mov	r3, r0
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d001      	beq.n	80116e6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80116e2:	f000 ff55 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80116e6:	bf00      	nop
 80116e8:	bd80      	pop	{r7, pc}
 80116ea:	bf00      	nop
 80116ec:	20002b44 	.word	0x20002b44
 80116f0:	40003800 	.word	0x40003800

080116f4 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80116f4:	b580      	push	{r7, lr}
 80116f6:	b088      	sub	sp, #32
 80116f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 80116fa:	463b      	mov	r3, r7
 80116fc:	2220      	movs	r2, #32
 80116fe:	2100      	movs	r1, #0
 8011700:	4618      	mov	r0, r3
 8011702:	f020 fb6d 	bl	8031de0 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8011706:	4b4f      	ldr	r3, [pc, #316]	@ (8011844 <MX_FMC_Init+0x150>)
 8011708:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 801170c:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 801170e:	4b4d      	ldr	r3, [pc, #308]	@ (8011844 <MX_FMC_Init+0x150>)
 8011710:	4a4d      	ldr	r2, [pc, #308]	@ (8011848 <MX_FMC_Init+0x154>)
 8011712:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK2;
 8011714:	4b4b      	ldr	r3, [pc, #300]	@ (8011844 <MX_FMC_Init+0x150>)
 8011716:	2202      	movs	r2, #2
 8011718:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 801171a:	4b4a      	ldr	r3, [pc, #296]	@ (8011844 <MX_FMC_Init+0x150>)
 801171c:	2200      	movs	r2, #0
 801171e:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 8011720:	4b48      	ldr	r3, [pc, #288]	@ (8011844 <MX_FMC_Init+0x150>)
 8011722:	2200      	movs	r2, #0
 8011724:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8011726:	4b47      	ldr	r3, [pc, #284]	@ (8011844 <MX_FMC_Init+0x150>)
 8011728:	2210      	movs	r2, #16
 801172a:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 801172c:	4b45      	ldr	r3, [pc, #276]	@ (8011844 <MX_FMC_Init+0x150>)
 801172e:	2200      	movs	r2, #0
 8011730:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8011732:	4b44      	ldr	r3, [pc, #272]	@ (8011844 <MX_FMC_Init+0x150>)
 8011734:	2200      	movs	r2, #0
 8011736:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8011738:	4b42      	ldr	r3, [pc, #264]	@ (8011844 <MX_FMC_Init+0x150>)
 801173a:	2200      	movs	r2, #0
 801173c:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 801173e:	4b41      	ldr	r3, [pc, #260]	@ (8011844 <MX_FMC_Init+0x150>)
 8011740:	2200      	movs	r2, #0
 8011742:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8011744:	4b3f      	ldr	r3, [pc, #252]	@ (8011844 <MX_FMC_Init+0x150>)
 8011746:	2200      	movs	r2, #0
 8011748:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 801174a:	4b3e      	ldr	r3, [pc, #248]	@ (8011844 <MX_FMC_Init+0x150>)
 801174c:	2200      	movs	r2, #0
 801174e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8011750:	4b3c      	ldr	r3, [pc, #240]	@ (8011844 <MX_FMC_Init+0x150>)
 8011752:	2200      	movs	r2, #0
 8011754:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8011756:	4b3b      	ldr	r3, [pc, #236]	@ (8011844 <MX_FMC_Init+0x150>)
 8011758:	2200      	movs	r2, #0
 801175a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 801175c:	4b39      	ldr	r3, [pc, #228]	@ (8011844 <MX_FMC_Init+0x150>)
 801175e:	2200      	movs	r2, #0
 8011760:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8011762:	4b38      	ldr	r3, [pc, #224]	@ (8011844 <MX_FMC_Init+0x150>)
 8011764:	2200      	movs	r2, #0
 8011766:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8011768:	4b36      	ldr	r3, [pc, #216]	@ (8011844 <MX_FMC_Init+0x150>)
 801176a:	2200      	movs	r2, #0
 801176c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 801176e:	230f      	movs	r3, #15
 8011770:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 8011772:	230f      	movs	r3, #15
 8011774:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8011776:	23ff      	movs	r3, #255	@ 0xff
 8011778:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 801177a:	230f      	movs	r3, #15
 801177c:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 801177e:	2310      	movs	r3, #16
 8011780:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8011782:	2311      	movs	r3, #17
 8011784:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8011786:	2300      	movs	r3, #0
 8011788:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 801178a:	463b      	mov	r3, r7
 801178c:	2200      	movs	r2, #0
 801178e:	4619      	mov	r1, r3
 8011790:	482c      	ldr	r0, [pc, #176]	@ (8011844 <MX_FMC_Init+0x150>)
 8011792:	f008 f883 	bl	801989c <HAL_SRAM_Init>
 8011796:	4603      	mov	r3, r0
 8011798:	2b00      	cmp	r3, #0
 801179a:	d001      	beq.n	80117a0 <MX_FMC_Init+0xac>
  {
    Error_Handler( );
 801179c:	f000 fef8 	bl	8012590 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FMC_NORSRAM_DEVICE;
 80117a0:	4b2a      	ldr	r3, [pc, #168]	@ (801184c <MX_FMC_Init+0x158>)
 80117a2:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 80117a6:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 80117a8:	4b28      	ldr	r3, [pc, #160]	@ (801184c <MX_FMC_Init+0x158>)
 80117aa:	4a27      	ldr	r2, [pc, #156]	@ (8011848 <MX_FMC_Init+0x154>)
 80117ac:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FMC_NORSRAM_BANK1;
 80117ae:	4b27      	ldr	r3, [pc, #156]	@ (801184c <MX_FMC_Init+0x158>)
 80117b0:	2200      	movs	r2, #0
 80117b2:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 80117b4:	4b25      	ldr	r3, [pc, #148]	@ (801184c <MX_FMC_Init+0x158>)
 80117b6:	2200      	movs	r2, #0
 80117b8:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 80117ba:	4b24      	ldr	r3, [pc, #144]	@ (801184c <MX_FMC_Init+0x158>)
 80117bc:	2200      	movs	r2, #0
 80117be:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80117c0:	4b22      	ldr	r3, [pc, #136]	@ (801184c <MX_FMC_Init+0x158>)
 80117c2:	2210      	movs	r2, #16
 80117c4:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 80117c6:	4b21      	ldr	r3, [pc, #132]	@ (801184c <MX_FMC_Init+0x158>)
 80117c8:	2200      	movs	r2, #0
 80117ca:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80117cc:	4b1f      	ldr	r3, [pc, #124]	@ (801184c <MX_FMC_Init+0x158>)
 80117ce:	2200      	movs	r2, #0
 80117d0:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 80117d2:	4b1e      	ldr	r3, [pc, #120]	@ (801184c <MX_FMC_Init+0x158>)
 80117d4:	2200      	movs	r2, #0
 80117d6:	621a      	str	r2, [r3, #32]
  hsram2.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 80117d8:	4b1c      	ldr	r3, [pc, #112]	@ (801184c <MX_FMC_Init+0x158>)
 80117da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80117de:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram2.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 80117e0:	4b1a      	ldr	r3, [pc, #104]	@ (801184c <MX_FMC_Init+0x158>)
 80117e2:	2200      	movs	r2, #0
 80117e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram2.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80117e6:	4b19      	ldr	r3, [pc, #100]	@ (801184c <MX_FMC_Init+0x158>)
 80117e8:	2200      	movs	r2, #0
 80117ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram2.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80117ec:	4b17      	ldr	r3, [pc, #92]	@ (801184c <MX_FMC_Init+0x158>)
 80117ee:	2200      	movs	r2, #0
 80117f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram2.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 80117f2:	4b16      	ldr	r3, [pc, #88]	@ (801184c <MX_FMC_Init+0x158>)
 80117f4:	2200      	movs	r2, #0
 80117f6:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram2.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80117f8:	4b14      	ldr	r3, [pc, #80]	@ (801184c <MX_FMC_Init+0x158>)
 80117fa:	2200      	movs	r2, #0
 80117fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram2.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80117fe:	4b13      	ldr	r3, [pc, #76]	@ (801184c <MX_FMC_Init+0x158>)
 8011800:	2200      	movs	r2, #0
 8011802:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsram2.Init.PageSize = FMC_PAGE_SIZE_NONE;
 8011804:	4b11      	ldr	r3, [pc, #68]	@ (801184c <MX_FMC_Init+0x158>)
 8011806:	2200      	movs	r2, #0
 8011808:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 801180a:	230f      	movs	r3, #15
 801180c:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 801180e:	230f      	movs	r3, #15
 8011810:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 8011812:	23ff      	movs	r3, #255	@ 0xff
 8011814:	60bb      	str	r3, [r7, #8]
  Timing.BusTurnAroundDuration = 15;
 8011816:	230f      	movs	r3, #15
 8011818:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 801181a:	2310      	movs	r3, #16
 801181c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 801181e:	2311      	movs	r3, #17
 8011820:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 8011822:	2300      	movs	r3, #0
 8011824:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 8011826:	463b      	mov	r3, r7
 8011828:	2200      	movs	r2, #0
 801182a:	4619      	mov	r1, r3
 801182c:	4807      	ldr	r0, [pc, #28]	@ (801184c <MX_FMC_Init+0x158>)
 801182e:	f008 f835 	bl	801989c <HAL_SRAM_Init>
 8011832:	4603      	mov	r3, r0
 8011834:	2b00      	cmp	r3, #0
 8011836:	d001      	beq.n	801183c <MX_FMC_Init+0x148>
  {
    Error_Handler( );
 8011838:	f000 feaa 	bl	8012590 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 801183c:	bf00      	nop
 801183e:	3720      	adds	r7, #32
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}
 8011844:	20002bd0 	.word	0x20002bd0
 8011848:	a0000104 	.word	0xa0000104
 801184c:	20002c20 	.word	0x20002c20

08011850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8011850:	b580      	push	{r7, lr}
 8011852:	b08e      	sub	sp, #56	@ 0x38
 8011854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011856:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801185a:	2200      	movs	r2, #0
 801185c:	601a      	str	r2, [r3, #0]
 801185e:	605a      	str	r2, [r3, #4]
 8011860:	609a      	str	r2, [r3, #8]
 8011862:	60da      	str	r2, [r3, #12]
 8011864:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8011866:	4baf      	ldr	r3, [pc, #700]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801186a:	4aae      	ldr	r2, [pc, #696]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 801186c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8011872:	4bac      	ldr	r3, [pc, #688]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801187a:	623b      	str	r3, [r7, #32]
 801187c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 801187e:	4ba9      	ldr	r3, [pc, #676]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011882:	4aa8      	ldr	r2, [pc, #672]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801188a:	4ba6      	ldr	r3, [pc, #664]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 801188c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801188e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011892:	61fb      	str	r3, [r7, #28]
 8011894:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8011896:	4ba3      	ldr	r3, [pc, #652]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801189a:	4aa2      	ldr	r2, [pc, #648]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 801189c:	f043 0310 	orr.w	r3, r3, #16
 80118a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80118a2:	4ba0      	ldr	r3, [pc, #640]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118a6:	f003 0310 	and.w	r3, r3, #16
 80118aa:	61bb      	str	r3, [r7, #24]
 80118ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80118ae:	4b9d      	ldr	r3, [pc, #628]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118b2:	4a9c      	ldr	r2, [pc, #624]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118b4:	f043 0302 	orr.w	r3, r3, #2
 80118b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80118ba:	4b9a      	ldr	r3, [pc, #616]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118be:	f003 0302 	and.w	r3, r3, #2
 80118c2:	617b      	str	r3, [r7, #20]
 80118c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80118c6:	4b97      	ldr	r3, [pc, #604]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118ca:	4a96      	ldr	r2, [pc, #600]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118cc:	f043 0301 	orr.w	r3, r3, #1
 80118d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80118d2:	4b94      	ldr	r3, [pc, #592]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118d6:	f003 0301 	and.w	r3, r3, #1
 80118da:	613b      	str	r3, [r7, #16]
 80118dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80118de:	4b91      	ldr	r3, [pc, #580]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118e2:	4a90      	ldr	r2, [pc, #576]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80118e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80118ea:	4b8e      	ldr	r3, [pc, #568]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80118f2:	60fb      	str	r3, [r7, #12]
 80118f4:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80118f6:	f005 fa67 	bl	8016dc8 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80118fa:	4b8a      	ldr	r3, [pc, #552]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 80118fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80118fe:	4a89      	ldr	r2, [pc, #548]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011900:	f043 0308 	orr.w	r3, r3, #8
 8011904:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8011906:	4b87      	ldr	r3, [pc, #540]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801190a:	f003 0308 	and.w	r3, r3, #8
 801190e:	60bb      	str	r3, [r7, #8]
 8011910:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8011912:	4b84      	ldr	r3, [pc, #528]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011916:	4a83      	ldr	r2, [pc, #524]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011918:	f043 0304 	orr.w	r3, r3, #4
 801191c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801191e:	4b81      	ldr	r3, [pc, #516]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011922:	f003 0304 	and.w	r3, r3, #4
 8011926:	607b      	str	r3, [r7, #4]
 8011928:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 801192a:	4b7e      	ldr	r3, [pc, #504]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 801192c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801192e:	4a7d      	ldr	r2, [pc, #500]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011930:	f043 0320 	orr.w	r3, r3, #32
 8011934:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8011936:	4b7b      	ldr	r3, [pc, #492]	@ (8011b24 <MX_GPIO_Init+0x2d4>)
 8011938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801193a:	f003 0320 	and.w	r3, r3, #32
 801193e:	603b      	str	r3, [r7, #0]
 8011940:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 8011942:	2200      	movs	r2, #0
 8011944:	2101      	movs	r1, #1
 8011946:	4878      	ldr	r0, [pc, #480]	@ (8011b28 <MX_GPIO_Init+0x2d8>)
 8011948:	f003 f976 	bl	8014c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 801194c:	2200      	movs	r2, #0
 801194e:	2143      	movs	r1, #67	@ 0x43
 8011950:	4876      	ldr	r0, [pc, #472]	@ (8011b2c <MX_GPIO_Init+0x2dc>)
 8011952:	f003 f971 	bl	8014c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8011956:	2200      	movs	r2, #0
 8011958:	2140      	movs	r1, #64	@ 0x40
 801195a:	4875      	ldr	r0, [pc, #468]	@ (8011b30 <MX_GPIO_Init+0x2e0>)
 801195c:	f003 f96c 	bl	8014c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8011960:	2200      	movs	r2, #0
 8011962:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8011966:	4873      	ldr	r0, [pc, #460]	@ (8011b34 <MX_GPIO_Init+0x2e4>)
 8011968:	f003 f966 	bl	8014c38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_DOWN_Pin JOY_LEFT_Pin JOY_UP_Pin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin|JOY_LEFT_Pin|JOY_UP_Pin;
 801196c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8011970:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011972:	2300      	movs	r3, #0
 8011974:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8011976:	2302      	movs	r3, #2
 8011978:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 801197a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801197e:	4619      	mov	r1, r3
 8011980:	4869      	ldr	r0, [pc, #420]	@ (8011b28 <MX_GPIO_Init+0x2d8>)
 8011982:	f002 ffc7 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8011986:	2304      	movs	r3, #4
 8011988:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 801198a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 801198e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011990:	2300      	movs	r3, #0
 8011992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8011994:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011998:	4619      	mov	r1, r3
 801199a:	4864      	ldr	r0, [pc, #400]	@ (8011b2c <MX_GPIO_Init+0x2dc>)
 801199c:	f002 ffba 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 80119a0:	2301      	movs	r3, #1
 80119a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80119a4:	2301      	movs	r3, #1
 80119a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80119a8:	2300      	movs	r3, #0
 80119aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80119ac:	2300      	movs	r3, #0
 80119ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 80119b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80119b4:	4619      	mov	r1, r3
 80119b6:	485c      	ldr	r0, [pc, #368]	@ (8011b28 <MX_GPIO_Init+0x2d8>)
 80119b8:	f002 ffac 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80119bc:	2340      	movs	r3, #64	@ 0x40
 80119be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80119c0:	2302      	movs	r3, #2
 80119c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80119c4:	2300      	movs	r3, #0
 80119c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80119c8:	2300      	movs	r3, #0
 80119ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80119cc:	2303      	movs	r3, #3
 80119ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80119d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80119d4:	4619      	mov	r1, r3
 80119d6:	4854      	ldr	r0, [pc, #336]	@ (8011b28 <MX_GPIO_Init+0x2d8>)
 80119d8:	f002 ff9c 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 80119dc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80119e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80119e2:	2302      	movs	r3, #2
 80119e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80119e6:	2300      	movs	r3, #0
 80119e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80119ea:	2300      	movs	r3, #0
 80119ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80119ee:	2303      	movs	r3, #3
 80119f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80119f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80119f6:	4619      	mov	r1, r3
 80119f8:	484c      	ldr	r0, [pc, #304]	@ (8011b2c <MX_GPIO_Init+0x2dc>)
 80119fa:	f002 ff8b 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 80119fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011a02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011a04:	2302      	movs	r3, #2
 8011a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a08:	2300      	movs	r3, #0
 8011a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8011a10:	2302      	movs	r3, #2
 8011a12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8011a14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011a18:	4619      	mov	r1, r3
 8011a1a:	4846      	ldr	r0, [pc, #280]	@ (8011b34 <MX_GPIO_Init+0x2e4>)
 8011a1c:	f002 ff7a 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_TE_Pin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 8011a20:	2380      	movs	r3, #128	@ 0x80
 8011a22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011a24:	2300      	movs	r3, #0
 8011a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a28:	2300      	movs	r3, #0
 8011a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 8011a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011a30:	4619      	mov	r1, r3
 8011a32:	483e      	ldr	r0, [pc, #248]	@ (8011b2c <MX_GPIO_Init+0x2dc>)
 8011a34:	f002 ff6e 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin LCD_PWR_ON_Pin MIC_VDD_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 8011a38:	2343      	movs	r3, #67	@ 0x43
 8011a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011a3c:	2301      	movs	r3, #1
 8011a3e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a40:	2300      	movs	r3, #0
 8011a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011a44:	2300      	movs	r3, #0
 8011a46:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8011a48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011a4c:	4619      	mov	r1, r3
 8011a4e:	4837      	ldr	r0, [pc, #220]	@ (8011b2c <MX_GPIO_Init+0x2dc>)
 8011a50:	f002 ff60 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8011a54:	2340      	movs	r3, #64	@ 0x40
 8011a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8011a58:	2301      	movs	r3, #1
 8011a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011a60:	2300      	movs	r3, #0
 8011a62:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8011a64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011a68:	4619      	mov	r1, r3
 8011a6a:	4831      	ldr	r0, [pc, #196]	@ (8011b30 <MX_GPIO_Init+0x2e0>)
 8011a6c:	f002 ff52 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8011a70:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011a74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011a76:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8011a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8011a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011a84:	4619      	mov	r1, r3
 8011a86:	482c      	ldr	r0, [pc, #176]	@ (8011b38 <MX_GPIO_Init+0x2e8>)
 8011a88:	f002 ff44 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_CLK_Pin */
  GPIO_InitStruct.Pin = DCMI_CLK_Pin;
 8011a8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011a90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011a92:	2302      	movs	r3, #2
 8011a94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011a96:	2300      	movs	r3, #0
 8011a98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8011a9e:	230e      	movs	r3, #14
 8011aa0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(DCMI_CLK_GPIO_Port, &GPIO_InitStruct);
 8011aa2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011aa6:	4619      	mov	r1, r3
 8011aa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8011aac:	f002 ff32 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8011ab0:	2320      	movs	r3, #32
 8011ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8011ab4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8011ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011aba:	2300      	movs	r3, #0
 8011abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8011abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011ac2:	4619      	mov	r1, r3
 8011ac4:	481a      	ldr	r0, [pc, #104]	@ (8011b30 <MX_GPIO_Init+0x2e0>)
 8011ac6:	f002 ff25 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_RIGHT_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 8011aca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011ace:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011ad0:	2300      	movs	r3, #0
 8011ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8011ad4:	2302      	movs	r3, #2
 8011ad6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8011ad8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011adc:	4619      	mov	r1, r3
 8011ade:	4817      	ldr	r0, [pc, #92]	@ (8011b3c <MX_GPIO_Init+0x2ec>)
 8011ae0:	f002 ff18 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_RESET_Pin */
  GPIO_InitStruct.Pin = STMOD_RESET_Pin;
 8011ae4:	2304      	movs	r3, #4
 8011ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011ae8:	2300      	movs	r3, #0
 8011aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011aec:	2300      	movs	r3, #0
 8011aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(STMOD_RESET_GPIO_Port, &GPIO_InitStruct);
 8011af0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011af4:	4619      	mov	r1, r3
 8011af6:	480f      	ldr	r0, [pc, #60]	@ (8011b34 <MX_GPIO_Init+0x2e4>)
 8011af8:	f002 ff0c 	bl	8014914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8011afc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011b00:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8011b02:	2311      	movs	r3, #17
 8011b04:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b06:	2300      	movs	r3, #0
 8011b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8011b0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011b12:	4619      	mov	r1, r3
 8011b14:	4807      	ldr	r0, [pc, #28]	@ (8011b34 <MX_GPIO_Init+0x2e4>)
 8011b16:	f002 fefd 	bl	8014914 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8011b1a:	bf00      	nop
 8011b1c:	3738      	adds	r7, #56	@ 0x38
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}
 8011b22:	bf00      	nop
 8011b24:	40021000 	.word	0x40021000
 8011b28:	48002000 	.word	0x48002000
 8011b2c:	48001c00 	.word	0x48001c00
 8011b30:	48000800 	.word	0x48000800
 8011b34:	48000400 	.word	0x48000400
 8011b38:	48001800 	.word	0x48001800
 8011b3c:	48001400 	.word	0x48001400

08011b40 <UART_RecvIMG>:
                                      uint32_t dst_width,     // e.g. 160
                                      uint32_t dst_height,    // e.g. 120
                                      UART_HandleTypeDef *uart,
                                      uint32_t src_width,     // e.g. 320
                                      uint32_t src_height)    // e.g. 240
{
 8011b40:	b580      	push	{r7, lr}
 8011b42:	b08c      	sub	sp, #48	@ 0x30
 8011b44:	af00      	add	r7, sp, #0
 8011b46:	60f8      	str	r0, [r7, #12]
 8011b48:	60b9      	str	r1, [r7, #8]
 8011b4a:	607a      	str	r2, [r7, #4]
 8011b4c:	603b      	str	r3, [r7, #0]
    uint32_t src_len = src_width * src_height;
 8011b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011b52:	fb02 f303 	mul.w	r3, r2, r3
 8011b56:	61fb      	str	r3, [r7, #28]
    uint32_t dst_len = dst_width * dst_height;
 8011b58:	68bb      	ldr	r3, [r7, #8]
 8011b5a:	687a      	ldr	r2, [r7, #4]
 8011b5c:	fb02 f303 	mul.w	r3, r2, r3
 8011b60:	61bb      	str	r3, [r7, #24]

    uint32_t dst_index = 0;
 8011b62:	2300      	movs	r3, #0
 8011b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t row = 0;
 8011b66:	2300      	movs	r3, #0
 8011b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t col = 0;
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	627b      	str	r3, [r7, #36]	@ 0x24

    for (uint32_t i = 0; i < src_len; i++) {
 8011b6e:	2300      	movs	r3, #0
 8011b70:	623b      	str	r3, [r7, #32]
 8011b72:	e030      	b.n	8011bd6 <UART_RecvIMG+0x96>

        uint8_t pixel;

        // Read ONE pixel from UART
        if (HAL_UART_Receive(uart, &pixel, 1, 1000) != HAL_OK) {
 8011b74:	f107 0117 	add.w	r1, r7, #23
 8011b78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8011b7c:	2201      	movs	r2, #1
 8011b7e:	6838      	ldr	r0, [r7, #0]
 8011b80:	f007 ffbb 	bl	8019afa <HAL_UART_Receive>
 8011b84:	4603      	mov	r3, r0
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d001      	beq.n	8011b8e <UART_RecvIMG+0x4e>
            return HAL_ERROR;
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	e028      	b.n	8011be0 <UART_RecvIMG+0xa0>
        }

        // Only store if we still have space
        if (dst_index < dst_len) {
 8011b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011b90:	69bb      	ldr	r3, [r7, #24]
 8011b92:	429a      	cmp	r2, r3
 8011b94:	d210      	bcs.n	8011bb8 <UART_RecvIMG+0x78>

            // Hard-coded: keep only even row and even column (2 decimation)
            if ((row % 2) == 0 && (col % 2) == 0) {
 8011b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b98:	f003 0301 	and.w	r3, r3, #1
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d10b      	bne.n	8011bb8 <UART_RecvIMG+0x78>
 8011ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ba2:	f003 0301 	and.w	r3, r3, #1
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d106      	bne.n	8011bb8 <UART_RecvIMG+0x78>
                dst[dst_index++] = pixel;
 8011baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011bac:	1c5a      	adds	r2, r3, #1
 8011bae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011bb0:	68fa      	ldr	r2, [r7, #12]
 8011bb2:	4413      	add	r3, r2
 8011bb4:	7dfa      	ldrb	r2, [r7, #23]
 8011bb6:	701a      	strb	r2, [r3, #0]
            }
        }

        // Advance position in the source frame
        col++;
 8011bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bba:	3301      	adds	r3, #1
 8011bbc:	627b      	str	r3, [r7, #36]	@ 0x24
        if (col == src_width) {
 8011bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011bc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011bc2:	429a      	cmp	r2, r3
 8011bc4:	d104      	bne.n	8011bd0 <UART_RecvIMG+0x90>
            col = 0;
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	627b      	str	r3, [r7, #36]	@ 0x24
            row++;
 8011bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bcc:	3301      	adds	r3, #1
 8011bce:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (uint32_t i = 0; i < src_len; i++) {
 8011bd0:	6a3b      	ldr	r3, [r7, #32]
 8011bd2:	3301      	adds	r3, #1
 8011bd4:	623b      	str	r3, [r7, #32]
 8011bd6:	6a3a      	ldr	r2, [r7, #32]
 8011bd8:	69fb      	ldr	r3, [r7, #28]
 8011bda:	429a      	cmp	r2, r3
 8011bdc:	d3ca      	bcc.n	8011b74 <UART_RecvIMG+0x34>
        }
    }

    return HAL_OK;
 8011bde:	2300      	movs	r3, #0
}
 8011be0:	4618      	mov	r0, r3
 8011be2:	3730      	adds	r7, #48	@ 0x30
 8011be4:	46bd      	mov	sp, r7
 8011be6:	bd80      	pop	{r7, pc}

08011be8 <Transpose_160x120_to_120x160>:

static void Transpose_160x120_to_120x160(
    const uint8_t *src,   // size 160*120
    uint8_t       *dst)   // size 120*160
{
 8011be8:	b480      	push	{r7}
 8011bea:	b08d      	sub	sp, #52	@ 0x34
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]
 8011bf0:	6039      	str	r1, [r7, #0]
    const uint32_t SRC_W = 160;
 8011bf2:	23a0      	movs	r3, #160	@ 0xa0
 8011bf4:	627b      	str	r3, [r7, #36]	@ 0x24
    const uint32_t SRC_H = 120;
 8011bf6:	2378      	movs	r3, #120	@ 0x78
 8011bf8:	623b      	str	r3, [r7, #32]
    const uint32_t DST_W = 120;
 8011bfa:	2378      	movs	r3, #120	@ 0x78
 8011bfc:	61fb      	str	r3, [r7, #28]
    const uint32_t DST_H = 160;
 8011bfe:	23a0      	movs	r3, #160	@ 0xa0
 8011c00:	61bb      	str	r3, [r7, #24]

    // Sanity: SRC_W * SRC_H == DST_W * DST_H == 19200

    for (uint32_t y = 0; y < SRC_H; ++y) {       // y in [0,119]
 8011c02:	2300      	movs	r3, #0
 8011c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c06:	e026      	b.n	8011c56 <Transpose_160x120_to_120x160+0x6e>
        for (uint32_t x = 0; x < SRC_W; ++x) {   // x in [0,159]
 8011c08:	2300      	movs	r3, #0
 8011c0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011c0c:	e01c      	b.n	8011c48 <Transpose_160x120_to_120x160+0x60>
            uint32_t src_idx = y * SRC_W + x;
 8011c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c12:	fb02 f303 	mul.w	r3, r2, r3
 8011c16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c18:	4413      	add	r3, r2
 8011c1a:	617b      	str	r3, [r7, #20]

            // Transpose: dst(x',y') = src(x,y) with x' = y, y' = x
            uint32_t dst_x   = y;                // in [0,119]
 8011c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c1e:	613b      	str	r3, [r7, #16]
            uint32_t dst_y   = x;                // in [0,159]
 8011c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c22:	60fb      	str	r3, [r7, #12]
            uint32_t dst_idx = dst_y * DST_W + dst_x;
 8011c24:	68fb      	ldr	r3, [r7, #12]
 8011c26:	69fa      	ldr	r2, [r7, #28]
 8011c28:	fb02 f303 	mul.w	r3, r2, r3
 8011c2c:	693a      	ldr	r2, [r7, #16]
 8011c2e:	4413      	add	r3, r2
 8011c30:	60bb      	str	r3, [r7, #8]

            dst[dst_idx] = src[src_idx];
 8011c32:	687a      	ldr	r2, [r7, #4]
 8011c34:	697b      	ldr	r3, [r7, #20]
 8011c36:	441a      	add	r2, r3
 8011c38:	6839      	ldr	r1, [r7, #0]
 8011c3a:	68bb      	ldr	r3, [r7, #8]
 8011c3c:	440b      	add	r3, r1
 8011c3e:	7812      	ldrb	r2, [r2, #0]
 8011c40:	701a      	strb	r2, [r3, #0]
        for (uint32_t x = 0; x < SRC_W; ++x) {   // x in [0,159]
 8011c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c44:	3301      	adds	r3, #1
 8011c46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011c48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c4c:	429a      	cmp	r2, r3
 8011c4e:	d3de      	bcc.n	8011c0e <Transpose_160x120_to_120x160+0x26>
    for (uint32_t y = 0; y < SRC_H; ++y) {       // y in [0,119]
 8011c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c52:	3301      	adds	r3, #1
 8011c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011c56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011c58:	6a3b      	ldr	r3, [r7, #32]
 8011c5a:	429a      	cmp	r2, r3
 8011c5c:	d3d4      	bcc.n	8011c08 <Transpose_160x120_to_120x160+0x20>
        }
    }
}
 8011c5e:	bf00      	nop
 8011c60:	bf00      	nop
 8011c62:	3734      	adds	r7, #52	@ 0x34
 8011c64:	46bd      	mov	sp, r7
 8011c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c6a:	4770      	bx	lr

08011c6c <UART_SendExact>:



static void UART_SendExact(const uint8_t *buf, uint32_t len, UART_HandleTypeDef *uart)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b084      	sub	sp, #16
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	60f8      	str	r0, [r7, #12]
 8011c74:	60b9      	str	r1, [r7, #8]
 8011c76:	607a      	str	r2, [r7, #4]
    if (HAL_UART_Transmit(uart, (uint8_t*)buf, len, HAL_MAX_DELAY) != HAL_OK)
 8011c78:	68bb      	ldr	r3, [r7, #8]
 8011c7a:	b29a      	uxth	r2, r3
 8011c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8011c80:	68f9      	ldr	r1, [r7, #12]
 8011c82:	6878      	ldr	r0, [r7, #4]
 8011c84:	f007 feb0 	bl	80199e8 <HAL_UART_Transmit>
 8011c88:	4603      	mov	r3, r0
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d001      	beq.n	8011c92 <UART_SendExact+0x26>
        Error_Handler();
 8011c8e:	f000 fc7f 	bl	8012590 <Error_Handler>
}
 8011c92:	bf00      	nop
 8011c94:	3710      	adds	r7, #16
 8011c96:	46bd      	mov	sp, r7
 8011c98:	bd80      	pop	{r7, pc}

08011c9a <Preprocess_Image_To_AI>:

// Convert grayscale [0255]  int8 input using q = x + (-128)
static void Preprocess_Image_To_AI(const uint8_t *src, ai_i8 *dst)
{
 8011c9a:	b480      	push	{r7}
 8011c9c:	b085      	sub	sp, #20
 8011c9e:	af00      	add	r7, sp, #0
 8011ca0:	6078      	str	r0, [r7, #4]
 8011ca2:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < IMG_PIXELS; ++i)
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	60fb      	str	r3, [r7, #12]
 8011ca8:	e01d      	b.n	8011ce6 <Preprocess_Image_To_AI+0x4c>
    {
        int16_t v = (int16_t)src[i] + INPUT_ZERO_POINT; // INPUT_ZERO_POINT = -128
 8011caa:	687a      	ldr	r2, [r7, #4]
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	4413      	add	r3, r2
 8011cb0:	781b      	ldrb	r3, [r3, #0]
 8011cb2:	3b80      	subs	r3, #128	@ 0x80
 8011cb4:	b29b      	uxth	r3, r3
 8011cb6:	817b      	strh	r3, [r7, #10]
        if (v < -128) v = -128;
 8011cb8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011cbc:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8011cc0:	da02      	bge.n	8011cc8 <Preprocess_Image_To_AI+0x2e>
 8011cc2:	f64f 7380 	movw	r3, #65408	@ 0xff80
 8011cc6:	817b      	strh	r3, [r7, #10]
        if (v > 127)  v = 127;
 8011cc8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011ccc:	2b7f      	cmp	r3, #127	@ 0x7f
 8011cce:	dd01      	ble.n	8011cd4 <Preprocess_Image_To_AI+0x3a>
 8011cd0:	237f      	movs	r3, #127	@ 0x7f
 8011cd2:	817b      	strh	r3, [r7, #10]
        dst[i] = (ai_i8)v;
 8011cd4:	683a      	ldr	r2, [r7, #0]
 8011cd6:	68fb      	ldr	r3, [r7, #12]
 8011cd8:	4413      	add	r3, r2
 8011cda:	897a      	ldrh	r2, [r7, #10]
 8011cdc:	b252      	sxtb	r2, r2
 8011cde:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < IMG_PIXELS; ++i)
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	3301      	adds	r3, #1
 8011ce4:	60fb      	str	r3, [r7, #12]
 8011ce6:	68fb      	ldr	r3, [r7, #12]
 8011ce8:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8011cec:	d3dd      	bcc.n	8011caa <Preprocess_Image_To_AI+0x10>
    }
}
 8011cee:	bf00      	nop
 8011cf0:	bf00      	nop
 8011cf2:	3714      	adds	r7, #20
 8011cf4:	46bd      	mov	sp, r7
 8011cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cfa:	4770      	bx	lr

08011cfc <Flip_Image_Horiz>:

// Flip image horizontally: dst(x,y) = src(W-1-x, y)
static void Flip_Image_Horiz(const uint8_t *src, uint8_t *dst)
{
 8011cfc:	b480      	push	{r7}
 8011cfe:	b087      	sub	sp, #28
 8011d00:	af00      	add	r7, sp, #0
 8011d02:	6078      	str	r0, [r7, #4]
 8011d04:	6039      	str	r1, [r7, #0]
    for (uint32_t y = 0; y < IMG_H; ++y)
 8011d06:	2300      	movs	r3, #0
 8011d08:	617b      	str	r3, [r7, #20]
 8011d0a:	e027      	b.n	8011d5c <Flip_Image_Horiz+0x60>
    {
        const uint8_t *row_src = &src[y * IMG_W];
 8011d0c:	697a      	ldr	r2, [r7, #20]
 8011d0e:	4613      	mov	r3, r2
 8011d10:	011b      	lsls	r3, r3, #4
 8011d12:	1a9b      	subs	r3, r3, r2
 8011d14:	00db      	lsls	r3, r3, #3
 8011d16:	461a      	mov	r2, r3
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	4413      	add	r3, r2
 8011d1c:	60fb      	str	r3, [r7, #12]
        uint8_t *row_dst       = &dst[y * IMG_W];
 8011d1e:	697a      	ldr	r2, [r7, #20]
 8011d20:	4613      	mov	r3, r2
 8011d22:	011b      	lsls	r3, r3, #4
 8011d24:	1a9b      	subs	r3, r3, r2
 8011d26:	00db      	lsls	r3, r3, #3
 8011d28:	461a      	mov	r2, r3
 8011d2a:	683b      	ldr	r3, [r7, #0]
 8011d2c:	4413      	add	r3, r2
 8011d2e:	60bb      	str	r3, [r7, #8]
        for (uint32_t x = 0; x < IMG_W; ++x)
 8011d30:	2300      	movs	r3, #0
 8011d32:	613b      	str	r3, [r7, #16]
 8011d34:	e00c      	b.n	8011d50 <Flip_Image_Horiz+0x54>
        {
            row_dst[x] = row_src[IMG_W - 1 - x];
 8011d36:	693b      	ldr	r3, [r7, #16]
 8011d38:	f1c3 0377 	rsb	r3, r3, #119	@ 0x77
 8011d3c:	68fa      	ldr	r2, [r7, #12]
 8011d3e:	441a      	add	r2, r3
 8011d40:	68b9      	ldr	r1, [r7, #8]
 8011d42:	693b      	ldr	r3, [r7, #16]
 8011d44:	440b      	add	r3, r1
 8011d46:	7812      	ldrb	r2, [r2, #0]
 8011d48:	701a      	strb	r2, [r3, #0]
        for (uint32_t x = 0; x < IMG_W; ++x)
 8011d4a:	693b      	ldr	r3, [r7, #16]
 8011d4c:	3301      	adds	r3, #1
 8011d4e:	613b      	str	r3, [r7, #16]
 8011d50:	693b      	ldr	r3, [r7, #16]
 8011d52:	2b77      	cmp	r3, #119	@ 0x77
 8011d54:	d9ef      	bls.n	8011d36 <Flip_Image_Horiz+0x3a>
    for (uint32_t y = 0; y < IMG_H; ++y)
 8011d56:	697b      	ldr	r3, [r7, #20]
 8011d58:	3301      	adds	r3, #1
 8011d5a:	617b      	str	r3, [r7, #20]
 8011d5c:	697b      	ldr	r3, [r7, #20]
 8011d5e:	2b9f      	cmp	r3, #159	@ 0x9f
 8011d60:	d9d4      	bls.n	8011d0c <Flip_Image_Horiz+0x10>
        }
    }
}
 8011d62:	bf00      	nop
 8011d64:	bf00      	nop
 8011d66:	371c      	adds	r7, #28
 8011d68:	46bd      	mov	sp, r7
 8011d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d6e:	4770      	bx	lr

08011d70 <Dequantize_BBox>:

// Dequantize 4-element bbox int8 -> float [cx, cy, w, h]
static void Dequantize_BBox(const ai_i8 *q, float *bbox4)
{
 8011d70:	b480      	push	{r7}
 8011d72:	b085      	sub	sp, #20
 8011d74:	af00      	add	r7, sp, #0
 8011d76:	6078      	str	r0, [r7, #4]
 8011d78:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 4; ++i)
 8011d7a:	2300      	movs	r3, #0
 8011d7c:	60fb      	str	r3, [r7, #12]
 8011d7e:	e019      	b.n	8011db4 <Dequantize_BBox+0x44>
    {
        bbox4[i] = ((float)q[i] - OUT_ZERO_POINT) * OUT_SCALE;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	687a      	ldr	r2, [r7, #4]
 8011d84:	4413      	add	r3, r2
 8011d86:	f993 3000 	ldrsb.w	r3, [r3]
 8011d8a:	ee07 3a90 	vmov	s15, r3
 8011d8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011d92:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8011dc8 <Dequantize_BBox+0x58>
 8011d96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011d9a:	68fb      	ldr	r3, [r7, #12]
 8011d9c:	009b      	lsls	r3, r3, #2
 8011d9e:	683a      	ldr	r2, [r7, #0]
 8011da0:	4413      	add	r3, r2
 8011da2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8011dcc <Dequantize_BBox+0x5c>
 8011da6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011daa:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 4; ++i)
 8011dae:	68fb      	ldr	r3, [r7, #12]
 8011db0:	3301      	adds	r3, #1
 8011db2:	60fb      	str	r3, [r7, #12]
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	2b03      	cmp	r3, #3
 8011db8:	dde2      	ble.n	8011d80 <Dequantize_BBox+0x10>
    }
}
 8011dba:	bf00      	nop
 8011dbc:	bf00      	nop
 8011dbe:	3714      	adds	r7, #20
 8011dc0:	46bd      	mov	sp, r7
 8011dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc6:	4770      	bx	lr
 8011dc8:	43000000 	.word	0x43000000
 8011dcc:	3b800000 	.word	0x3b800000

08011dd0 <Quantize_BBox>:

// Quantize float bbox [cx,cy,w,h] back to int8
static void Quantize_BBox(const float *bbox4, ai_i8 *q)
{
 8011dd0:	b480      	push	{r7}
 8011dd2:	b087      	sub	sp, #28
 8011dd4:	af00      	add	r7, sp, #0
 8011dd6:	6078      	str	r0, [r7, #4]
 8011dd8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < 4; ++i)
 8011dda:	2300      	movs	r3, #0
 8011ddc:	617b      	str	r3, [r7, #20]
 8011dde:	e056      	b.n	8011e8e <Quantize_BBox+0xbe>
    {
        float v = bbox4[i];
 8011de0:	697b      	ldr	r3, [r7, #20]
 8011de2:	009b      	lsls	r3, r3, #2
 8011de4:	687a      	ldr	r2, [r7, #4]
 8011de6:	4413      	add	r3, r2
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	613b      	str	r3, [r7, #16]
        if (v < 0.0f) v = 0.0f;
 8011dec:	edd7 7a04 	vldr	s15, [r7, #16]
 8011df0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011df8:	d502      	bpl.n	8011e00 <Quantize_BBox+0x30>
 8011dfa:	f04f 0300 	mov.w	r3, #0
 8011dfe:	613b      	str	r3, [r7, #16]
        if (v > 1.0f) v = 1.0f;   // boxes are normalized
 8011e00:	edd7 7a04 	vldr	s15, [r7, #16]
 8011e04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011e08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e10:	dd02      	ble.n	8011e18 <Quantize_BBox+0x48>
 8011e12:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8011e16:	613b      	str	r3, [r7, #16]

        float qf = v / OUT_SCALE + OUT_ZERO_POINT;
 8011e18:	ed97 7a04 	vldr	s14, [r7, #16]
 8011e1c:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8011ea4 <Quantize_BBox+0xd4>
 8011e20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8011e24:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8011ea8 <Quantize_BBox+0xd8>
 8011e28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e2c:	edc7 7a02 	vstr	s15, [r7, #8]
        int32_t qi = (int32_t)((qf >= 0.0f) ? (qf + 0.5f) : (qf - 0.5f));
 8011e30:	edd7 7a02 	vldr	s15, [r7, #8]
 8011e34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e3c:	db08      	blt.n	8011e50 <Quantize_BBox+0x80>
 8011e3e:	edd7 7a02 	vldr	s15, [r7, #8]
 8011e42:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8011e46:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011e4a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e4e:	e007      	b.n	8011e60 <Quantize_BBox+0x90>
 8011e50:	edd7 7a02 	vldr	s15, [r7, #8]
 8011e54:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8011e58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011e5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011e60:	edc7 7a03 	vstr	s15, [r7, #12]

        if (qi < -128) qi = -128;
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	f113 0f80 	cmn.w	r3, #128	@ 0x80
 8011e6a:	da02      	bge.n	8011e72 <Quantize_BBox+0xa2>
 8011e6c:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8011e70:	60fb      	str	r3, [r7, #12]
        if (qi > 127)  qi = 127;
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	2b7f      	cmp	r3, #127	@ 0x7f
 8011e76:	dd01      	ble.n	8011e7c <Quantize_BBox+0xac>
 8011e78:	237f      	movs	r3, #127	@ 0x7f
 8011e7a:	60fb      	str	r3, [r7, #12]
        q[i] = (ai_i8)qi;
 8011e7c:	697b      	ldr	r3, [r7, #20]
 8011e7e:	683a      	ldr	r2, [r7, #0]
 8011e80:	4413      	add	r3, r2
 8011e82:	68fa      	ldr	r2, [r7, #12]
 8011e84:	b252      	sxtb	r2, r2
 8011e86:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; ++i)
 8011e88:	697b      	ldr	r3, [r7, #20]
 8011e8a:	3301      	adds	r3, #1
 8011e8c:	617b      	str	r3, [r7, #20]
 8011e8e:	697b      	ldr	r3, [r7, #20]
 8011e90:	2b03      	cmp	r3, #3
 8011e92:	dda5      	ble.n	8011de0 <Quantize_BBox+0x10>
    }
}
 8011e94:	bf00      	nop
 8011e96:	bf00      	nop
 8011e98:	371c      	adds	r7, #28
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ea0:	4770      	bx	lr
 8011ea2:	bf00      	nop
 8011ea4:	3b800000 	.word	0x3b800000
 8011ea8:	43000000 	.word	0x43000000

08011eac <Map_Flipped_BBox>:

// Map bbox predicted on horizontally flipped image back to original:
// [cx, cy, w, h] -> [1-cx, cy, w, h]
static void Map_Flipped_BBox(float *bbox4)
{
 8011eac:	b480      	push	{r7}
 8011eae:	b083      	sub	sp, #12
 8011eb0:	af00      	add	r7, sp, #0
 8011eb2:	6078      	str	r0, [r7, #4]
    bbox4[0] = 1.0f - bbox4[0];
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	edd3 7a00 	vldr	s15, [r3]
 8011eba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	edc3 7a00 	vstr	s15, [r3]
}
 8011ec8:	bf00      	nop
 8011eca:	370c      	adds	r7, #12
 8011ecc:	46bd      	mov	sp, r7
 8011ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ed2:	4770      	bx	lr

08011ed4 <AI_Init>:

static void AI_Init(void)
{
 8011ed4:	b580      	push	{r7, lr}
 8011ed6:	b082      	sub	sp, #8
 8011ed8:	af00      	add	r7, sp, #0
    ai_error err;

    const ai_handle act[] = { g_activations };
 8011eda:	4b17      	ldr	r3, [pc, #92]	@ (8011f38 <AI_Init+0x64>)
 8011edc:	603b      	str	r3, [r7, #0]

    /* Create and initialize the network instance */
    err = ai_cameratrap_create_and_init(&g_network, act, NULL);
 8011ede:	463b      	mov	r3, r7
 8011ee0:	2200      	movs	r2, #0
 8011ee2:	4619      	mov	r1, r3
 8011ee4:	4815      	ldr	r0, [pc, #84]	@ (8011f3c <AI_Init+0x68>)
 8011ee6:	f00d fab7 	bl	801f458 <ai_cameratrap_create_and_init>
 8011eea:	4603      	mov	r3, r0
 8011eec:	607b      	str	r3, [r7, #4]
    if (err.type != AI_ERROR_NONE)
 8011eee:	793b      	ldrb	r3, [r7, #4]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d001      	beq.n	8011ef8 <AI_Init+0x24>
    {
        Error_Handler();
 8011ef4:	f000 fb4c 	bl	8012590 <Error_Handler>
    }

    /* Get pointers to the network's IO tensor descriptors */
    g_ai_input_hdl  = ai_cameratrap_inputs_get(g_network, NULL);
 8011ef8:	4b10      	ldr	r3, [pc, #64]	@ (8011f3c <AI_Init+0x68>)
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	2100      	movs	r1, #0
 8011efe:	4618      	mov	r0, r3
 8011f00:	f00d fb28 	bl	801f554 <ai_cameratrap_inputs_get>
 8011f04:	4603      	mov	r3, r0
 8011f06:	4a0e      	ldr	r2, [pc, #56]	@ (8011f40 <AI_Init+0x6c>)
 8011f08:	6013      	str	r3, [r2, #0]
    g_ai_output_hdl = ai_cameratrap_outputs_get(g_network, NULL);
 8011f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8011f3c <AI_Init+0x68>)
 8011f0c:	681b      	ldr	r3, [r3, #0]
 8011f0e:	2100      	movs	r1, #0
 8011f10:	4618      	mov	r0, r3
 8011f12:	f00d fb39 	bl	801f588 <ai_cameratrap_outputs_get>
 8011f16:	4603      	mov	r3, r0
 8011f18:	4a0a      	ldr	r2, [pc, #40]	@ (8011f44 <AI_Init+0x70>)
 8011f1a:	6013      	str	r3, [r2, #0]

    if ((!g_ai_input_hdl) || (!g_ai_output_hdl))
 8011f1c:	4b08      	ldr	r3, [pc, #32]	@ (8011f40 <AI_Init+0x6c>)
 8011f1e:	681b      	ldr	r3, [r3, #0]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d003      	beq.n	8011f2c <AI_Init+0x58>
 8011f24:	4b07      	ldr	r3, [pc, #28]	@ (8011f44 <AI_Init+0x70>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	2b00      	cmp	r3, #0
 8011f2a:	d101      	bne.n	8011f30 <AI_Init+0x5c>
    {
        Error_Handler();
 8011f2c:	f000 fb30 	bl	8012590 <Error_Handler>
    }
}
 8011f30:	bf00      	nop
 8011f32:	3708      	adds	r7, #8
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}
 8011f38:	20007774 	.word	0x20007774
 8011f3c:	2001184c 	.word	0x2001184c
 8011f40:	20011850 	.word	0x20011850
 8011f44:	20011854 	.word	0x20011854

08011f48 <BBox_To_CropRect>:
// scaled by 'scale' around center, clamped to image bounds.
static void BBox_To_CropRect(const float *bbox,
                             float scale,
                             int *x0, int *y0,
                             int *w,  int *h)
{
 8011f48:	b480      	push	{r7}
 8011f4a:	b095      	sub	sp, #84	@ 0x54
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6178      	str	r0, [r7, #20]
 8011f50:	ed87 0a04 	vstr	s0, [r7, #16]
 8011f54:	60f9      	str	r1, [r7, #12]
 8011f56:	60ba      	str	r2, [r7, #8]
 8011f58:	607b      	str	r3, [r7, #4]
    float cx = bbox[0];
 8011f5a:	697b      	ldr	r3, [r7, #20]
 8011f5c:	681b      	ldr	r3, [r3, #0]
 8011f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float cy = bbox[1];
 8011f60:	697b      	ldr	r3, [r7, #20]
 8011f62:	3304      	adds	r3, #4
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	62bb      	str	r3, [r7, #40]	@ 0x28
    float bw = bbox[2] * scale;
 8011f68:	697b      	ldr	r3, [r7, #20]
 8011f6a:	3308      	adds	r3, #8
 8011f6c:	edd3 7a00 	vldr	s15, [r3]
 8011f70:	ed97 7a04 	vldr	s14, [r7, #16]
 8011f74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011f78:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float bh = bbox[3] * scale;
 8011f7c:	697b      	ldr	r3, [r7, #20]
 8011f7e:	330c      	adds	r3, #12
 8011f80:	edd3 7a00 	vldr	s15, [r3]
 8011f84:	ed97 7a04 	vldr	s14, [r7, #16]
 8011f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011f8c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

    // Clamp scaled size back to [0,1]
    if (bw > 1.0f) bw = 1.0f;
 8011f90:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8011f94:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011f98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fa0:	dd02      	ble.n	8011fa8 <BBox_To_CropRect+0x60>
 8011fa2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8011fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (bh > 1.0f) bh = 1.0f;
 8011fa8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8011fac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8011fb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fb8:	dd02      	ble.n	8011fc0 <BBox_To_CropRect+0x78>
 8011fba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8011fbe:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (bw < 0.0f) bw = 0.0f;
 8011fc0:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8011fc4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fcc:	d502      	bpl.n	8011fd4 <BBox_To_CropRect+0x8c>
 8011fce:	f04f 0300 	mov.w	r3, #0
 8011fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (bh < 0.0f) bh = 0.0f;
 8011fd4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8011fd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8011fdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fe0:	d502      	bpl.n	8011fe8 <BBox_To_CropRect+0xa0>
 8011fe2:	f04f 0300 	mov.w	r3, #0
 8011fe6:	64bb      	str	r3, [r7, #72]	@ 0x48

    float fw = bw * (float)IMG_W;
 8011fe8:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8011fec:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 801215c <BBox_To_CropRect+0x214>
 8011ff0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011ff4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float fh = bh * (float)IMG_H;
 8011ff8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8011ffc:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8012160 <BBox_To_CropRect+0x218>
 8012000:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012004:	edc7 7a08 	vstr	s15, [r7, #32]

    float fx0 = cx * (float)IMG_W - fw * 0.5f;
 8012008:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 801200c:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 801215c <BBox_To_CropRect+0x214>
 8012010:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012014:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8012018:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801201c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012024:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    float fy0 = cy * (float)IMG_H - fh * 0.5f;
 8012028:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 801202c:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8012160 <BBox_To_CropRect+0x218>
 8012030:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012034:	edd7 7a08 	vldr	s15, [r7, #32]
 8012038:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 801203c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012040:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012044:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    float fx1 = fx0 + fw;
 8012048:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 801204c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8012050:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012054:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    float fy1 = fy0 + fh;
 8012058:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 801205c:	edd7 7a08 	vldr	s15, [r7, #32]
 8012060:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012064:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

    // Clamp to image bounds [0, W] x [0, H]
    if (fx0 < 0.0f)      fx0 = 0.0f;
 8012068:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 801206c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012074:	d502      	bpl.n	801207c <BBox_To_CropRect+0x134>
 8012076:	f04f 0300 	mov.w	r3, #0
 801207a:	647b      	str	r3, [r7, #68]	@ 0x44
    if (fy0 < 0.0f)      fy0 = 0.0f;
 801207c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8012080:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012088:	d502      	bpl.n	8012090 <BBox_To_CropRect+0x148>
 801208a:	f04f 0300 	mov.w	r3, #0
 801208e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (fx1 > IMG_W)     fx1 = (float)IMG_W;
 8012090:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8012094:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801215c <BBox_To_CropRect+0x214>
 8012098:	eef4 7ac7 	vcmpe.f32	s15, s14
 801209c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120a0:	dd01      	ble.n	80120a6 <BBox_To_CropRect+0x15e>
 80120a2:	4b30      	ldr	r3, [pc, #192]	@ (8012164 <BBox_To_CropRect+0x21c>)
 80120a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (fy1 > IMG_H)     fy1 = (float)IMG_H;
 80120a6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80120aa:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8012160 <BBox_To_CropRect+0x218>
 80120ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80120b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120b6:	dd01      	ble.n	80120bc <BBox_To_CropRect+0x174>
 80120b8:	4b2b      	ldr	r3, [pc, #172]	@ (8012168 <BBox_To_CropRect+0x220>)
 80120ba:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Recompute width/height from clamped corners
    int ix0 = (int)(fx0 + 0.5f);
 80120bc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80120c0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80120c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80120c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80120cc:	ee17 3a90 	vmov	r3, s15
 80120d0:	61fb      	str	r3, [r7, #28]
    int iy0 = (int)(fy0 + 0.5f);
 80120d2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80120d6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80120da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80120de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80120e2:	ee17 3a90 	vmov	r3, s15
 80120e6:	61bb      	str	r3, [r7, #24]
    int ix1 = (int)(fx1 + 0.5f);
 80120e8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80120ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80120f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80120f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80120f8:	ee17 3a90 	vmov	r3, s15
 80120fc:	637b      	str	r3, [r7, #52]	@ 0x34
    int iy1 = (int)(fy1 + 0.5f);
 80120fe:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8012102:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8012106:	ee77 7a87 	vadd.f32	s15, s15, s14
 801210a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801210e:	ee17 3a90 	vmov	r3, s15
 8012112:	633b      	str	r3, [r7, #48]	@ 0x30

    // Ensure at least 1 pixel
    if (ix1 <= ix0) ix1 = ix0 + 1;
 8012114:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012116:	69fb      	ldr	r3, [r7, #28]
 8012118:	429a      	cmp	r2, r3
 801211a:	dc02      	bgt.n	8012122 <BBox_To_CropRect+0x1da>
 801211c:	69fb      	ldr	r3, [r7, #28]
 801211e:	3301      	adds	r3, #1
 8012120:	637b      	str	r3, [r7, #52]	@ 0x34
    if (iy1 <= iy0) iy1 = iy0 + 1;
 8012122:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012124:	69bb      	ldr	r3, [r7, #24]
 8012126:	429a      	cmp	r2, r3
 8012128:	dc02      	bgt.n	8012130 <BBox_To_CropRect+0x1e8>
 801212a:	69bb      	ldr	r3, [r7, #24]
 801212c:	3301      	adds	r3, #1
 801212e:	633b      	str	r3, [r7, #48]	@ 0x30

    *x0 = ix0;
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	69fa      	ldr	r2, [r7, #28]
 8012134:	601a      	str	r2, [r3, #0]
    *y0 = iy0;
 8012136:	68bb      	ldr	r3, [r7, #8]
 8012138:	69ba      	ldr	r2, [r7, #24]
 801213a:	601a      	str	r2, [r3, #0]
    *w  = ix1 - ix0;
 801213c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801213e:	69fb      	ldr	r3, [r7, #28]
 8012140:	1ad2      	subs	r2, r2, r3
 8012142:	687b      	ldr	r3, [r7, #4]
 8012144:	601a      	str	r2, [r3, #0]
    *h  = iy1 - iy0;
 8012146:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012148:	69bb      	ldr	r3, [r7, #24]
 801214a:	1ad2      	subs	r2, r2, r3
 801214c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801214e:	601a      	str	r2, [r3, #0]
}
 8012150:	bf00      	nop
 8012152:	3754      	adds	r7, #84	@ 0x54
 8012154:	46bd      	mov	sp, r7
 8012156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801215a:	4770      	bx	lr
 801215c:	42f00000 	.word	0x42f00000
 8012160:	43200000 	.word	0x43200000
 8012164:	42f00000 	.word	0x42f00000
 8012168:	43200000 	.word	0x43200000

0801216c <AI_Run>:


static void AI_Run(void)
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b082      	sub	sp, #8
 8012170:	af00      	add	r7, sp, #0
    ai_i32 nbatch;

    /* Attach our data buffers to the IO handlers */
    g_ai_input_hdl[0].data  = (void*)g_ai_input;
 8012172:	4b0d      	ldr	r3, [pc, #52]	@ (80121a8 <AI_Run+0x3c>)
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	4a0d      	ldr	r2, [pc, #52]	@ (80121ac <AI_Run+0x40>)
 8012178:	605a      	str	r2, [r3, #4]
    g_ai_output_hdl[0].data = (void*)g_ai_output;
 801217a:	4b0d      	ldr	r3, [pc, #52]	@ (80121b0 <AI_Run+0x44>)
 801217c:	681b      	ldr	r3, [r3, #0]
 801217e:	4a0d      	ldr	r2, [pc, #52]	@ (80121b4 <AI_Run+0x48>)
 8012180:	605a      	str	r2, [r3, #4]

    /* Perform inference */
    nbatch = ai_cameratrap_run(g_network,
 8012182:	4b0d      	ldr	r3, [pc, #52]	@ (80121b8 <AI_Run+0x4c>)
 8012184:	681b      	ldr	r3, [r3, #0]
 8012186:	4a08      	ldr	r2, [pc, #32]	@ (80121a8 <AI_Run+0x3c>)
 8012188:	6811      	ldr	r1, [r2, #0]
 801218a:	4a09      	ldr	r2, [pc, #36]	@ (80121b0 <AI_Run+0x44>)
 801218c:	6812      	ldr	r2, [r2, #0]
 801218e:	4618      	mov	r0, r3
 8012190:	f00d fa50 	bl	801f634 <ai_cameratrap_run>
 8012194:	6078      	str	r0, [r7, #4]
                               (const ai_buffer*)g_ai_input_hdl,
                               g_ai_output_hdl);

    if (nbatch != 1)
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	2b01      	cmp	r3, #1
 801219a:	d001      	beq.n	80121a0 <AI_Run+0x34>
    {
        Error_Handler();
 801219c:	f000 f9f8 	bl	8012590 <Error_Handler>
    }
}
 80121a0:	bf00      	nop
 80121a2:	3708      	adds	r7, #8
 80121a4:	46bd      	mov	sp, r7
 80121a6:	bd80      	pop	{r7, pc}
 80121a8:	20011850 	.word	0x20011850
 80121ac:	20002c70 	.word	0x20002c70
 80121b0:	20011854 	.word	0x20011854
 80121b4:	20007770 	.word	0x20007770
 80121b8:	2001184c 	.word	0x2001184c

080121bc <Flip_Image_Vert_InPlace>:
        UART_SendExact(line, 360, out_uart);
    }
}
// Flip image vertically in-place: img(x, y) -> img(x, H-1-y)
static void Flip_Image_Vert_InPlace(uint8_t *img)
{
 80121bc:	b480      	push	{r7}
 80121be:	b089      	sub	sp, #36	@ 0x24
 80121c0:	af00      	add	r7, sp, #0
 80121c2:	6078      	str	r0, [r7, #4]
    for (uint32_t y = 0; y < IMG_H / 2; ++y)
 80121c4:	2300      	movs	r3, #0
 80121c6:	61fb      	str	r3, [r7, #28]
 80121c8:	e033      	b.n	8012232 <Flip_Image_Vert_InPlace+0x76>
    {
        uint32_t opp_y = IMG_H - 1U - y;  // opposite row
 80121ca:	69fb      	ldr	r3, [r7, #28]
 80121cc:	f1c3 039f 	rsb	r3, r3, #159	@ 0x9f
 80121d0:	617b      	str	r3, [r7, #20]
        for (uint32_t x = 0; x < IMG_W; ++x)
 80121d2:	2300      	movs	r3, #0
 80121d4:	61bb      	str	r3, [r7, #24]
 80121d6:	e026      	b.n	8012226 <Flip_Image_Vert_InPlace+0x6a>
        {
            uint32_t idx1 = y      * IMG_W + x;
 80121d8:	69fa      	ldr	r2, [r7, #28]
 80121da:	4613      	mov	r3, r2
 80121dc:	011b      	lsls	r3, r3, #4
 80121de:	1a9b      	subs	r3, r3, r2
 80121e0:	00db      	lsls	r3, r3, #3
 80121e2:	461a      	mov	r2, r3
 80121e4:	69bb      	ldr	r3, [r7, #24]
 80121e6:	4413      	add	r3, r2
 80121e8:	613b      	str	r3, [r7, #16]
            uint32_t idx2 = opp_y  * IMG_W + x;
 80121ea:	697a      	ldr	r2, [r7, #20]
 80121ec:	4613      	mov	r3, r2
 80121ee:	011b      	lsls	r3, r3, #4
 80121f0:	1a9b      	subs	r3, r3, r2
 80121f2:	00db      	lsls	r3, r3, #3
 80121f4:	461a      	mov	r2, r3
 80121f6:	69bb      	ldr	r3, [r7, #24]
 80121f8:	4413      	add	r3, r2
 80121fa:	60fb      	str	r3, [r7, #12]
            uint8_t tmp   = img[idx1];
 80121fc:	687a      	ldr	r2, [r7, #4]
 80121fe:	693b      	ldr	r3, [r7, #16]
 8012200:	4413      	add	r3, r2
 8012202:	781b      	ldrb	r3, [r3, #0]
 8012204:	72fb      	strb	r3, [r7, #11]
            img[idx1]     = img[idx2];
 8012206:	687a      	ldr	r2, [r7, #4]
 8012208:	68fb      	ldr	r3, [r7, #12]
 801220a:	441a      	add	r2, r3
 801220c:	6879      	ldr	r1, [r7, #4]
 801220e:	693b      	ldr	r3, [r7, #16]
 8012210:	440b      	add	r3, r1
 8012212:	7812      	ldrb	r2, [r2, #0]
 8012214:	701a      	strb	r2, [r3, #0]
            img[idx2]     = tmp;
 8012216:	687a      	ldr	r2, [r7, #4]
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	4413      	add	r3, r2
 801221c:	7afa      	ldrb	r2, [r7, #11]
 801221e:	701a      	strb	r2, [r3, #0]
        for (uint32_t x = 0; x < IMG_W; ++x)
 8012220:	69bb      	ldr	r3, [r7, #24]
 8012222:	3301      	adds	r3, #1
 8012224:	61bb      	str	r3, [r7, #24]
 8012226:	69bb      	ldr	r3, [r7, #24]
 8012228:	2b77      	cmp	r3, #119	@ 0x77
 801222a:	d9d5      	bls.n	80121d8 <Flip_Image_Vert_InPlace+0x1c>
    for (uint32_t y = 0; y < IMG_H / 2; ++y)
 801222c:	69fb      	ldr	r3, [r7, #28]
 801222e:	3301      	adds	r3, #1
 8012230:	61fb      	str	r3, [r7, #28]
 8012232:	69fb      	ldr	r3, [r7, #28]
 8012234:	2b4f      	cmp	r3, #79	@ 0x4f
 8012236:	d9c8      	bls.n	80121ca <Flip_Image_Vert_InPlace+0xe>
        }
    }
}
 8012238:	bf00      	nop
 801223a:	bf00      	nop
 801223c:	3724      	adds	r7, #36	@ 0x24
 801223e:	46bd      	mov	sp, r7
 8012240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012244:	4770      	bx	lr
	...

08012248 <I2C2_SendExact>:


static void I2C2_SendExact(const uint8_t *buf, uint32_t len)
{
 8012248:	b580      	push	{r7, lr}
 801224a:	b09e      	sub	sp, #120	@ 0x78
 801224c:	af02      	add	r7, sp, #8
 801224e:	6078      	str	r0, [r7, #4]
 8012250:	6039      	str	r1, [r7, #0]
    const uint8_t dev_addr = (uint8_t)(I2C_SLAVE_ADDR << 1);
 8012252:	2310      	movs	r3, #16
 8012254:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

    uint32_t total = len;
 8012258:	683b      	ldr	r3, [r7, #0]
 801225a:	66bb      	str	r3, [r7, #104]	@ 0x68

    while (len > 0U) {
 801225c:	e055      	b.n	801230a <I2C2_SendExact+0xc2>

        uint16_t chunk = (len > 64) ? 64U : (uint16_t)len;
 801225e:	683b      	ldr	r3, [r7, #0]
 8012260:	2b40      	cmp	r3, #64	@ 0x40
 8012262:	d802      	bhi.n	801226a <I2C2_SendExact+0x22>
 8012264:	683b      	ldr	r3, [r7, #0]
 8012266:	b29b      	uxth	r3, r3
 8012268:	e000      	b.n	801226c <I2C2_SendExact+0x24>
 801226a:	2340      	movs	r3, #64	@ 0x40
 801226c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62

        HAL_StatusTypeDef st =
            HAL_I2C_Master_Transmit(&hi2c2,
 8012270:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8012274:	b299      	uxth	r1, r3
 8012276:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 801227a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 801227e:	9200      	str	r2, [sp, #0]
 8012280:	687a      	ldr	r2, [r7, #4]
 8012282:	482b      	ldr	r0, [pc, #172]	@ (8012330 <I2C2_SendExact+0xe8>)
 8012284:	f002 fdc8 	bl	8014e18 <HAL_I2C_Master_Transmit>
 8012288:	4603      	mov	r3, r0
 801228a:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                                    dev_addr,
                                    (uint8_t*)buf,
                                    chunk,
                                    2000);

        if (st != HAL_OK) {
 801228e:	f897 3061 	ldrb.w	r3, [r7, #97]	@ 0x61
 8012292:	2b00      	cmp	r3, #0
 8012294:	d018      	beq.n	80122c8 <I2C2_SendExact+0x80>
            char msg[80];
            int n = snprintf(msg, sizeof(msg),
                             "I2C2 TX FAIL: sent=%lu/%lu err=0x%lX\r\n",
                             (unsigned long)(total - len),
 8012296:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	1ad2      	subs	r2, r2, r3
                             (unsigned long)total,
                             (unsigned long)hi2c2.ErrorCode);
 801229c:	4b24      	ldr	r3, [pc, #144]	@ (8012330 <I2C2_SendExact+0xe8>)
 801229e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            int n = snprintf(msg, sizeof(msg),
 80122a0:	f107 0008 	add.w	r0, r7, #8
 80122a4:	9301      	str	r3, [sp, #4]
 80122a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80122a8:	9300      	str	r3, [sp, #0]
 80122aa:	4613      	mov	r3, r2
 80122ac:	4a21      	ldr	r2, [pc, #132]	@ (8012334 <I2C2_SendExact+0xec>)
 80122ae:	2150      	movs	r1, #80	@ 0x50
 80122b0:	f01f fd46 	bl	8031d40 <sniprintf>
 80122b4:	65b8      	str	r0, [r7, #88]	@ 0x58
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, n, 200);
 80122b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80122b8:	b29a      	uxth	r2, r3
 80122ba:	f107 0108 	add.w	r1, r7, #8
 80122be:	23c8      	movs	r3, #200	@ 0xc8
 80122c0:	481d      	ldr	r0, [pc, #116]	@ (8012338 <I2C2_SendExact+0xf0>)
 80122c2:	f007 fb91 	bl	80199e8 <HAL_UART_Transmit>
 80122c6:	e02f      	b.n	8012328 <I2C2_SendExact+0xe0>
        }

        // Success for this chunk
        {
            char msg[80];
            int n = snprintf(msg, sizeof(msg),
 80122c8:	f8b7 1062 	ldrh.w	r1, [r7, #98]	@ 0x62
 80122cc:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80122d0:	683a      	ldr	r2, [r7, #0]
 80122d2:	1ad3      	subs	r3, r2, r3
 80122d4:	f107 0008 	add.w	r0, r7, #8
 80122d8:	9300      	str	r3, [sp, #0]
 80122da:	460b      	mov	r3, r1
 80122dc:	4a17      	ldr	r2, [pc, #92]	@ (801233c <I2C2_SendExact+0xf4>)
 80122de:	2150      	movs	r1, #80	@ 0x50
 80122e0:	f01f fd2e 	bl	8031d40 <sniprintf>
 80122e4:	65f8      	str	r0, [r7, #92]	@ 0x5c
                             "I2C2 TX OK chunk=%u rem=%lu\r\n",
                             (unsigned int)chunk,
                             (unsigned long)(len - chunk));
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, n, 200);
 80122e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80122e8:	b29a      	uxth	r2, r3
 80122ea:	f107 0108 	add.w	r1, r7, #8
 80122ee:	23c8      	movs	r3, #200	@ 0xc8
 80122f0:	4811      	ldr	r0, [pc, #68]	@ (8012338 <I2C2_SendExact+0xf0>)
 80122f2:	f007 fb79 	bl	80199e8 <HAL_UART_Transmit>
        }

        buf += chunk;
 80122f6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80122fa:	687a      	ldr	r2, [r7, #4]
 80122fc:	4413      	add	r3, r2
 80122fe:	607b      	str	r3, [r7, #4]
        len -= chunk;
 8012300:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8012304:	683a      	ldr	r2, [r7, #0]
 8012306:	1ad3      	subs	r3, r2, r3
 8012308:	603b      	str	r3, [r7, #0]
    while (len > 0U) {
 801230a:	683b      	ldr	r3, [r7, #0]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d1a6      	bne.n	801225e <I2C2_SendExact+0x16>
    }

    // Finished all data
    {
        const char *done = "I2C2 TX COMPLETE\r\n";
 8012310:	4b0b      	ldr	r3, [pc, #44]	@ (8012340 <I2C2_SendExact+0xf8>)
 8012312:	667b      	str	r3, [r7, #100]	@ 0x64
        HAL_UART_Transmit(&huart2, (uint8_t*)done, strlen(done), 200);
 8012314:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8012316:	f7fd fe93 	bl	8010040 <strlen>
 801231a:	4603      	mov	r3, r0
 801231c:	b29a      	uxth	r2, r3
 801231e:	23c8      	movs	r3, #200	@ 0xc8
 8012320:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8012322:	4805      	ldr	r0, [pc, #20]	@ (8012338 <I2C2_SendExact+0xf0>)
 8012324:	f007 fb60 	bl	80199e8 <HAL_UART_Transmit>
    }
}
 8012328:	3770      	adds	r7, #112	@ 0x70
 801232a:	46bd      	mov	sp, r7
 801232c:	bd80      	pop	{r7, pc}
 801232e:	bf00      	nop
 8012330:	200026b8 	.word	0x200026b8
 8012334:	08032530 	.word	0x08032530
 8012338:	200028ac 	.word	0x200028ac
 801233c:	08032558 	.word	0x08032558
 8012340:	08032578 	.word	0x08032578

08012344 <AI_CommunicationLoop>:


static void AI_CommunicationLoop(UART_HandleTypeDef *input_uart)
{
 8012344:	b590      	push	{r4, r7, lr}
 8012346:	b09f      	sub	sp, #124	@ 0x7c
 8012348:	af02      	add	r7, sp, #8
 801234a:	6078      	str	r0, [r7, #4]
	const char *dbg = "here\r\n";
 801234c:	4b86      	ldr	r3, [pc, #536]	@ (8012568 <AI_CommunicationLoop+0x224>)
 801234e:	667b      	str	r3, [r7, #100]	@ 0x64
    uint8_t start = 'S';
 8012350:	2353      	movs	r3, #83	@ 0x53
 8012352:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    const char *dbg1 = "at\r\n";
 8012356:	4b85      	ldr	r3, [pc, #532]	@ (801256c <AI_CommunicationLoop+0x228>)
 8012358:	663b      	str	r3, [r7, #96]	@ 0x60

    // 1) Tell Arduino we're ready for a frame
    UART_SendExact(&start, 1, input_uart);
 801235a:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 801235e:	687a      	ldr	r2, [r7, #4]
 8012360:	2101      	movs	r1, #1
 8012362:	4618      	mov	r0, r3
 8012364:	f7ff fc82 	bl	8011c6c <UART_SendExact>
    HAL_UART_Transmit(&huart2, (uint8_t*)dbg, (uint16_t)strlen(dbg), 100);
 8012368:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 801236a:	f7fd fe69 	bl	8010040 <strlen>
 801236e:	4603      	mov	r3, r0
 8012370:	b29a      	uxth	r2, r3
 8012372:	2364      	movs	r3, #100	@ 0x64
 8012374:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8012376:	487e      	ldr	r0, [pc, #504]	@ (8012570 <AI_CommunicationLoop+0x22c>)
 8012378:	f007 fb36 	bl	80199e8 <HAL_UART_Transmit>
    // 2) Receive full grayscale image (source 320x240  decimated into 160x120 buffer)
    if (UART_RecvIMG(g_img_flipped, IMG_H, IMG_W, input_uart, 320, 240) != HAL_OK)
 801237c:	23f0      	movs	r3, #240	@ 0xf0
 801237e:	9301      	str	r3, [sp, #4]
 8012380:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8012384:	9300      	str	r3, [sp, #0]
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	2278      	movs	r2, #120	@ 0x78
 801238a:	21a0      	movs	r1, #160	@ 0xa0
 801238c:	4879      	ldr	r0, [pc, #484]	@ (8012574 <AI_CommunicationLoop+0x230>)
 801238e:	f7ff fbd7 	bl	8011b40 <UART_RecvIMG>
 8012392:	4603      	mov	r3, r0
 8012394:	2b00      	cmp	r3, #0
 8012396:	f040 80de 	bne.w	8012556 <AI_CommunicationLoop+0x212>
        return;
    HAL_UART_Transmit(&huart2, (uint8_t*)dbg, (uint16_t)strlen(dbg), 100);
 801239a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 801239c:	f7fd fe50 	bl	8010040 <strlen>
 80123a0:	4603      	mov	r3, r0
 80123a2:	b29a      	uxth	r2, r3
 80123a4:	2364      	movs	r3, #100	@ 0x64
 80123a6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80123a8:	4871      	ldr	r0, [pc, #452]	@ (8012570 <AI_CommunicationLoop+0x22c>)
 80123aa:	f007 fb1d 	bl	80199e8 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart2, (uint8_t*)dbg1, (uint16_t)strlen(dbg1), 100);
 80123ae:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80123b0:	f7fd fe46 	bl	8010040 <strlen>
 80123b4:	4603      	mov	r3, r0
 80123b6:	b29a      	uxth	r2, r3
 80123b8:	2364      	movs	r3, #100	@ 0x64
 80123ba:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80123bc:	486c      	ldr	r0, [pc, #432]	@ (8012570 <AI_CommunicationLoop+0x22c>)
 80123be:	f007 fb13 	bl	80199e8 <HAL_UART_Transmit>

    // 3) Rotate / flip into AI input orientation
    Transpose_160x120_to_120x160(g_img_flipped, g_img_raw);
 80123c2:	496d      	ldr	r1, [pc, #436]	@ (8012578 <AI_CommunicationLoop+0x234>)
 80123c4:	486b      	ldr	r0, [pc, #428]	@ (8012574 <AI_CommunicationLoop+0x230>)
 80123c6:	f7ff fc0f 	bl	8011be8 <Transpose_160x120_to_120x160>
    Flip_Image_Vert_InPlace(g_img_raw);
 80123ca:	486b      	ldr	r0, [pc, #428]	@ (8012578 <AI_CommunicationLoop+0x234>)
 80123cc:	f7ff fef6 	bl	80121bc <Flip_Image_Vert_InPlace>
    float bbox_avg[4];



    // ---- First inference: original image ----
    Preprocess_Image_To_AI(g_img_raw, g_ai_input);
 80123d0:	496a      	ldr	r1, [pc, #424]	@ (801257c <AI_CommunicationLoop+0x238>)
 80123d2:	4869      	ldr	r0, [pc, #420]	@ (8012578 <AI_CommunicationLoop+0x234>)
 80123d4:	f7ff fc61 	bl	8011c9a <Preprocess_Image_To_AI>
    AI_Run();
 80123d8:	f7ff fec8 	bl	801216c <AI_Run>
    Dequantize_BBox(g_ai_output, bbox1);
 80123dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80123e0:	4619      	mov	r1, r3
 80123e2:	4867      	ldr	r0, [pc, #412]	@ (8012580 <AI_CommunicationLoop+0x23c>)
 80123e4:	f7ff fcc4 	bl	8011d70 <Dequantize_BBox>

    // ---- Second inference: horizontally flipped image ----
    Flip_Image_Horiz(g_img_raw, g_img_flipped);
 80123e8:	4962      	ldr	r1, [pc, #392]	@ (8012574 <AI_CommunicationLoop+0x230>)
 80123ea:	4863      	ldr	r0, [pc, #396]	@ (8012578 <AI_CommunicationLoop+0x234>)
 80123ec:	f7ff fc86 	bl	8011cfc <Flip_Image_Horiz>
    Preprocess_Image_To_AI(g_img_flipped, g_ai_input);
 80123f0:	4962      	ldr	r1, [pc, #392]	@ (801257c <AI_CommunicationLoop+0x238>)
 80123f2:	4860      	ldr	r0, [pc, #384]	@ (8012574 <AI_CommunicationLoop+0x230>)
 80123f4:	f7ff fc51 	bl	8011c9a <Preprocess_Image_To_AI>
    AI_Run();
 80123f8:	f7ff feb8 	bl	801216c <AI_Run>
    Dequantize_BBox(g_ai_output, bbox2);
 80123fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8012400:	4619      	mov	r1, r3
 8012402:	485f      	ldr	r0, [pc, #380]	@ (8012580 <AI_CommunicationLoop+0x23c>)
 8012404:	f7ff fcb4 	bl	8011d70 <Dequantize_BBox>

    // Map flipped bbox back to original coordinates (cx -> 1 - cx)
    Map_Flipped_BBox(bbox2);
 8012408:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801240c:	4618      	mov	r0, r3
 801240e:	f7ff fd4d 	bl	8011eac <Map_Flipped_BBox>

    // ---- Average the two bboxes ----
    for (int i = 0; i < 4; ++i)
 8012412:	2300      	movs	r3, #0
 8012414:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012416:	e01d      	b.n	8012454 <AI_CommunicationLoop+0x110>
        bbox_avg[i] = 0.5f * (bbox1[i] + bbox2[i]);
 8012418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801241a:	009b      	lsls	r3, r3, #2
 801241c:	3370      	adds	r3, #112	@ 0x70
 801241e:	443b      	add	r3, r7
 8012420:	3b30      	subs	r3, #48	@ 0x30
 8012422:	ed93 7a00 	vldr	s14, [r3]
 8012426:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012428:	009b      	lsls	r3, r3, #2
 801242a:	3370      	adds	r3, #112	@ 0x70
 801242c:	443b      	add	r3, r7
 801242e:	3b40      	subs	r3, #64	@ 0x40
 8012430:	edd3 7a00 	vldr	s15, [r3]
 8012434:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012438:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 801243c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8012440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012442:	009b      	lsls	r3, r3, #2
 8012444:	3370      	adds	r3, #112	@ 0x70
 8012446:	443b      	add	r3, r7
 8012448:	3b50      	subs	r3, #80	@ 0x50
 801244a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < 4; ++i)
 801244e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012450:	3301      	adds	r3, #1
 8012452:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012454:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012456:	2b03      	cmp	r3, #3
 8012458:	ddde      	ble.n	8012418 <AI_CommunicationLoop+0xd4>

    // ---- Quantize averaged bbox (still 4 int8) ----
    Quantize_BBox(bbox_avg, g_ai_output);
 801245a:	f107 0320 	add.w	r3, r7, #32
 801245e:	4948      	ldr	r1, [pc, #288]	@ (8012580 <AI_CommunicationLoop+0x23c>)
 8012460:	4618      	mov	r0, r3
 8012462:	f7ff fcb5 	bl	8011dd0 <Quantize_BBox>

    // ---- Compute expanded crop rectangle in pixels ----
    int x0, y0, cw, ch;
    BBox_To_CropRect(bbox_avg, 1.1f, &x0, &y0, &cw, &ch);
 8012466:	f107 0414 	add.w	r4, r7, #20
 801246a:	f107 0218 	add.w	r2, r7, #24
 801246e:	f107 011c 	add.w	r1, r7, #28
 8012472:	f107 0020 	add.w	r0, r7, #32
 8012476:	f107 0310 	add.w	r3, r7, #16
 801247a:	9300      	str	r3, [sp, #0]
 801247c:	4623      	mov	r3, r4
 801247e:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8012584 <AI_CommunicationLoop+0x240>
 8012482:	f7ff fd61 	bl	8011f48 <BBox_To_CropRect>

    // Sanity check vs g_crop capacity
    if (cw <= 0 || ch <= 0)
 8012486:	697b      	ldr	r3, [r7, #20]
 8012488:	2b00      	cmp	r3, #0
 801248a:	dd66      	ble.n	801255a <AI_CommunicationLoop+0x216>
 801248c:	693b      	ldr	r3, [r7, #16]
 801248e:	2b00      	cmp	r3, #0
 8012490:	dd63      	ble.n	801255a <AI_CommunicationLoop+0x216>
        return;

    uint32_t crop_len = (uint32_t)cw * (uint32_t)ch;
 8012492:	697b      	ldr	r3, [r7, #20]
 8012494:	693a      	ldr	r2, [r7, #16]
 8012496:	fb02 f303 	mul.w	r3, r2, r3
 801249a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (crop_len > IMG_PIXELS)
 801249c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801249e:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 80124a2:	d85c      	bhi.n	801255e <AI_CommunicationLoop+0x21a>
        return;

    // ---- Extract crop from original image into g_crop ----
    for (int yy = 0; yy < ch; ++yy) {
 80124a4:	2300      	movs	r3, #0
 80124a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80124a8:	e01c      	b.n	80124e4 <AI_CommunicationLoop+0x1a0>
        const uint8_t *src_row = &g_img_raw[(y0 + yy) * IMG_W + x0];
 80124aa:	69ba      	ldr	r2, [r7, #24]
 80124ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80124ae:	441a      	add	r2, r3
 80124b0:	4613      	mov	r3, r2
 80124b2:	011b      	lsls	r3, r3, #4
 80124b4:	1a9b      	subs	r3, r3, r2
 80124b6:	00db      	lsls	r3, r3, #3
 80124b8:	461a      	mov	r2, r3
 80124ba:	69fb      	ldr	r3, [r7, #28]
 80124bc:	4413      	add	r3, r2
 80124be:	4a2e      	ldr	r2, [pc, #184]	@ (8012578 <AI_CommunicationLoop+0x234>)
 80124c0:	4413      	add	r3, r2
 80124c2:	65bb      	str	r3, [r7, #88]	@ 0x58
        uint8_t       *dst_row = &g_crop[yy * cw];
 80124c4:	697b      	ldr	r3, [r7, #20]
 80124c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80124c8:	fb02 f303 	mul.w	r3, r2, r3
 80124cc:	4a2e      	ldr	r2, [pc, #184]	@ (8012588 <AI_CommunicationLoop+0x244>)
 80124ce:	4413      	add	r3, r2
 80124d0:	657b      	str	r3, [r7, #84]	@ 0x54
        memcpy(dst_row, src_row, (size_t)cw);
 80124d2:	697b      	ldr	r3, [r7, #20]
 80124d4:	461a      	mov	r2, r3
 80124d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80124d8:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 80124da:	f01f fcc5 	bl	8031e68 <memcpy>
    for (int yy = 0; yy < ch; ++yy) {
 80124de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80124e0:	3301      	adds	r3, #1
 80124e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80124e4:	693b      	ldr	r3, [r7, #16]
 80124e6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80124e8:	429a      	cmp	r2, r3
 80124ea:	dbde      	blt.n	80124aa <AI_CommunicationLoop+0x166>
                   AI_CAMERATRAP_OUT_1_SIZE,   // should be 4
                   &huart2);
	*/
    // 2) Send 8-byte header: cw, ch, crop_len (all little-endian)
    uint8_t header[8];
    header[0] = (uint8_t)(cw & 0xFF);
 80124ec:	697b      	ldr	r3, [r7, #20]
 80124ee:	b2db      	uxtb	r3, r3
 80124f0:	723b      	strb	r3, [r7, #8]
    header[1] = (uint8_t)((cw >> 8) & 0xFF);
 80124f2:	697b      	ldr	r3, [r7, #20]
 80124f4:	121b      	asrs	r3, r3, #8
 80124f6:	b2db      	uxtb	r3, r3
 80124f8:	727b      	strb	r3, [r7, #9]
    header[2] = (uint8_t)(ch & 0xFF);
 80124fa:	693b      	ldr	r3, [r7, #16]
 80124fc:	b2db      	uxtb	r3, r3
 80124fe:	72bb      	strb	r3, [r7, #10]
    header[3] = (uint8_t)((ch >> 8) & 0xFF);
 8012500:	693b      	ldr	r3, [r7, #16]
 8012502:	121b      	asrs	r3, r3, #8
 8012504:	b2db      	uxtb	r3, r3
 8012506:	72fb      	strb	r3, [r7, #11]

    header[4] = (uint8_t)(crop_len & 0xFF);
 8012508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801250a:	b2db      	uxtb	r3, r3
 801250c:	733b      	strb	r3, [r7, #12]
    header[5] = (uint8_t)((crop_len >> 8) & 0xFF);
 801250e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012510:	0a1b      	lsrs	r3, r3, #8
 8012512:	b2db      	uxtb	r3, r3
 8012514:	737b      	strb	r3, [r7, #13]
    header[6] = (uint8_t)((crop_len >> 16) & 0xFF);
 8012516:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012518:	0c1b      	lsrs	r3, r3, #16
 801251a:	b2db      	uxtb	r3, r3
 801251c:	73bb      	strb	r3, [r7, #14]
    header[7] = (uint8_t)((crop_len >> 24) & 0xFF);
 801251e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012520:	0e1b      	lsrs	r3, r3, #24
 8012522:	b2db      	uxtb	r3, r3
 8012524:	73fb      	strb	r3, [r7, #15]


    // 3) Send raw grayscale crop
    I2C2_SendExact(header, sizeof(header));
 8012526:	f107 0308 	add.w	r3, r7, #8
 801252a:	2108      	movs	r1, #8
 801252c:	4618      	mov	r0, r3
 801252e:	f7ff fe8b 	bl	8012248 <I2C2_SendExact>
    I2C2_SendExact(g_crop, crop_len);
 8012532:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8012534:	4814      	ldr	r0, [pc, #80]	@ (8012588 <AI_CommunicationLoop+0x244>)
 8012536:	f7ff fe87 	bl	8012248 <I2C2_SendExact>
    capped = 1;
 801253a:	4b14      	ldr	r3, [pc, #80]	@ (801258c <AI_CommunicationLoop+0x248>)
 801253c:	2201      	movs	r2, #1
 801253e:	601a      	str	r2, [r3, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)dbg, (uint16_t)strlen(dbg), 100);
 8012540:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8012542:	f7fd fd7d 	bl	8010040 <strlen>
 8012546:	4603      	mov	r3, r0
 8012548:	b29a      	uxth	r2, r3
 801254a:	2364      	movs	r3, #100	@ 0x64
 801254c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801254e:	4808      	ldr	r0, [pc, #32]	@ (8012570 <AI_CommunicationLoop+0x22c>)
 8012550:	f007 fa4a 	bl	80199e8 <HAL_UART_Transmit>
 8012554:	e004      	b.n	8012560 <AI_CommunicationLoop+0x21c>
        return;
 8012556:	bf00      	nop
 8012558:	e002      	b.n	8012560 <AI_CommunicationLoop+0x21c>
        return;
 801255a:	bf00      	nop
 801255c:	e000      	b.n	8012560 <AI_CommunicationLoop+0x21c>
        return;
 801255e:	bf00      	nop
}
 8012560:	3774      	adds	r7, #116	@ 0x74
 8012562:	46bd      	mov	sp, r7
 8012564:	bd90      	pop	{r4, r7, pc}
 8012566:	bf00      	nop
 8012568:	0803258c 	.word	0x0803258c
 801256c:	08032594 	.word	0x08032594
 8012570:	200028ac 	.word	0x200028ac
 8012574:	20016358 	.word	0x20016358
 8012578:	20011858 	.word	0x20011858
 801257c:	20002c70 	.word	0x20002c70
 8012580:	20007770 	.word	0x20007770
 8012584:	3f8ccccd 	.word	0x3f8ccccd
 8012588:	2001ae58 	.word	0x2001ae58
 801258c:	2001f958 	.word	0x2001f958

08012590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8012590:	b580      	push	{r7, lr}
 8012592:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8012594:	b672      	cpsid	i
}
 8012596:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  NVIC_SystemReset();
 8012598:	f7fe fb62 	bl	8010c60 <__NVIC_SystemReset>

0801259c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 801259c:	b480      	push	{r7}
 801259e:	b083      	sub	sp, #12
 80125a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80125a2:	4b0f      	ldr	r3, [pc, #60]	@ (80125e0 <HAL_MspInit+0x44>)
 80125a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80125a6:	4a0e      	ldr	r2, [pc, #56]	@ (80125e0 <HAL_MspInit+0x44>)
 80125a8:	f043 0301 	orr.w	r3, r3, #1
 80125ac:	6613      	str	r3, [r2, #96]	@ 0x60
 80125ae:	4b0c      	ldr	r3, [pc, #48]	@ (80125e0 <HAL_MspInit+0x44>)
 80125b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80125b2:	f003 0301 	and.w	r3, r3, #1
 80125b6:	607b      	str	r3, [r7, #4]
 80125b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80125ba:	4b09      	ldr	r3, [pc, #36]	@ (80125e0 <HAL_MspInit+0x44>)
 80125bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80125be:	4a08      	ldr	r2, [pc, #32]	@ (80125e0 <HAL_MspInit+0x44>)
 80125c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80125c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80125c6:	4b06      	ldr	r3, [pc, #24]	@ (80125e0 <HAL_MspInit+0x44>)
 80125c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80125ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80125ce:	603b      	str	r3, [r7, #0]
 80125d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80125d2:	bf00      	nop
 80125d4:	370c      	adds	r7, #12
 80125d6:	46bd      	mov	sp, r7
 80125d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125dc:	4770      	bx	lr
 80125de:	bf00      	nop
 80125e0:	40021000 	.word	0x40021000

080125e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80125e4:	b580      	push	{r7, lr}
 80125e6:	b08e      	sub	sp, #56	@ 0x38
 80125e8:	af00      	add	r7, sp, #0
 80125ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80125ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80125f0:	2200      	movs	r2, #0
 80125f2:	601a      	str	r2, [r3, #0]
 80125f4:	605a      	str	r2, [r3, #4]
 80125f6:	609a      	str	r2, [r3, #8]
 80125f8:	60da      	str	r2, [r3, #12]
 80125fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80125fc:	687b      	ldr	r3, [r7, #4]
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	4a59      	ldr	r2, [pc, #356]	@ (8012768 <HAL_ADC_MspInit+0x184>)
 8012602:	4293      	cmp	r3, r2
 8012604:	d12d      	bne.n	8012662 <HAL_ADC_MspInit+0x7e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8012606:	4b59      	ldr	r3, [pc, #356]	@ (801276c <HAL_ADC_MspInit+0x188>)
 8012608:	681b      	ldr	r3, [r3, #0]
 801260a:	3301      	adds	r3, #1
 801260c:	4a57      	ldr	r2, [pc, #348]	@ (801276c <HAL_ADC_MspInit+0x188>)
 801260e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8012610:	4b56      	ldr	r3, [pc, #344]	@ (801276c <HAL_ADC_MspInit+0x188>)
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	2b01      	cmp	r3, #1
 8012616:	d10b      	bne.n	8012630 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8012618:	4b55      	ldr	r3, [pc, #340]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801261a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801261c:	4a54      	ldr	r2, [pc, #336]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801261e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012622:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012624:	4b52      	ldr	r3, [pc, #328]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012626:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012628:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801262c:	623b      	str	r3, [r7, #32]
 801262e:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012630:	4b4f      	ldr	r3, [pc, #316]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012632:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012634:	4a4e      	ldr	r2, [pc, #312]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012636:	f043 0304 	orr.w	r3, r3, #4
 801263a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801263c:	4b4c      	ldr	r3, [pc, #304]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801263e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012640:	f003 0304 	and.w	r3, r3, #4
 8012644:	61fb      	str	r3, [r7, #28]
 8012646:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PC3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A2_Pin;
 8012648:	2318      	movs	r3, #24
 801264a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801264c:	2303      	movs	r3, #3
 801264e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012650:	2300      	movs	r3, #0
 8012652:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012654:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012658:	4619      	mov	r1, r3
 801265a:	4846      	ldr	r0, [pc, #280]	@ (8012774 <HAL_ADC_MspInit+0x190>)
 801265c:	f002 f95a 	bl	8014914 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8012660:	e07e      	b.n	8012760 <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC2)
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	4a44      	ldr	r2, [pc, #272]	@ (8012778 <HAL_ADC_MspInit+0x194>)
 8012668:	4293      	cmp	r3, r2
 801266a:	d146      	bne.n	80126fa <HAL_ADC_MspInit+0x116>
    HAL_RCC_ADC_CLK_ENABLED++;
 801266c:	4b3f      	ldr	r3, [pc, #252]	@ (801276c <HAL_ADC_MspInit+0x188>)
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	3301      	adds	r3, #1
 8012672:	4a3e      	ldr	r2, [pc, #248]	@ (801276c <HAL_ADC_MspInit+0x188>)
 8012674:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8012676:	4b3d      	ldr	r3, [pc, #244]	@ (801276c <HAL_ADC_MspInit+0x188>)
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	2b01      	cmp	r3, #1
 801267c:	d10b      	bne.n	8012696 <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 801267e:	4b3c      	ldr	r3, [pc, #240]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012682:	4a3b      	ldr	r2, [pc, #236]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012684:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012688:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801268a:	4b39      	ldr	r3, [pc, #228]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801268c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801268e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8012692:	61bb      	str	r3, [r7, #24]
 8012694:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8012696:	4b36      	ldr	r3, [pc, #216]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801269a:	4a35      	ldr	r2, [pc, #212]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801269c:	f043 0304 	orr.w	r3, r3, #4
 80126a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80126a2:	4b33      	ldr	r3, [pc, #204]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 80126a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80126a6:	f003 0304 	and.w	r3, r3, #4
 80126aa:	617b      	str	r3, [r7, #20]
 80126ac:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80126ae:	4b30      	ldr	r3, [pc, #192]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 80126b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80126b2:	4a2f      	ldr	r2, [pc, #188]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 80126b4:	f043 0301 	orr.w	r3, r3, #1
 80126b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80126ba:	4b2d      	ldr	r3, [pc, #180]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 80126bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80126be:	f003 0301 	and.w	r3, r3, #1
 80126c2:	613b      	str	r3, [r7, #16]
 80126c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARD_A5_Pin|GPIO_PIN_1;
 80126c6:	2303      	movs	r3, #3
 80126c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80126ca:	2303      	movs	r3, #3
 80126cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80126ce:	2300      	movs	r3, #0
 80126d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80126d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80126d6:	4619      	mov	r1, r3
 80126d8:	4826      	ldr	r0, [pc, #152]	@ (8012774 <HAL_ADC_MspInit+0x190>)
 80126da:	f002 f91b 	bl	8014914 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 80126de:	2312      	movs	r3, #18
 80126e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80126e2:	2303      	movs	r3, #3
 80126e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80126e6:	2300      	movs	r3, #0
 80126e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80126ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80126ee:	4619      	mov	r1, r3
 80126f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80126f4:	f002 f90e 	bl	8014914 <HAL_GPIO_Init>
}
 80126f8:	e032      	b.n	8012760 <HAL_ADC_MspInit+0x17c>
  else if(hadc->Instance==ADC3)
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	681b      	ldr	r3, [r3, #0]
 80126fe:	4a1f      	ldr	r2, [pc, #124]	@ (801277c <HAL_ADC_MspInit+0x198>)
 8012700:	4293      	cmp	r3, r2
 8012702:	d12d      	bne.n	8012760 <HAL_ADC_MspInit+0x17c>
    HAL_RCC_ADC_CLK_ENABLED++;
 8012704:	4b19      	ldr	r3, [pc, #100]	@ (801276c <HAL_ADC_MspInit+0x188>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	3301      	adds	r3, #1
 801270a:	4a18      	ldr	r2, [pc, #96]	@ (801276c <HAL_ADC_MspInit+0x188>)
 801270c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 801270e:	4b17      	ldr	r3, [pc, #92]	@ (801276c <HAL_ADC_MspInit+0x188>)
 8012710:	681b      	ldr	r3, [r3, #0]
 8012712:	2b01      	cmp	r3, #1
 8012714:	d10b      	bne.n	801272e <HAL_ADC_MspInit+0x14a>
      __HAL_RCC_ADC_CLK_ENABLE();
 8012716:	4b16      	ldr	r3, [pc, #88]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801271a:	4a15      	ldr	r2, [pc, #84]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801271c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8012720:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012722:	4b13      	ldr	r3, [pc, #76]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012724:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012726:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801272a:	60fb      	str	r3, [r7, #12]
 801272c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 801272e:	4b10      	ldr	r3, [pc, #64]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012732:	4a0f      	ldr	r2, [pc, #60]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 8012734:	f043 0320 	orr.w	r3, r3, #32
 8012738:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801273a:	4b0d      	ldr	r3, [pc, #52]	@ (8012770 <HAL_ADC_MspInit+0x18c>)
 801273c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801273e:	f003 0320 	and.w	r3, r3, #32
 8012742:	60bb      	str	r3, [r7, #8]
 8012744:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A3_Pin;
 8012746:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801274a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 801274c:	2303      	movs	r3, #3
 801274e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012750:	2300      	movs	r3, #0
 8012752:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8012754:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012758:	4619      	mov	r1, r3
 801275a:	4809      	ldr	r0, [pc, #36]	@ (8012780 <HAL_ADC_MspInit+0x19c>)
 801275c:	f002 f8da 	bl	8014914 <HAL_GPIO_Init>
}
 8012760:	bf00      	nop
 8012762:	3738      	adds	r7, #56	@ 0x38
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}
 8012768:	50040000 	.word	0x50040000
 801276c:	2001f95c 	.word	0x2001f95c
 8012770:	40021000 	.word	0x40021000
 8012774:	48000800 	.word	0x48000800
 8012778:	50040100 	.word	0x50040100
 801277c:	50040200 	.word	0x50040200
 8012780:	48001400 	.word	0x48001400

08012784 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b08c      	sub	sp, #48	@ 0x30
 8012788:	af00      	add	r7, sp, #0
 801278a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801278c:	f107 031c 	add.w	r3, r7, #28
 8012790:	2200      	movs	r2, #0
 8012792:	601a      	str	r2, [r3, #0]
 8012794:	605a      	str	r2, [r3, #4]
 8012796:	609a      	str	r2, [r3, #8]
 8012798:	60da      	str	r2, [r3, #12]
 801279a:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	4a33      	ldr	r2, [pc, #204]	@ (8012870 <HAL_DCMI_MspInit+0xec>)
 80127a2:	4293      	cmp	r3, r2
 80127a4:	d160      	bne.n	8012868 <HAL_DCMI_MspInit+0xe4>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 80127a6:	4b33      	ldr	r3, [pc, #204]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127aa:	4a32      	ldr	r2, [pc, #200]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80127b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80127b2:	4b30      	ldr	r3, [pc, #192]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80127ba:	61bb      	str	r3, [r7, #24]
 80127bc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80127be:	4b2d      	ldr	r3, [pc, #180]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127c2:	4a2c      	ldr	r2, [pc, #176]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80127c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80127ca:	4b2a      	ldr	r3, [pc, #168]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80127d2:	617b      	str	r3, [r7, #20]
 80127d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80127d6:	4b27      	ldr	r3, [pc, #156]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127da:	4a26      	ldr	r2, [pc, #152]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80127e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80127e2:	4b24      	ldr	r3, [pc, #144]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80127ea:	613b      	str	r3, [r7, #16]
 80127ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80127ee:	4b21      	ldr	r3, [pc, #132]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127f2:	4a20      	ldr	r2, [pc, #128]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127f4:	f043 0310 	orr.w	r3, r3, #16
 80127f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80127fa:	4b1e      	ldr	r3, [pc, #120]	@ (8012874 <HAL_DCMI_MspInit+0xf0>)
 80127fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127fe:	f003 0310 	and.w	r3, r3, #16
 8012802:	60fb      	str	r3, [r7, #12]
 8012804:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 8012806:	f645 7320 	movw	r3, #24352	@ 0x5f20
 801280a:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801280c:	2302      	movs	r3, #2
 801280e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012810:	2300      	movs	r3, #0
 8012812:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012814:	2300      	movs	r3, #0
 8012816:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8012818:	230a      	movs	r3, #10
 801281a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 801281c:	f107 031c 	add.w	r3, r7, #28
 8012820:	4619      	mov	r1, r3
 8012822:	4815      	ldr	r0, [pc, #84]	@ (8012878 <HAL_DCMI_MspInit+0xf4>)
 8012824:	f002 f876 	bl	8014914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 8012828:	23b0      	movs	r3, #176	@ 0xb0
 801282a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801282c:	2302      	movs	r3, #2
 801282e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012830:	2300      	movs	r3, #0
 8012832:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012834:	2300      	movs	r3, #0
 8012836:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8012838:	230a      	movs	r3, #10
 801283a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 801283c:	f107 031c 	add.w	r3, r7, #28
 8012840:	4619      	mov	r1, r3
 8012842:	480e      	ldr	r0, [pc, #56]	@ (801287c <HAL_DCMI_MspInit+0xf8>)
 8012844:	f002 f866 	bl	8014914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 8012848:	2320      	movs	r3, #32
 801284a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801284c:	2302      	movs	r3, #2
 801284e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012850:	2300      	movs	r3, #0
 8012852:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012854:	2300      	movs	r3, #0
 8012856:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8012858:	230a      	movs	r3, #10
 801285a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 801285c:	f107 031c 	add.w	r3, r7, #28
 8012860:	4619      	mov	r1, r3
 8012862:	4807      	ldr	r0, [pc, #28]	@ (8012880 <HAL_DCMI_MspInit+0xfc>)
 8012864:	f002 f856 	bl	8014914 <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8012868:	bf00      	nop
 801286a:	3730      	adds	r7, #48	@ 0x30
 801286c:	46bd      	mov	sp, r7
 801286e:	bd80      	pop	{r7, pc}
 8012870:	50050000 	.word	0x50050000
 8012874:	40021000 	.word	0x40021000
 8012878:	48001c00 	.word	0x48001c00
 801287c:	48002000 	.word	0x48002000
 8012880:	48001000 	.word	0x48001000

08012884 <HAL_DFSDM_ChannelMspInit>:
  * This function configures the hardware resources used in this example
  * @param hdfsdm_channel: DFSDM_Channel handle pointer
  * @retval None
  */
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8012884:	b580      	push	{r7, lr}
 8012886:	b0ae      	sub	sp, #184	@ 0xb8
 8012888:	af00      	add	r7, sp, #0
 801288a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801288c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8012890:	2200      	movs	r2, #0
 8012892:	601a      	str	r2, [r3, #0]
 8012894:	605a      	str	r2, [r3, #4]
 8012896:	609a      	str	r2, [r3, #8]
 8012898:	60da      	str	r2, [r3, #12]
 801289a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801289c:	f107 0318 	add.w	r3, r7, #24
 80128a0:	228c      	movs	r2, #140	@ 0x8c
 80128a2:	2100      	movs	r1, #0
 80128a4:	4618      	mov	r0, r3
 80128a6:	f01f fa9b 	bl	8031de0 <memset>
  if(DFSDM1_Init == 0)
 80128aa:	4b36      	ldr	r3, [pc, #216]	@ (8012984 <HAL_DFSDM_ChannelMspInit+0x100>)
 80128ac:	681b      	ldr	r3, [r3, #0]
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d163      	bne.n	801297a <HAL_DFSDM_ChannelMspInit+0xf6>

    /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80128b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80128b6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80128b8:	2300      	movs	r3, #0
 80128ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80128be:	f107 0318 	add.w	r3, r7, #24
 80128c2:	4618      	mov	r0, r3
 80128c4:	f005 f990 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 80128c8:	4603      	mov	r3, r0
 80128ca:	2b00      	cmp	r3, #0
 80128cc:	d001      	beq.n	80128d2 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80128ce:	f7ff fe5f 	bl	8012590 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80128d2:	4b2d      	ldr	r3, [pc, #180]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 80128d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80128d6:	4a2c      	ldr	r2, [pc, #176]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 80128d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80128dc:	6613      	str	r3, [r2, #96]	@ 0x60
 80128de:	4b2a      	ldr	r3, [pc, #168]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 80128e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80128e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80128e6:	617b      	str	r3, [r7, #20]
 80128e8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80128ea:	4b27      	ldr	r3, [pc, #156]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 80128ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80128ee:	4a26      	ldr	r2, [pc, #152]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 80128f0:	f043 0304 	orr.w	r3, r3, #4
 80128f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80128f6:	4b24      	ldr	r3, [pc, #144]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 80128f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80128fa:	f003 0304 	and.w	r3, r3, #4
 80128fe:	613b      	str	r3, [r7, #16]
 8012900:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012902:	4b21      	ldr	r3, [pc, #132]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 8012904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012906:	4a20      	ldr	r2, [pc, #128]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 8012908:	f043 0302 	orr.w	r3, r3, #2
 801290c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801290e:	4b1e      	ldr	r3, [pc, #120]	@ (8012988 <HAL_DFSDM_ChannelMspInit+0x104>)
 8012910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012912:	f003 0302 	and.w	r3, r3, #2
 8012916:	60fb      	str	r3, [r7, #12]
 8012918:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PC7     ------> DFSDM1_DATIN3
    PC2     ------> DFSDM1_CKOUT
    PB12     ------> DFSDM1_DATIN1
    */
    GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 801291a:	2384      	movs	r3, #132	@ 0x84
 801291c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012920:	2302      	movs	r3, #2
 8012922:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012926:	2300      	movs	r3, #0
 8012928:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801292c:	2300      	movs	r3, #0
 801292e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8012932:	2306      	movs	r3, #6
 8012934:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8012938:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 801293c:	4619      	mov	r1, r3
 801293e:	4813      	ldr	r0, [pc, #76]	@ (801298c <HAL_DFSDM_ChannelMspInit+0x108>)
 8012940:	f001 ffe8 	bl	8014914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8012944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8012948:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801294c:	2302      	movs	r3, #2
 801294e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012952:	2300      	movs	r3, #0
 8012954:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8012958:	2300      	movs	r3, #0
 801295a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 801295e:	2306      	movs	r3, #6
 8012960:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8012964:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8012968:	4619      	mov	r1, r3
 801296a:	4809      	ldr	r0, [pc, #36]	@ (8012990 <HAL_DFSDM_ChannelMspInit+0x10c>)
 801296c:	f001 ffd2 	bl	8014914 <HAL_GPIO_Init>

    /* USER CODE BEGIN DFSDM1_MspInit 1 */

    /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 8012970:	4b04      	ldr	r3, [pc, #16]	@ (8012984 <HAL_DFSDM_ChannelMspInit+0x100>)
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	3301      	adds	r3, #1
 8012976:	4a03      	ldr	r2, [pc, #12]	@ (8012984 <HAL_DFSDM_ChannelMspInit+0x100>)
 8012978:	6013      	str	r3, [r2, #0]
  }

}
 801297a:	bf00      	nop
 801297c:	37b8      	adds	r7, #184	@ 0xb8
 801297e:	46bd      	mov	sp, r7
 8012980:	bd80      	pop	{r7, pc}
 8012982:	bf00      	nop
 8012984:	2001f960 	.word	0x2001f960
 8012988:	40021000 	.word	0x40021000
 801298c:	48000800 	.word	0x48000800
 8012990:	48000400 	.word	0x48000400

08012994 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8012994:	b580      	push	{r7, lr}
 8012996:	b0b0      	sub	sp, #192	@ 0xc0
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801299c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80129a0:	2200      	movs	r2, #0
 80129a2:	601a      	str	r2, [r3, #0]
 80129a4:	605a      	str	r2, [r3, #4]
 80129a6:	609a      	str	r2, [r3, #8]
 80129a8:	60da      	str	r2, [r3, #12]
 80129aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80129ac:	f107 0320 	add.w	r3, r7, #32
 80129b0:	228c      	movs	r2, #140	@ 0x8c
 80129b2:	2100      	movs	r1, #0
 80129b4:	4618      	mov	r0, r3
 80129b6:	f01f fa13 	bl	8031de0 <memset>
  if(hi2c->Instance==I2C1)
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	4a53      	ldr	r2, [pc, #332]	@ (8012b0c <HAL_I2C_MspInit+0x178>)
 80129c0:	4293      	cmp	r3, r2
 80129c2:	d13c      	bne.n	8012a3e <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80129c4:	2340      	movs	r3, #64	@ 0x40
 80129c6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80129c8:	2300      	movs	r3, #0
 80129ca:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80129cc:	f107 0320 	add.w	r3, r7, #32
 80129d0:	4618      	mov	r0, r3
 80129d2:	f005 f909 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 80129d6:	4603      	mov	r3, r0
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d001      	beq.n	80129e0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80129dc:	f7ff fdd8 	bl	8012590 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80129e0:	4b4b      	ldr	r3, [pc, #300]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 80129e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80129e4:	4a4a      	ldr	r2, [pc, #296]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 80129e6:	f043 0302 	orr.w	r3, r3, #2
 80129ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80129ec:	4b48      	ldr	r3, [pc, #288]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 80129ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80129f0:	f003 0302 	and.w	r3, r3, #2
 80129f4:	61fb      	str	r3, [r7, #28]
 80129f6:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80129f8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80129fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8012a00:	2312      	movs	r3, #18
 8012a02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8012a06:	2301      	movs	r3, #1
 8012a08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012a0c:	2303      	movs	r3, #3
 8012a0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8012a12:	2304      	movs	r3, #4
 8012a14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012a18:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8012a1c:	4619      	mov	r1, r3
 8012a1e:	483d      	ldr	r0, [pc, #244]	@ (8012b14 <HAL_I2C_MspInit+0x180>)
 8012a20:	f001 ff78 	bl	8014914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8012a24:	4b3a      	ldr	r3, [pc, #232]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012a28:	4a39      	ldr	r2, [pc, #228]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8012a2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8012a30:	4b37      	ldr	r3, [pc, #220]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012a34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8012a38:	61bb      	str	r3, [r7, #24]
 8012a3a:	69bb      	ldr	r3, [r7, #24]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8012a3c:	e061      	b.n	8012b02 <HAL_I2C_MspInit+0x16e>
  else if(hi2c->Instance==I2C2)
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	681b      	ldr	r3, [r3, #0]
 8012a42:	4a35      	ldr	r2, [pc, #212]	@ (8012b18 <HAL_I2C_MspInit+0x184>)
 8012a44:	4293      	cmp	r3, r2
 8012a46:	d15c      	bne.n	8012b02 <HAL_I2C_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8012a48:	2380      	movs	r3, #128	@ 0x80
 8012a4a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8012a4c:	2300      	movs	r3, #0
 8012a4e:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012a50:	f107 0320 	add.w	r3, r7, #32
 8012a54:	4618      	mov	r0, r3
 8012a56:	f005 f8c7 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 8012a5a:	4603      	mov	r3, r0
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d001      	beq.n	8012a64 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8012a60:	f7ff fd96 	bl	8012590 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8012a64:	4b2a      	ldr	r3, [pc, #168]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a68:	4a29      	ldr	r2, [pc, #164]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012a70:	4b27      	ldr	r3, [pc, #156]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012a78:	617b      	str	r3, [r7, #20]
 8012a7a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012a7c:	4b24      	ldr	r3, [pc, #144]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a80:	4a23      	ldr	r2, [pc, #140]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a82:	f043 0302 	orr.w	r3, r3, #2
 8012a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012a88:	4b21      	ldr	r3, [pc, #132]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012a8c:	f003 0302 	and.w	r3, r3, #2
 8012a90:	613b      	str	r3, [r7, #16]
 8012a92:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 8012a94:	2310      	movs	r3, #16
 8012a96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8012a9a:	2312      	movs	r3, #18
 8012a9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8012aa0:	2301      	movs	r3, #1
 8012aa2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012aa6:	2303      	movs	r3, #3
 8012aa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8012aac:	2304      	movs	r3, #4
 8012aae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 8012ab2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8012ab6:	4619      	mov	r1, r3
 8012ab8:	4818      	ldr	r0, [pc, #96]	@ (8012b1c <HAL_I2C_MspInit+0x188>)
 8012aba:	f001 ff2b 	bl	8014914 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 8012abe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8012ac2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8012ac6:	2312      	movs	r3, #18
 8012ac8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8012acc:	2301      	movs	r3, #1
 8012ace:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012ad2:	2303      	movs	r3, #3
 8012ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8012ad8:	2304      	movs	r3, #4
 8012ada:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8012ade:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8012ae2:	4619      	mov	r1, r3
 8012ae4:	480b      	ldr	r0, [pc, #44]	@ (8012b14 <HAL_I2C_MspInit+0x180>)
 8012ae6:	f001 ff15 	bl	8014914 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8012aea:	4b09      	ldr	r3, [pc, #36]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012aee:	4a08      	ldr	r2, [pc, #32]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012af0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8012af4:	6593      	str	r3, [r2, #88]	@ 0x58
 8012af6:	4b06      	ldr	r3, [pc, #24]	@ (8012b10 <HAL_I2C_MspInit+0x17c>)
 8012af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012afa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8012afe:	60fb      	str	r3, [r7, #12]
 8012b00:	68fb      	ldr	r3, [r7, #12]
}
 8012b02:	bf00      	nop
 8012b04:	37c0      	adds	r7, #192	@ 0xc0
 8012b06:	46bd      	mov	sp, r7
 8012b08:	bd80      	pop	{r7, pc}
 8012b0a:	bf00      	nop
 8012b0c:	40005400 	.word	0x40005400
 8012b10:	40021000 	.word	0x40021000
 8012b14:	48000400 	.word	0x48000400
 8012b18:	40005800 	.word	0x40005800
 8012b1c:	48001c00 	.word	0x48001c00

08012b20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b0b2      	sub	sp, #200	@ 0xc8
 8012b24:	af00      	add	r7, sp, #0
 8012b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012b28:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8012b2c:	2200      	movs	r2, #0
 8012b2e:	601a      	str	r2, [r3, #0]
 8012b30:	605a      	str	r2, [r3, #4]
 8012b32:	609a      	str	r2, [r3, #8]
 8012b34:	60da      	str	r2, [r3, #12]
 8012b36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8012b38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8012b3c:	228c      	movs	r2, #140	@ 0x8c
 8012b3e:	2100      	movs	r1, #0
 8012b40:	4618      	mov	r0, r3
 8012b42:	f01f f94d 	bl	8031de0 <memset>
  if(huart->Instance==LPUART1)
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	4a86      	ldr	r2, [pc, #536]	@ (8012d64 <HAL_UART_MspInit+0x244>)
 8012b4c:	4293      	cmp	r3, r2
 8012b4e:	d13e      	bne.n	8012bce <HAL_UART_MspInit+0xae>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8012b50:	2320      	movs	r3, #32
 8012b52:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8012b54:	2300      	movs	r3, #0
 8012b56:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012b58:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	f005 f843 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 8012b62:	4603      	mov	r3, r0
 8012b64:	2b00      	cmp	r3, #0
 8012b66:	d001      	beq.n	8012b6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8012b68:	f7ff fd12 	bl	8012590 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8012b6c:	4b7e      	ldr	r3, [pc, #504]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012b70:	4a7d      	ldr	r2, [pc, #500]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012b72:	f043 0301 	orr.w	r3, r3, #1
 8012b76:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8012b78:	4b7b      	ldr	r3, [pc, #492]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8012b7c:	f003 0301 	and.w	r3, r3, #1
 8012b80:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8012b84:	4b78      	ldr	r3, [pc, #480]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012b88:	4a77      	ldr	r2, [pc, #476]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012b8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012b8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012b90:	4b75      	ldr	r3, [pc, #468]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012b92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012b98:	623b      	str	r3, [r7, #32]
 8012b9a:	6a3b      	ldr	r3, [r7, #32]
    HAL_PWREx_EnableVddIO2();
 8012b9c:	f004 f914 	bl	8016dc8 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG8     ------> LPUART1_RX
    PG7     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8012ba0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8012ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012ba8:	2302      	movs	r3, #2
 8012baa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012bae:	2300      	movs	r3, #0
 8012bb0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012bb4:	2303      	movs	r3, #3
 8012bb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8012bba:	2308      	movs	r3, #8
 8012bbc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8012bc0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8012bc4:	4619      	mov	r1, r3
 8012bc6:	4869      	ldr	r0, [pc, #420]	@ (8012d6c <HAL_UART_MspInit+0x24c>)
 8012bc8:	f001 fea4 	bl	8014914 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8012bcc:	e0c6      	b.n	8012d5c <HAL_UART_MspInit+0x23c>
  else if(huart->Instance==USART1)
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	4a67      	ldr	r2, [pc, #412]	@ (8012d70 <HAL_UART_MspInit+0x250>)
 8012bd4:	4293      	cmp	r3, r2
 8012bd6:	d15f      	bne.n	8012c98 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8012bd8:	2301      	movs	r3, #1
 8012bda:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8012bdc:	2300      	movs	r3, #0
 8012bde:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012be0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8012be4:	4618      	mov	r0, r3
 8012be6:	f004 ffff 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 8012bea:	4603      	mov	r3, r0
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	d001      	beq.n	8012bf4 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8012bf0:	f7ff fcce 	bl	8012590 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8012bf4:	4b5c      	ldr	r3, [pc, #368]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012bf8:	4a5b      	ldr	r2, [pc, #364]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012bfa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012bfe:	6613      	str	r3, [r2, #96]	@ 0x60
 8012c00:	4b59      	ldr	r3, [pc, #356]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012c04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012c08:	61fb      	str	r3, [r7, #28]
 8012c0a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012c0c:	4b56      	ldr	r3, [pc, #344]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012c10:	4a55      	ldr	r2, [pc, #340]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c12:	f043 0302 	orr.w	r3, r3, #2
 8012c16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012c18:	4b53      	ldr	r3, [pc, #332]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012c1c:	f003 0302 	and.w	r3, r3, #2
 8012c20:	61bb      	str	r3, [r7, #24]
 8012c22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8012c24:	4b50      	ldr	r3, [pc, #320]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012c28:	4a4f      	ldr	r2, [pc, #316]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012c30:	4b4d      	ldr	r3, [pc, #308]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012c38:	617b      	str	r3, [r7, #20]
 8012c3a:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8012c3c:	f004 f8c4 	bl	8016dc8 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8012c40:	2340      	movs	r3, #64	@ 0x40
 8012c42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012c46:	2302      	movs	r3, #2
 8012c48:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012c52:	2303      	movs	r3, #3
 8012c54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8012c58:	2307      	movs	r3, #7
 8012c5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8012c5e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8012c62:	4619      	mov	r1, r3
 8012c64:	4843      	ldr	r0, [pc, #268]	@ (8012d74 <HAL_UART_MspInit+0x254>)
 8012c66:	f001 fe55 	bl	8014914 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8012c6a:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8012c6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012c72:	2302      	movs	r3, #2
 8012c74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012c78:	2300      	movs	r3, #0
 8012c7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012c7e:	2303      	movs	r3, #3
 8012c80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8012c84:	2307      	movs	r3, #7
 8012c86:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8012c8a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8012c8e:	4619      	mov	r1, r3
 8012c90:	4836      	ldr	r0, [pc, #216]	@ (8012d6c <HAL_UART_MspInit+0x24c>)
 8012c92:	f001 fe3f 	bl	8014914 <HAL_GPIO_Init>
}
 8012c96:	e061      	b.n	8012d5c <HAL_UART_MspInit+0x23c>
  else if(huart->Instance==USART2)
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	681b      	ldr	r3, [r3, #0]
 8012c9c:	4a36      	ldr	r2, [pc, #216]	@ (8012d78 <HAL_UART_MspInit+0x258>)
 8012c9e:	4293      	cmp	r3, r2
 8012ca0:	d15c      	bne.n	8012d5c <HAL_UART_MspInit+0x23c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8012ca2:	2302      	movs	r3, #2
 8012ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8012ca6:	2300      	movs	r3, #0
 8012ca8:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012caa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8012cae:	4618      	mov	r0, r3
 8012cb0:	f004 ff9a 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 8012cb4:	4603      	mov	r3, r0
 8012cb6:	2b00      	cmp	r3, #0
 8012cb8:	d001      	beq.n	8012cbe <HAL_UART_MspInit+0x19e>
      Error_Handler();
 8012cba:	f7ff fc69 	bl	8012590 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8012cbe:	4b2a      	ldr	r3, [pc, #168]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012cc2:	4a29      	ldr	r2, [pc, #164]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8012cc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8012cca:	4b27      	ldr	r3, [pc, #156]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012cce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012cd2:	613b      	str	r3, [r7, #16]
 8012cd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8012cd6:	4b24      	ldr	r3, [pc, #144]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012cda:	4a23      	ldr	r2, [pc, #140]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cdc:	f043 0308 	orr.w	r3, r3, #8
 8012ce0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012ce2:	4b21      	ldr	r3, [pc, #132]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012ce4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012ce6:	f003 0308 	and.w	r3, r3, #8
 8012cea:	60fb      	str	r3, [r7, #12]
 8012cec:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012cee:	4b1e      	ldr	r3, [pc, #120]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cf4:	f043 0301 	orr.w	r3, r3, #1
 8012cf8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8012d68 <HAL_UART_MspInit+0x248>)
 8012cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012cfe:	f003 0301 	and.w	r3, r3, #1
 8012d02:	60bb      	str	r3, [r7, #8]
 8012d04:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 8012d06:	2340      	movs	r3, #64	@ 0x40
 8012d08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012d0c:	2302      	movs	r3, #2
 8012d0e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012d12:	2300      	movs	r3, #0
 8012d14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012d18:	2303      	movs	r3, #3
 8012d1a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8012d1e:	2307      	movs	r3, #7
 8012d20:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8012d24:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8012d28:	4619      	mov	r1, r3
 8012d2a:	4814      	ldr	r0, [pc, #80]	@ (8012d7c <HAL_UART_MspInit+0x25c>)
 8012d2c:	f001 fdf2 	bl	8014914 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_TX_Pin;
 8012d30:	2304      	movs	r3, #4
 8012d32:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012d36:	2302      	movs	r3, #2
 8012d38:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012d42:	2303      	movs	r3, #3
 8012d44:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8012d48:	2307      	movs	r3, #7
 8012d4a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8012d4e:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8012d52:	4619      	mov	r1, r3
 8012d54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8012d58:	f001 fddc 	bl	8014914 <HAL_GPIO_Init>
}
 8012d5c:	bf00      	nop
 8012d5e:	37c8      	adds	r7, #200	@ 0xc8
 8012d60:	46bd      	mov	sp, r7
 8012d62:	bd80      	pop	{r7, pc}
 8012d64:	40008000 	.word	0x40008000
 8012d68:	40021000 	.word	0x40021000
 8012d6c:	48001800 	.word	0x48001800
 8012d70:	40013800 	.word	0x40013800
 8012d74:	48000400 	.word	0x48000400
 8012d78:	40004400 	.word	0x40004400
 8012d7c:	48000c00 	.word	0x48000c00

08012d80 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8012d80:	b580      	push	{r7, lr}
 8012d82:	b08a      	sub	sp, #40	@ 0x28
 8012d84:	af00      	add	r7, sp, #0
 8012d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012d88:	f107 0314 	add.w	r3, r7, #20
 8012d8c:	2200      	movs	r2, #0
 8012d8e:	601a      	str	r2, [r3, #0]
 8012d90:	605a      	str	r2, [r3, #4]
 8012d92:	609a      	str	r2, [r3, #8]
 8012d94:	60da      	str	r2, [r3, #12]
 8012d96:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	681b      	ldr	r3, [r3, #0]
 8012d9c:	4a26      	ldr	r2, [pc, #152]	@ (8012e38 <HAL_QSPI_MspInit+0xb8>)
 8012d9e:	4293      	cmp	r3, r2
 8012da0:	d145      	bne.n	8012e2e <HAL_QSPI_MspInit+0xae>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8012da2:	4b26      	ldr	r3, [pc, #152]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012da4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012da6:	4a25      	ldr	r2, [pc, #148]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012dac:	6513      	str	r3, [r2, #80]	@ 0x50
 8012dae:	4b23      	ldr	r3, [pc, #140]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012db0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012db6:	613b      	str	r3, [r7, #16]
 8012db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012dba:	4b20      	ldr	r3, [pc, #128]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012dbe:	4a1f      	ldr	r2, [pc, #124]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012dc0:	f043 0302 	orr.w	r3, r3, #2
 8012dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012dca:	f003 0302 	and.w	r3, r3, #2
 8012dce:	60fb      	str	r3, [r7, #12]
 8012dd0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012dd6:	4a19      	ldr	r2, [pc, #100]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012dd8:	f043 0301 	orr.w	r3, r3, #1
 8012ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012dde:	4b17      	ldr	r3, [pc, #92]	@ (8012e3c <HAL_QSPI_MspInit+0xbc>)
 8012de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012de2:	f003 0301 	and.w	r3, r3, #1
 8012de6:	60bb      	str	r3, [r7, #8]
 8012de8:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> QUADSPI_BK1_IO2
    PB1     ------> QUADSPI_BK1_IO0
    PA3     ------> QUADSPI_CLK
    PA6     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8012dea:	f640 0303 	movw	r3, #2051	@ 0x803
 8012dee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012df0:	2302      	movs	r3, #2
 8012df2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012df4:	2300      	movs	r3, #0
 8012df6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012df8:	2303      	movs	r3, #3
 8012dfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8012dfc:	230a      	movs	r3, #10
 8012dfe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012e00:	f107 0314 	add.w	r3, r7, #20
 8012e04:	4619      	mov	r1, r3
 8012e06:	480e      	ldr	r0, [pc, #56]	@ (8012e40 <HAL_QSPI_MspInit+0xc0>)
 8012e08:	f001 fd84 	bl	8014914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8012e0c:	23c8      	movs	r3, #200	@ 0xc8
 8012e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012e10:	2302      	movs	r3, #2
 8012e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012e14:	2300      	movs	r3, #0
 8012e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012e18:	2303      	movs	r3, #3
 8012e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8012e1c:	230a      	movs	r3, #10
 8012e1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012e20:	f107 0314 	add.w	r3, r7, #20
 8012e24:	4619      	mov	r1, r3
 8012e26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8012e2a:	f001 fd73 	bl	8014914 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8012e2e:	bf00      	nop
 8012e30:	3728      	adds	r7, #40	@ 0x28
 8012e32:	46bd      	mov	sp, r7
 8012e34:	bd80      	pop	{r7, pc}
 8012e36:	bf00      	nop
 8012e38:	a0001000 	.word	0xa0001000
 8012e3c:	40021000 	.word	0x40021000
 8012e40:	48000400 	.word	0x48000400

08012e44 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8012e44:	b580      	push	{r7, lr}
 8012e46:	b08e      	sub	sp, #56	@ 0x38
 8012e48:	af00      	add	r7, sp, #0
 8012e4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012e4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012e50:	2200      	movs	r2, #0
 8012e52:	601a      	str	r2, [r3, #0]
 8012e54:	605a      	str	r2, [r3, #4]
 8012e56:	609a      	str	r2, [r3, #8]
 8012e58:	60da      	str	r2, [r3, #12]
 8012e5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	4a4b      	ldr	r2, [pc, #300]	@ (8012f90 <HAL_SPI_MspInit+0x14c>)
 8012e62:	4293      	cmp	r3, r2
 8012e64:	d146      	bne.n	8012ef4 <HAL_SPI_MspInit+0xb0>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8012e66:	4b4b      	ldr	r3, [pc, #300]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012e6a:	4a4a      	ldr	r2, [pc, #296]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8012e70:	6613      	str	r3, [r2, #96]	@ 0x60
 8012e72:	4b48      	ldr	r3, [pc, #288]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8012e76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8012e7a:	623b      	str	r3, [r7, #32]
 8012e7c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012e7e:	4b45      	ldr	r3, [pc, #276]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e82:	4a44      	ldr	r2, [pc, #272]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e84:	f043 0302 	orr.w	r3, r3, #2
 8012e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012e8a:	4b42      	ldr	r3, [pc, #264]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e8e:	f003 0302 	and.w	r3, r3, #2
 8012e92:	61fb      	str	r3, [r7, #28]
 8012e94:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012e96:	4b3f      	ldr	r3, [pc, #252]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012e9a:	4a3e      	ldr	r2, [pc, #248]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012e9c:	f043 0301 	orr.w	r3, r3, #1
 8012ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012ea2:	4b3c      	ldr	r3, [pc, #240]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012ea6:	f003 0301 	and.w	r3, r3, #1
 8012eaa:	61bb      	str	r3, [r7, #24]
 8012eac:	69bb      	ldr	r3, [r7, #24]
    PB4 (NJTRST)     ------> SPI1_MISO
    PA15 (JTDI)     ------> SPI1_NSS
    PB5     ------> SPI1_MOSI
    PA5     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8012eae:	2330      	movs	r3, #48	@ 0x30
 8012eb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012eb2:	2302      	movs	r3, #2
 8012eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012eb6:	2300      	movs	r3, #0
 8012eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012eba:	2303      	movs	r3, #3
 8012ebc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8012ebe:	2305      	movs	r3, #5
 8012ec0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8012ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012ec6:	4619      	mov	r1, r3
 8012ec8:	4833      	ldr	r0, [pc, #204]	@ (8012f98 <HAL_SPI_MspInit+0x154>)
 8012eca:	f001 fd23 	bl	8014914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 8012ece:	f248 0320 	movw	r3, #32800	@ 0x8020
 8012ed2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012ed4:	2302      	movs	r3, #2
 8012ed6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012ed8:	2300      	movs	r3, #0
 8012eda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012edc:	2303      	movs	r3, #3
 8012ede:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8012ee0:	2305      	movs	r3, #5
 8012ee2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012ee4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012ee8:	4619      	mov	r1, r3
 8012eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8012eee:	f001 fd11 	bl	8014914 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8012ef2:	e049      	b.n	8012f88 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	4a28      	ldr	r2, [pc, #160]	@ (8012f9c <HAL_SPI_MspInit+0x158>)
 8012efa:	4293      	cmp	r3, r2
 8012efc:	d144      	bne.n	8012f88 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8012efe:	4b25      	ldr	r3, [pc, #148]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012f02:	4a24      	ldr	r2, [pc, #144]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012f08:	6593      	str	r3, [r2, #88]	@ 0x58
 8012f0a:	4b22      	ldr	r3, [pc, #136]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8012f12:	617b      	str	r3, [r7, #20]
 8012f14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8012f16:	4b1f      	ldr	r3, [pc, #124]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012f22:	4b1c      	ldr	r3, [pc, #112]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012f26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012f2a:	613b      	str	r3, [r7, #16]
 8012f2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8012f2e:	4b19      	ldr	r3, [pc, #100]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012f32:	4a18      	ldr	r2, [pc, #96]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f34:	f043 0302 	orr.w	r3, r3, #2
 8012f38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8012f3a:	4b16      	ldr	r3, [pc, #88]	@ (8012f94 <HAL_SPI_MspInit+0x150>)
 8012f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012f3e:	f003 0302 	and.w	r3, r3, #2
 8012f42:	60fb      	str	r3, [r7, #12]
 8012f44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 8012f46:	2306      	movs	r3, #6
 8012f48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012f4a:	2302      	movs	r3, #2
 8012f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f4e:	2300      	movs	r3, #0
 8012f50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012f52:	2303      	movs	r3, #3
 8012f54:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8012f56:	2305      	movs	r3, #5
 8012f58:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8012f5a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012f5e:	4619      	mov	r1, r3
 8012f60:	480f      	ldr	r0, [pc, #60]	@ (8012fa0 <HAL_SPI_MspInit+0x15c>)
 8012f62:	f001 fcd7 	bl	8014914 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 8012f66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012f6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012f6c:	2302      	movs	r3, #2
 8012f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012f70:	2300      	movs	r3, #0
 8012f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012f74:	2303      	movs	r3, #3
 8012f76:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8012f78:	2305      	movs	r3, #5
 8012f7a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 8012f7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012f80:	4619      	mov	r1, r3
 8012f82:	4805      	ldr	r0, [pc, #20]	@ (8012f98 <HAL_SPI_MspInit+0x154>)
 8012f84:	f001 fcc6 	bl	8014914 <HAL_GPIO_Init>
}
 8012f88:	bf00      	nop
 8012f8a:	3738      	adds	r7, #56	@ 0x38
 8012f8c:	46bd      	mov	sp, r7
 8012f8e:	bd80      	pop	{r7, pc}
 8012f90:	40013000 	.word	0x40013000
 8012f94:	40021000 	.word	0x40021000
 8012f98:	48000400 	.word	0x48000400
 8012f9c:	40003800 	.word	0x40003800
 8012fa0:	48002000 	.word	0x48002000

08012fa4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8012fa4:	b580      	push	{r7, lr}
 8012fa6:	b086      	sub	sp, #24
 8012fa8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8012faa:	1d3b      	adds	r3, r7, #4
 8012fac:	2200      	movs	r2, #0
 8012fae:	601a      	str	r2, [r3, #0]
 8012fb0:	605a      	str	r2, [r3, #4]
 8012fb2:	609a      	str	r2, [r3, #8]
 8012fb4:	60da      	str	r2, [r3, #12]
 8012fb6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8012fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8013068 <HAL_FMC_MspInit+0xc4>)
 8012fba:	681b      	ldr	r3, [r3, #0]
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d14f      	bne.n	8013060 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8012fc0:	4b29      	ldr	r3, [pc, #164]	@ (8013068 <HAL_FMC_MspInit+0xc4>)
 8012fc2:	2201      	movs	r2, #1
 8012fc4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8012fc6:	4b29      	ldr	r3, [pc, #164]	@ (801306c <HAL_FMC_MspInit+0xc8>)
 8012fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012fca:	4a28      	ldr	r2, [pc, #160]	@ (801306c <HAL_FMC_MspInit+0xc8>)
 8012fcc:	f043 0301 	orr.w	r3, r3, #1
 8012fd0:	6513      	str	r3, [r2, #80]	@ 0x50
 8012fd2:	4b26      	ldr	r3, [pc, #152]	@ (801306c <HAL_FMC_MspInit+0xc8>)
 8012fd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012fd6:	f003 0301 	and.w	r3, r3, #1
 8012fda:	603b      	str	r3, [r7, #0]
 8012fdc:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 8012fde:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8012fe2:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012fe4:	2302      	movs	r3, #2
 8012fe6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012fe8:	2300      	movs	r3, #0
 8012fea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012fec:	2303      	movs	r3, #3
 8012fee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8012ff0:	230c      	movs	r3, #12
 8012ff2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8012ff4:	1d3b      	adds	r3, r7, #4
 8012ff6:	4619      	mov	r1, r3
 8012ff8:	481d      	ldr	r0, [pc, #116]	@ (8013070 <HAL_FMC_MspInit+0xcc>)
 8012ffa:	f001 fc8b 	bl	8014914 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 8012ffe:	f240 233f 	movw	r3, #575	@ 0x23f
 8013002:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013004:	2302      	movs	r3, #2
 8013006:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013008:	2300      	movs	r3, #0
 801300a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801300c:	2303      	movs	r3, #3
 801300e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8013010:	230c      	movs	r3, #12
 8013012:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8013014:	1d3b      	adds	r3, r7, #4
 8013016:	4619      	mov	r1, r3
 8013018:	4816      	ldr	r0, [pc, #88]	@ (8013074 <HAL_FMC_MspInit+0xd0>)
 801301a:	f001 fc7b 	bl	8014914 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 801301e:	f64f 73b3 	movw	r3, #65459	@ 0xffb3
 8013022:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D15_Pin|D0_Pin
                          |PSRAM_A17_Pin|PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin
                          |D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013024:	2302      	movs	r3, #2
 8013026:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013028:	2300      	movs	r3, #0
 801302a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801302c:	2303      	movs	r3, #3
 801302e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8013030:	230c      	movs	r3, #12
 8013032:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8013034:	1d3b      	adds	r3, r7, #4
 8013036:	4619      	mov	r1, r3
 8013038:	480f      	ldr	r0, [pc, #60]	@ (8013078 <HAL_FMC_MspInit+0xd4>)
 801303a:	f001 fc6b 	bl	8014914 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 801303e:	f24f 033f 	movw	r3, #61503	@ 0xf03f
 8013042:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8013044:	2302      	movs	r3, #2
 8013046:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013048:	2300      	movs	r3, #0
 801304a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801304c:	2303      	movs	r3, #3
 801304e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8013050:	230c      	movs	r3, #12
 8013052:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8013054:	1d3b      	adds	r3, r7, #4
 8013056:	4619      	mov	r1, r3
 8013058:	4808      	ldr	r0, [pc, #32]	@ (801307c <HAL_FMC_MspInit+0xd8>)
 801305a:	f001 fc5b 	bl	8014914 <HAL_GPIO_Init>
 801305e:	e000      	b.n	8013062 <HAL_FMC_MspInit+0xbe>
    return;
 8013060:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8013062:	3718      	adds	r7, #24
 8013064:	46bd      	mov	sp, r7
 8013066:	bd80      	pop	{r7, pc}
 8013068:	2001f964 	.word	0x2001f964
 801306c:	40021000 	.word	0x40021000
 8013070:	48001000 	.word	0x48001000
 8013074:	48001800 	.word	0x48001800
 8013078:	48000c00 	.word	0x48000c00
 801307c:	48001400 	.word	0x48001400

08013080 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8013080:	b580      	push	{r7, lr}
 8013082:	b082      	sub	sp, #8
 8013084:	af00      	add	r7, sp, #0
 8013086:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8013088:	f7ff ff8c 	bl	8012fa4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 801308c:	bf00      	nop
 801308e:	3708      	adds	r7, #8
 8013090:	46bd      	mov	sp, r7
 8013092:	bd80      	pop	{r7, pc}

08013094 <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8013094:	b580      	push	{r7, lr}
 8013096:	b08a      	sub	sp, #40	@ 0x28
 8013098:	af00      	add	r7, sp, #0
 801309a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	4a33      	ldr	r2, [pc, #204]	@ (8013170 <HAL_SAI_MspInit+0xdc>)
 80130a2:	4293      	cmp	r3, r2
 80130a4:	d135      	bne.n	8013112 <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80130a6:	4b33      	ldr	r3, [pc, #204]	@ (8013174 <HAL_SAI_MspInit+0xe0>)
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d10b      	bne.n	80130c6 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80130ae:	4b32      	ldr	r3, [pc, #200]	@ (8013178 <HAL_SAI_MspInit+0xe4>)
 80130b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80130b2:	4a31      	ldr	r2, [pc, #196]	@ (8013178 <HAL_SAI_MspInit+0xe4>)
 80130b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80130b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80130ba:	4b2f      	ldr	r3, [pc, #188]	@ (8013178 <HAL_SAI_MspInit+0xe4>)
 80130bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80130be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80130c2:	613b      	str	r3, [r7, #16]
 80130c4:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80130c6:	4b2b      	ldr	r3, [pc, #172]	@ (8013174 <HAL_SAI_MspInit+0xe0>)
 80130c8:	681b      	ldr	r3, [r3, #0]
 80130ca:	3301      	adds	r3, #1
 80130cc:	4a29      	ldr	r2, [pc, #164]	@ (8013174 <HAL_SAI_MspInit+0xe0>)
 80130ce:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE2     ------> SAI1_MCLK_A
    PE6     ------> SAI1_SD_A
    PB10     ------> SAI1_SCK_A
    */
    GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 80130d0:	2354      	movs	r3, #84	@ 0x54
 80130d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80130d4:	2302      	movs	r3, #2
 80130d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80130d8:	2300      	movs	r3, #0
 80130da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80130dc:	2300      	movs	r3, #0
 80130de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80130e0:	230d      	movs	r3, #13
 80130e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80130e4:	f107 0314 	add.w	r3, r7, #20
 80130e8:	4619      	mov	r1, r3
 80130ea:	4824      	ldr	r0, [pc, #144]	@ (801317c <HAL_SAI_MspInit+0xe8>)
 80130ec:	f001 fc12 	bl	8014914 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80130f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80130f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80130f6:	2302      	movs	r3, #2
 80130f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80130fa:	2300      	movs	r3, #0
 80130fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80130fe:	2300      	movs	r3, #0
 8013100:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8013102:	230d      	movs	r3, #13
 8013104:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8013106:	f107 0314 	add.w	r3, r7, #20
 801310a:	4619      	mov	r1, r3
 801310c:	481c      	ldr	r0, [pc, #112]	@ (8013180 <HAL_SAI_MspInit+0xec>)
 801310e:	f001 fc01 	bl	8014914 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8013112:	687b      	ldr	r3, [r7, #4]
 8013114:	681b      	ldr	r3, [r3, #0]
 8013116:	4a1b      	ldr	r2, [pc, #108]	@ (8013184 <HAL_SAI_MspInit+0xf0>)
 8013118:	4293      	cmp	r3, r2
 801311a:	d124      	bne.n	8013166 <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 801311c:	4b15      	ldr	r3, [pc, #84]	@ (8013174 <HAL_SAI_MspInit+0xe0>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	2b00      	cmp	r3, #0
 8013122:	d10b      	bne.n	801313c <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8013124:	4b14      	ldr	r3, [pc, #80]	@ (8013178 <HAL_SAI_MspInit+0xe4>)
 8013126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8013128:	4a13      	ldr	r2, [pc, #76]	@ (8013178 <HAL_SAI_MspInit+0xe4>)
 801312a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801312e:	6613      	str	r3, [r2, #96]	@ 0x60
 8013130:	4b11      	ldr	r3, [pc, #68]	@ (8013178 <HAL_SAI_MspInit+0xe4>)
 8013132:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8013134:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013138:	60fb      	str	r3, [r7, #12]
 801313a:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 801313c:	4b0d      	ldr	r3, [pc, #52]	@ (8013174 <HAL_SAI_MspInit+0xe0>)
 801313e:	681b      	ldr	r3, [r3, #0]
 8013140:	3301      	adds	r3, #1
 8013142:	4a0c      	ldr	r2, [pc, #48]	@ (8013174 <HAL_SAI_MspInit+0xe0>)
 8013144:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SDB_Pin;
 8013146:	2308      	movs	r3, #8
 8013148:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801314a:	2302      	movs	r3, #2
 801314c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801314e:	2300      	movs	r3, #0
 8013150:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8013152:	2300      	movs	r3, #0
 8013154:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8013156:	230d      	movs	r3, #13
 8013158:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI1_SDB_GPIO_Port, &GPIO_InitStruct);
 801315a:	f107 0314 	add.w	r3, r7, #20
 801315e:	4619      	mov	r1, r3
 8013160:	4806      	ldr	r0, [pc, #24]	@ (801317c <HAL_SAI_MspInit+0xe8>)
 8013162:	f001 fbd7 	bl	8014914 <HAL_GPIO_Init>

    }
}
 8013166:	bf00      	nop
 8013168:	3728      	adds	r7, #40	@ 0x28
 801316a:	46bd      	mov	sp, r7
 801316c:	bd80      	pop	{r7, pc}
 801316e:	bf00      	nop
 8013170:	40015404 	.word	0x40015404
 8013174:	2001f968 	.word	0x2001f968
 8013178:	40021000 	.word	0x40021000
 801317c:	48001000 	.word	0x48001000
 8013180:	48000400 	.word	0x48000400
 8013184:	40015424 	.word	0x40015424

08013188 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8013188:	b480      	push	{r7}
 801318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 801318c:	bf00      	nop
 801318e:	e7fd      	b.n	801318c <NMI_Handler+0x4>

08013190 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8013190:	b480      	push	{r7}
 8013192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8013194:	bf00      	nop
 8013196:	e7fd      	b.n	8013194 <HardFault_Handler+0x4>

08013198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8013198:	b480      	push	{r7}
 801319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 801319c:	bf00      	nop
 801319e:	e7fd      	b.n	801319c <MemManage_Handler+0x4>

080131a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80131a0:	b480      	push	{r7}
 80131a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80131a4:	bf00      	nop
 80131a6:	e7fd      	b.n	80131a4 <BusFault_Handler+0x4>

080131a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80131a8:	b480      	push	{r7}
 80131aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80131ac:	bf00      	nop
 80131ae:	e7fd      	b.n	80131ac <UsageFault_Handler+0x4>

080131b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80131b0:	b480      	push	{r7}
 80131b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80131b4:	bf00      	nop
 80131b6:	46bd      	mov	sp, r7
 80131b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131bc:	4770      	bx	lr

080131be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80131be:	b480      	push	{r7}
 80131c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80131c2:	bf00      	nop
 80131c4:	46bd      	mov	sp, r7
 80131c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ca:	4770      	bx	lr

080131cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80131cc:	b480      	push	{r7}
 80131ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80131d0:	bf00      	nop
 80131d2:	46bd      	mov	sp, r7
 80131d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131d8:	4770      	bx	lr

080131da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80131da:	b580      	push	{r7, lr}
 80131dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80131de:	f000 f8db 	bl	8013398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80131e2:	bf00      	nop
 80131e4:	bd80      	pop	{r7, pc}
	...

080131e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80131ec:	4802      	ldr	r0, [pc, #8]	@ (80131f8 <OTG_FS_IRQHandler+0x10>)
 80131ee:	f002 fd1e 	bl	8015c2e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80131f2:	bf00      	nop
 80131f4:	bd80      	pop	{r7, pc}
 80131f6:	bf00      	nop
 80131f8:	20020e78 	.word	0x20020e78

080131fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80131fc:	b580      	push	{r7, lr}
 80131fe:	b086      	sub	sp, #24
 8013200:	af00      	add	r7, sp, #0
 8013202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8013204:	4a14      	ldr	r2, [pc, #80]	@ (8013258 <_sbrk+0x5c>)
 8013206:	4b15      	ldr	r3, [pc, #84]	@ (801325c <_sbrk+0x60>)
 8013208:	1ad3      	subs	r3, r2, r3
 801320a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 801320c:	697b      	ldr	r3, [r7, #20]
 801320e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8013210:	4b13      	ldr	r3, [pc, #76]	@ (8013260 <_sbrk+0x64>)
 8013212:	681b      	ldr	r3, [r3, #0]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d102      	bne.n	801321e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8013218:	4b11      	ldr	r3, [pc, #68]	@ (8013260 <_sbrk+0x64>)
 801321a:	4a12      	ldr	r2, [pc, #72]	@ (8013264 <_sbrk+0x68>)
 801321c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 801321e:	4b10      	ldr	r3, [pc, #64]	@ (8013260 <_sbrk+0x64>)
 8013220:	681a      	ldr	r2, [r3, #0]
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	4413      	add	r3, r2
 8013226:	693a      	ldr	r2, [r7, #16]
 8013228:	429a      	cmp	r2, r3
 801322a:	d207      	bcs.n	801323c <_sbrk+0x40>
  {
    errno = ENOMEM;
 801322c:	f01e fdf0 	bl	8031e10 <__errno>
 8013230:	4603      	mov	r3, r0
 8013232:	220c      	movs	r2, #12
 8013234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8013236:	f04f 33ff 	mov.w	r3, #4294967295
 801323a:	e009      	b.n	8013250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 801323c:	4b08      	ldr	r3, [pc, #32]	@ (8013260 <_sbrk+0x64>)
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8013242:	4b07      	ldr	r3, [pc, #28]	@ (8013260 <_sbrk+0x64>)
 8013244:	681a      	ldr	r2, [r3, #0]
 8013246:	687b      	ldr	r3, [r7, #4]
 8013248:	4413      	add	r3, r2
 801324a:	4a05      	ldr	r2, [pc, #20]	@ (8013260 <_sbrk+0x64>)
 801324c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 801324e:	68fb      	ldr	r3, [r7, #12]
}
 8013250:	4618      	mov	r0, r3
 8013252:	3718      	adds	r7, #24
 8013254:	46bd      	mov	sp, r7
 8013256:	bd80      	pop	{r7, pc}
 8013258:	20040000 	.word	0x20040000
 801325c:	00000800 	.word	0x00000800
 8013260:	2001f96c 	.word	0x2001f96c
 8013264:	200217d8 	.word	0x200217d8

08013268 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8013268:	b480      	push	{r7}
 801326a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 801326c:	4b06      	ldr	r3, [pc, #24]	@ (8013288 <SystemInit+0x20>)
 801326e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013272:	4a05      	ldr	r2, [pc, #20]	@ (8013288 <SystemInit+0x20>)
 8013274:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8013278:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 801327c:	bf00      	nop
 801327e:	46bd      	mov	sp, r7
 8013280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013284:	4770      	bx	lr
 8013286:	bf00      	nop
 8013288:	e000ed00 	.word	0xe000ed00

0801328c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 801328c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80132c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8013290:	f7ff ffea 	bl	8013268 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8013294:	480c      	ldr	r0, [pc, #48]	@ (80132c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8013296:	490d      	ldr	r1, [pc, #52]	@ (80132cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8013298:	4a0d      	ldr	r2, [pc, #52]	@ (80132d0 <LoopForever+0xe>)
  movs r3, #0
 801329a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 801329c:	e002      	b.n	80132a4 <LoopCopyDataInit>

0801329e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801329e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80132a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80132a2:	3304      	adds	r3, #4

080132a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80132a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80132a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80132a8:	d3f9      	bcc.n	801329e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80132aa:	4a0a      	ldr	r2, [pc, #40]	@ (80132d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80132ac:	4c0a      	ldr	r4, [pc, #40]	@ (80132d8 <LoopForever+0x16>)
  movs r3, #0
 80132ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80132b0:	e001      	b.n	80132b6 <LoopFillZerobss>

080132b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80132b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80132b4:	3204      	adds	r2, #4

080132b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80132b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80132b8:	d3fb      	bcc.n	80132b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80132ba:	f01e fdaf 	bl	8031e1c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80132be:	f7fd fce5 	bl	8010c8c <main>

080132c2 <LoopForever>:

LoopForever:
    b LoopForever
 80132c2:	e7fe      	b.n	80132c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80132c4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80132c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80132cc:	2000240c 	.word	0x2000240c
  ldr r2, =_sidata
 80132d0:	080ccbfc 	.word	0x080ccbfc
  ldr r2, =_sbss
 80132d4:	2000240c 	.word	0x2000240c
  ldr r4, =_ebss
 80132d8:	200217d4 	.word	0x200217d4

080132dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80132dc:	e7fe      	b.n	80132dc <ADC1_2_IRQHandler>
	...

080132e0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80132e0:	b580      	push	{r7, lr}
 80132e2:	b082      	sub	sp, #8
 80132e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80132e6:	2300      	movs	r3, #0
 80132e8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80132ea:	4b0c      	ldr	r3, [pc, #48]	@ (801331c <HAL_Init+0x3c>)
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	4a0b      	ldr	r2, [pc, #44]	@ (801331c <HAL_Init+0x3c>)
 80132f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80132f4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80132f6:	2003      	movs	r0, #3
 80132f8:	f001 f938 	bl	801456c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80132fc:	2000      	movs	r0, #0
 80132fe:	f000 f80f 	bl	8013320 <HAL_InitTick>
 8013302:	4603      	mov	r3, r0
 8013304:	2b00      	cmp	r3, #0
 8013306:	d002      	beq.n	801330e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8013308:	2301      	movs	r3, #1
 801330a:	71fb      	strb	r3, [r7, #7]
 801330c:	e001      	b.n	8013312 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 801330e:	f7ff f945 	bl	801259c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8013312:	79fb      	ldrb	r3, [r7, #7]
}
 8013314:	4618      	mov	r0, r3
 8013316:	3708      	adds	r7, #8
 8013318:	46bd      	mov	sp, r7
 801331a:	bd80      	pop	{r7, pc}
 801331c:	40022000 	.word	0x40022000

08013320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8013320:	b580      	push	{r7, lr}
 8013322:	b084      	sub	sp, #16
 8013324:	af00      	add	r7, sp, #0
 8013326:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8013328:	2300      	movs	r3, #0
 801332a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 801332c:	4b17      	ldr	r3, [pc, #92]	@ (801338c <HAL_InitTick+0x6c>)
 801332e:	781b      	ldrb	r3, [r3, #0]
 8013330:	2b00      	cmp	r3, #0
 8013332:	d023      	beq.n	801337c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8013334:	4b16      	ldr	r3, [pc, #88]	@ (8013390 <HAL_InitTick+0x70>)
 8013336:	681a      	ldr	r2, [r3, #0]
 8013338:	4b14      	ldr	r3, [pc, #80]	@ (801338c <HAL_InitTick+0x6c>)
 801333a:	781b      	ldrb	r3, [r3, #0]
 801333c:	4619      	mov	r1, r3
 801333e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8013342:	fbb3 f3f1 	udiv	r3, r3, r1
 8013346:	fbb2 f3f3 	udiv	r3, r2, r3
 801334a:	4618      	mov	r0, r3
 801334c:	f001 f943 	bl	80145d6 <HAL_SYSTICK_Config>
 8013350:	4603      	mov	r3, r0
 8013352:	2b00      	cmp	r3, #0
 8013354:	d10f      	bne.n	8013376 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	2b0f      	cmp	r3, #15
 801335a:	d809      	bhi.n	8013370 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 801335c:	2200      	movs	r2, #0
 801335e:	6879      	ldr	r1, [r7, #4]
 8013360:	f04f 30ff 	mov.w	r0, #4294967295
 8013364:	f001 f90d 	bl	8014582 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8013368:	4a0a      	ldr	r2, [pc, #40]	@ (8013394 <HAL_InitTick+0x74>)
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	6013      	str	r3, [r2, #0]
 801336e:	e007      	b.n	8013380 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8013370:	2301      	movs	r3, #1
 8013372:	73fb      	strb	r3, [r7, #15]
 8013374:	e004      	b.n	8013380 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8013376:	2301      	movs	r3, #1
 8013378:	73fb      	strb	r3, [r7, #15]
 801337a:	e001      	b.n	8013380 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 801337c:	2301      	movs	r3, #1
 801337e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8013380:	7bfb      	ldrb	r3, [r7, #15]
}
 8013382:	4618      	mov	r0, r3
 8013384:	3710      	adds	r7, #16
 8013386:	46bd      	mov	sp, r7
 8013388:	bd80      	pop	{r7, pc}
 801338a:	bf00      	nop
 801338c:	20000008 	.word	0x20000008
 8013390:	20000000 	.word	0x20000000
 8013394:	20000004 	.word	0x20000004

08013398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8013398:	b480      	push	{r7}
 801339a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 801339c:	4b06      	ldr	r3, [pc, #24]	@ (80133b8 <HAL_IncTick+0x20>)
 801339e:	781b      	ldrb	r3, [r3, #0]
 80133a0:	461a      	mov	r2, r3
 80133a2:	4b06      	ldr	r3, [pc, #24]	@ (80133bc <HAL_IncTick+0x24>)
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	4413      	add	r3, r2
 80133a8:	4a04      	ldr	r2, [pc, #16]	@ (80133bc <HAL_IncTick+0x24>)
 80133aa:	6013      	str	r3, [r2, #0]
}
 80133ac:	bf00      	nop
 80133ae:	46bd      	mov	sp, r7
 80133b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133b4:	4770      	bx	lr
 80133b6:	bf00      	nop
 80133b8:	20000008 	.word	0x20000008
 80133bc:	2001f970 	.word	0x2001f970

080133c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80133c0:	b480      	push	{r7}
 80133c2:	af00      	add	r7, sp, #0
  return uwTick;
 80133c4:	4b03      	ldr	r3, [pc, #12]	@ (80133d4 <HAL_GetTick+0x14>)
 80133c6:	681b      	ldr	r3, [r3, #0]
}
 80133c8:	4618      	mov	r0, r3
 80133ca:	46bd      	mov	sp, r7
 80133cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133d0:	4770      	bx	lr
 80133d2:	bf00      	nop
 80133d4:	2001f970 	.word	0x2001f970

080133d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b084      	sub	sp, #16
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80133e0:	f7ff ffee 	bl	80133c0 <HAL_GetTick>
 80133e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80133ea:	68fb      	ldr	r3, [r7, #12]
 80133ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133f0:	d005      	beq.n	80133fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80133f2:	4b0a      	ldr	r3, [pc, #40]	@ (801341c <HAL_Delay+0x44>)
 80133f4:	781b      	ldrb	r3, [r3, #0]
 80133f6:	461a      	mov	r2, r3
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	4413      	add	r3, r2
 80133fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80133fe:	bf00      	nop
 8013400:	f7ff ffde 	bl	80133c0 <HAL_GetTick>
 8013404:	4602      	mov	r2, r0
 8013406:	68bb      	ldr	r3, [r7, #8]
 8013408:	1ad3      	subs	r3, r2, r3
 801340a:	68fa      	ldr	r2, [r7, #12]
 801340c:	429a      	cmp	r2, r3
 801340e:	d8f7      	bhi.n	8013400 <HAL_Delay+0x28>
  {
  }
}
 8013410:	bf00      	nop
 8013412:	bf00      	nop
 8013414:	3710      	adds	r7, #16
 8013416:	46bd      	mov	sp, r7
 8013418:	bd80      	pop	{r7, pc}
 801341a:	bf00      	nop
 801341c:	20000008 	.word	0x20000008

08013420 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8013420:	b480      	push	{r7}
 8013422:	b083      	sub	sp, #12
 8013424:	af00      	add	r7, sp, #0
 8013426:	6078      	str	r0, [r7, #4]
 8013428:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	689b      	ldr	r3, [r3, #8]
 801342e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8013432:	683b      	ldr	r3, [r7, #0]
 8013434:	431a      	orrs	r2, r3
 8013436:	687b      	ldr	r3, [r7, #4]
 8013438:	609a      	str	r2, [r3, #8]
}
 801343a:	bf00      	nop
 801343c:	370c      	adds	r7, #12
 801343e:	46bd      	mov	sp, r7
 8013440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013444:	4770      	bx	lr

08013446 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8013446:	b480      	push	{r7}
 8013448:	b083      	sub	sp, #12
 801344a:	af00      	add	r7, sp, #0
 801344c:	6078      	str	r0, [r7, #4]
 801344e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8013450:	687b      	ldr	r3, [r7, #4]
 8013452:	689b      	ldr	r3, [r3, #8]
 8013454:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8013458:	683b      	ldr	r3, [r7, #0]
 801345a:	431a      	orrs	r2, r3
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	609a      	str	r2, [r3, #8]
}
 8013460:	bf00      	nop
 8013462:	370c      	adds	r7, #12
 8013464:	46bd      	mov	sp, r7
 8013466:	f85d 7b04 	ldr.w	r7, [sp], #4
 801346a:	4770      	bx	lr

0801346c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 801346c:	b480      	push	{r7}
 801346e:	b083      	sub	sp, #12
 8013470:	af00      	add	r7, sp, #0
 8013472:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	689b      	ldr	r3, [r3, #8]
 8013478:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 801347c:	4618      	mov	r0, r3
 801347e:	370c      	adds	r7, #12
 8013480:	46bd      	mov	sp, r7
 8013482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013486:	4770      	bx	lr

08013488 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8013488:	b480      	push	{r7}
 801348a:	b087      	sub	sp, #28
 801348c:	af00      	add	r7, sp, #0
 801348e:	60f8      	str	r0, [r7, #12]
 8013490:	60b9      	str	r1, [r7, #8]
 8013492:	607a      	str	r2, [r7, #4]
 8013494:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	3360      	adds	r3, #96	@ 0x60
 801349a:	461a      	mov	r2, r3
 801349c:	68bb      	ldr	r3, [r7, #8]
 801349e:	009b      	lsls	r3, r3, #2
 80134a0:	4413      	add	r3, r2
 80134a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80134a4:	697b      	ldr	r3, [r7, #20]
 80134a6:	681a      	ldr	r2, [r3, #0]
 80134a8:	4b08      	ldr	r3, [pc, #32]	@ (80134cc <LL_ADC_SetOffset+0x44>)
 80134aa:	4013      	ands	r3, r2
 80134ac:	687a      	ldr	r2, [r7, #4]
 80134ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80134b2:	683a      	ldr	r2, [r7, #0]
 80134b4:	430a      	orrs	r2, r1
 80134b6:	4313      	orrs	r3, r2
 80134b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80134bc:	697b      	ldr	r3, [r7, #20]
 80134be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80134c0:	bf00      	nop
 80134c2:	371c      	adds	r7, #28
 80134c4:	46bd      	mov	sp, r7
 80134c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134ca:	4770      	bx	lr
 80134cc:	03fff000 	.word	0x03fff000

080134d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80134d0:	b480      	push	{r7}
 80134d2:	b085      	sub	sp, #20
 80134d4:	af00      	add	r7, sp, #0
 80134d6:	6078      	str	r0, [r7, #4]
 80134d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	3360      	adds	r3, #96	@ 0x60
 80134de:	461a      	mov	r2, r3
 80134e0:	683b      	ldr	r3, [r7, #0]
 80134e2:	009b      	lsls	r3, r3, #2
 80134e4:	4413      	add	r3, r2
 80134e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80134f0:	4618      	mov	r0, r3
 80134f2:	3714      	adds	r7, #20
 80134f4:	46bd      	mov	sp, r7
 80134f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134fa:	4770      	bx	lr

080134fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80134fc:	b480      	push	{r7}
 80134fe:	b087      	sub	sp, #28
 8013500:	af00      	add	r7, sp, #0
 8013502:	60f8      	str	r0, [r7, #12]
 8013504:	60b9      	str	r1, [r7, #8]
 8013506:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8013508:	68fb      	ldr	r3, [r7, #12]
 801350a:	3360      	adds	r3, #96	@ 0x60
 801350c:	461a      	mov	r2, r3
 801350e:	68bb      	ldr	r3, [r7, #8]
 8013510:	009b      	lsls	r3, r3, #2
 8013512:	4413      	add	r3, r2
 8013514:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8013516:	697b      	ldr	r3, [r7, #20]
 8013518:	681b      	ldr	r3, [r3, #0]
 801351a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	431a      	orrs	r2, r3
 8013522:	697b      	ldr	r3, [r7, #20]
 8013524:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8013526:	bf00      	nop
 8013528:	371c      	adds	r7, #28
 801352a:	46bd      	mov	sp, r7
 801352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013530:	4770      	bx	lr

08013532 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8013532:	b480      	push	{r7}
 8013534:	b083      	sub	sp, #12
 8013536:	af00      	add	r7, sp, #0
 8013538:	6078      	str	r0, [r7, #4]
 801353a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	695b      	ldr	r3, [r3, #20]
 8013540:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013544:	683b      	ldr	r3, [r7, #0]
 8013546:	431a      	orrs	r2, r3
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	615a      	str	r2, [r3, #20]
}
 801354c:	bf00      	nop
 801354e:	370c      	adds	r7, #12
 8013550:	46bd      	mov	sp, r7
 8013552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013556:	4770      	bx	lr

08013558 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8013558:	b480      	push	{r7}
 801355a:	b087      	sub	sp, #28
 801355c:	af00      	add	r7, sp, #0
 801355e:	60f8      	str	r0, [r7, #12]
 8013560:	60b9      	str	r1, [r7, #8]
 8013562:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8013564:	68fb      	ldr	r3, [r7, #12]
 8013566:	3330      	adds	r3, #48	@ 0x30
 8013568:	461a      	mov	r2, r3
 801356a:	68bb      	ldr	r3, [r7, #8]
 801356c:	0a1b      	lsrs	r3, r3, #8
 801356e:	009b      	lsls	r3, r3, #2
 8013570:	f003 030c 	and.w	r3, r3, #12
 8013574:	4413      	add	r3, r2
 8013576:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8013578:	697b      	ldr	r3, [r7, #20]
 801357a:	681a      	ldr	r2, [r3, #0]
 801357c:	68bb      	ldr	r3, [r7, #8]
 801357e:	f003 031f 	and.w	r3, r3, #31
 8013582:	211f      	movs	r1, #31
 8013584:	fa01 f303 	lsl.w	r3, r1, r3
 8013588:	43db      	mvns	r3, r3
 801358a:	401a      	ands	r2, r3
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	0e9b      	lsrs	r3, r3, #26
 8013590:	f003 011f 	and.w	r1, r3, #31
 8013594:	68bb      	ldr	r3, [r7, #8]
 8013596:	f003 031f 	and.w	r3, r3, #31
 801359a:	fa01 f303 	lsl.w	r3, r1, r3
 801359e:	431a      	orrs	r2, r3
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80135a4:	bf00      	nop
 80135a6:	371c      	adds	r7, #28
 80135a8:	46bd      	mov	sp, r7
 80135aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135ae:	4770      	bx	lr

080135b0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80135b0:	b480      	push	{r7}
 80135b2:	b087      	sub	sp, #28
 80135b4:	af00      	add	r7, sp, #0
 80135b6:	60f8      	str	r0, [r7, #12]
 80135b8:	60b9      	str	r1, [r7, #8]
 80135ba:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80135bc:	68fb      	ldr	r3, [r7, #12]
 80135be:	3314      	adds	r3, #20
 80135c0:	461a      	mov	r2, r3
 80135c2:	68bb      	ldr	r3, [r7, #8]
 80135c4:	0e5b      	lsrs	r3, r3, #25
 80135c6:	009b      	lsls	r3, r3, #2
 80135c8:	f003 0304 	and.w	r3, r3, #4
 80135cc:	4413      	add	r3, r2
 80135ce:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80135d0:	697b      	ldr	r3, [r7, #20]
 80135d2:	681a      	ldr	r2, [r3, #0]
 80135d4:	68bb      	ldr	r3, [r7, #8]
 80135d6:	0d1b      	lsrs	r3, r3, #20
 80135d8:	f003 031f 	and.w	r3, r3, #31
 80135dc:	2107      	movs	r1, #7
 80135de:	fa01 f303 	lsl.w	r3, r1, r3
 80135e2:	43db      	mvns	r3, r3
 80135e4:	401a      	ands	r2, r3
 80135e6:	68bb      	ldr	r3, [r7, #8]
 80135e8:	0d1b      	lsrs	r3, r3, #20
 80135ea:	f003 031f 	and.w	r3, r3, #31
 80135ee:	6879      	ldr	r1, [r7, #4]
 80135f0:	fa01 f303 	lsl.w	r3, r1, r3
 80135f4:	431a      	orrs	r2, r3
 80135f6:	697b      	ldr	r3, [r7, #20]
 80135f8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80135fa:	bf00      	nop
 80135fc:	371c      	adds	r7, #28
 80135fe:	46bd      	mov	sp, r7
 8013600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013604:	4770      	bx	lr
	...

08013608 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8013608:	b480      	push	{r7}
 801360a:	b085      	sub	sp, #20
 801360c:	af00      	add	r7, sp, #0
 801360e:	60f8      	str	r0, [r7, #12]
 8013610:	60b9      	str	r1, [r7, #8]
 8013612:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 801361a:	68bb      	ldr	r3, [r7, #8]
 801361c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013620:	43db      	mvns	r3, r3
 8013622:	401a      	ands	r2, r3
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	f003 0318 	and.w	r3, r3, #24
 801362a:	4908      	ldr	r1, [pc, #32]	@ (801364c <LL_ADC_SetChannelSingleDiff+0x44>)
 801362c:	40d9      	lsrs	r1, r3
 801362e:	68bb      	ldr	r3, [r7, #8]
 8013630:	400b      	ands	r3, r1
 8013632:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013636:	431a      	orrs	r2, r3
 8013638:	68fb      	ldr	r3, [r7, #12]
 801363a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 801363e:	bf00      	nop
 8013640:	3714      	adds	r7, #20
 8013642:	46bd      	mov	sp, r7
 8013644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013648:	4770      	bx	lr
 801364a:	bf00      	nop
 801364c:	0007ffff 	.word	0x0007ffff

08013650 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8013650:	b480      	push	{r7}
 8013652:	b083      	sub	sp, #12
 8013654:	af00      	add	r7, sp, #0
 8013656:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8013658:	687b      	ldr	r3, [r7, #4]
 801365a:	689b      	ldr	r3, [r3, #8]
 801365c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8013660:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8013664:	687a      	ldr	r2, [r7, #4]
 8013666:	6093      	str	r3, [r2, #8]
}
 8013668:	bf00      	nop
 801366a:	370c      	adds	r7, #12
 801366c:	46bd      	mov	sp, r7
 801366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013672:	4770      	bx	lr

08013674 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8013674:	b480      	push	{r7}
 8013676:	b083      	sub	sp, #12
 8013678:	af00      	add	r7, sp, #0
 801367a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	689b      	ldr	r3, [r3, #8]
 8013680:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8013684:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013688:	d101      	bne.n	801368e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 801368a:	2301      	movs	r3, #1
 801368c:	e000      	b.n	8013690 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 801368e:	2300      	movs	r3, #0
}
 8013690:	4618      	mov	r0, r3
 8013692:	370c      	adds	r7, #12
 8013694:	46bd      	mov	sp, r7
 8013696:	f85d 7b04 	ldr.w	r7, [sp], #4
 801369a:	4770      	bx	lr

0801369c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 801369c:	b480      	push	{r7}
 801369e:	b083      	sub	sp, #12
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80136a4:	687b      	ldr	r3, [r7, #4]
 80136a6:	689b      	ldr	r3, [r3, #8]
 80136a8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80136ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80136b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80136b8:	bf00      	nop
 80136ba:	370c      	adds	r7, #12
 80136bc:	46bd      	mov	sp, r7
 80136be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136c2:	4770      	bx	lr

080136c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80136c4:	b480      	push	{r7}
 80136c6:	b083      	sub	sp, #12
 80136c8:	af00      	add	r7, sp, #0
 80136ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	689b      	ldr	r3, [r3, #8]
 80136d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80136d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80136d8:	d101      	bne.n	80136de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80136da:	2301      	movs	r3, #1
 80136dc:	e000      	b.n	80136e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80136de:	2300      	movs	r3, #0
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	370c      	adds	r7, #12
 80136e4:	46bd      	mov	sp, r7
 80136e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ea:	4770      	bx	lr

080136ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80136ec:	b480      	push	{r7}
 80136ee:	b083      	sub	sp, #12
 80136f0:	af00      	add	r7, sp, #0
 80136f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	689b      	ldr	r3, [r3, #8]
 80136f8:	f003 0301 	and.w	r3, r3, #1
 80136fc:	2b01      	cmp	r3, #1
 80136fe:	d101      	bne.n	8013704 <LL_ADC_IsEnabled+0x18>
 8013700:	2301      	movs	r3, #1
 8013702:	e000      	b.n	8013706 <LL_ADC_IsEnabled+0x1a>
 8013704:	2300      	movs	r3, #0
}
 8013706:	4618      	mov	r0, r3
 8013708:	370c      	adds	r7, #12
 801370a:	46bd      	mov	sp, r7
 801370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013710:	4770      	bx	lr

08013712 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8013712:	b480      	push	{r7}
 8013714:	b083      	sub	sp, #12
 8013716:	af00      	add	r7, sp, #0
 8013718:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	689b      	ldr	r3, [r3, #8]
 801371e:	f003 0304 	and.w	r3, r3, #4
 8013722:	2b04      	cmp	r3, #4
 8013724:	d101      	bne.n	801372a <LL_ADC_REG_IsConversionOngoing+0x18>
 8013726:	2301      	movs	r3, #1
 8013728:	e000      	b.n	801372c <LL_ADC_REG_IsConversionOngoing+0x1a>
 801372a:	2300      	movs	r3, #0
}
 801372c:	4618      	mov	r0, r3
 801372e:	370c      	adds	r7, #12
 8013730:	46bd      	mov	sp, r7
 8013732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013736:	4770      	bx	lr

08013738 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8013738:	b480      	push	{r7}
 801373a:	b083      	sub	sp, #12
 801373c:	af00      	add	r7, sp, #0
 801373e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	689b      	ldr	r3, [r3, #8]
 8013744:	f003 0308 	and.w	r3, r3, #8
 8013748:	2b08      	cmp	r3, #8
 801374a:	d101      	bne.n	8013750 <LL_ADC_INJ_IsConversionOngoing+0x18>
 801374c:	2301      	movs	r3, #1
 801374e:	e000      	b.n	8013752 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8013750:	2300      	movs	r3, #0
}
 8013752:	4618      	mov	r0, r3
 8013754:	370c      	adds	r7, #12
 8013756:	46bd      	mov	sp, r7
 8013758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801375c:	4770      	bx	lr
	...

08013760 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8013760:	b590      	push	{r4, r7, lr}
 8013762:	b089      	sub	sp, #36	@ 0x24
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8013768:	2300      	movs	r3, #0
 801376a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 801376c:	2300      	movs	r3, #0
 801376e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	2b00      	cmp	r3, #0
 8013774:	d101      	bne.n	801377a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8013776:	2301      	movs	r3, #1
 8013778:	e133      	b.n	80139e2 <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	691b      	ldr	r3, [r3, #16]
 801377e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013784:	2b00      	cmp	r3, #0
 8013786:	d109      	bne.n	801379c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8013788:	6878      	ldr	r0, [r7, #4]
 801378a:	f7fe ff2b 	bl	80125e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	2200      	movs	r2, #0
 8013792:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	2200      	movs	r2, #0
 8013798:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 801379c:	687b      	ldr	r3, [r7, #4]
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	4618      	mov	r0, r3
 80137a2:	f7ff ff67 	bl	8013674 <LL_ADC_IsDeepPowerDownEnabled>
 80137a6:	4603      	mov	r3, r0
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	d004      	beq.n	80137b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	4618      	mov	r0, r3
 80137b2:	f7ff ff4d 	bl	8013650 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	4618      	mov	r0, r3
 80137bc:	f7ff ff82 	bl	80136c4 <LL_ADC_IsInternalRegulatorEnabled>
 80137c0:	4603      	mov	r3, r0
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d115      	bne.n	80137f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	4618      	mov	r0, r3
 80137cc:	f7ff ff66 	bl	801369c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80137d0:	4b86      	ldr	r3, [pc, #536]	@ (80139ec <HAL_ADC_Init+0x28c>)
 80137d2:	681b      	ldr	r3, [r3, #0]
 80137d4:	099b      	lsrs	r3, r3, #6
 80137d6:	4a86      	ldr	r2, [pc, #536]	@ (80139f0 <HAL_ADC_Init+0x290>)
 80137d8:	fba2 2303 	umull	r2, r3, r2, r3
 80137dc:	099b      	lsrs	r3, r3, #6
 80137de:	3301      	adds	r3, #1
 80137e0:	005b      	lsls	r3, r3, #1
 80137e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80137e4:	e002      	b.n	80137ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	3b01      	subs	r3, #1
 80137ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80137ec:	68fb      	ldr	r3, [r7, #12]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d1f9      	bne.n	80137e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	4618      	mov	r0, r3
 80137f8:	f7ff ff64 	bl	80136c4 <LL_ADC_IsInternalRegulatorEnabled>
 80137fc:	4603      	mov	r3, r0
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d10d      	bne.n	801381e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013806:	f043 0210 	orr.w	r2, r3, #16
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8013812:	f043 0201 	orr.w	r2, r3, #1
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 801381a:	2301      	movs	r3, #1
 801381c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	4618      	mov	r0, r3
 8013824:	f7ff ff75 	bl	8013712 <LL_ADC_REG_IsConversionOngoing>
 8013828:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801382a:	687b      	ldr	r3, [r7, #4]
 801382c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801382e:	f003 0310 	and.w	r3, r3, #16
 8013832:	2b00      	cmp	r3, #0
 8013834:	f040 80cc 	bne.w	80139d0 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8013838:	697b      	ldr	r3, [r7, #20]
 801383a:	2b00      	cmp	r3, #0
 801383c:	f040 80c8 	bne.w	80139d0 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013844:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8013848:	f043 0202 	orr.w	r2, r3, #2
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013850:	687b      	ldr	r3, [r7, #4]
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	4618      	mov	r0, r3
 8013856:	f7ff ff49 	bl	80136ec <LL_ADC_IsEnabled>
 801385a:	4603      	mov	r3, r0
 801385c:	2b00      	cmp	r3, #0
 801385e:	d115      	bne.n	801388c <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8013860:	4864      	ldr	r0, [pc, #400]	@ (80139f4 <HAL_ADC_Init+0x294>)
 8013862:	f7ff ff43 	bl	80136ec <LL_ADC_IsEnabled>
 8013866:	4604      	mov	r4, r0
 8013868:	4863      	ldr	r0, [pc, #396]	@ (80139f8 <HAL_ADC_Init+0x298>)
 801386a:	f7ff ff3f 	bl	80136ec <LL_ADC_IsEnabled>
 801386e:	4603      	mov	r3, r0
 8013870:	431c      	orrs	r4, r3
 8013872:	4862      	ldr	r0, [pc, #392]	@ (80139fc <HAL_ADC_Init+0x29c>)
 8013874:	f7ff ff3a 	bl	80136ec <LL_ADC_IsEnabled>
 8013878:	4603      	mov	r3, r0
 801387a:	4323      	orrs	r3, r4
 801387c:	2b00      	cmp	r3, #0
 801387e:	d105      	bne.n	801388c <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	685b      	ldr	r3, [r3, #4]
 8013884:	4619      	mov	r1, r3
 8013886:	485e      	ldr	r0, [pc, #376]	@ (8013a00 <HAL_ADC_Init+0x2a0>)
 8013888:	f7ff fdca 	bl	8013420 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	7e5b      	ldrb	r3, [r3, #25]
 8013890:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8013896:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 801389c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80138a2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80138a4:	687b      	ldr	r3, [r7, #4]
 80138a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80138aa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80138ac:	4313      	orrs	r3, r2
 80138ae:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80138b6:	2b01      	cmp	r3, #1
 80138b8:	d106      	bne.n	80138c8 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80138be:	3b01      	subs	r3, #1
 80138c0:	045b      	lsls	r3, r3, #17
 80138c2:	69ba      	ldr	r2, [r7, #24]
 80138c4:	4313      	orrs	r3, r2
 80138c6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80138cc:	2b00      	cmp	r3, #0
 80138ce:	d009      	beq.n	80138e4 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80138d0:	687b      	ldr	r3, [r7, #4]
 80138d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80138d4:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80138dc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80138de:	69ba      	ldr	r2, [r7, #24]
 80138e0:	4313      	orrs	r3, r2
 80138e2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80138e4:	687b      	ldr	r3, [r7, #4]
 80138e6:	681b      	ldr	r3, [r3, #0]
 80138e8:	68da      	ldr	r2, [r3, #12]
 80138ea:	4b46      	ldr	r3, [pc, #280]	@ (8013a04 <HAL_ADC_Init+0x2a4>)
 80138ec:	4013      	ands	r3, r2
 80138ee:	687a      	ldr	r2, [r7, #4]
 80138f0:	6812      	ldr	r2, [r2, #0]
 80138f2:	69b9      	ldr	r1, [r7, #24]
 80138f4:	430b      	orrs	r3, r1
 80138f6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80138f8:	687b      	ldr	r3, [r7, #4]
 80138fa:	681b      	ldr	r3, [r3, #0]
 80138fc:	4618      	mov	r0, r3
 80138fe:	f7ff ff1b 	bl	8013738 <LL_ADC_INJ_IsConversionOngoing>
 8013902:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8013904:	697b      	ldr	r3, [r7, #20]
 8013906:	2b00      	cmp	r3, #0
 8013908:	d140      	bne.n	801398c <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 801390a:	693b      	ldr	r3, [r7, #16]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d13d      	bne.n	801398c <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8013914:	687b      	ldr	r3, [r7, #4]
 8013916:	7e1b      	ldrb	r3, [r3, #24]
 8013918:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 801391a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013922:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8013924:	4313      	orrs	r3, r2
 8013926:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	68db      	ldr	r3, [r3, #12]
 801392e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8013932:	f023 0306 	bic.w	r3, r3, #6
 8013936:	687a      	ldr	r2, [r7, #4]
 8013938:	6812      	ldr	r2, [r2, #0]
 801393a:	69b9      	ldr	r1, [r7, #24]
 801393c:	430b      	orrs	r3, r1
 801393e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8013940:	687b      	ldr	r3, [r7, #4]
 8013942:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8013946:	2b01      	cmp	r3, #1
 8013948:	d118      	bne.n	801397c <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 801394a:	687b      	ldr	r3, [r7, #4]
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	691b      	ldr	r3, [r3, #16]
 8013950:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8013954:	f023 0304 	bic.w	r3, r3, #4
 8013958:	687a      	ldr	r2, [r7, #4]
 801395a:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 801395c:	687a      	ldr	r2, [r7, #4]
 801395e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8013960:	4311      	orrs	r1, r2
 8013962:	687a      	ldr	r2, [r7, #4]
 8013964:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8013966:	4311      	orrs	r1, r2
 8013968:	687a      	ldr	r2, [r7, #4]
 801396a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801396c:	430a      	orrs	r2, r1
 801396e:	431a      	orrs	r2, r3
 8013970:	687b      	ldr	r3, [r7, #4]
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	f042 0201 	orr.w	r2, r2, #1
 8013978:	611a      	str	r2, [r3, #16]
 801397a:	e007      	b.n	801398c <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	681b      	ldr	r3, [r3, #0]
 8013980:	691a      	ldr	r2, [r3, #16]
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	681b      	ldr	r3, [r3, #0]
 8013986:	f022 0201 	bic.w	r2, r2, #1
 801398a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	691b      	ldr	r3, [r3, #16]
 8013990:	2b01      	cmp	r3, #1
 8013992:	d10c      	bne.n	80139ae <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801399a:	f023 010f 	bic.w	r1, r3, #15
 801399e:	687b      	ldr	r3, [r7, #4]
 80139a0:	69db      	ldr	r3, [r3, #28]
 80139a2:	1e5a      	subs	r2, r3, #1
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	430a      	orrs	r2, r1
 80139aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80139ac:	e007      	b.n	80139be <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	681b      	ldr	r3, [r3, #0]
 80139b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	681b      	ldr	r3, [r3, #0]
 80139b8:	f022 020f 	bic.w	r2, r2, #15
 80139bc:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139c2:	f023 0303 	bic.w	r3, r3, #3
 80139c6:	f043 0201 	orr.w	r2, r3, #1
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80139ce:	e007      	b.n	80139e0 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80139d0:	687b      	ldr	r3, [r7, #4]
 80139d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139d4:	f043 0210 	orr.w	r2, r3, #16
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80139dc:	2301      	movs	r3, #1
 80139de:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80139e0:	7ffb      	ldrb	r3, [r7, #31]
}
 80139e2:	4618      	mov	r0, r3
 80139e4:	3724      	adds	r7, #36	@ 0x24
 80139e6:	46bd      	mov	sp, r7
 80139e8:	bd90      	pop	{r4, r7, pc}
 80139ea:	bf00      	nop
 80139ec:	20000000 	.word	0x20000000
 80139f0:	053e2d63 	.word	0x053e2d63
 80139f4:	50040000 	.word	0x50040000
 80139f8:	50040100 	.word	0x50040100
 80139fc:	50040200 	.word	0x50040200
 8013a00:	50040300 	.word	0x50040300
 8013a04:	fff0c007 	.word	0xfff0c007

08013a08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8013a08:	b580      	push	{r7, lr}
 8013a0a:	b0b6      	sub	sp, #216	@ 0xd8
 8013a0c:	af00      	add	r7, sp, #0
 8013a0e:	6078      	str	r0, [r7, #4]
 8013a10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8013a12:	2300      	movs	r3, #0
 8013a14:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8013a18:	2300      	movs	r3, #0
 8013a1a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8013a22:	2b01      	cmp	r3, #1
 8013a24:	d101      	bne.n	8013a2a <HAL_ADC_ConfigChannel+0x22>
 8013a26:	2302      	movs	r3, #2
 8013a28:	e3e3      	b.n	80141f2 <HAL_ADC_ConfigChannel+0x7ea>
 8013a2a:	687b      	ldr	r3, [r7, #4]
 8013a2c:	2201      	movs	r2, #1
 8013a2e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	4618      	mov	r0, r3
 8013a38:	f7ff fe6b 	bl	8013712 <LL_ADC_REG_IsConversionOngoing>
 8013a3c:	4603      	mov	r3, r0
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	f040 83c4 	bne.w	80141cc <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8013a44:	683b      	ldr	r3, [r7, #0]
 8013a46:	685b      	ldr	r3, [r3, #4]
 8013a48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8013a4c:	683b      	ldr	r3, [r7, #0]
 8013a4e:	685b      	ldr	r3, [r3, #4]
 8013a50:	2b05      	cmp	r3, #5
 8013a52:	d824      	bhi.n	8013a9e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8013a54:	683b      	ldr	r3, [r7, #0]
 8013a56:	685b      	ldr	r3, [r3, #4]
 8013a58:	3b02      	subs	r3, #2
 8013a5a:	2b03      	cmp	r3, #3
 8013a5c:	d81b      	bhi.n	8013a96 <HAL_ADC_ConfigChannel+0x8e>
 8013a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8013a64 <HAL_ADC_ConfigChannel+0x5c>)
 8013a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a64:	08013a75 	.word	0x08013a75
 8013a68:	08013a7d 	.word	0x08013a7d
 8013a6c:	08013a85 	.word	0x08013a85
 8013a70:	08013a8d 	.word	0x08013a8d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8013a74:	230c      	movs	r3, #12
 8013a76:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8013a7a:	e010      	b.n	8013a9e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8013a7c:	2312      	movs	r3, #18
 8013a7e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8013a82:	e00c      	b.n	8013a9e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8013a84:	2318      	movs	r3, #24
 8013a86:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8013a8a:	e008      	b.n	8013a9e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8013a8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8013a90:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8013a94:	e003      	b.n	8013a9e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8013a96:	2306      	movs	r3, #6
 8013a98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8013a9c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	6818      	ldr	r0, [r3, #0]
 8013aa2:	683b      	ldr	r3, [r7, #0]
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	461a      	mov	r2, r3
 8013aa8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013aac:	f7ff fd54 	bl	8013558 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8013ab0:	687b      	ldr	r3, [r7, #4]
 8013ab2:	681b      	ldr	r3, [r3, #0]
 8013ab4:	4618      	mov	r0, r3
 8013ab6:	f7ff fe2c 	bl	8013712 <LL_ADC_REG_IsConversionOngoing>
 8013aba:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	681b      	ldr	r3, [r3, #0]
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	f7ff fe38 	bl	8013738 <LL_ADC_INJ_IsConversionOngoing>
 8013ac8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8013acc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8013ad0:	2b00      	cmp	r3, #0
 8013ad2:	f040 81bf 	bne.w	8013e54 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8013ad6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013ada:	2b00      	cmp	r3, #0
 8013adc:	f040 81ba 	bne.w	8013e54 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8013ae0:	683b      	ldr	r3, [r7, #0]
 8013ae2:	689b      	ldr	r3, [r3, #8]
 8013ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8013ae8:	d10f      	bne.n	8013b0a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	6818      	ldr	r0, [r3, #0]
 8013aee:	683b      	ldr	r3, [r7, #0]
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	2200      	movs	r2, #0
 8013af4:	4619      	mov	r1, r3
 8013af6:	f7ff fd5b 	bl	80135b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8013afa:	687b      	ldr	r3, [r7, #4]
 8013afc:	681b      	ldr	r3, [r3, #0]
 8013afe:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8013b02:	4618      	mov	r0, r3
 8013b04:	f7ff fd15 	bl	8013532 <LL_ADC_SetSamplingTimeCommonConfig>
 8013b08:	e00e      	b.n	8013b28 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8013b0a:	687b      	ldr	r3, [r7, #4]
 8013b0c:	6818      	ldr	r0, [r3, #0]
 8013b0e:	683b      	ldr	r3, [r7, #0]
 8013b10:	6819      	ldr	r1, [r3, #0]
 8013b12:	683b      	ldr	r3, [r7, #0]
 8013b14:	689b      	ldr	r3, [r3, #8]
 8013b16:	461a      	mov	r2, r3
 8013b18:	f7ff fd4a 	bl	80135b0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	2100      	movs	r1, #0
 8013b22:	4618      	mov	r0, r3
 8013b24:	f7ff fd05 	bl	8013532 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8013b28:	683b      	ldr	r3, [r7, #0]
 8013b2a:	695a      	ldr	r2, [r3, #20]
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	68db      	ldr	r3, [r3, #12]
 8013b32:	08db      	lsrs	r3, r3, #3
 8013b34:	f003 0303 	and.w	r3, r3, #3
 8013b38:	005b      	lsls	r3, r3, #1
 8013b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8013b3e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8013b42:	683b      	ldr	r3, [r7, #0]
 8013b44:	691b      	ldr	r3, [r3, #16]
 8013b46:	2b04      	cmp	r3, #4
 8013b48:	d00a      	beq.n	8013b60 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	6818      	ldr	r0, [r3, #0]
 8013b4e:	683b      	ldr	r3, [r7, #0]
 8013b50:	6919      	ldr	r1, [r3, #16]
 8013b52:	683b      	ldr	r3, [r7, #0]
 8013b54:	681a      	ldr	r2, [r3, #0]
 8013b56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8013b5a:	f7ff fc95 	bl	8013488 <LL_ADC_SetOffset>
 8013b5e:	e179      	b.n	8013e54 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	2100      	movs	r1, #0
 8013b66:	4618      	mov	r0, r3
 8013b68:	f7ff fcb2 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d10a      	bne.n	8013b8c <HAL_ADC_ConfigChannel+0x184>
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	2100      	movs	r1, #0
 8013b7c:	4618      	mov	r0, r3
 8013b7e:	f7ff fca7 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013b82:	4603      	mov	r3, r0
 8013b84:	0e9b      	lsrs	r3, r3, #26
 8013b86:	f003 021f 	and.w	r2, r3, #31
 8013b8a:	e01e      	b.n	8013bca <HAL_ADC_ConfigChannel+0x1c2>
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	681b      	ldr	r3, [r3, #0]
 8013b90:	2100      	movs	r1, #0
 8013b92:	4618      	mov	r0, r3
 8013b94:	f7ff fc9c 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013b98:	4603      	mov	r3, r0
 8013b9a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013b9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013ba2:	fa93 f3a3 	rbit	r3, r3
 8013ba6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8013baa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8013bae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8013bb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d101      	bne.n	8013bbe <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8013bba:	2320      	movs	r3, #32
 8013bbc:	e004      	b.n	8013bc8 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8013bbe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013bc2:	fab3 f383 	clz	r3, r3
 8013bc6:	b2db      	uxtb	r3, r3
 8013bc8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8013bca:	683b      	ldr	r3, [r7, #0]
 8013bcc:	681b      	ldr	r3, [r3, #0]
 8013bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013bd2:	2b00      	cmp	r3, #0
 8013bd4:	d105      	bne.n	8013be2 <HAL_ADC_ConfigChannel+0x1da>
 8013bd6:	683b      	ldr	r3, [r7, #0]
 8013bd8:	681b      	ldr	r3, [r3, #0]
 8013bda:	0e9b      	lsrs	r3, r3, #26
 8013bdc:	f003 031f 	and.w	r3, r3, #31
 8013be0:	e018      	b.n	8013c14 <HAL_ADC_ConfigChannel+0x20c>
 8013be2:	683b      	ldr	r3, [r7, #0]
 8013be4:	681b      	ldr	r3, [r3, #0]
 8013be6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013bee:	fa93 f3a3 	rbit	r3, r3
 8013bf2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8013bf6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8013bfe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	d101      	bne.n	8013c0a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8013c06:	2320      	movs	r3, #32
 8013c08:	e004      	b.n	8013c14 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8013c0a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013c0e:	fab3 f383 	clz	r3, r3
 8013c12:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8013c14:	429a      	cmp	r2, r3
 8013c16:	d106      	bne.n	8013c26 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	2100      	movs	r1, #0
 8013c20:	4618      	mov	r0, r3
 8013c22:	f7ff fc6b 	bl	80134fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8013c26:	687b      	ldr	r3, [r7, #4]
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	2101      	movs	r1, #1
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	f7ff fc4f 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013c32:	4603      	mov	r3, r0
 8013c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013c38:	2b00      	cmp	r3, #0
 8013c3a:	d10a      	bne.n	8013c52 <HAL_ADC_ConfigChannel+0x24a>
 8013c3c:	687b      	ldr	r3, [r7, #4]
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	2101      	movs	r1, #1
 8013c42:	4618      	mov	r0, r3
 8013c44:	f7ff fc44 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013c48:	4603      	mov	r3, r0
 8013c4a:	0e9b      	lsrs	r3, r3, #26
 8013c4c:	f003 021f 	and.w	r2, r3, #31
 8013c50:	e01e      	b.n	8013c90 <HAL_ADC_ConfigChannel+0x288>
 8013c52:	687b      	ldr	r3, [r7, #4]
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	2101      	movs	r1, #1
 8013c58:	4618      	mov	r0, r3
 8013c5a:	f7ff fc39 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013c5e:	4603      	mov	r3, r0
 8013c60:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013c64:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013c68:	fa93 f3a3 	rbit	r3, r3
 8013c6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8013c70:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013c74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8013c78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013c7c:	2b00      	cmp	r3, #0
 8013c7e:	d101      	bne.n	8013c84 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8013c80:	2320      	movs	r3, #32
 8013c82:	e004      	b.n	8013c8e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8013c84:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013c88:	fab3 f383 	clz	r3, r3
 8013c8c:	b2db      	uxtb	r3, r3
 8013c8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8013c90:	683b      	ldr	r3, [r7, #0]
 8013c92:	681b      	ldr	r3, [r3, #0]
 8013c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d105      	bne.n	8013ca8 <HAL_ADC_ConfigChannel+0x2a0>
 8013c9c:	683b      	ldr	r3, [r7, #0]
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	0e9b      	lsrs	r3, r3, #26
 8013ca2:	f003 031f 	and.w	r3, r3, #31
 8013ca6:	e018      	b.n	8013cda <HAL_ADC_ConfigChannel+0x2d2>
 8013ca8:	683b      	ldr	r3, [r7, #0]
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013cb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cb4:	fa93 f3a3 	rbit	r3, r3
 8013cb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8013cbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013cc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8013cc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	d101      	bne.n	8013cd0 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8013ccc:	2320      	movs	r3, #32
 8013cce:	e004      	b.n	8013cda <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8013cd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013cd4:	fab3 f383 	clz	r3, r3
 8013cd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8013cda:	429a      	cmp	r2, r3
 8013cdc:	d106      	bne.n	8013cec <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8013cde:	687b      	ldr	r3, [r7, #4]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	2200      	movs	r2, #0
 8013ce4:	2101      	movs	r1, #1
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	f7ff fc08 	bl	80134fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	2102      	movs	r1, #2
 8013cf2:	4618      	mov	r0, r3
 8013cf4:	f7ff fbec 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013cf8:	4603      	mov	r3, r0
 8013cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013cfe:	2b00      	cmp	r3, #0
 8013d00:	d10a      	bne.n	8013d18 <HAL_ADC_ConfigChannel+0x310>
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	681b      	ldr	r3, [r3, #0]
 8013d06:	2102      	movs	r1, #2
 8013d08:	4618      	mov	r0, r3
 8013d0a:	f7ff fbe1 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013d0e:	4603      	mov	r3, r0
 8013d10:	0e9b      	lsrs	r3, r3, #26
 8013d12:	f003 021f 	and.w	r2, r3, #31
 8013d16:	e01e      	b.n	8013d56 <HAL_ADC_ConfigChannel+0x34e>
 8013d18:	687b      	ldr	r3, [r7, #4]
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	2102      	movs	r1, #2
 8013d1e:	4618      	mov	r0, r3
 8013d20:	f7ff fbd6 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013d24:	4603      	mov	r3, r0
 8013d26:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013d2a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013d2e:	fa93 f3a3 	rbit	r3, r3
 8013d32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8013d36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013d3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8013d3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d101      	bne.n	8013d4a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8013d46:	2320      	movs	r3, #32
 8013d48:	e004      	b.n	8013d54 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8013d4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013d4e:	fab3 f383 	clz	r3, r3
 8013d52:	b2db      	uxtb	r3, r3
 8013d54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8013d56:	683b      	ldr	r3, [r7, #0]
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d105      	bne.n	8013d6e <HAL_ADC_ConfigChannel+0x366>
 8013d62:	683b      	ldr	r3, [r7, #0]
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	0e9b      	lsrs	r3, r3, #26
 8013d68:	f003 031f 	and.w	r3, r3, #31
 8013d6c:	e014      	b.n	8013d98 <HAL_ADC_ConfigChannel+0x390>
 8013d6e:	683b      	ldr	r3, [r7, #0]
 8013d70:	681b      	ldr	r3, [r3, #0]
 8013d72:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013d74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013d76:	fa93 f3a3 	rbit	r3, r3
 8013d7a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8013d7c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013d7e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8013d82:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d101      	bne.n	8013d8e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8013d8a:	2320      	movs	r3, #32
 8013d8c:	e004      	b.n	8013d98 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8013d8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013d92:	fab3 f383 	clz	r3, r3
 8013d96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8013d98:	429a      	cmp	r2, r3
 8013d9a:	d106      	bne.n	8013daa <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	681b      	ldr	r3, [r3, #0]
 8013da0:	2200      	movs	r2, #0
 8013da2:	2102      	movs	r1, #2
 8013da4:	4618      	mov	r0, r3
 8013da6:	f7ff fba9 	bl	80134fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	681b      	ldr	r3, [r3, #0]
 8013dae:	2103      	movs	r1, #3
 8013db0:	4618      	mov	r0, r3
 8013db2:	f7ff fb8d 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013db6:	4603      	mov	r3, r0
 8013db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d10a      	bne.n	8013dd6 <HAL_ADC_ConfigChannel+0x3ce>
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	681b      	ldr	r3, [r3, #0]
 8013dc4:	2103      	movs	r1, #3
 8013dc6:	4618      	mov	r0, r3
 8013dc8:	f7ff fb82 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013dcc:	4603      	mov	r3, r0
 8013dce:	0e9b      	lsrs	r3, r3, #26
 8013dd0:	f003 021f 	and.w	r2, r3, #31
 8013dd4:	e017      	b.n	8013e06 <HAL_ADC_ConfigChannel+0x3fe>
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	681b      	ldr	r3, [r3, #0]
 8013dda:	2103      	movs	r1, #3
 8013ddc:	4618      	mov	r0, r3
 8013dde:	f7ff fb77 	bl	80134d0 <LL_ADC_GetOffsetChannel>
 8013de2:	4603      	mov	r3, r0
 8013de4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013de6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013de8:	fa93 f3a3 	rbit	r3, r3
 8013dec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8013dee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013df0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8013df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d101      	bne.n	8013dfc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8013df8:	2320      	movs	r3, #32
 8013dfa:	e003      	b.n	8013e04 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8013dfc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013dfe:	fab3 f383 	clz	r3, r3
 8013e02:	b2db      	uxtb	r3, r3
 8013e04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8013e06:	683b      	ldr	r3, [r7, #0]
 8013e08:	681b      	ldr	r3, [r3, #0]
 8013e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d105      	bne.n	8013e1e <HAL_ADC_ConfigChannel+0x416>
 8013e12:	683b      	ldr	r3, [r7, #0]
 8013e14:	681b      	ldr	r3, [r3, #0]
 8013e16:	0e9b      	lsrs	r3, r3, #26
 8013e18:	f003 031f 	and.w	r3, r3, #31
 8013e1c:	e011      	b.n	8013e42 <HAL_ADC_ConfigChannel+0x43a>
 8013e1e:	683b      	ldr	r3, [r7, #0]
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013e24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013e26:	fa93 f3a3 	rbit	r3, r3
 8013e2a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8013e2c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e2e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8013e30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d101      	bne.n	8013e3a <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8013e36:	2320      	movs	r3, #32
 8013e38:	e003      	b.n	8013e42 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8013e3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013e3c:	fab3 f383 	clz	r3, r3
 8013e40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8013e42:	429a      	cmp	r2, r3
 8013e44:	d106      	bne.n	8013e54 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	681b      	ldr	r3, [r3, #0]
 8013e4a:	2200      	movs	r2, #0
 8013e4c:	2103      	movs	r1, #3
 8013e4e:	4618      	mov	r0, r3
 8013e50:	f7ff fb54 	bl	80134fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013e54:	687b      	ldr	r3, [r7, #4]
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	4618      	mov	r0, r3
 8013e5a:	f7ff fc47 	bl	80136ec <LL_ADC_IsEnabled>
 8013e5e:	4603      	mov	r3, r0
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	f040 813f 	bne.w	80140e4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8013e66:	687b      	ldr	r3, [r7, #4]
 8013e68:	6818      	ldr	r0, [r3, #0]
 8013e6a:	683b      	ldr	r3, [r7, #0]
 8013e6c:	6819      	ldr	r1, [r3, #0]
 8013e6e:	683b      	ldr	r3, [r7, #0]
 8013e70:	68db      	ldr	r3, [r3, #12]
 8013e72:	461a      	mov	r2, r3
 8013e74:	f7ff fbc8 	bl	8013608 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8013e78:	683b      	ldr	r3, [r7, #0]
 8013e7a:	68db      	ldr	r3, [r3, #12]
 8013e7c:	4a8e      	ldr	r2, [pc, #568]	@ (80140b8 <HAL_ADC_ConfigChannel+0x6b0>)
 8013e7e:	4293      	cmp	r3, r2
 8013e80:	f040 8130 	bne.w	80140e4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8013e88:	683b      	ldr	r3, [r7, #0]
 8013e8a:	681b      	ldr	r3, [r3, #0]
 8013e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d10b      	bne.n	8013eac <HAL_ADC_ConfigChannel+0x4a4>
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	0e9b      	lsrs	r3, r3, #26
 8013e9a:	3301      	adds	r3, #1
 8013e9c:	f003 031f 	and.w	r3, r3, #31
 8013ea0:	2b09      	cmp	r3, #9
 8013ea2:	bf94      	ite	ls
 8013ea4:	2301      	movls	r3, #1
 8013ea6:	2300      	movhi	r3, #0
 8013ea8:	b2db      	uxtb	r3, r3
 8013eaa:	e019      	b.n	8013ee0 <HAL_ADC_ConfigChannel+0x4d8>
 8013eac:	683b      	ldr	r3, [r7, #0]
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013eb2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013eb4:	fa93 f3a3 	rbit	r3, r3
 8013eb8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8013eba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013ebc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8013ebe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013ec0:	2b00      	cmp	r3, #0
 8013ec2:	d101      	bne.n	8013ec8 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8013ec4:	2320      	movs	r3, #32
 8013ec6:	e003      	b.n	8013ed0 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8013ec8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013eca:	fab3 f383 	clz	r3, r3
 8013ece:	b2db      	uxtb	r3, r3
 8013ed0:	3301      	adds	r3, #1
 8013ed2:	f003 031f 	and.w	r3, r3, #31
 8013ed6:	2b09      	cmp	r3, #9
 8013ed8:	bf94      	ite	ls
 8013eda:	2301      	movls	r3, #1
 8013edc:	2300      	movhi	r3, #0
 8013ede:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d079      	beq.n	8013fd8 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8013ee4:	683b      	ldr	r3, [r7, #0]
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d107      	bne.n	8013f00 <HAL_ADC_ConfigChannel+0x4f8>
 8013ef0:	683b      	ldr	r3, [r7, #0]
 8013ef2:	681b      	ldr	r3, [r3, #0]
 8013ef4:	0e9b      	lsrs	r3, r3, #26
 8013ef6:	3301      	adds	r3, #1
 8013ef8:	069b      	lsls	r3, r3, #26
 8013efa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8013efe:	e015      	b.n	8013f2c <HAL_ADC_ConfigChannel+0x524>
 8013f00:	683b      	ldr	r3, [r7, #0]
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013f06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f08:	fa93 f3a3 	rbit	r3, r3
 8013f0c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8013f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013f10:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8013f12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d101      	bne.n	8013f1c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8013f18:	2320      	movs	r3, #32
 8013f1a:	e003      	b.n	8013f24 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8013f1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013f1e:	fab3 f383 	clz	r3, r3
 8013f22:	b2db      	uxtb	r3, r3
 8013f24:	3301      	adds	r3, #1
 8013f26:	069b      	lsls	r3, r3, #26
 8013f28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8013f2c:	683b      	ldr	r3, [r7, #0]
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013f34:	2b00      	cmp	r3, #0
 8013f36:	d109      	bne.n	8013f4c <HAL_ADC_ConfigChannel+0x544>
 8013f38:	683b      	ldr	r3, [r7, #0]
 8013f3a:	681b      	ldr	r3, [r3, #0]
 8013f3c:	0e9b      	lsrs	r3, r3, #26
 8013f3e:	3301      	adds	r3, #1
 8013f40:	f003 031f 	and.w	r3, r3, #31
 8013f44:	2101      	movs	r1, #1
 8013f46:	fa01 f303 	lsl.w	r3, r1, r3
 8013f4a:	e017      	b.n	8013f7c <HAL_ADC_ConfigChannel+0x574>
 8013f4c:	683b      	ldr	r3, [r7, #0]
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013f54:	fa93 f3a3 	rbit	r3, r3
 8013f58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8013f5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f5c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8013f5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	d101      	bne.n	8013f68 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8013f64:	2320      	movs	r3, #32
 8013f66:	e003      	b.n	8013f70 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8013f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013f6a:	fab3 f383 	clz	r3, r3
 8013f6e:	b2db      	uxtb	r3, r3
 8013f70:	3301      	adds	r3, #1
 8013f72:	f003 031f 	and.w	r3, r3, #31
 8013f76:	2101      	movs	r1, #1
 8013f78:	fa01 f303 	lsl.w	r3, r1, r3
 8013f7c:	ea42 0103 	orr.w	r1, r2, r3
 8013f80:	683b      	ldr	r3, [r7, #0]
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d10a      	bne.n	8013fa2 <HAL_ADC_ConfigChannel+0x59a>
 8013f8c:	683b      	ldr	r3, [r7, #0]
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	0e9b      	lsrs	r3, r3, #26
 8013f92:	3301      	adds	r3, #1
 8013f94:	f003 021f 	and.w	r2, r3, #31
 8013f98:	4613      	mov	r3, r2
 8013f9a:	005b      	lsls	r3, r3, #1
 8013f9c:	4413      	add	r3, r2
 8013f9e:	051b      	lsls	r3, r3, #20
 8013fa0:	e018      	b.n	8013fd4 <HAL_ADC_ConfigChannel+0x5cc>
 8013fa2:	683b      	ldr	r3, [r7, #0]
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013faa:	fa93 f3a3 	rbit	r3, r3
 8013fae:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8013fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8013fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fb6:	2b00      	cmp	r3, #0
 8013fb8:	d101      	bne.n	8013fbe <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8013fba:	2320      	movs	r3, #32
 8013fbc:	e003      	b.n	8013fc6 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8013fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013fc0:	fab3 f383 	clz	r3, r3
 8013fc4:	b2db      	uxtb	r3, r3
 8013fc6:	3301      	adds	r3, #1
 8013fc8:	f003 021f 	and.w	r2, r3, #31
 8013fcc:	4613      	mov	r3, r2
 8013fce:	005b      	lsls	r3, r3, #1
 8013fd0:	4413      	add	r3, r2
 8013fd2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8013fd4:	430b      	orrs	r3, r1
 8013fd6:	e080      	b.n	80140da <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8013fd8:	683b      	ldr	r3, [r7, #0]
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d107      	bne.n	8013ff4 <HAL_ADC_ConfigChannel+0x5ec>
 8013fe4:	683b      	ldr	r3, [r7, #0]
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	0e9b      	lsrs	r3, r3, #26
 8013fea:	3301      	adds	r3, #1
 8013fec:	069b      	lsls	r3, r3, #26
 8013fee:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8013ff2:	e015      	b.n	8014020 <HAL_ADC_ConfigChannel+0x618>
 8013ff4:	683b      	ldr	r3, [r7, #0]
 8013ff6:	681b      	ldr	r3, [r3, #0]
 8013ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ffc:	fa93 f3a3 	rbit	r3, r3
 8014000:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8014002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014004:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8014006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014008:	2b00      	cmp	r3, #0
 801400a:	d101      	bne.n	8014010 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 801400c:	2320      	movs	r3, #32
 801400e:	e003      	b.n	8014018 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8014010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014012:	fab3 f383 	clz	r3, r3
 8014016:	b2db      	uxtb	r3, r3
 8014018:	3301      	adds	r3, #1
 801401a:	069b      	lsls	r3, r3, #26
 801401c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8014020:	683b      	ldr	r3, [r7, #0]
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014028:	2b00      	cmp	r3, #0
 801402a:	d109      	bne.n	8014040 <HAL_ADC_ConfigChannel+0x638>
 801402c:	683b      	ldr	r3, [r7, #0]
 801402e:	681b      	ldr	r3, [r3, #0]
 8014030:	0e9b      	lsrs	r3, r3, #26
 8014032:	3301      	adds	r3, #1
 8014034:	f003 031f 	and.w	r3, r3, #31
 8014038:	2101      	movs	r1, #1
 801403a:	fa01 f303 	lsl.w	r3, r1, r3
 801403e:	e017      	b.n	8014070 <HAL_ADC_ConfigChannel+0x668>
 8014040:	683b      	ldr	r3, [r7, #0]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8014046:	69fb      	ldr	r3, [r7, #28]
 8014048:	fa93 f3a3 	rbit	r3, r3
 801404c:	61bb      	str	r3, [r7, #24]
  return result;
 801404e:	69bb      	ldr	r3, [r7, #24]
 8014050:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8014052:	6a3b      	ldr	r3, [r7, #32]
 8014054:	2b00      	cmp	r3, #0
 8014056:	d101      	bne.n	801405c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8014058:	2320      	movs	r3, #32
 801405a:	e003      	b.n	8014064 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 801405c:	6a3b      	ldr	r3, [r7, #32]
 801405e:	fab3 f383 	clz	r3, r3
 8014062:	b2db      	uxtb	r3, r3
 8014064:	3301      	adds	r3, #1
 8014066:	f003 031f 	and.w	r3, r3, #31
 801406a:	2101      	movs	r1, #1
 801406c:	fa01 f303 	lsl.w	r3, r1, r3
 8014070:	ea42 0103 	orr.w	r1, r2, r3
 8014074:	683b      	ldr	r3, [r7, #0]
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801407c:	2b00      	cmp	r3, #0
 801407e:	d10d      	bne.n	801409c <HAL_ADC_ConfigChannel+0x694>
 8014080:	683b      	ldr	r3, [r7, #0]
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	0e9b      	lsrs	r3, r3, #26
 8014086:	3301      	adds	r3, #1
 8014088:	f003 021f 	and.w	r2, r3, #31
 801408c:	4613      	mov	r3, r2
 801408e:	005b      	lsls	r3, r3, #1
 8014090:	4413      	add	r3, r2
 8014092:	3b1e      	subs	r3, #30
 8014094:	051b      	lsls	r3, r3, #20
 8014096:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801409a:	e01d      	b.n	80140d8 <HAL_ADC_ConfigChannel+0x6d0>
 801409c:	683b      	ldr	r3, [r7, #0]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80140a2:	693b      	ldr	r3, [r7, #16]
 80140a4:	fa93 f3a3 	rbit	r3, r3
 80140a8:	60fb      	str	r3, [r7, #12]
  return result;
 80140aa:	68fb      	ldr	r3, [r7, #12]
 80140ac:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80140ae:	697b      	ldr	r3, [r7, #20]
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d103      	bne.n	80140bc <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80140b4:	2320      	movs	r3, #32
 80140b6:	e005      	b.n	80140c4 <HAL_ADC_ConfigChannel+0x6bc>
 80140b8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80140bc:	697b      	ldr	r3, [r7, #20]
 80140be:	fab3 f383 	clz	r3, r3
 80140c2:	b2db      	uxtb	r3, r3
 80140c4:	3301      	adds	r3, #1
 80140c6:	f003 021f 	and.w	r2, r3, #31
 80140ca:	4613      	mov	r3, r2
 80140cc:	005b      	lsls	r3, r3, #1
 80140ce:	4413      	add	r3, r2
 80140d0:	3b1e      	subs	r3, #30
 80140d2:	051b      	lsls	r3, r3, #20
 80140d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80140d8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80140da:	683a      	ldr	r2, [r7, #0]
 80140dc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80140de:	4619      	mov	r1, r3
 80140e0:	f7ff fa66 	bl	80135b0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	681a      	ldr	r2, [r3, #0]
 80140e8:	4b44      	ldr	r3, [pc, #272]	@ (80141fc <HAL_ADC_ConfigChannel+0x7f4>)
 80140ea:	4013      	ands	r3, r2
 80140ec:	2b00      	cmp	r3, #0
 80140ee:	d07a      	beq.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80140f0:	4843      	ldr	r0, [pc, #268]	@ (8014200 <HAL_ADC_ConfigChannel+0x7f8>)
 80140f2:	f7ff f9bb 	bl	801346c <LL_ADC_GetCommonPathInternalCh>
 80140f6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80140fa:	683b      	ldr	r3, [r7, #0]
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	4a41      	ldr	r2, [pc, #260]	@ (8014204 <HAL_ADC_ConfigChannel+0x7fc>)
 8014100:	4293      	cmp	r3, r2
 8014102:	d12c      	bne.n	801415e <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8014104:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8014108:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801410c:	2b00      	cmp	r3, #0
 801410e:	d126      	bne.n	801415e <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	681b      	ldr	r3, [r3, #0]
 8014114:	4a3c      	ldr	r2, [pc, #240]	@ (8014208 <HAL_ADC_ConfigChannel+0x800>)
 8014116:	4293      	cmp	r3, r2
 8014118:	d004      	beq.n	8014124 <HAL_ADC_ConfigChannel+0x71c>
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	681b      	ldr	r3, [r3, #0]
 801411e:	4a3b      	ldr	r2, [pc, #236]	@ (801420c <HAL_ADC_ConfigChannel+0x804>)
 8014120:	4293      	cmp	r3, r2
 8014122:	d15d      	bne.n	80141e0 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8014124:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8014128:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801412c:	4619      	mov	r1, r3
 801412e:	4834      	ldr	r0, [pc, #208]	@ (8014200 <HAL_ADC_ConfigChannel+0x7f8>)
 8014130:	f7ff f989 	bl	8013446 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8014134:	4b36      	ldr	r3, [pc, #216]	@ (8014210 <HAL_ADC_ConfigChannel+0x808>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	099b      	lsrs	r3, r3, #6
 801413a:	4a36      	ldr	r2, [pc, #216]	@ (8014214 <HAL_ADC_ConfigChannel+0x80c>)
 801413c:	fba2 2303 	umull	r2, r3, r2, r3
 8014140:	099b      	lsrs	r3, r3, #6
 8014142:	1c5a      	adds	r2, r3, #1
 8014144:	4613      	mov	r3, r2
 8014146:	005b      	lsls	r3, r3, #1
 8014148:	4413      	add	r3, r2
 801414a:	009b      	lsls	r3, r3, #2
 801414c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 801414e:	e002      	b.n	8014156 <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8014150:	68bb      	ldr	r3, [r7, #8]
 8014152:	3b01      	subs	r3, #1
 8014154:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8014156:	68bb      	ldr	r3, [r7, #8]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d1f9      	bne.n	8014150 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 801415c:	e040      	b.n	80141e0 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 801415e:	683b      	ldr	r3, [r7, #0]
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	4a2d      	ldr	r2, [pc, #180]	@ (8014218 <HAL_ADC_ConfigChannel+0x810>)
 8014164:	4293      	cmp	r3, r2
 8014166:	d118      	bne.n	801419a <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8014168:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801416c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8014170:	2b00      	cmp	r3, #0
 8014172:	d112      	bne.n	801419a <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8014174:	687b      	ldr	r3, [r7, #4]
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	4a23      	ldr	r2, [pc, #140]	@ (8014208 <HAL_ADC_ConfigChannel+0x800>)
 801417a:	4293      	cmp	r3, r2
 801417c:	d004      	beq.n	8014188 <HAL_ADC_ConfigChannel+0x780>
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	4a22      	ldr	r2, [pc, #136]	@ (801420c <HAL_ADC_ConfigChannel+0x804>)
 8014184:	4293      	cmp	r3, r2
 8014186:	d12d      	bne.n	80141e4 <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8014188:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801418c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014190:	4619      	mov	r1, r3
 8014192:	481b      	ldr	r0, [pc, #108]	@ (8014200 <HAL_ADC_ConfigChannel+0x7f8>)
 8014194:	f7ff f957 	bl	8013446 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8014198:	e024      	b.n	80141e4 <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 801419a:	683b      	ldr	r3, [r7, #0]
 801419c:	681b      	ldr	r3, [r3, #0]
 801419e:	4a1f      	ldr	r2, [pc, #124]	@ (801421c <HAL_ADC_ConfigChannel+0x814>)
 80141a0:	4293      	cmp	r3, r2
 80141a2:	d120      	bne.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80141a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80141a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d11a      	bne.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	4a14      	ldr	r2, [pc, #80]	@ (8014208 <HAL_ADC_ConfigChannel+0x800>)
 80141b6:	4293      	cmp	r3, r2
 80141b8:	d115      	bne.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80141ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80141be:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80141c2:	4619      	mov	r1, r3
 80141c4:	480e      	ldr	r0, [pc, #56]	@ (8014200 <HAL_ADC_ConfigChannel+0x7f8>)
 80141c6:	f7ff f93e 	bl	8013446 <LL_ADC_SetCommonPathInternalCh>
 80141ca:	e00c      	b.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80141d0:	f043 0220 	orr.w	r2, r3, #32
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80141d8:	2301      	movs	r3, #1
 80141da:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80141de:	e002      	b.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80141e0:	bf00      	nop
 80141e2:	e000      	b.n	80141e6 <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80141e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	2200      	movs	r2, #0
 80141ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80141ee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80141f2:	4618      	mov	r0, r3
 80141f4:	37d8      	adds	r7, #216	@ 0xd8
 80141f6:	46bd      	mov	sp, r7
 80141f8:	bd80      	pop	{r7, pc}
 80141fa:	bf00      	nop
 80141fc:	80080000 	.word	0x80080000
 8014200:	50040300 	.word	0x50040300
 8014204:	c7520000 	.word	0xc7520000
 8014208:	50040000 	.word	0x50040000
 801420c:	50040200 	.word	0x50040200
 8014210:	20000000 	.word	0x20000000
 8014214:	053e2d63 	.word	0x053e2d63
 8014218:	cb840000 	.word	0xcb840000
 801421c:	80000001 	.word	0x80000001

08014220 <LL_ADC_IsEnabled>:
{
 8014220:	b480      	push	{r7}
 8014222:	b083      	sub	sp, #12
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	689b      	ldr	r3, [r3, #8]
 801422c:	f003 0301 	and.w	r3, r3, #1
 8014230:	2b01      	cmp	r3, #1
 8014232:	d101      	bne.n	8014238 <LL_ADC_IsEnabled+0x18>
 8014234:	2301      	movs	r3, #1
 8014236:	e000      	b.n	801423a <LL_ADC_IsEnabled+0x1a>
 8014238:	2300      	movs	r3, #0
}
 801423a:	4618      	mov	r0, r3
 801423c:	370c      	adds	r7, #12
 801423e:	46bd      	mov	sp, r7
 8014240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014244:	4770      	bx	lr

08014246 <LL_ADC_REG_IsConversionOngoing>:
{
 8014246:	b480      	push	{r7}
 8014248:	b083      	sub	sp, #12
 801424a:	af00      	add	r7, sp, #0
 801424c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	689b      	ldr	r3, [r3, #8]
 8014252:	f003 0304 	and.w	r3, r3, #4
 8014256:	2b04      	cmp	r3, #4
 8014258:	d101      	bne.n	801425e <LL_ADC_REG_IsConversionOngoing+0x18>
 801425a:	2301      	movs	r3, #1
 801425c:	e000      	b.n	8014260 <LL_ADC_REG_IsConversionOngoing+0x1a>
 801425e:	2300      	movs	r3, #0
}
 8014260:	4618      	mov	r0, r3
 8014262:	370c      	adds	r7, #12
 8014264:	46bd      	mov	sp, r7
 8014266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801426a:	4770      	bx	lr

0801426c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 801426c:	b590      	push	{r4, r7, lr}
 801426e:	b0a1      	sub	sp, #132	@ 0x84
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
 8014274:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8014276:	2300      	movs	r3, #0
 8014278:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8014282:	2b01      	cmp	r3, #1
 8014284:	d101      	bne.n	801428a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8014286:	2302      	movs	r3, #2
 8014288:	e093      	b.n	80143b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	2201      	movs	r2, #1
 801428e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8014292:	2300      	movs	r3, #0
 8014294:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8014296:	2300      	movs	r3, #0
 8014298:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	4a47      	ldr	r2, [pc, #284]	@ (80143bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80142a0:	4293      	cmp	r3, r2
 80142a2:	d102      	bne.n	80142aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80142a4:	4b46      	ldr	r3, [pc, #280]	@ (80143c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80142a6:	60fb      	str	r3, [r7, #12]
 80142a8:	e001      	b.n	80142ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80142aa:	2300      	movs	r3, #0
 80142ac:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 80142ae:	68fb      	ldr	r3, [r7, #12]
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d10b      	bne.n	80142cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80142b8:	f043 0220 	orr.w	r2, r3, #32
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	2200      	movs	r2, #0
 80142c4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 80142c8:	2301      	movs	r3, #1
 80142ca:	e072      	b.n	80143b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80142cc:	68fb      	ldr	r3, [r7, #12]
 80142ce:	4618      	mov	r0, r3
 80142d0:	f7ff ffb9 	bl	8014246 <LL_ADC_REG_IsConversionOngoing>
 80142d4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	681b      	ldr	r3, [r3, #0]
 80142da:	4618      	mov	r0, r3
 80142dc:	f7ff ffb3 	bl	8014246 <LL_ADC_REG_IsConversionOngoing>
 80142e0:	4603      	mov	r3, r0
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d154      	bne.n	8014390 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80142e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80142e8:	2b00      	cmp	r3, #0
 80142ea:	d151      	bne.n	8014390 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80142ec:	4b35      	ldr	r3, [pc, #212]	@ (80143c4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80142ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80142f0:	683b      	ldr	r3, [r7, #0]
 80142f2:	681b      	ldr	r3, [r3, #0]
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d02c      	beq.n	8014352 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80142f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80142fa:	689b      	ldr	r3, [r3, #8]
 80142fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8014300:	683b      	ldr	r3, [r7, #0]
 8014302:	6859      	ldr	r1, [r3, #4]
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801430a:	035b      	lsls	r3, r3, #13
 801430c:	430b      	orrs	r3, r1
 801430e:	431a      	orrs	r2, r3
 8014310:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014312:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8014314:	4829      	ldr	r0, [pc, #164]	@ (80143bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8014316:	f7ff ff83 	bl	8014220 <LL_ADC_IsEnabled>
 801431a:	4604      	mov	r4, r0
 801431c:	4828      	ldr	r0, [pc, #160]	@ (80143c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 801431e:	f7ff ff7f 	bl	8014220 <LL_ADC_IsEnabled>
 8014322:	4603      	mov	r3, r0
 8014324:	431c      	orrs	r4, r3
 8014326:	4828      	ldr	r0, [pc, #160]	@ (80143c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8014328:	f7ff ff7a 	bl	8014220 <LL_ADC_IsEnabled>
 801432c:	4603      	mov	r3, r0
 801432e:	4323      	orrs	r3, r4
 8014330:	2b00      	cmp	r3, #0
 8014332:	d137      	bne.n	80143a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8014334:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014336:	689b      	ldr	r3, [r3, #8]
 8014338:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 801433c:	f023 030f 	bic.w	r3, r3, #15
 8014340:	683a      	ldr	r2, [r7, #0]
 8014342:	6811      	ldr	r1, [r2, #0]
 8014344:	683a      	ldr	r2, [r7, #0]
 8014346:	6892      	ldr	r2, [r2, #8]
 8014348:	430a      	orrs	r2, r1
 801434a:	431a      	orrs	r2, r3
 801434c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801434e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8014350:	e028      	b.n	80143a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8014352:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014354:	689b      	ldr	r3, [r3, #8]
 8014356:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 801435a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801435c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 801435e:	4817      	ldr	r0, [pc, #92]	@ (80143bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8014360:	f7ff ff5e 	bl	8014220 <LL_ADC_IsEnabled>
 8014364:	4604      	mov	r4, r0
 8014366:	4816      	ldr	r0, [pc, #88]	@ (80143c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8014368:	f7ff ff5a 	bl	8014220 <LL_ADC_IsEnabled>
 801436c:	4603      	mov	r3, r0
 801436e:	431c      	orrs	r4, r3
 8014370:	4815      	ldr	r0, [pc, #84]	@ (80143c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8014372:	f7ff ff55 	bl	8014220 <LL_ADC_IsEnabled>
 8014376:	4603      	mov	r3, r0
 8014378:	4323      	orrs	r3, r4
 801437a:	2b00      	cmp	r3, #0
 801437c:	d112      	bne.n	80143a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 801437e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8014380:	689b      	ldr	r3, [r3, #8]
 8014382:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8014386:	f023 030f 	bic.w	r3, r3, #15
 801438a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801438c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 801438e:	e009      	b.n	80143a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8014390:	687b      	ldr	r3, [r7, #4]
 8014392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8014394:	f043 0220 	orr.w	r2, r3, #32
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 801439c:	2301      	movs	r3, #1
 801439e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80143a2:	e000      	b.n	80143a6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80143a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	2200      	movs	r2, #0
 80143aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80143ae:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80143b2:	4618      	mov	r0, r3
 80143b4:	3784      	adds	r7, #132	@ 0x84
 80143b6:	46bd      	mov	sp, r7
 80143b8:	bd90      	pop	{r4, r7, pc}
 80143ba:	bf00      	nop
 80143bc:	50040000 	.word	0x50040000
 80143c0:	50040100 	.word	0x50040100
 80143c4:	50040300 	.word	0x50040300
 80143c8:	50040200 	.word	0x50040200

080143cc <__NVIC_SetPriorityGrouping>:
{
 80143cc:	b480      	push	{r7}
 80143ce:	b085      	sub	sp, #20
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	f003 0307 	and.w	r3, r3, #7
 80143da:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80143dc:	4b0c      	ldr	r3, [pc, #48]	@ (8014410 <__NVIC_SetPriorityGrouping+0x44>)
 80143de:	68db      	ldr	r3, [r3, #12]
 80143e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80143e2:	68ba      	ldr	r2, [r7, #8]
 80143e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80143e8:	4013      	ands	r3, r2
 80143ea:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80143ec:	68fb      	ldr	r3, [r7, #12]
 80143ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80143f0:	68bb      	ldr	r3, [r7, #8]
 80143f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80143f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80143f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80143fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80143fe:	4a04      	ldr	r2, [pc, #16]	@ (8014410 <__NVIC_SetPriorityGrouping+0x44>)
 8014400:	68bb      	ldr	r3, [r7, #8]
 8014402:	60d3      	str	r3, [r2, #12]
}
 8014404:	bf00      	nop
 8014406:	3714      	adds	r7, #20
 8014408:	46bd      	mov	sp, r7
 801440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440e:	4770      	bx	lr
 8014410:	e000ed00 	.word	0xe000ed00

08014414 <__NVIC_GetPriorityGrouping>:
{
 8014414:	b480      	push	{r7}
 8014416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8014418:	4b04      	ldr	r3, [pc, #16]	@ (801442c <__NVIC_GetPriorityGrouping+0x18>)
 801441a:	68db      	ldr	r3, [r3, #12]
 801441c:	0a1b      	lsrs	r3, r3, #8
 801441e:	f003 0307 	and.w	r3, r3, #7
}
 8014422:	4618      	mov	r0, r3
 8014424:	46bd      	mov	sp, r7
 8014426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801442a:	4770      	bx	lr
 801442c:	e000ed00 	.word	0xe000ed00

08014430 <__NVIC_EnableIRQ>:
{
 8014430:	b480      	push	{r7}
 8014432:	b083      	sub	sp, #12
 8014434:	af00      	add	r7, sp, #0
 8014436:	4603      	mov	r3, r0
 8014438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801443a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801443e:	2b00      	cmp	r3, #0
 8014440:	db0b      	blt.n	801445a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8014442:	79fb      	ldrb	r3, [r7, #7]
 8014444:	f003 021f 	and.w	r2, r3, #31
 8014448:	4907      	ldr	r1, [pc, #28]	@ (8014468 <__NVIC_EnableIRQ+0x38>)
 801444a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801444e:	095b      	lsrs	r3, r3, #5
 8014450:	2001      	movs	r0, #1
 8014452:	fa00 f202 	lsl.w	r2, r0, r2
 8014456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801445a:	bf00      	nop
 801445c:	370c      	adds	r7, #12
 801445e:	46bd      	mov	sp, r7
 8014460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014464:	4770      	bx	lr
 8014466:	bf00      	nop
 8014468:	e000e100 	.word	0xe000e100

0801446c <__NVIC_SetPriority>:
{
 801446c:	b480      	push	{r7}
 801446e:	b083      	sub	sp, #12
 8014470:	af00      	add	r7, sp, #0
 8014472:	4603      	mov	r3, r0
 8014474:	6039      	str	r1, [r7, #0]
 8014476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8014478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801447c:	2b00      	cmp	r3, #0
 801447e:	db0a      	blt.n	8014496 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014480:	683b      	ldr	r3, [r7, #0]
 8014482:	b2da      	uxtb	r2, r3
 8014484:	490c      	ldr	r1, [pc, #48]	@ (80144b8 <__NVIC_SetPriority+0x4c>)
 8014486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801448a:	0112      	lsls	r2, r2, #4
 801448c:	b2d2      	uxtb	r2, r2
 801448e:	440b      	add	r3, r1
 8014490:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8014494:	e00a      	b.n	80144ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014496:	683b      	ldr	r3, [r7, #0]
 8014498:	b2da      	uxtb	r2, r3
 801449a:	4908      	ldr	r1, [pc, #32]	@ (80144bc <__NVIC_SetPriority+0x50>)
 801449c:	79fb      	ldrb	r3, [r7, #7]
 801449e:	f003 030f 	and.w	r3, r3, #15
 80144a2:	3b04      	subs	r3, #4
 80144a4:	0112      	lsls	r2, r2, #4
 80144a6:	b2d2      	uxtb	r2, r2
 80144a8:	440b      	add	r3, r1
 80144aa:	761a      	strb	r2, [r3, #24]
}
 80144ac:	bf00      	nop
 80144ae:	370c      	adds	r7, #12
 80144b0:	46bd      	mov	sp, r7
 80144b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144b6:	4770      	bx	lr
 80144b8:	e000e100 	.word	0xe000e100
 80144bc:	e000ed00 	.word	0xe000ed00

080144c0 <NVIC_EncodePriority>:
{
 80144c0:	b480      	push	{r7}
 80144c2:	b089      	sub	sp, #36	@ 0x24
 80144c4:	af00      	add	r7, sp, #0
 80144c6:	60f8      	str	r0, [r7, #12]
 80144c8:	60b9      	str	r1, [r7, #8]
 80144ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	f003 0307 	and.w	r3, r3, #7
 80144d2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80144d4:	69fb      	ldr	r3, [r7, #28]
 80144d6:	f1c3 0307 	rsb	r3, r3, #7
 80144da:	2b04      	cmp	r3, #4
 80144dc:	bf28      	it	cs
 80144de:	2304      	movcs	r3, #4
 80144e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80144e2:	69fb      	ldr	r3, [r7, #28]
 80144e4:	3304      	adds	r3, #4
 80144e6:	2b06      	cmp	r3, #6
 80144e8:	d902      	bls.n	80144f0 <NVIC_EncodePriority+0x30>
 80144ea:	69fb      	ldr	r3, [r7, #28]
 80144ec:	3b03      	subs	r3, #3
 80144ee:	e000      	b.n	80144f2 <NVIC_EncodePriority+0x32>
 80144f0:	2300      	movs	r3, #0
 80144f2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80144f4:	f04f 32ff 	mov.w	r2, #4294967295
 80144f8:	69bb      	ldr	r3, [r7, #24]
 80144fa:	fa02 f303 	lsl.w	r3, r2, r3
 80144fe:	43da      	mvns	r2, r3
 8014500:	68bb      	ldr	r3, [r7, #8]
 8014502:	401a      	ands	r2, r3
 8014504:	697b      	ldr	r3, [r7, #20]
 8014506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8014508:	f04f 31ff 	mov.w	r1, #4294967295
 801450c:	697b      	ldr	r3, [r7, #20]
 801450e:	fa01 f303 	lsl.w	r3, r1, r3
 8014512:	43d9      	mvns	r1, r3
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8014518:	4313      	orrs	r3, r2
}
 801451a:	4618      	mov	r0, r3
 801451c:	3724      	adds	r7, #36	@ 0x24
 801451e:	46bd      	mov	sp, r7
 8014520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014524:	4770      	bx	lr
	...

08014528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8014528:	b580      	push	{r7, lr}
 801452a:	b082      	sub	sp, #8
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	3b01      	subs	r3, #1
 8014534:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8014538:	d301      	bcc.n	801453e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 801453a:	2301      	movs	r3, #1
 801453c:	e00f      	b.n	801455e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 801453e:	4a0a      	ldr	r2, [pc, #40]	@ (8014568 <SysTick_Config+0x40>)
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	3b01      	subs	r3, #1
 8014544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8014546:	210f      	movs	r1, #15
 8014548:	f04f 30ff 	mov.w	r0, #4294967295
 801454c:	f7ff ff8e 	bl	801446c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8014550:	4b05      	ldr	r3, [pc, #20]	@ (8014568 <SysTick_Config+0x40>)
 8014552:	2200      	movs	r2, #0
 8014554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8014556:	4b04      	ldr	r3, [pc, #16]	@ (8014568 <SysTick_Config+0x40>)
 8014558:	2207      	movs	r2, #7
 801455a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801455c:	2300      	movs	r3, #0
}
 801455e:	4618      	mov	r0, r3
 8014560:	3708      	adds	r7, #8
 8014562:	46bd      	mov	sp, r7
 8014564:	bd80      	pop	{r7, pc}
 8014566:	bf00      	nop
 8014568:	e000e010 	.word	0xe000e010

0801456c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b082      	sub	sp, #8
 8014570:	af00      	add	r7, sp, #0
 8014572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8014574:	6878      	ldr	r0, [r7, #4]
 8014576:	f7ff ff29 	bl	80143cc <__NVIC_SetPriorityGrouping>
}
 801457a:	bf00      	nop
 801457c:	3708      	adds	r7, #8
 801457e:	46bd      	mov	sp, r7
 8014580:	bd80      	pop	{r7, pc}

08014582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8014582:	b580      	push	{r7, lr}
 8014584:	b086      	sub	sp, #24
 8014586:	af00      	add	r7, sp, #0
 8014588:	4603      	mov	r3, r0
 801458a:	60b9      	str	r1, [r7, #8]
 801458c:	607a      	str	r2, [r7, #4]
 801458e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8014590:	2300      	movs	r3, #0
 8014592:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8014594:	f7ff ff3e 	bl	8014414 <__NVIC_GetPriorityGrouping>
 8014598:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801459a:	687a      	ldr	r2, [r7, #4]
 801459c:	68b9      	ldr	r1, [r7, #8]
 801459e:	6978      	ldr	r0, [r7, #20]
 80145a0:	f7ff ff8e 	bl	80144c0 <NVIC_EncodePriority>
 80145a4:	4602      	mov	r2, r0
 80145a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145aa:	4611      	mov	r1, r2
 80145ac:	4618      	mov	r0, r3
 80145ae:	f7ff ff5d 	bl	801446c <__NVIC_SetPriority>
}
 80145b2:	bf00      	nop
 80145b4:	3718      	adds	r7, #24
 80145b6:	46bd      	mov	sp, r7
 80145b8:	bd80      	pop	{r7, pc}

080145ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80145ba:	b580      	push	{r7, lr}
 80145bc:	b082      	sub	sp, #8
 80145be:	af00      	add	r7, sp, #0
 80145c0:	4603      	mov	r3, r0
 80145c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80145c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80145c8:	4618      	mov	r0, r3
 80145ca:	f7ff ff31 	bl	8014430 <__NVIC_EnableIRQ>
}
 80145ce:	bf00      	nop
 80145d0:	3708      	adds	r7, #8
 80145d2:	46bd      	mov	sp, r7
 80145d4:	bd80      	pop	{r7, pc}

080145d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80145d6:	b580      	push	{r7, lr}
 80145d8:	b082      	sub	sp, #8
 80145da:	af00      	add	r7, sp, #0
 80145dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80145de:	6878      	ldr	r0, [r7, #4]
 80145e0:	f7ff ffa2 	bl	8014528 <SysTick_Config>
 80145e4:	4603      	mov	r3, r0
}
 80145e6:	4618      	mov	r0, r3
 80145e8:	3708      	adds	r7, #8
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bd80      	pop	{r7, pc}
	...

080145f0 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 80145f0:	b580      	push	{r7, lr}
 80145f2:	b082      	sub	sp, #8
 80145f4:	af00      	add	r7, sp, #0
 80145f6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d101      	bne.n	8014602 <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 80145fe:	2301      	movs	r3, #1
 8014600:	e075      	b.n	80146ee <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8014608:	b2db      	uxtb	r3, r3
 801460a:	2b00      	cmp	r3, #0
 801460c:	d106      	bne.n	801461c <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	2200      	movs	r2, #0
 8014612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8014616:	6878      	ldr	r0, [r7, #4]
 8014618:	f7fe f8b4 	bl	8012784 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	2202      	movs	r2, #2
 8014620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	681b      	ldr	r3, [r3, #0]
 8014628:	681a      	ldr	r2, [r3, #0]
 801462a:	687b      	ldr	r3, [r7, #4]
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8014632:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8014634:	687b      	ldr	r3, [r7, #4]
 8014636:	699b      	ldr	r3, [r3, #24]
 8014638:	2b00      	cmp	r3, #0
 801463a:	d002      	beq.n	8014642 <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	2200      	movs	r2, #0
 8014640:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 8014642:	687b      	ldr	r3, [r7, #4]
 8014644:	681b      	ldr	r3, [r3, #0]
 8014646:	6819      	ldr	r1, [r3, #0]
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	681a      	ldr	r2, [r3, #0]
 801464c:	4b2a      	ldr	r3, [pc, #168]	@ (80146f8 <HAL_DCMI_Init+0x108>)
 801464e:	400b      	ands	r3, r1
 8014650:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	6819      	ldr	r1, [r3, #0]
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	685a      	ldr	r2, [r3, #4]
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	695b      	ldr	r3, [r3, #20]
 8014660:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8014666:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	691b      	ldr	r3, [r3, #16]
 801466c:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 801466e:	687b      	ldr	r3, [r7, #4]
 8014670:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 8014672:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 8014674:	687b      	ldr	r3, [r7, #4]
 8014676:	699b      	ldr	r3, [r3, #24]
 8014678:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 801467e:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014684:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8014686:	687b      	ldr	r3, [r7, #4]
 8014688:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 801468a:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014690:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 8014692:	687b      	ldr	r3, [r7, #4]
 8014694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 8014696:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8014698:	687b      	ldr	r3, [r7, #4]
 801469a:	681b      	ldr	r3, [r3, #0]
 801469c:	430a      	orrs	r2, r1
 801469e:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 80146a0:	687b      	ldr	r3, [r7, #4]
 80146a2:	685b      	ldr	r3, [r3, #4]
 80146a4:	2b10      	cmp	r3, #16
 80146a6:	d112      	bne.n	80146ce <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 80146a8:	687b      	ldr	r3, [r7, #4]
 80146aa:	7f1b      	ldrb	r3, [r3, #28]
 80146ac:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	7f5b      	ldrb	r3, [r3, #29]
 80146b2:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 80146b4:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	7f9b      	ldrb	r3, [r3, #30]
 80146ba:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 80146bc:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	7fdb      	ldrb	r3, [r3, #31]
 80146c4:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 80146c6:	687b      	ldr	r3, [r7, #4]
 80146c8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 80146ca:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 80146cc:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	68da      	ldr	r2, [r3, #12]
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	681b      	ldr	r3, [r3, #0]
 80146d8:	f042 021f 	orr.w	r2, r2, #31
 80146dc:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	2200      	movs	r2, #0
 80146e2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 80146e4:	687b      	ldr	r3, [r7, #4]
 80146e6:	2201      	movs	r2, #1
 80146e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80146ec:	2300      	movs	r3, #0
}
 80146ee:	4618      	mov	r0, r3
 80146f0:	3708      	adds	r7, #8
 80146f2:	46bd      	mov	sp, r7
 80146f4:	bd80      	pop	{r7, pc}
 80146f6:	bf00      	nop
 80146f8:	ffe0f007 	.word	0xffe0f007

080146fc <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b082      	sub	sp, #8
 8014700:	af00      	add	r7, sp, #0
 8014702:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d101      	bne.n	801470e <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 801470a:	2301      	movs	r3, #1
 801470c:	e0ac      	b.n	8014868 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	681b      	ldr	r3, [r3, #0]
 8014712:	4618      	mov	r0, r3
 8014714:	f000 f8b2 	bl	801487c <DFSDM_GetChannelFromInstance>
 8014718:	4603      	mov	r3, r0
 801471a:	4a55      	ldr	r2, [pc, #340]	@ (8014870 <HAL_DFSDM_ChannelInit+0x174>)
 801471c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d001      	beq.n	8014728 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8014724:	2301      	movs	r3, #1
 8014726:	e09f      	b.n	8014868 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8014728:	6878      	ldr	r0, [r7, #4]
 801472a:	f7fe f8ab 	bl	8012884 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 801472e:	4b51      	ldr	r3, [pc, #324]	@ (8014874 <HAL_DFSDM_ChannelInit+0x178>)
 8014730:	681b      	ldr	r3, [r3, #0]
 8014732:	3301      	adds	r3, #1
 8014734:	4a4f      	ldr	r2, [pc, #316]	@ (8014874 <HAL_DFSDM_ChannelInit+0x178>)
 8014736:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8014738:	4b4e      	ldr	r3, [pc, #312]	@ (8014874 <HAL_DFSDM_ChannelInit+0x178>)
 801473a:	681b      	ldr	r3, [r3, #0]
 801473c:	2b01      	cmp	r3, #1
 801473e:	d125      	bne.n	801478c <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8014740:	4b4d      	ldr	r3, [pc, #308]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014742:	681b      	ldr	r3, [r3, #0]
 8014744:	4a4c      	ldr	r2, [pc, #304]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014746:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801474a:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 801474c:	4b4a      	ldr	r3, [pc, #296]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 801474e:	681a      	ldr	r2, [r3, #0]
 8014750:	687b      	ldr	r3, [r7, #4]
 8014752:	689b      	ldr	r3, [r3, #8]
 8014754:	4948      	ldr	r1, [pc, #288]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014756:	4313      	orrs	r3, r2
 8014758:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 801475a:	4b47      	ldr	r3, [pc, #284]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	4a46      	ldr	r2, [pc, #280]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014760:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8014764:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	791b      	ldrb	r3, [r3, #4]
 801476a:	2b01      	cmp	r3, #1
 801476c:	d108      	bne.n	8014780 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 801476e:	4b42      	ldr	r3, [pc, #264]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014770:	681a      	ldr	r2, [r3, #0]
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	68db      	ldr	r3, [r3, #12]
 8014776:	3b01      	subs	r3, #1
 8014778:	041b      	lsls	r3, r3, #16
 801477a:	493f      	ldr	r1, [pc, #252]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 801477c:	4313      	orrs	r3, r2
 801477e:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8014780:	4b3d      	ldr	r3, [pc, #244]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	4a3c      	ldr	r2, [pc, #240]	@ (8014878 <HAL_DFSDM_ChannelInit+0x17c>)
 8014786:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801478a:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 801478c:	687b      	ldr	r3, [r7, #4]
 801478e:	681b      	ldr	r3, [r3, #0]
 8014790:	681a      	ldr	r2, [r3, #0]
 8014792:	687b      	ldr	r3, [r7, #4]
 8014794:	681b      	ldr	r3, [r3, #0]
 8014796:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 801479a:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	681b      	ldr	r3, [r3, #0]
 80147a0:	6819      	ldr	r1, [r3, #0]
 80147a2:	687b      	ldr	r3, [r7, #4]
 80147a4:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80147aa:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80147ac:	687b      	ldr	r3, [r7, #4]
 80147ae:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 80147b0:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	430a      	orrs	r2, r1
 80147b8:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	681b      	ldr	r3, [r3, #0]
 80147be:	681a      	ldr	r2, [r3, #0]
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	f022 020f 	bic.w	r2, r2, #15
 80147c8:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	6819      	ldr	r1, [r3, #0]
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80147d4:	687b      	ldr	r3, [r7, #4]
 80147d6:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80147d8:	431a      	orrs	r2, r3
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	430a      	orrs	r2, r1
 80147e0:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	689a      	ldr	r2, [r3, #8]
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80147f0:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	6899      	ldr	r1, [r3, #8]
 80147f8:	687b      	ldr	r3, [r7, #4]
 80147fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014800:	3b01      	subs	r3, #1
 8014802:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8014804:	431a      	orrs	r2, r3
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	681b      	ldr	r3, [r3, #0]
 801480a:	430a      	orrs	r2, r1
 801480c:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	685a      	ldr	r2, [r3, #4]
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	f002 0207 	and.w	r2, r2, #7
 801481c:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	6859      	ldr	r1, [r3, #4]
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014828:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 801482a:	687b      	ldr	r3, [r7, #4]
 801482c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801482e:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8014830:	431a      	orrs	r2, r3
 8014832:	687b      	ldr	r3, [r7, #4]
 8014834:	681b      	ldr	r3, [r3, #0]
 8014836:	430a      	orrs	r2, r1
 8014838:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	681a      	ldr	r2, [r3, #0]
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8014848:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	2201      	movs	r2, #1
 801484e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8014852:	687b      	ldr	r3, [r7, #4]
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	4618      	mov	r0, r3
 8014858:	f000 f810 	bl	801487c <DFSDM_GetChannelFromInstance>
 801485c:	4602      	mov	r2, r0
 801485e:	4904      	ldr	r1, [pc, #16]	@ (8014870 <HAL_DFSDM_ChannelInit+0x174>)
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8014866:	2300      	movs	r3, #0
}
 8014868:	4618      	mov	r0, r3
 801486a:	3708      	adds	r7, #8
 801486c:	46bd      	mov	sp, r7
 801486e:	bd80      	pop	{r7, pc}
 8014870:	2001f978 	.word	0x2001f978
 8014874:	2001f974 	.word	0x2001f974
 8014878:	40016000 	.word	0x40016000

0801487c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 801487c:	b480      	push	{r7}
 801487e:	b085      	sub	sp, #20
 8014880:	af00      	add	r7, sp, #0
 8014882:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	4a1c      	ldr	r2, [pc, #112]	@ (80148f8 <DFSDM_GetChannelFromInstance+0x7c>)
 8014888:	4293      	cmp	r3, r2
 801488a:	d102      	bne.n	8014892 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 801488c:	2300      	movs	r3, #0
 801488e:	60fb      	str	r3, [r7, #12]
 8014890:	e02b      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8014892:	687b      	ldr	r3, [r7, #4]
 8014894:	4a19      	ldr	r2, [pc, #100]	@ (80148fc <DFSDM_GetChannelFromInstance+0x80>)
 8014896:	4293      	cmp	r3, r2
 8014898:	d102      	bne.n	80148a0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 801489a:	2301      	movs	r3, #1
 801489c:	60fb      	str	r3, [r7, #12]
 801489e:	e024      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80148a0:	687b      	ldr	r3, [r7, #4]
 80148a2:	4a17      	ldr	r2, [pc, #92]	@ (8014900 <DFSDM_GetChannelFromInstance+0x84>)
 80148a4:	4293      	cmp	r3, r2
 80148a6:	d102      	bne.n	80148ae <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80148a8:	2302      	movs	r3, #2
 80148aa:	60fb      	str	r3, [r7, #12]
 80148ac:	e01d      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	4a14      	ldr	r2, [pc, #80]	@ (8014904 <DFSDM_GetChannelFromInstance+0x88>)
 80148b2:	4293      	cmp	r3, r2
 80148b4:	d102      	bne.n	80148bc <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80148b6:	2304      	movs	r3, #4
 80148b8:	60fb      	str	r3, [r7, #12]
 80148ba:	e016      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	4a12      	ldr	r2, [pc, #72]	@ (8014908 <DFSDM_GetChannelFromInstance+0x8c>)
 80148c0:	4293      	cmp	r3, r2
 80148c2:	d102      	bne.n	80148ca <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80148c4:	2305      	movs	r3, #5
 80148c6:	60fb      	str	r3, [r7, #12]
 80148c8:	e00f      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80148ca:	687b      	ldr	r3, [r7, #4]
 80148cc:	4a0f      	ldr	r2, [pc, #60]	@ (801490c <DFSDM_GetChannelFromInstance+0x90>)
 80148ce:	4293      	cmp	r3, r2
 80148d0:	d102      	bne.n	80148d8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80148d2:	2306      	movs	r3, #6
 80148d4:	60fb      	str	r3, [r7, #12]
 80148d6:	e008      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 80148d8:	687b      	ldr	r3, [r7, #4]
 80148da:	4a0d      	ldr	r2, [pc, #52]	@ (8014910 <DFSDM_GetChannelFromInstance+0x94>)
 80148dc:	4293      	cmp	r3, r2
 80148de:	d102      	bne.n	80148e6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 80148e0:	2307      	movs	r3, #7
 80148e2:	60fb      	str	r3, [r7, #12]
 80148e4:	e001      	b.n	80148ea <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80148e6:	2303      	movs	r3, #3
 80148e8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80148ea:	68fb      	ldr	r3, [r7, #12]
}
 80148ec:	4618      	mov	r0, r3
 80148ee:	3714      	adds	r7, #20
 80148f0:	46bd      	mov	sp, r7
 80148f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148f6:	4770      	bx	lr
 80148f8:	40016000 	.word	0x40016000
 80148fc:	40016020 	.word	0x40016020
 8014900:	40016040 	.word	0x40016040
 8014904:	40016080 	.word	0x40016080
 8014908:	400160a0 	.word	0x400160a0
 801490c:	400160c0 	.word	0x400160c0
 8014910:	400160e0 	.word	0x400160e0

08014914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8014914:	b480      	push	{r7}
 8014916:	b087      	sub	sp, #28
 8014918:	af00      	add	r7, sp, #0
 801491a:	6078      	str	r0, [r7, #4]
 801491c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801491e:	2300      	movs	r3, #0
 8014920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8014922:	e166      	b.n	8014bf2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8014924:	683b      	ldr	r3, [r7, #0]
 8014926:	681a      	ldr	r2, [r3, #0]
 8014928:	2101      	movs	r1, #1
 801492a:	697b      	ldr	r3, [r7, #20]
 801492c:	fa01 f303 	lsl.w	r3, r1, r3
 8014930:	4013      	ands	r3, r2
 8014932:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8014934:	68fb      	ldr	r3, [r7, #12]
 8014936:	2b00      	cmp	r3, #0
 8014938:	f000 8158 	beq.w	8014bec <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801493c:	683b      	ldr	r3, [r7, #0]
 801493e:	685b      	ldr	r3, [r3, #4]
 8014940:	f003 0303 	and.w	r3, r3, #3
 8014944:	2b01      	cmp	r3, #1
 8014946:	d005      	beq.n	8014954 <HAL_GPIO_Init+0x40>
 8014948:	683b      	ldr	r3, [r7, #0]
 801494a:	685b      	ldr	r3, [r3, #4]
 801494c:	f003 0303 	and.w	r3, r3, #3
 8014950:	2b02      	cmp	r3, #2
 8014952:	d130      	bne.n	80149b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	689b      	ldr	r3, [r3, #8]
 8014958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 801495a:	697b      	ldr	r3, [r7, #20]
 801495c:	005b      	lsls	r3, r3, #1
 801495e:	2203      	movs	r2, #3
 8014960:	fa02 f303 	lsl.w	r3, r2, r3
 8014964:	43db      	mvns	r3, r3
 8014966:	693a      	ldr	r2, [r7, #16]
 8014968:	4013      	ands	r3, r2
 801496a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 801496c:	683b      	ldr	r3, [r7, #0]
 801496e:	68da      	ldr	r2, [r3, #12]
 8014970:	697b      	ldr	r3, [r7, #20]
 8014972:	005b      	lsls	r3, r3, #1
 8014974:	fa02 f303 	lsl.w	r3, r2, r3
 8014978:	693a      	ldr	r2, [r7, #16]
 801497a:	4313      	orrs	r3, r2
 801497c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	693a      	ldr	r2, [r7, #16]
 8014982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	685b      	ldr	r3, [r3, #4]
 8014988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 801498a:	2201      	movs	r2, #1
 801498c:	697b      	ldr	r3, [r7, #20]
 801498e:	fa02 f303 	lsl.w	r3, r2, r3
 8014992:	43db      	mvns	r3, r3
 8014994:	693a      	ldr	r2, [r7, #16]
 8014996:	4013      	ands	r3, r2
 8014998:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 801499a:	683b      	ldr	r3, [r7, #0]
 801499c:	685b      	ldr	r3, [r3, #4]
 801499e:	091b      	lsrs	r3, r3, #4
 80149a0:	f003 0201 	and.w	r2, r3, #1
 80149a4:	697b      	ldr	r3, [r7, #20]
 80149a6:	fa02 f303 	lsl.w	r3, r2, r3
 80149aa:	693a      	ldr	r2, [r7, #16]
 80149ac:	4313      	orrs	r3, r2
 80149ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80149b0:	687b      	ldr	r3, [r7, #4]
 80149b2:	693a      	ldr	r2, [r7, #16]
 80149b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80149b6:	683b      	ldr	r3, [r7, #0]
 80149b8:	685b      	ldr	r3, [r3, #4]
 80149ba:	f003 0303 	and.w	r3, r3, #3
 80149be:	2b03      	cmp	r3, #3
 80149c0:	d017      	beq.n	80149f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80149c2:	687b      	ldr	r3, [r7, #4]
 80149c4:	68db      	ldr	r3, [r3, #12]
 80149c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80149c8:	697b      	ldr	r3, [r7, #20]
 80149ca:	005b      	lsls	r3, r3, #1
 80149cc:	2203      	movs	r2, #3
 80149ce:	fa02 f303 	lsl.w	r3, r2, r3
 80149d2:	43db      	mvns	r3, r3
 80149d4:	693a      	ldr	r2, [r7, #16]
 80149d6:	4013      	ands	r3, r2
 80149d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80149da:	683b      	ldr	r3, [r7, #0]
 80149dc:	689a      	ldr	r2, [r3, #8]
 80149de:	697b      	ldr	r3, [r7, #20]
 80149e0:	005b      	lsls	r3, r3, #1
 80149e2:	fa02 f303 	lsl.w	r3, r2, r3
 80149e6:	693a      	ldr	r2, [r7, #16]
 80149e8:	4313      	orrs	r3, r2
 80149ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	693a      	ldr	r2, [r7, #16]
 80149f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80149f2:	683b      	ldr	r3, [r7, #0]
 80149f4:	685b      	ldr	r3, [r3, #4]
 80149f6:	f003 0303 	and.w	r3, r3, #3
 80149fa:	2b02      	cmp	r3, #2
 80149fc:	d123      	bne.n	8014a46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80149fe:	697b      	ldr	r3, [r7, #20]
 8014a00:	08da      	lsrs	r2, r3, #3
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	3208      	adds	r2, #8
 8014a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8014a0c:	697b      	ldr	r3, [r7, #20]
 8014a0e:	f003 0307 	and.w	r3, r3, #7
 8014a12:	009b      	lsls	r3, r3, #2
 8014a14:	220f      	movs	r2, #15
 8014a16:	fa02 f303 	lsl.w	r3, r2, r3
 8014a1a:	43db      	mvns	r3, r3
 8014a1c:	693a      	ldr	r2, [r7, #16]
 8014a1e:	4013      	ands	r3, r2
 8014a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8014a22:	683b      	ldr	r3, [r7, #0]
 8014a24:	691a      	ldr	r2, [r3, #16]
 8014a26:	697b      	ldr	r3, [r7, #20]
 8014a28:	f003 0307 	and.w	r3, r3, #7
 8014a2c:	009b      	lsls	r3, r3, #2
 8014a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8014a32:	693a      	ldr	r2, [r7, #16]
 8014a34:	4313      	orrs	r3, r2
 8014a36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8014a38:	697b      	ldr	r3, [r7, #20]
 8014a3a:	08da      	lsrs	r2, r3, #3
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	3208      	adds	r2, #8
 8014a40:	6939      	ldr	r1, [r7, #16]
 8014a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8014a4c:	697b      	ldr	r3, [r7, #20]
 8014a4e:	005b      	lsls	r3, r3, #1
 8014a50:	2203      	movs	r2, #3
 8014a52:	fa02 f303 	lsl.w	r3, r2, r3
 8014a56:	43db      	mvns	r3, r3
 8014a58:	693a      	ldr	r2, [r7, #16]
 8014a5a:	4013      	ands	r3, r2
 8014a5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8014a5e:	683b      	ldr	r3, [r7, #0]
 8014a60:	685b      	ldr	r3, [r3, #4]
 8014a62:	f003 0203 	and.w	r2, r3, #3
 8014a66:	697b      	ldr	r3, [r7, #20]
 8014a68:	005b      	lsls	r3, r3, #1
 8014a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8014a6e:	693a      	ldr	r2, [r7, #16]
 8014a70:	4313      	orrs	r3, r2
 8014a72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8014a74:	687b      	ldr	r3, [r7, #4]
 8014a76:	693a      	ldr	r2, [r7, #16]
 8014a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8014a7a:	683b      	ldr	r3, [r7, #0]
 8014a7c:	685b      	ldr	r3, [r3, #4]
 8014a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	f000 80b2 	beq.w	8014bec <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8014a88:	4b61      	ldr	r3, [pc, #388]	@ (8014c10 <HAL_GPIO_Init+0x2fc>)
 8014a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014a8c:	4a60      	ldr	r2, [pc, #384]	@ (8014c10 <HAL_GPIO_Init+0x2fc>)
 8014a8e:	f043 0301 	orr.w	r3, r3, #1
 8014a92:	6613      	str	r3, [r2, #96]	@ 0x60
 8014a94:	4b5e      	ldr	r3, [pc, #376]	@ (8014c10 <HAL_GPIO_Init+0x2fc>)
 8014a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8014a98:	f003 0301 	and.w	r3, r3, #1
 8014a9c:	60bb      	str	r3, [r7, #8]
 8014a9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8014aa0:	4a5c      	ldr	r2, [pc, #368]	@ (8014c14 <HAL_GPIO_Init+0x300>)
 8014aa2:	697b      	ldr	r3, [r7, #20]
 8014aa4:	089b      	lsrs	r3, r3, #2
 8014aa6:	3302      	adds	r3, #2
 8014aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8014aae:	697b      	ldr	r3, [r7, #20]
 8014ab0:	f003 0303 	and.w	r3, r3, #3
 8014ab4:	009b      	lsls	r3, r3, #2
 8014ab6:	220f      	movs	r2, #15
 8014ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8014abc:	43db      	mvns	r3, r3
 8014abe:	693a      	ldr	r2, [r7, #16]
 8014ac0:	4013      	ands	r3, r2
 8014ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8014aca:	d02b      	beq.n	8014b24 <HAL_GPIO_Init+0x210>
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	4a52      	ldr	r2, [pc, #328]	@ (8014c18 <HAL_GPIO_Init+0x304>)
 8014ad0:	4293      	cmp	r3, r2
 8014ad2:	d025      	beq.n	8014b20 <HAL_GPIO_Init+0x20c>
 8014ad4:	687b      	ldr	r3, [r7, #4]
 8014ad6:	4a51      	ldr	r2, [pc, #324]	@ (8014c1c <HAL_GPIO_Init+0x308>)
 8014ad8:	4293      	cmp	r3, r2
 8014ada:	d01f      	beq.n	8014b1c <HAL_GPIO_Init+0x208>
 8014adc:	687b      	ldr	r3, [r7, #4]
 8014ade:	4a50      	ldr	r2, [pc, #320]	@ (8014c20 <HAL_GPIO_Init+0x30c>)
 8014ae0:	4293      	cmp	r3, r2
 8014ae2:	d019      	beq.n	8014b18 <HAL_GPIO_Init+0x204>
 8014ae4:	687b      	ldr	r3, [r7, #4]
 8014ae6:	4a4f      	ldr	r2, [pc, #316]	@ (8014c24 <HAL_GPIO_Init+0x310>)
 8014ae8:	4293      	cmp	r3, r2
 8014aea:	d013      	beq.n	8014b14 <HAL_GPIO_Init+0x200>
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	4a4e      	ldr	r2, [pc, #312]	@ (8014c28 <HAL_GPIO_Init+0x314>)
 8014af0:	4293      	cmp	r3, r2
 8014af2:	d00d      	beq.n	8014b10 <HAL_GPIO_Init+0x1fc>
 8014af4:	687b      	ldr	r3, [r7, #4]
 8014af6:	4a4d      	ldr	r2, [pc, #308]	@ (8014c2c <HAL_GPIO_Init+0x318>)
 8014af8:	4293      	cmp	r3, r2
 8014afa:	d007      	beq.n	8014b0c <HAL_GPIO_Init+0x1f8>
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	4a4c      	ldr	r2, [pc, #304]	@ (8014c30 <HAL_GPIO_Init+0x31c>)
 8014b00:	4293      	cmp	r3, r2
 8014b02:	d101      	bne.n	8014b08 <HAL_GPIO_Init+0x1f4>
 8014b04:	2307      	movs	r3, #7
 8014b06:	e00e      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b08:	2308      	movs	r3, #8
 8014b0a:	e00c      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b0c:	2306      	movs	r3, #6
 8014b0e:	e00a      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b10:	2305      	movs	r3, #5
 8014b12:	e008      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b14:	2304      	movs	r3, #4
 8014b16:	e006      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b18:	2303      	movs	r3, #3
 8014b1a:	e004      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b1c:	2302      	movs	r3, #2
 8014b1e:	e002      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b20:	2301      	movs	r3, #1
 8014b22:	e000      	b.n	8014b26 <HAL_GPIO_Init+0x212>
 8014b24:	2300      	movs	r3, #0
 8014b26:	697a      	ldr	r2, [r7, #20]
 8014b28:	f002 0203 	and.w	r2, r2, #3
 8014b2c:	0092      	lsls	r2, r2, #2
 8014b2e:	4093      	lsls	r3, r2
 8014b30:	693a      	ldr	r2, [r7, #16]
 8014b32:	4313      	orrs	r3, r2
 8014b34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8014b36:	4937      	ldr	r1, [pc, #220]	@ (8014c14 <HAL_GPIO_Init+0x300>)
 8014b38:	697b      	ldr	r3, [r7, #20]
 8014b3a:	089b      	lsrs	r3, r3, #2
 8014b3c:	3302      	adds	r3, #2
 8014b3e:	693a      	ldr	r2, [r7, #16]
 8014b40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8014b44:	4b3b      	ldr	r3, [pc, #236]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014b46:	689b      	ldr	r3, [r3, #8]
 8014b48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014b4a:	68fb      	ldr	r3, [r7, #12]
 8014b4c:	43db      	mvns	r3, r3
 8014b4e:	693a      	ldr	r2, [r7, #16]
 8014b50:	4013      	ands	r3, r2
 8014b52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8014b54:	683b      	ldr	r3, [r7, #0]
 8014b56:	685b      	ldr	r3, [r3, #4]
 8014b58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d003      	beq.n	8014b68 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8014b60:	693a      	ldr	r2, [r7, #16]
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	4313      	orrs	r3, r2
 8014b66:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8014b68:	4a32      	ldr	r2, [pc, #200]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014b6a:	693b      	ldr	r3, [r7, #16]
 8014b6c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8014b6e:	4b31      	ldr	r3, [pc, #196]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014b70:	68db      	ldr	r3, [r3, #12]
 8014b72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014b74:	68fb      	ldr	r3, [r7, #12]
 8014b76:	43db      	mvns	r3, r3
 8014b78:	693a      	ldr	r2, [r7, #16]
 8014b7a:	4013      	ands	r3, r2
 8014b7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8014b7e:	683b      	ldr	r3, [r7, #0]
 8014b80:	685b      	ldr	r3, [r3, #4]
 8014b82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d003      	beq.n	8014b92 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8014b8a:	693a      	ldr	r2, [r7, #16]
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	4313      	orrs	r3, r2
 8014b90:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8014b92:	4a28      	ldr	r2, [pc, #160]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014b94:	693b      	ldr	r3, [r7, #16]
 8014b96:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8014b98:	4b26      	ldr	r3, [pc, #152]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014b9a:	685b      	ldr	r3, [r3, #4]
 8014b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014b9e:	68fb      	ldr	r3, [r7, #12]
 8014ba0:	43db      	mvns	r3, r3
 8014ba2:	693a      	ldr	r2, [r7, #16]
 8014ba4:	4013      	ands	r3, r2
 8014ba6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8014ba8:	683b      	ldr	r3, [r7, #0]
 8014baa:	685b      	ldr	r3, [r3, #4]
 8014bac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	d003      	beq.n	8014bbc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8014bb4:	693a      	ldr	r2, [r7, #16]
 8014bb6:	68fb      	ldr	r3, [r7, #12]
 8014bb8:	4313      	orrs	r3, r2
 8014bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8014bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8014bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8014bc8:	68fb      	ldr	r3, [r7, #12]
 8014bca:	43db      	mvns	r3, r3
 8014bcc:	693a      	ldr	r2, [r7, #16]
 8014bce:	4013      	ands	r3, r2
 8014bd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8014bd2:	683b      	ldr	r3, [r7, #0]
 8014bd4:	685b      	ldr	r3, [r3, #4]
 8014bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d003      	beq.n	8014be6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8014bde:	693a      	ldr	r2, [r7, #16]
 8014be0:	68fb      	ldr	r3, [r7, #12]
 8014be2:	4313      	orrs	r3, r2
 8014be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8014be6:	4a13      	ldr	r2, [pc, #76]	@ (8014c34 <HAL_GPIO_Init+0x320>)
 8014be8:	693b      	ldr	r3, [r7, #16]
 8014bea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8014bec:	697b      	ldr	r3, [r7, #20]
 8014bee:	3301      	adds	r3, #1
 8014bf0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8014bf2:	683b      	ldr	r3, [r7, #0]
 8014bf4:	681a      	ldr	r2, [r3, #0]
 8014bf6:	697b      	ldr	r3, [r7, #20]
 8014bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8014bfc:	2b00      	cmp	r3, #0
 8014bfe:	f47f ae91 	bne.w	8014924 <HAL_GPIO_Init+0x10>
  }
}
 8014c02:	bf00      	nop
 8014c04:	bf00      	nop
 8014c06:	371c      	adds	r7, #28
 8014c08:	46bd      	mov	sp, r7
 8014c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c0e:	4770      	bx	lr
 8014c10:	40021000 	.word	0x40021000
 8014c14:	40010000 	.word	0x40010000
 8014c18:	48000400 	.word	0x48000400
 8014c1c:	48000800 	.word	0x48000800
 8014c20:	48000c00 	.word	0x48000c00
 8014c24:	48001000 	.word	0x48001000
 8014c28:	48001400 	.word	0x48001400
 8014c2c:	48001800 	.word	0x48001800
 8014c30:	48001c00 	.word	0x48001c00
 8014c34:	40010400 	.word	0x40010400

08014c38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8014c38:	b480      	push	{r7}
 8014c3a:	b083      	sub	sp, #12
 8014c3c:	af00      	add	r7, sp, #0
 8014c3e:	6078      	str	r0, [r7, #4]
 8014c40:	460b      	mov	r3, r1
 8014c42:	807b      	strh	r3, [r7, #2]
 8014c44:	4613      	mov	r3, r2
 8014c46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8014c48:	787b      	ldrb	r3, [r7, #1]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d003      	beq.n	8014c56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8014c4e:	887a      	ldrh	r2, [r7, #2]
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8014c54:	e002      	b.n	8014c5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8014c56:	887a      	ldrh	r2, [r7, #2]
 8014c58:	687b      	ldr	r3, [r7, #4]
 8014c5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8014c5c:	bf00      	nop
 8014c5e:	370c      	adds	r7, #12
 8014c60:	46bd      	mov	sp, r7
 8014c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c66:	4770      	bx	lr

08014c68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8014c68:	b580      	push	{r7, lr}
 8014c6a:	b082      	sub	sp, #8
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d101      	bne.n	8014c7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8014c76:	2301      	movs	r3, #1
 8014c78:	e0b3      	b.n	8014de2 <HAL_I2C_Init+0x17a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8014c7a:	687b      	ldr	r3, [r7, #4]
 8014c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014c80:	b2db      	uxtb	r3, r3
 8014c82:	2b00      	cmp	r3, #0
 8014c84:	d12c      	bne.n	8014ce0 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	2200      	movs	r2, #0
 8014c8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	4a56      	ldr	r2, [pc, #344]	@ (8014dec <HAL_I2C_Init+0x184>)
 8014c92:	655a      	str	r2, [r3, #84]	@ 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	4a56      	ldr	r2, [pc, #344]	@ (8014df0 <HAL_I2C_Init+0x188>)
 8014c98:	659a      	str	r2, [r3, #88]	@ 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	4a55      	ldr	r2, [pc, #340]	@ (8014df4 <HAL_I2C_Init+0x18c>)
 8014c9e:	65da      	str	r2, [r3, #92]	@ 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8014ca0:	687b      	ldr	r3, [r7, #4]
 8014ca2:	4a55      	ldr	r2, [pc, #340]	@ (8014df8 <HAL_I2C_Init+0x190>)
 8014ca4:	661a      	str	r2, [r3, #96]	@ 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 8014ca6:	687b      	ldr	r3, [r7, #4]
 8014ca8:	4a54      	ldr	r2, [pc, #336]	@ (8014dfc <HAL_I2C_Init+0x194>)
 8014caa:	665a      	str	r2, [r3, #100]	@ 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	4a54      	ldr	r2, [pc, #336]	@ (8014e00 <HAL_I2C_Init+0x198>)
 8014cb0:	669a      	str	r2, [r3, #104]	@ 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	4a53      	ldr	r2, [pc, #332]	@ (8014e04 <HAL_I2C_Init+0x19c>)
 8014cb6:	66da      	str	r2, [r3, #108]	@ 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	4a53      	ldr	r2, [pc, #332]	@ (8014e08 <HAL_I2C_Init+0x1a0>)
 8014cbc:	671a      	str	r2, [r3, #112]	@ 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	4a52      	ldr	r2, [pc, #328]	@ (8014e0c <HAL_I2C_Init+0x1a4>)
 8014cc2:	675a      	str	r2, [r3, #116]	@ 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 8014cc4:	687b      	ldr	r3, [r7, #4]
 8014cc6:	4a52      	ldr	r2, [pc, #328]	@ (8014e10 <HAL_I2C_Init+0x1a8>)
 8014cc8:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hi2c->MspInitCallback == NULL)
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014cce:	2b00      	cmp	r3, #0
 8014cd0:	d102      	bne.n	8014cd8 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 8014cd2:	687b      	ldr	r3, [r7, #4]
 8014cd4:	4a4f      	ldr	r2, [pc, #316]	@ (8014e14 <HAL_I2C_Init+0x1ac>)
 8014cd6:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 8014cd8:	687b      	ldr	r3, [r7, #4]
 8014cda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014cdc:	6878      	ldr	r0, [r7, #4]
 8014cde:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	2224      	movs	r2, #36	@ 0x24
 8014ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	681a      	ldr	r2, [r3, #0]
 8014cee:	687b      	ldr	r3, [r7, #4]
 8014cf0:	681b      	ldr	r3, [r3, #0]
 8014cf2:	f022 0201 	bic.w	r2, r2, #1
 8014cf6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	685a      	ldr	r2, [r3, #4]
 8014cfc:	687b      	ldr	r3, [r7, #4]
 8014cfe:	681b      	ldr	r3, [r3, #0]
 8014d00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8014d04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	681b      	ldr	r3, [r3, #0]
 8014d0a:	689a      	ldr	r2, [r3, #8]
 8014d0c:	687b      	ldr	r3, [r7, #4]
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8014d14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	68db      	ldr	r3, [r3, #12]
 8014d1a:	2b01      	cmp	r3, #1
 8014d1c:	d107      	bne.n	8014d2e <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	689a      	ldr	r2, [r3, #8]
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	681b      	ldr	r3, [r3, #0]
 8014d26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014d2a:	609a      	str	r2, [r3, #8]
 8014d2c:	e006      	b.n	8014d3c <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8014d2e:	687b      	ldr	r3, [r7, #4]
 8014d30:	689a      	ldr	r2, [r3, #8]
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	681b      	ldr	r3, [r3, #0]
 8014d36:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8014d3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	68db      	ldr	r3, [r3, #12]
 8014d40:	2b02      	cmp	r3, #2
 8014d42:	d108      	bne.n	8014d56 <HAL_I2C_Init+0xee>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	685a      	ldr	r2, [r3, #4]
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8014d52:	605a      	str	r2, [r3, #4]
 8014d54:	e007      	b.n	8014d66 <HAL_I2C_Init+0xfe>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8014d56:	687b      	ldr	r3, [r7, #4]
 8014d58:	681b      	ldr	r3, [r3, #0]
 8014d5a:	685a      	ldr	r2, [r3, #4]
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	681b      	ldr	r3, [r3, #0]
 8014d60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8014d64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	681b      	ldr	r3, [r3, #0]
 8014d6a:	685b      	ldr	r3, [r3, #4]
 8014d6c:	687a      	ldr	r2, [r7, #4]
 8014d6e:	6812      	ldr	r2, [r2, #0]
 8014d70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8014d74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8014d78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	681b      	ldr	r3, [r3, #0]
 8014d7e:	68da      	ldr	r2, [r3, #12]
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8014d88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	691a      	ldr	r2, [r3, #16]
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	695b      	ldr	r3, [r3, #20]
 8014d92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8014d96:	687b      	ldr	r3, [r7, #4]
 8014d98:	699b      	ldr	r3, [r3, #24]
 8014d9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	681b      	ldr	r3, [r3, #0]
 8014da0:	430a      	orrs	r2, r1
 8014da2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	69d9      	ldr	r1, [r3, #28]
 8014da8:	687b      	ldr	r3, [r7, #4]
 8014daa:	6a1a      	ldr	r2, [r3, #32]
 8014dac:	687b      	ldr	r3, [r7, #4]
 8014dae:	681b      	ldr	r3, [r3, #0]
 8014db0:	430a      	orrs	r2, r1
 8014db2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8014db4:	687b      	ldr	r3, [r7, #4]
 8014db6:	681b      	ldr	r3, [r3, #0]
 8014db8:	681a      	ldr	r2, [r3, #0]
 8014dba:	687b      	ldr	r3, [r7, #4]
 8014dbc:	681b      	ldr	r3, [r3, #0]
 8014dbe:	f042 0201 	orr.w	r2, r2, #1
 8014dc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8014dc4:	687b      	ldr	r3, [r7, #4]
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	2220      	movs	r2, #32
 8014dce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	2200      	movs	r2, #0
 8014dd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	2200      	movs	r2, #0
 8014ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8014de0:	2300      	movs	r3, #0
}
 8014de2:	4618      	mov	r0, r3
 8014de4:	3708      	adds	r7, #8
 8014de6:	46bd      	mov	sp, r7
 8014de8:	bd80      	pop	{r7, pc}
 8014dea:	bf00      	nop
 8014dec:	08015269 	.word	0x08015269
 8014df0:	0801527d 	.word	0x0801527d
 8014df4:	08015291 	.word	0x08015291
 8014df8:	080152a5 	.word	0x080152a5
 8014dfc:	080152d5 	.word	0x080152d5
 8014e00:	080152e9 	.word	0x080152e9
 8014e04:	080152fd 	.word	0x080152fd
 8014e08:	08015311 	.word	0x08015311
 8014e0c:	08015325 	.word	0x08015325
 8014e10:	080152b9 	.word	0x080152b9
 8014e14:	08012995 	.word	0x08012995

08014e18 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8014e18:	b580      	push	{r7, lr}
 8014e1a:	b088      	sub	sp, #32
 8014e1c:	af02      	add	r7, sp, #8
 8014e1e:	60f8      	str	r0, [r7, #12]
 8014e20:	607a      	str	r2, [r7, #4]
 8014e22:	461a      	mov	r2, r3
 8014e24:	460b      	mov	r3, r1
 8014e26:	817b      	strh	r3, [r7, #10]
 8014e28:	4613      	mov	r3, r2
 8014e2a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8014e32:	b2db      	uxtb	r3, r3
 8014e34:	2b20      	cmp	r3, #32
 8014e36:	f040 80fd 	bne.w	8015034 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8014e3a:	68fb      	ldr	r3, [r7, #12]
 8014e3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8014e40:	2b01      	cmp	r3, #1
 8014e42:	d101      	bne.n	8014e48 <HAL_I2C_Master_Transmit+0x30>
 8014e44:	2302      	movs	r3, #2
 8014e46:	e0f6      	b.n	8015036 <HAL_I2C_Master_Transmit+0x21e>
 8014e48:	68fb      	ldr	r3, [r7, #12]
 8014e4a:	2201      	movs	r2, #1
 8014e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8014e50:	f7fe fab6 	bl	80133c0 <HAL_GetTick>
 8014e54:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8014e56:	693b      	ldr	r3, [r7, #16]
 8014e58:	9300      	str	r3, [sp, #0]
 8014e5a:	2319      	movs	r3, #25
 8014e5c:	2201      	movs	r2, #1
 8014e5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8014e62:	68f8      	ldr	r0, [r7, #12]
 8014e64:	f000 fa8c 	bl	8015380 <I2C_WaitOnFlagUntilTimeout>
 8014e68:	4603      	mov	r3, r0
 8014e6a:	2b00      	cmp	r3, #0
 8014e6c:	d001      	beq.n	8014e72 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8014e6e:	2301      	movs	r3, #1
 8014e70:	e0e1      	b.n	8015036 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8014e72:	68fb      	ldr	r3, [r7, #12]
 8014e74:	2221      	movs	r2, #33	@ 0x21
 8014e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	2210      	movs	r2, #16
 8014e7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8014e82:	68fb      	ldr	r3, [r7, #12]
 8014e84:	2200      	movs	r2, #0
 8014e86:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8014e88:	68fb      	ldr	r3, [r7, #12]
 8014e8a:	687a      	ldr	r2, [r7, #4]
 8014e8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8014e8e:	68fb      	ldr	r3, [r7, #12]
 8014e90:	893a      	ldrh	r2, [r7, #8]
 8014e92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	2200      	movs	r2, #0
 8014e98:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014e9a:	68fb      	ldr	r3, [r7, #12]
 8014e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014e9e:	b29b      	uxth	r3, r3
 8014ea0:	2bff      	cmp	r3, #255	@ 0xff
 8014ea2:	d906      	bls.n	8014eb2 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8014ea4:	68fb      	ldr	r3, [r7, #12]
 8014ea6:	22ff      	movs	r2, #255	@ 0xff
 8014ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8014eaa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8014eae:	617b      	str	r3, [r7, #20]
 8014eb0:	e007      	b.n	8014ec2 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8014eb2:	68fb      	ldr	r3, [r7, #12]
 8014eb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014eb6:	b29a      	uxth	r2, r3
 8014eb8:	68fb      	ldr	r3, [r7, #12]
 8014eba:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8014ebc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8014ec0:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8014ec2:	68fb      	ldr	r3, [r7, #12]
 8014ec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	d024      	beq.n	8014f14 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8014eca:	68fb      	ldr	r3, [r7, #12]
 8014ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014ece:	781a      	ldrb	r2, [r3, #0]
 8014ed0:	68fb      	ldr	r3, [r7, #12]
 8014ed2:	681b      	ldr	r3, [r3, #0]
 8014ed4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8014ed6:	68fb      	ldr	r3, [r7, #12]
 8014ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014eda:	1c5a      	adds	r2, r3, #1
 8014edc:	68fb      	ldr	r3, [r7, #12]
 8014ede:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8014ee0:	68fb      	ldr	r3, [r7, #12]
 8014ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014ee4:	b29b      	uxth	r3, r3
 8014ee6:	3b01      	subs	r3, #1
 8014ee8:	b29a      	uxth	r2, r3
 8014eea:	68fb      	ldr	r3, [r7, #12]
 8014eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8014eee:	68fb      	ldr	r3, [r7, #12]
 8014ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014ef2:	3b01      	subs	r3, #1
 8014ef4:	b29a      	uxth	r2, r3
 8014ef6:	68fb      	ldr	r3, [r7, #12]
 8014ef8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8014efa:	68fb      	ldr	r3, [r7, #12]
 8014efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014efe:	b2db      	uxtb	r3, r3
 8014f00:	3301      	adds	r3, #1
 8014f02:	b2da      	uxtb	r2, r3
 8014f04:	8979      	ldrh	r1, [r7, #10]
 8014f06:	4b4e      	ldr	r3, [pc, #312]	@ (8015040 <HAL_I2C_Master_Transmit+0x228>)
 8014f08:	9300      	str	r3, [sp, #0]
 8014f0a:	697b      	ldr	r3, [r7, #20]
 8014f0c:	68f8      	ldr	r0, [r7, #12]
 8014f0e:	f000 fc87 	bl	8015820 <I2C_TransferConfig>
 8014f12:	e066      	b.n	8014fe2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8014f14:	68fb      	ldr	r3, [r7, #12]
 8014f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f18:	b2da      	uxtb	r2, r3
 8014f1a:	8979      	ldrh	r1, [r7, #10]
 8014f1c:	4b48      	ldr	r3, [pc, #288]	@ (8015040 <HAL_I2C_Master_Transmit+0x228>)
 8014f1e:	9300      	str	r3, [sp, #0]
 8014f20:	697b      	ldr	r3, [r7, #20]
 8014f22:	68f8      	ldr	r0, [r7, #12]
 8014f24:	f000 fc7c 	bl	8015820 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8014f28:	e05b      	b.n	8014fe2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8014f2a:	693a      	ldr	r2, [r7, #16]
 8014f2c:	6a39      	ldr	r1, [r7, #32]
 8014f2e:	68f8      	ldr	r0, [r7, #12]
 8014f30:	f000 fa7f 	bl	8015432 <I2C_WaitOnTXISFlagUntilTimeout>
 8014f34:	4603      	mov	r3, r0
 8014f36:	2b00      	cmp	r3, #0
 8014f38:	d001      	beq.n	8014f3e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8014f3a:	2301      	movs	r3, #1
 8014f3c:	e07b      	b.n	8015036 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8014f3e:	68fb      	ldr	r3, [r7, #12]
 8014f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f42:	781a      	ldrb	r2, [r3, #0]
 8014f44:	68fb      	ldr	r3, [r7, #12]
 8014f46:	681b      	ldr	r3, [r3, #0]
 8014f48:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8014f4a:	68fb      	ldr	r3, [r7, #12]
 8014f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f4e:	1c5a      	adds	r2, r3, #1
 8014f50:	68fb      	ldr	r3, [r7, #12]
 8014f52:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014f58:	b29b      	uxth	r3, r3
 8014f5a:	3b01      	subs	r3, #1
 8014f5c:	b29a      	uxth	r2, r3
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8014f62:	68fb      	ldr	r3, [r7, #12]
 8014f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f66:	3b01      	subs	r3, #1
 8014f68:	b29a      	uxth	r2, r3
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8014f6e:	68fb      	ldr	r3, [r7, #12]
 8014f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014f72:	b29b      	uxth	r3, r3
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d034      	beq.n	8014fe2 <HAL_I2C_Master_Transmit+0x1ca>
 8014f78:	68fb      	ldr	r3, [r7, #12]
 8014f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	d130      	bne.n	8014fe2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8014f80:	693b      	ldr	r3, [r7, #16]
 8014f82:	9300      	str	r3, [sp, #0]
 8014f84:	6a3b      	ldr	r3, [r7, #32]
 8014f86:	2200      	movs	r2, #0
 8014f88:	2180      	movs	r1, #128	@ 0x80
 8014f8a:	68f8      	ldr	r0, [r7, #12]
 8014f8c:	f000 f9f8 	bl	8015380 <I2C_WaitOnFlagUntilTimeout>
 8014f90:	4603      	mov	r3, r0
 8014f92:	2b00      	cmp	r3, #0
 8014f94:	d001      	beq.n	8014f9a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8014f96:	2301      	movs	r3, #1
 8014f98:	e04d      	b.n	8015036 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8014f9a:	68fb      	ldr	r3, [r7, #12]
 8014f9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014f9e:	b29b      	uxth	r3, r3
 8014fa0:	2bff      	cmp	r3, #255	@ 0xff
 8014fa2:	d90e      	bls.n	8014fc2 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	22ff      	movs	r2, #255	@ 0xff
 8014fa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8014faa:	68fb      	ldr	r3, [r7, #12]
 8014fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014fae:	b2da      	uxtb	r2, r3
 8014fb0:	8979      	ldrh	r1, [r7, #10]
 8014fb2:	2300      	movs	r3, #0
 8014fb4:	9300      	str	r3, [sp, #0]
 8014fb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8014fba:	68f8      	ldr	r0, [r7, #12]
 8014fbc:	f000 fc30 	bl	8015820 <I2C_TransferConfig>
 8014fc0:	e00f      	b.n	8014fe2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8014fc2:	68fb      	ldr	r3, [r7, #12]
 8014fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014fc6:	b29a      	uxth	r2, r3
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8014fd0:	b2da      	uxtb	r2, r3
 8014fd2:	8979      	ldrh	r1, [r7, #10]
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	9300      	str	r3, [sp, #0]
 8014fd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8014fdc:	68f8      	ldr	r0, [r7, #12]
 8014fde:	f000 fc1f 	bl	8015820 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8014fe6:	b29b      	uxth	r3, r3
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d19e      	bne.n	8014f2a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8014fec:	693a      	ldr	r2, [r7, #16]
 8014fee:	6a39      	ldr	r1, [r7, #32]
 8014ff0:	68f8      	ldr	r0, [r7, #12]
 8014ff2:	f000 fa65 	bl	80154c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8014ff6:	4603      	mov	r3, r0
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d001      	beq.n	8015000 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8014ffc:	2301      	movs	r3, #1
 8014ffe:	e01a      	b.n	8015036 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	681b      	ldr	r3, [r3, #0]
 8015004:	2220      	movs	r2, #32
 8015006:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8015008:	68fb      	ldr	r3, [r7, #12]
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	6859      	ldr	r1, [r3, #4]
 801500e:	68fb      	ldr	r3, [r7, #12]
 8015010:	681a      	ldr	r2, [r3, #0]
 8015012:	4b0c      	ldr	r3, [pc, #48]	@ (8015044 <HAL_I2C_Master_Transmit+0x22c>)
 8015014:	400b      	ands	r3, r1
 8015016:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8015018:	68fb      	ldr	r3, [r7, #12]
 801501a:	2220      	movs	r2, #32
 801501c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8015020:	68fb      	ldr	r3, [r7, #12]
 8015022:	2200      	movs	r2, #0
 8015024:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015028:	68fb      	ldr	r3, [r7, #12]
 801502a:	2200      	movs	r2, #0
 801502c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8015030:	2300      	movs	r3, #0
 8015032:	e000      	b.n	8015036 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8015034:	2302      	movs	r3, #2
  }
}
 8015036:	4618      	mov	r0, r3
 8015038:	3718      	adds	r7, #24
 801503a:	46bd      	mov	sp, r7
 801503c:	bd80      	pop	{r7, pc}
 801503e:	bf00      	nop
 8015040:	80002000 	.word	0x80002000
 8015044:	fe00e800 	.word	0xfe00e800

08015048 <HAL_I2C_Slave_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                        uint32_t Timeout)
{
 8015048:	b580      	push	{r7, lr}
 801504a:	b088      	sub	sp, #32
 801504c:	af02      	add	r7, sp, #8
 801504e:	60f8      	str	r0, [r7, #12]
 8015050:	60b9      	str	r1, [r7, #8]
 8015052:	603b      	str	r3, [r7, #0]
 8015054:	4613      	mov	r3, r2
 8015056:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8015058:	68fb      	ldr	r3, [r7, #12]
 801505a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801505e:	b2db      	uxtb	r3, r3
 8015060:	2b20      	cmp	r3, #32
 8015062:	f040 80fc 	bne.w	801525e <HAL_I2C_Slave_Receive+0x216>
  {
    if ((pData == NULL) || (Size == 0U))
 8015066:	68bb      	ldr	r3, [r7, #8]
 8015068:	2b00      	cmp	r3, #0
 801506a:	d002      	beq.n	8015072 <HAL_I2C_Slave_Receive+0x2a>
 801506c:	88fb      	ldrh	r3, [r7, #6]
 801506e:	2b00      	cmp	r3, #0
 8015070:	d105      	bne.n	801507e <HAL_I2C_Slave_Receive+0x36>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015078:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 801507a:	2301      	movs	r3, #1
 801507c:	e0f0      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801507e:	68fb      	ldr	r3, [r7, #12]
 8015080:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8015084:	2b01      	cmp	r3, #1
 8015086:	d101      	bne.n	801508c <HAL_I2C_Slave_Receive+0x44>
 8015088:	2302      	movs	r3, #2
 801508a:	e0e9      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
 801508c:	68fb      	ldr	r3, [r7, #12]
 801508e:	2201      	movs	r2, #1
 8015090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8015094:	f7fe f994 	bl	80133c0 <HAL_GetTick>
 8015098:	6178      	str	r0, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 801509a:	68fb      	ldr	r3, [r7, #12]
 801509c:	2222      	movs	r2, #34	@ 0x22
 801509e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80150a2:	68fb      	ldr	r3, [r7, #12]
 80150a4:	2220      	movs	r2, #32
 80150a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80150aa:	68fb      	ldr	r3, [r7, #12]
 80150ac:	2200      	movs	r2, #0
 80150ae:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80150b0:	68fb      	ldr	r3, [r7, #12]
 80150b2:	68ba      	ldr	r2, [r7, #8]
 80150b4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80150b6:	68fb      	ldr	r3, [r7, #12]
 80150b8:	88fa      	ldrh	r2, [r7, #6]
 80150ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize = hi2c->XferCount;
 80150bc:	68fb      	ldr	r3, [r7, #12]
 80150be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80150c0:	b29a      	uxth	r2, r3
 80150c2:	68fb      	ldr	r3, [r7, #12]
 80150c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferISR   = NULL;
 80150c6:	68fb      	ldr	r3, [r7, #12]
 80150c8:	2200      	movs	r2, #0
 80150ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80150cc:	68fb      	ldr	r3, [r7, #12]
 80150ce:	681b      	ldr	r3, [r3, #0]
 80150d0:	685a      	ldr	r2, [r3, #4]
 80150d2:	68fb      	ldr	r3, [r7, #12]
 80150d4:	681b      	ldr	r3, [r3, #0]
 80150d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80150da:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 80150dc:	697b      	ldr	r3, [r7, #20]
 80150de:	9300      	str	r3, [sp, #0]
 80150e0:	683b      	ldr	r3, [r7, #0]
 80150e2:	2200      	movs	r2, #0
 80150e4:	2108      	movs	r1, #8
 80150e6:	68f8      	ldr	r0, [r7, #12]
 80150e8:	f000 f94a 	bl	8015380 <I2C_WaitOnFlagUntilTimeout>
 80150ec:	4603      	mov	r3, r0
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d009      	beq.n	8015106 <HAL_I2C_Slave_Receive+0xbe>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80150f2:	68fb      	ldr	r3, [r7, #12]
 80150f4:	681b      	ldr	r3, [r3, #0]
 80150f6:	685a      	ldr	r2, [r3, #4]
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8015100:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8015102:	2301      	movs	r3, #1
 8015104:	e0ac      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	681b      	ldr	r3, [r3, #0]
 801510a:	2208      	movs	r2, #8
 801510c:	61da      	str	r2, [r3, #28]

    /* Wait until DIR flag is reset Receiver mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 801510e:	697b      	ldr	r3, [r7, #20]
 8015110:	9300      	str	r3, [sp, #0]
 8015112:	683b      	ldr	r3, [r7, #0]
 8015114:	2201      	movs	r2, #1
 8015116:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 801511a:	68f8      	ldr	r0, [r7, #12]
 801511c:	f000 f930 	bl	8015380 <I2C_WaitOnFlagUntilTimeout>
 8015120:	4603      	mov	r3, r0
 8015122:	2b00      	cmp	r3, #0
 8015124:	d054      	beq.n	80151d0 <HAL_I2C_Slave_Receive+0x188>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8015126:	68fb      	ldr	r3, [r7, #12]
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	685a      	ldr	r2, [r3, #4]
 801512c:	68fb      	ldr	r3, [r7, #12]
 801512e:	681b      	ldr	r3, [r3, #0]
 8015130:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8015134:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8015136:	2301      	movs	r3, #1
 8015138:	e092      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801513a:	697a      	ldr	r2, [r7, #20]
 801513c:	6839      	ldr	r1, [r7, #0]
 801513e:	68f8      	ldr	r0, [r7, #12]
 8015140:	f000 fa02 	bl	8015548 <I2C_WaitOnRXNEFlagUntilTimeout>
 8015144:	4603      	mov	r3, r0
 8015146:	2b00      	cmp	r3, #0
 8015148:	d029      	beq.n	801519e <HAL_I2C_Slave_Receive+0x156>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 801514a:	68fb      	ldr	r3, [r7, #12]
 801514c:	681b      	ldr	r3, [r3, #0]
 801514e:	685a      	ldr	r2, [r3, #4]
 8015150:	68fb      	ldr	r3, [r7, #12]
 8015152:	681b      	ldr	r3, [r3, #0]
 8015154:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8015158:	605a      	str	r2, [r3, #4]

        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	681b      	ldr	r3, [r3, #0]
 801515e:	699b      	ldr	r3, [r3, #24]
 8015160:	f003 0304 	and.w	r3, r3, #4
 8015164:	2b04      	cmp	r3, #4
 8015166:	d118      	bne.n	801519a <HAL_I2C_Slave_Receive+0x152>
        {
          /* Read data from RXDR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	681b      	ldr	r3, [r3, #0]
 801516c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801516e:	68fb      	ldr	r3, [r7, #12]
 8015170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015172:	b2d2      	uxtb	r2, r2
 8015174:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8015176:	68fb      	ldr	r3, [r7, #12]
 8015178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801517a:	1c5a      	adds	r2, r3, #1
 801517c:	68fb      	ldr	r3, [r7, #12]
 801517e:	625a      	str	r2, [r3, #36]	@ 0x24

          hi2c->XferCount--;
 8015180:	68fb      	ldr	r3, [r7, #12]
 8015182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8015184:	b29b      	uxth	r3, r3
 8015186:	3b01      	subs	r3, #1
 8015188:	b29a      	uxth	r2, r3
 801518a:	68fb      	ldr	r3, [r7, #12]
 801518c:	855a      	strh	r2, [r3, #42]	@ 0x2a
          hi2c->XferSize--;
 801518e:	68fb      	ldr	r3, [r7, #12]
 8015190:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015192:	3b01      	subs	r3, #1
 8015194:	b29a      	uxth	r2, r3
 8015196:	68fb      	ldr	r3, [r7, #12]
 8015198:	851a      	strh	r2, [r3, #40]	@ 0x28
        }

        return HAL_ERROR;
 801519a:	2301      	movs	r3, #1
 801519c:	e060      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801519e:	68fb      	ldr	r3, [r7, #12]
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80151a4:	68fb      	ldr	r3, [r7, #12]
 80151a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80151a8:	b2d2      	uxtb	r2, r2
 80151aa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80151b0:	1c5a      	adds	r2, r3, #1
 80151b2:	68fb      	ldr	r3, [r7, #12]
 80151b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80151ba:	b29b      	uxth	r3, r3
 80151bc:	3b01      	subs	r3, #1
 80151be:	b29a      	uxth	r2, r3
 80151c0:	68fb      	ldr	r3, [r7, #12]
 80151c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80151c8:	3b01      	subs	r3, #1
 80151ca:	b29a      	uxth	r2, r3
 80151cc:	68fb      	ldr	r3, [r7, #12]
 80151ce:	851a      	strh	r2, [r3, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 80151d0:	68fb      	ldr	r3, [r7, #12]
 80151d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80151d4:	b29b      	uxth	r3, r3
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d1af      	bne.n	801513a <HAL_I2C_Slave_Receive+0xf2>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80151da:	697a      	ldr	r2, [r7, #20]
 80151dc:	6839      	ldr	r1, [r7, #0]
 80151de:	68f8      	ldr	r0, [r7, #12]
 80151e0:	f000 f96e 	bl	80154c0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80151e4:	4603      	mov	r3, r0
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d009      	beq.n	80151fe <HAL_I2C_Slave_Receive+0x1b6>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80151ea:	68fb      	ldr	r3, [r7, #12]
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	685a      	ldr	r2, [r3, #4]
 80151f0:	68fb      	ldr	r3, [r7, #12]
 80151f2:	681b      	ldr	r3, [r3, #0]
 80151f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80151f8:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 80151fa:	2301      	movs	r3, #1
 80151fc:	e030      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80151fe:	68fb      	ldr	r3, [r7, #12]
 8015200:	681b      	ldr	r3, [r3, #0]
 8015202:	2220      	movs	r2, #32
 8015204:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 8015206:	697b      	ldr	r3, [r7, #20]
 8015208:	9300      	str	r3, [sp, #0]
 801520a:	683b      	ldr	r3, [r7, #0]
 801520c:	2201      	movs	r2, #1
 801520e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8015212:	68f8      	ldr	r0, [r7, #12]
 8015214:	f000 f8b4 	bl	8015380 <I2C_WaitOnFlagUntilTimeout>
 8015218:	4603      	mov	r3, r0
 801521a:	2b00      	cmp	r3, #0
 801521c:	d009      	beq.n	8015232 <HAL_I2C_Slave_Receive+0x1ea>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	685a      	ldr	r2, [r3, #4]
 8015224:	68fb      	ldr	r3, [r7, #12]
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801522c:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 801522e:	2301      	movs	r3, #1
 8015230:	e016      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	681b      	ldr	r3, [r3, #0]
 8015236:	685a      	ldr	r2, [r3, #4]
 8015238:	68fb      	ldr	r3, [r7, #12]
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8015240:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8015242:	68fb      	ldr	r3, [r7, #12]
 8015244:	2220      	movs	r2, #32
 8015246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	2200      	movs	r2, #0
 801524e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015252:	68fb      	ldr	r3, [r7, #12]
 8015254:	2200      	movs	r2, #0
 8015256:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 801525a:	2300      	movs	r3, #0
 801525c:	e000      	b.n	8015260 <HAL_I2C_Slave_Receive+0x218>
  }
  else
  {
    return HAL_BUSY;
 801525e:	2302      	movs	r3, #2
  }
}
 8015260:	4618      	mov	r0, r3
 8015262:	3718      	adds	r7, #24
 8015264:	46bd      	mov	sp, r7
 8015266:	bd80      	pop	{r7, pc}

08015268 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015268:	b480      	push	{r7}
 801526a:	b083      	sub	sp, #12
 801526c:	af00      	add	r7, sp, #0
 801526e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8015270:	bf00      	nop
 8015272:	370c      	adds	r7, #12
 8015274:	46bd      	mov	sp, r7
 8015276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801527a:	4770      	bx	lr

0801527c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 801527c:	b480      	push	{r7}
 801527e:	b083      	sub	sp, #12
 8015280:	af00      	add	r7, sp, #0
 8015282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8015284:	bf00      	nop
 8015286:	370c      	adds	r7, #12
 8015288:	46bd      	mov	sp, r7
 801528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801528e:	4770      	bx	lr

08015290 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015290:	b480      	push	{r7}
 8015292:	b083      	sub	sp, #12
 8015294:	af00      	add	r7, sp, #0
 8015296:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8015298:	bf00      	nop
 801529a:	370c      	adds	r7, #12
 801529c:	46bd      	mov	sp, r7
 801529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152a2:	4770      	bx	lr

080152a4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80152a4:	b480      	push	{r7}
 80152a6:	b083      	sub	sp, #12
 80152a8:	af00      	add	r7, sp, #0
 80152aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80152ac:	bf00      	nop
 80152ae:	370c      	adds	r7, #12
 80152b0:	46bd      	mov	sp, r7
 80152b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152b6:	4770      	bx	lr

080152b8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80152b8:	b480      	push	{r7}
 80152ba:	b083      	sub	sp, #12
 80152bc:	af00      	add	r7, sp, #0
 80152be:	6078      	str	r0, [r7, #4]
 80152c0:	460b      	mov	r3, r1
 80152c2:	70fb      	strb	r3, [r7, #3]
 80152c4:	4613      	mov	r3, r2
 80152c6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80152c8:	bf00      	nop
 80152ca:	370c      	adds	r7, #12
 80152cc:	46bd      	mov	sp, r7
 80152ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d2:	4770      	bx	lr

080152d4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80152d4:	b480      	push	{r7}
 80152d6:	b083      	sub	sp, #12
 80152d8:	af00      	add	r7, sp, #0
 80152da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80152dc:	bf00      	nop
 80152de:	370c      	adds	r7, #12
 80152e0:	46bd      	mov	sp, r7
 80152e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152e6:	4770      	bx	lr

080152e8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80152e8:	b480      	push	{r7}
 80152ea:	b083      	sub	sp, #12
 80152ec:	af00      	add	r7, sp, #0
 80152ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80152f0:	bf00      	nop
 80152f2:	370c      	adds	r7, #12
 80152f4:	46bd      	mov	sp, r7
 80152f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152fa:	4770      	bx	lr

080152fc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80152fc:	b480      	push	{r7}
 80152fe:	b083      	sub	sp, #12
 8015300:	af00      	add	r7, sp, #0
 8015302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8015304:	bf00      	nop
 8015306:	370c      	adds	r7, #12
 8015308:	46bd      	mov	sp, r7
 801530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801530e:	4770      	bx	lr

08015310 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8015310:	b480      	push	{r7}
 8015312:	b083      	sub	sp, #12
 8015314:	af00      	add	r7, sp, #0
 8015316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8015318:	bf00      	nop
 801531a:	370c      	adds	r7, #12
 801531c:	46bd      	mov	sp, r7
 801531e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015322:	4770      	bx	lr

08015324 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8015324:	b480      	push	{r7}
 8015326:	b083      	sub	sp, #12
 8015328:	af00      	add	r7, sp, #0
 801532a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 801532c:	bf00      	nop
 801532e:	370c      	adds	r7, #12
 8015330:	46bd      	mov	sp, r7
 8015332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015336:	4770      	bx	lr

08015338 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8015338:	b480      	push	{r7}
 801533a:	b083      	sub	sp, #12
 801533c:	af00      	add	r7, sp, #0
 801533e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	699b      	ldr	r3, [r3, #24]
 8015346:	f003 0302 	and.w	r3, r3, #2
 801534a:	2b02      	cmp	r3, #2
 801534c:	d103      	bne.n	8015356 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	2200      	movs	r2, #0
 8015354:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8015356:	687b      	ldr	r3, [r7, #4]
 8015358:	681b      	ldr	r3, [r3, #0]
 801535a:	699b      	ldr	r3, [r3, #24]
 801535c:	f003 0301 	and.w	r3, r3, #1
 8015360:	2b01      	cmp	r3, #1
 8015362:	d007      	beq.n	8015374 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	681b      	ldr	r3, [r3, #0]
 8015368:	699a      	ldr	r2, [r3, #24]
 801536a:	687b      	ldr	r3, [r7, #4]
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	f042 0201 	orr.w	r2, r2, #1
 8015372:	619a      	str	r2, [r3, #24]
  }
}
 8015374:	bf00      	nop
 8015376:	370c      	adds	r7, #12
 8015378:	46bd      	mov	sp, r7
 801537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801537e:	4770      	bx	lr

08015380 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8015380:	b580      	push	{r7, lr}
 8015382:	b084      	sub	sp, #16
 8015384:	af00      	add	r7, sp, #0
 8015386:	60f8      	str	r0, [r7, #12]
 8015388:	60b9      	str	r1, [r7, #8]
 801538a:	603b      	str	r3, [r7, #0]
 801538c:	4613      	mov	r3, r2
 801538e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8015390:	e03b      	b.n	801540a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8015392:	69ba      	ldr	r2, [r7, #24]
 8015394:	6839      	ldr	r1, [r7, #0]
 8015396:	68f8      	ldr	r0, [r7, #12]
 8015398:	f000 f962 	bl	8015660 <I2C_IsErrorOccurred>
 801539c:	4603      	mov	r3, r0
 801539e:	2b00      	cmp	r3, #0
 80153a0:	d001      	beq.n	80153a6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80153a2:	2301      	movs	r3, #1
 80153a4:	e041      	b.n	801542a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80153a6:	683b      	ldr	r3, [r7, #0]
 80153a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80153ac:	d02d      	beq.n	801540a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80153ae:	f7fe f807 	bl	80133c0 <HAL_GetTick>
 80153b2:	4602      	mov	r2, r0
 80153b4:	69bb      	ldr	r3, [r7, #24]
 80153b6:	1ad3      	subs	r3, r2, r3
 80153b8:	683a      	ldr	r2, [r7, #0]
 80153ba:	429a      	cmp	r2, r3
 80153bc:	d302      	bcc.n	80153c4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80153be:	683b      	ldr	r3, [r7, #0]
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d122      	bne.n	801540a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80153c4:	68fb      	ldr	r3, [r7, #12]
 80153c6:	681b      	ldr	r3, [r3, #0]
 80153c8:	699a      	ldr	r2, [r3, #24]
 80153ca:	68bb      	ldr	r3, [r7, #8]
 80153cc:	4013      	ands	r3, r2
 80153ce:	68ba      	ldr	r2, [r7, #8]
 80153d0:	429a      	cmp	r2, r3
 80153d2:	bf0c      	ite	eq
 80153d4:	2301      	moveq	r3, #1
 80153d6:	2300      	movne	r3, #0
 80153d8:	b2db      	uxtb	r3, r3
 80153da:	461a      	mov	r2, r3
 80153dc:	79fb      	ldrb	r3, [r7, #7]
 80153de:	429a      	cmp	r2, r3
 80153e0:	d113      	bne.n	801540a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80153e2:	68fb      	ldr	r3, [r7, #12]
 80153e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80153e6:	f043 0220 	orr.w	r2, r3, #32
 80153ea:	68fb      	ldr	r3, [r7, #12]
 80153ec:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80153ee:	68fb      	ldr	r3, [r7, #12]
 80153f0:	2220      	movs	r2, #32
 80153f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80153f6:	68fb      	ldr	r3, [r7, #12]
 80153f8:	2200      	movs	r2, #0
 80153fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80153fe:	68fb      	ldr	r3, [r7, #12]
 8015400:	2200      	movs	r2, #0
 8015402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8015406:	2301      	movs	r3, #1
 8015408:	e00f      	b.n	801542a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 801540a:	68fb      	ldr	r3, [r7, #12]
 801540c:	681b      	ldr	r3, [r3, #0]
 801540e:	699a      	ldr	r2, [r3, #24]
 8015410:	68bb      	ldr	r3, [r7, #8]
 8015412:	4013      	ands	r3, r2
 8015414:	68ba      	ldr	r2, [r7, #8]
 8015416:	429a      	cmp	r2, r3
 8015418:	bf0c      	ite	eq
 801541a:	2301      	moveq	r3, #1
 801541c:	2300      	movne	r3, #0
 801541e:	b2db      	uxtb	r3, r3
 8015420:	461a      	mov	r2, r3
 8015422:	79fb      	ldrb	r3, [r7, #7]
 8015424:	429a      	cmp	r2, r3
 8015426:	d0b4      	beq.n	8015392 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8015428:	2300      	movs	r3, #0
}
 801542a:	4618      	mov	r0, r3
 801542c:	3710      	adds	r7, #16
 801542e:	46bd      	mov	sp, r7
 8015430:	bd80      	pop	{r7, pc}

08015432 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8015432:	b580      	push	{r7, lr}
 8015434:	b084      	sub	sp, #16
 8015436:	af00      	add	r7, sp, #0
 8015438:	60f8      	str	r0, [r7, #12]
 801543a:	60b9      	str	r1, [r7, #8]
 801543c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801543e:	e033      	b.n	80154a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8015440:	687a      	ldr	r2, [r7, #4]
 8015442:	68b9      	ldr	r1, [r7, #8]
 8015444:	68f8      	ldr	r0, [r7, #12]
 8015446:	f000 f90b 	bl	8015660 <I2C_IsErrorOccurred>
 801544a:	4603      	mov	r3, r0
 801544c:	2b00      	cmp	r3, #0
 801544e:	d001      	beq.n	8015454 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8015450:	2301      	movs	r3, #1
 8015452:	e031      	b.n	80154b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8015454:	68bb      	ldr	r3, [r7, #8]
 8015456:	f1b3 3fff 	cmp.w	r3, #4294967295
 801545a:	d025      	beq.n	80154a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801545c:	f7fd ffb0 	bl	80133c0 <HAL_GetTick>
 8015460:	4602      	mov	r2, r0
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	1ad3      	subs	r3, r2, r3
 8015466:	68ba      	ldr	r2, [r7, #8]
 8015468:	429a      	cmp	r2, r3
 801546a:	d302      	bcc.n	8015472 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 801546c:	68bb      	ldr	r3, [r7, #8]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d11a      	bne.n	80154a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	699b      	ldr	r3, [r3, #24]
 8015478:	f003 0302 	and.w	r3, r3, #2
 801547c:	2b02      	cmp	r3, #2
 801547e:	d013      	beq.n	80154a8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8015480:	68fb      	ldr	r3, [r7, #12]
 8015482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015484:	f043 0220 	orr.w	r2, r3, #32
 8015488:	68fb      	ldr	r3, [r7, #12]
 801548a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801548c:	68fb      	ldr	r3, [r7, #12]
 801548e:	2220      	movs	r2, #32
 8015490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8015494:	68fb      	ldr	r3, [r7, #12]
 8015496:	2200      	movs	r2, #0
 8015498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	2200      	movs	r2, #0
 80154a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80154a4:	2301      	movs	r3, #1
 80154a6:	e007      	b.n	80154b8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80154a8:	68fb      	ldr	r3, [r7, #12]
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	699b      	ldr	r3, [r3, #24]
 80154ae:	f003 0302 	and.w	r3, r3, #2
 80154b2:	2b02      	cmp	r3, #2
 80154b4:	d1c4      	bne.n	8015440 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80154b6:	2300      	movs	r3, #0
}
 80154b8:	4618      	mov	r0, r3
 80154ba:	3710      	adds	r7, #16
 80154bc:	46bd      	mov	sp, r7
 80154be:	bd80      	pop	{r7, pc}

080154c0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80154c0:	b580      	push	{r7, lr}
 80154c2:	b084      	sub	sp, #16
 80154c4:	af00      	add	r7, sp, #0
 80154c6:	60f8      	str	r0, [r7, #12]
 80154c8:	60b9      	str	r1, [r7, #8]
 80154ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80154cc:	e02f      	b.n	801552e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80154ce:	687a      	ldr	r2, [r7, #4]
 80154d0:	68b9      	ldr	r1, [r7, #8]
 80154d2:	68f8      	ldr	r0, [r7, #12]
 80154d4:	f000 f8c4 	bl	8015660 <I2C_IsErrorOccurred>
 80154d8:	4603      	mov	r3, r0
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d001      	beq.n	80154e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80154de:	2301      	movs	r3, #1
 80154e0:	e02d      	b.n	801553e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80154e2:	f7fd ff6d 	bl	80133c0 <HAL_GetTick>
 80154e6:	4602      	mov	r2, r0
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	1ad3      	subs	r3, r2, r3
 80154ec:	68ba      	ldr	r2, [r7, #8]
 80154ee:	429a      	cmp	r2, r3
 80154f0:	d302      	bcc.n	80154f8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80154f2:	68bb      	ldr	r3, [r7, #8]
 80154f4:	2b00      	cmp	r3, #0
 80154f6:	d11a      	bne.n	801552e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80154f8:	68fb      	ldr	r3, [r7, #12]
 80154fa:	681b      	ldr	r3, [r3, #0]
 80154fc:	699b      	ldr	r3, [r3, #24]
 80154fe:	f003 0320 	and.w	r3, r3, #32
 8015502:	2b20      	cmp	r3, #32
 8015504:	d013      	beq.n	801552e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801550a:	f043 0220 	orr.w	r2, r3, #32
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	2220      	movs	r2, #32
 8015516:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 801551a:	68fb      	ldr	r3, [r7, #12]
 801551c:	2200      	movs	r2, #0
 801551e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	2200      	movs	r2, #0
 8015526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 801552a:	2301      	movs	r3, #1
 801552c:	e007      	b.n	801553e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	681b      	ldr	r3, [r3, #0]
 8015532:	699b      	ldr	r3, [r3, #24]
 8015534:	f003 0320 	and.w	r3, r3, #32
 8015538:	2b20      	cmp	r3, #32
 801553a:	d1c8      	bne.n	80154ce <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 801553c:	2300      	movs	r3, #0
}
 801553e:	4618      	mov	r0, r3
 8015540:	3710      	adds	r7, #16
 8015542:	46bd      	mov	sp, r7
 8015544:	bd80      	pop	{r7, pc}
	...

08015548 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8015548:	b580      	push	{r7, lr}
 801554a:	b086      	sub	sp, #24
 801554c:	af00      	add	r7, sp, #0
 801554e:	60f8      	str	r0, [r7, #12]
 8015550:	60b9      	str	r1, [r7, #8]
 8015552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8015554:	2300      	movs	r3, #0
 8015556:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8015558:	e071      	b.n	801563e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801555a:	687a      	ldr	r2, [r7, #4]
 801555c:	68b9      	ldr	r1, [r7, #8]
 801555e:	68f8      	ldr	r0, [r7, #12]
 8015560:	f000 f87e 	bl	8015660 <I2C_IsErrorOccurred>
 8015564:	4603      	mov	r3, r0
 8015566:	2b00      	cmp	r3, #0
 8015568:	d001      	beq.n	801556e <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 801556a:	2301      	movs	r3, #1
 801556c:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	681b      	ldr	r3, [r3, #0]
 8015572:	699b      	ldr	r3, [r3, #24]
 8015574:	f003 0320 	and.w	r3, r3, #32
 8015578:	2b20      	cmp	r3, #32
 801557a:	d13b      	bne.n	80155f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 801557c:	7dfb      	ldrb	r3, [r7, #23]
 801557e:	2b00      	cmp	r3, #0
 8015580:	d138      	bne.n	80155f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	699b      	ldr	r3, [r3, #24]
 8015588:	f003 0304 	and.w	r3, r3, #4
 801558c:	2b04      	cmp	r3, #4
 801558e:	d105      	bne.n	801559c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8015590:	68fb      	ldr	r3, [r7, #12]
 8015592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015594:	2b00      	cmp	r3, #0
 8015596:	d001      	beq.n	801559c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8015598:	2300      	movs	r3, #0
 801559a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801559c:	68fb      	ldr	r3, [r7, #12]
 801559e:	681b      	ldr	r3, [r3, #0]
 80155a0:	699b      	ldr	r3, [r3, #24]
 80155a2:	f003 0310 	and.w	r3, r3, #16
 80155a6:	2b10      	cmp	r3, #16
 80155a8:	d121      	bne.n	80155ee <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80155aa:	68fb      	ldr	r3, [r7, #12]
 80155ac:	681b      	ldr	r3, [r3, #0]
 80155ae:	2210      	movs	r2, #16
 80155b0:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80155b2:	68fb      	ldr	r3, [r7, #12]
 80155b4:	2204      	movs	r2, #4
 80155b6:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80155b8:	68fb      	ldr	r3, [r7, #12]
 80155ba:	681b      	ldr	r3, [r3, #0]
 80155bc:	2220      	movs	r2, #32
 80155be:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80155c0:	68fb      	ldr	r3, [r7, #12]
 80155c2:	681b      	ldr	r3, [r3, #0]
 80155c4:	6859      	ldr	r1, [r3, #4]
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	681a      	ldr	r2, [r3, #0]
 80155ca:	4b24      	ldr	r3, [pc, #144]	@ (801565c <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80155cc:	400b      	ands	r3, r1
 80155ce:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	2220      	movs	r2, #32
 80155d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	2200      	movs	r2, #0
 80155dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	2200      	movs	r2, #0
 80155e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80155e8:	2301      	movs	r3, #1
 80155ea:	75fb      	strb	r3, [r7, #23]
 80155ec:	e002      	b.n	80155f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80155ee:	68fb      	ldr	r3, [r7, #12]
 80155f0:	2200      	movs	r2, #0
 80155f2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 80155f4:	f7fd fee4 	bl	80133c0 <HAL_GetTick>
 80155f8:	4602      	mov	r2, r0
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	1ad3      	subs	r3, r2, r3
 80155fe:	68ba      	ldr	r2, [r7, #8]
 8015600:	429a      	cmp	r2, r3
 8015602:	d302      	bcc.n	801560a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8015604:	68bb      	ldr	r3, [r7, #8]
 8015606:	2b00      	cmp	r3, #0
 8015608:	d119      	bne.n	801563e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 801560a:	7dfb      	ldrb	r3, [r7, #23]
 801560c:	2b00      	cmp	r3, #0
 801560e:	d116      	bne.n	801563e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8015610:	68fb      	ldr	r3, [r7, #12]
 8015612:	681b      	ldr	r3, [r3, #0]
 8015614:	699b      	ldr	r3, [r3, #24]
 8015616:	f003 0304 	and.w	r3, r3, #4
 801561a:	2b04      	cmp	r3, #4
 801561c:	d00f      	beq.n	801563e <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801561e:	68fb      	ldr	r3, [r7, #12]
 8015620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015622:	f043 0220 	orr.w	r2, r3, #32
 8015626:	68fb      	ldr	r3, [r7, #12]
 8015628:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	2220      	movs	r2, #32
 801562e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8015632:	68fb      	ldr	r3, [r7, #12]
 8015634:	2200      	movs	r2, #0
 8015636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 801563a:	2301      	movs	r3, #1
 801563c:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 801563e:	68fb      	ldr	r3, [r7, #12]
 8015640:	681b      	ldr	r3, [r3, #0]
 8015642:	699b      	ldr	r3, [r3, #24]
 8015644:	f003 0304 	and.w	r3, r3, #4
 8015648:	2b04      	cmp	r3, #4
 801564a:	d002      	beq.n	8015652 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 801564c:	7dfb      	ldrb	r3, [r7, #23]
 801564e:	2b00      	cmp	r3, #0
 8015650:	d083      	beq.n	801555a <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8015652:	7dfb      	ldrb	r3, [r7, #23]
}
 8015654:	4618      	mov	r0, r3
 8015656:	3718      	adds	r7, #24
 8015658:	46bd      	mov	sp, r7
 801565a:	bd80      	pop	{r7, pc}
 801565c:	fe00e800 	.word	0xfe00e800

08015660 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8015660:	b580      	push	{r7, lr}
 8015662:	b08a      	sub	sp, #40	@ 0x28
 8015664:	af00      	add	r7, sp, #0
 8015666:	60f8      	str	r0, [r7, #12]
 8015668:	60b9      	str	r1, [r7, #8]
 801566a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801566c:	2300      	movs	r3, #0
 801566e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8015672:	68fb      	ldr	r3, [r7, #12]
 8015674:	681b      	ldr	r3, [r3, #0]
 8015676:	699b      	ldr	r3, [r3, #24]
 8015678:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801567a:	2300      	movs	r3, #0
 801567c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 801567e:	687b      	ldr	r3, [r7, #4]
 8015680:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8015682:	69bb      	ldr	r3, [r7, #24]
 8015684:	f003 0310 	and.w	r3, r3, #16
 8015688:	2b00      	cmp	r3, #0
 801568a:	d068      	beq.n	801575e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801568c:	68fb      	ldr	r3, [r7, #12]
 801568e:	681b      	ldr	r3, [r3, #0]
 8015690:	2210      	movs	r2, #16
 8015692:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8015694:	e049      	b.n	801572a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8015696:	68bb      	ldr	r3, [r7, #8]
 8015698:	f1b3 3fff 	cmp.w	r3, #4294967295
 801569c:	d045      	beq.n	801572a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 801569e:	f7fd fe8f 	bl	80133c0 <HAL_GetTick>
 80156a2:	4602      	mov	r2, r0
 80156a4:	69fb      	ldr	r3, [r7, #28]
 80156a6:	1ad3      	subs	r3, r2, r3
 80156a8:	68ba      	ldr	r2, [r7, #8]
 80156aa:	429a      	cmp	r2, r3
 80156ac:	d302      	bcc.n	80156b4 <I2C_IsErrorOccurred+0x54>
 80156ae:	68bb      	ldr	r3, [r7, #8]
 80156b0:	2b00      	cmp	r3, #0
 80156b2:	d13a      	bne.n	801572a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	681b      	ldr	r3, [r3, #0]
 80156b8:	685b      	ldr	r3, [r3, #4]
 80156ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80156be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80156c0:	68fb      	ldr	r3, [r7, #12]
 80156c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80156c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80156c8:	68fb      	ldr	r3, [r7, #12]
 80156ca:	681b      	ldr	r3, [r3, #0]
 80156cc:	699b      	ldr	r3, [r3, #24]
 80156ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80156d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80156d6:	d121      	bne.n	801571c <I2C_IsErrorOccurred+0xbc>
 80156d8:	697b      	ldr	r3, [r7, #20]
 80156da:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80156de:	d01d      	beq.n	801571c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80156e0:	7cfb      	ldrb	r3, [r7, #19]
 80156e2:	2b20      	cmp	r3, #32
 80156e4:	d01a      	beq.n	801571c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	681b      	ldr	r3, [r3, #0]
 80156ea:	685a      	ldr	r2, [r3, #4]
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	681b      	ldr	r3, [r3, #0]
 80156f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80156f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80156f6:	f7fd fe63 	bl	80133c0 <HAL_GetTick>
 80156fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80156fc:	e00e      	b.n	801571c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80156fe:	f7fd fe5f 	bl	80133c0 <HAL_GetTick>
 8015702:	4602      	mov	r2, r0
 8015704:	69fb      	ldr	r3, [r7, #28]
 8015706:	1ad3      	subs	r3, r2, r3
 8015708:	2b19      	cmp	r3, #25
 801570a:	d907      	bls.n	801571c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 801570c:	6a3b      	ldr	r3, [r7, #32]
 801570e:	f043 0320 	orr.w	r3, r3, #32
 8015712:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8015714:	2301      	movs	r3, #1
 8015716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 801571a:	e006      	b.n	801572a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801571c:	68fb      	ldr	r3, [r7, #12]
 801571e:	681b      	ldr	r3, [r3, #0]
 8015720:	699b      	ldr	r3, [r3, #24]
 8015722:	f003 0320 	and.w	r3, r3, #32
 8015726:	2b20      	cmp	r3, #32
 8015728:	d1e9      	bne.n	80156fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	681b      	ldr	r3, [r3, #0]
 801572e:	699b      	ldr	r3, [r3, #24]
 8015730:	f003 0320 	and.w	r3, r3, #32
 8015734:	2b20      	cmp	r3, #32
 8015736:	d003      	beq.n	8015740 <I2C_IsErrorOccurred+0xe0>
 8015738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801573c:	2b00      	cmp	r3, #0
 801573e:	d0aa      	beq.n	8015696 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8015740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015744:	2b00      	cmp	r3, #0
 8015746:	d103      	bne.n	8015750 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	2220      	movs	r2, #32
 801574e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8015750:	6a3b      	ldr	r3, [r7, #32]
 8015752:	f043 0304 	orr.w	r3, r3, #4
 8015756:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8015758:	2301      	movs	r3, #1
 801575a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 801575e:	68fb      	ldr	r3, [r7, #12]
 8015760:	681b      	ldr	r3, [r3, #0]
 8015762:	699b      	ldr	r3, [r3, #24]
 8015764:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8015766:	69bb      	ldr	r3, [r7, #24]
 8015768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801576c:	2b00      	cmp	r3, #0
 801576e:	d00b      	beq.n	8015788 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8015770:	6a3b      	ldr	r3, [r7, #32]
 8015772:	f043 0301 	orr.w	r3, r3, #1
 8015776:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8015778:	68fb      	ldr	r3, [r7, #12]
 801577a:	681b      	ldr	r3, [r3, #0]
 801577c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8015780:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8015782:	2301      	movs	r3, #1
 8015784:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8015788:	69bb      	ldr	r3, [r7, #24]
 801578a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801578e:	2b00      	cmp	r3, #0
 8015790:	d00b      	beq.n	80157aa <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8015792:	6a3b      	ldr	r3, [r7, #32]
 8015794:	f043 0308 	orr.w	r3, r3, #8
 8015798:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 801579a:	68fb      	ldr	r3, [r7, #12]
 801579c:	681b      	ldr	r3, [r3, #0]
 801579e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80157a2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80157a4:	2301      	movs	r3, #1
 80157a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80157aa:	69bb      	ldr	r3, [r7, #24]
 80157ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d00b      	beq.n	80157cc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80157b4:	6a3b      	ldr	r3, [r7, #32]
 80157b6:	f043 0302 	orr.w	r3, r3, #2
 80157ba:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80157c4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80157c6:	2301      	movs	r3, #1
 80157c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80157cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80157d0:	2b00      	cmp	r3, #0
 80157d2:	d01c      	beq.n	801580e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80157d4:	68f8      	ldr	r0, [r7, #12]
 80157d6:	f7ff fdaf 	bl	8015338 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	6859      	ldr	r1, [r3, #4]
 80157e0:	68fb      	ldr	r3, [r7, #12]
 80157e2:	681a      	ldr	r2, [r3, #0]
 80157e4:	4b0d      	ldr	r3, [pc, #52]	@ (801581c <I2C_IsErrorOccurred+0x1bc>)
 80157e6:	400b      	ands	r3, r1
 80157e8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80157ea:	68fb      	ldr	r3, [r7, #12]
 80157ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80157ee:	6a3b      	ldr	r3, [r7, #32]
 80157f0:	431a      	orrs	r2, r3
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80157f6:	68fb      	ldr	r3, [r7, #12]
 80157f8:	2220      	movs	r2, #32
 80157fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80157fe:	68fb      	ldr	r3, [r7, #12]
 8015800:	2200      	movs	r2, #0
 8015802:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	2200      	movs	r2, #0
 801580a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 801580e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8015812:	4618      	mov	r0, r3
 8015814:	3728      	adds	r7, #40	@ 0x28
 8015816:	46bd      	mov	sp, r7
 8015818:	bd80      	pop	{r7, pc}
 801581a:	bf00      	nop
 801581c:	fe00e800 	.word	0xfe00e800

08015820 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8015820:	b480      	push	{r7}
 8015822:	b087      	sub	sp, #28
 8015824:	af00      	add	r7, sp, #0
 8015826:	60f8      	str	r0, [r7, #12]
 8015828:	607b      	str	r3, [r7, #4]
 801582a:	460b      	mov	r3, r1
 801582c:	817b      	strh	r3, [r7, #10]
 801582e:	4613      	mov	r3, r2
 8015830:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8015832:	897b      	ldrh	r3, [r7, #10]
 8015834:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8015838:	7a7b      	ldrb	r3, [r7, #9]
 801583a:	041b      	lsls	r3, r3, #16
 801583c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8015840:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8015846:	6a3b      	ldr	r3, [r7, #32]
 8015848:	4313      	orrs	r3, r2
 801584a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801584e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8015850:	68fb      	ldr	r3, [r7, #12]
 8015852:	681b      	ldr	r3, [r3, #0]
 8015854:	685a      	ldr	r2, [r3, #4]
 8015856:	6a3b      	ldr	r3, [r7, #32]
 8015858:	0d5b      	lsrs	r3, r3, #21
 801585a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 801585e:	4b08      	ldr	r3, [pc, #32]	@ (8015880 <I2C_TransferConfig+0x60>)
 8015860:	430b      	orrs	r3, r1
 8015862:	43db      	mvns	r3, r3
 8015864:	ea02 0103 	and.w	r1, r2, r3
 8015868:	68fb      	ldr	r3, [r7, #12]
 801586a:	681b      	ldr	r3, [r3, #0]
 801586c:	697a      	ldr	r2, [r7, #20]
 801586e:	430a      	orrs	r2, r1
 8015870:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8015872:	bf00      	nop
 8015874:	371c      	adds	r7, #28
 8015876:	46bd      	mov	sp, r7
 8015878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801587c:	4770      	bx	lr
 801587e:	bf00      	nop
 8015880:	03ff63ff 	.word	0x03ff63ff

08015884 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8015884:	b480      	push	{r7}
 8015886:	b083      	sub	sp, #12
 8015888:	af00      	add	r7, sp, #0
 801588a:	6078      	str	r0, [r7, #4]
 801588c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015894:	b2db      	uxtb	r3, r3
 8015896:	2b20      	cmp	r3, #32
 8015898:	d138      	bne.n	801590c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80158a0:	2b01      	cmp	r3, #1
 80158a2:	d101      	bne.n	80158a8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80158a4:	2302      	movs	r3, #2
 80158a6:	e032      	b.n	801590e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80158a8:	687b      	ldr	r3, [r7, #4]
 80158aa:	2201      	movs	r2, #1
 80158ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	2224      	movs	r2, #36	@ 0x24
 80158b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	681a      	ldr	r2, [r3, #0]
 80158be:	687b      	ldr	r3, [r7, #4]
 80158c0:	681b      	ldr	r3, [r3, #0]
 80158c2:	f022 0201 	bic.w	r2, r2, #1
 80158c6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80158c8:	687b      	ldr	r3, [r7, #4]
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	681a      	ldr	r2, [r3, #0]
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80158d6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80158d8:	687b      	ldr	r3, [r7, #4]
 80158da:	681b      	ldr	r3, [r3, #0]
 80158dc:	6819      	ldr	r1, [r3, #0]
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	683a      	ldr	r2, [r7, #0]
 80158e4:	430a      	orrs	r2, r1
 80158e6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	681a      	ldr	r2, [r3, #0]
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	681b      	ldr	r3, [r3, #0]
 80158f2:	f042 0201 	orr.w	r2, r2, #1
 80158f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	2220      	movs	r2, #32
 80158fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	2200      	movs	r2, #0
 8015904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8015908:	2300      	movs	r3, #0
 801590a:	e000      	b.n	801590e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801590c:	2302      	movs	r3, #2
  }
}
 801590e:	4618      	mov	r0, r3
 8015910:	370c      	adds	r7, #12
 8015912:	46bd      	mov	sp, r7
 8015914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015918:	4770      	bx	lr

0801591a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 801591a:	b480      	push	{r7}
 801591c:	b085      	sub	sp, #20
 801591e:	af00      	add	r7, sp, #0
 8015920:	6078      	str	r0, [r7, #4]
 8015922:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8015924:	687b      	ldr	r3, [r7, #4]
 8015926:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 801592a:	b2db      	uxtb	r3, r3
 801592c:	2b20      	cmp	r3, #32
 801592e:	d139      	bne.n	80159a4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8015936:	2b01      	cmp	r3, #1
 8015938:	d101      	bne.n	801593e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 801593a:	2302      	movs	r3, #2
 801593c:	e033      	b.n	80159a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	2201      	movs	r2, #1
 8015942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	2224      	movs	r2, #36	@ 0x24
 801594a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	681b      	ldr	r3, [r3, #0]
 8015952:	681a      	ldr	r2, [r3, #0]
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	681b      	ldr	r3, [r3, #0]
 8015958:	f022 0201 	bic.w	r2, r2, #1
 801595c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 801595e:	687b      	ldr	r3, [r7, #4]
 8015960:	681b      	ldr	r3, [r3, #0]
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8015966:	68fb      	ldr	r3, [r7, #12]
 8015968:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 801596c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 801596e:	683b      	ldr	r3, [r7, #0]
 8015970:	021b      	lsls	r3, r3, #8
 8015972:	68fa      	ldr	r2, [r7, #12]
 8015974:	4313      	orrs	r3, r2
 8015976:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8015978:	687b      	ldr	r3, [r7, #4]
 801597a:	681b      	ldr	r3, [r3, #0]
 801597c:	68fa      	ldr	r2, [r7, #12]
 801597e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	681b      	ldr	r3, [r3, #0]
 8015984:	681a      	ldr	r2, [r3, #0]
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	681b      	ldr	r3, [r3, #0]
 801598a:	f042 0201 	orr.w	r2, r2, #1
 801598e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	2220      	movs	r2, #32
 8015994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	2200      	movs	r2, #0
 801599c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80159a0:	2300      	movs	r3, #0
 80159a2:	e000      	b.n	80159a6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80159a4:	2302      	movs	r3, #2
  }
}
 80159a6:	4618      	mov	r0, r3
 80159a8:	3714      	adds	r7, #20
 80159aa:	46bd      	mov	sp, r7
 80159ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159b0:	4770      	bx	lr

080159b2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80159b2:	b580      	push	{r7, lr}
 80159b4:	b086      	sub	sp, #24
 80159b6:	af02      	add	r7, sp, #8
 80159b8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80159ba:	687b      	ldr	r3, [r7, #4]
 80159bc:	2b00      	cmp	r3, #0
 80159be:	d101      	bne.n	80159c4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80159c0:	2301      	movs	r3, #1
 80159c2:	e101      	b.n	8015bc8 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80159c4:	687b      	ldr	r3, [r7, #4]
 80159c6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80159ca:	b2db      	uxtb	r3, r3
 80159cc:	2b00      	cmp	r3, #0
 80159ce:	d106      	bne.n	80159de <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	2200      	movs	r2, #0
 80159d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80159d8:	6878      	ldr	r0, [r7, #4]
 80159da:	f008 fc01 	bl	801e1e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80159de:	687b      	ldr	r3, [r7, #4]
 80159e0:	2203      	movs	r2, #3
 80159e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80159e6:	687b      	ldr	r3, [r7, #4]
 80159e8:	2200      	movs	r2, #0
 80159ea:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80159ec:	687b      	ldr	r3, [r7, #4]
 80159ee:	681b      	ldr	r3, [r3, #0]
 80159f0:	4618      	mov	r0, r3
 80159f2:	f005 f8b8 	bl	801ab66 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80159f6:	687b      	ldr	r3, [r7, #4]
 80159f8:	6818      	ldr	r0, [r3, #0]
 80159fa:	687b      	ldr	r3, [r7, #4]
 80159fc:	7c1a      	ldrb	r2, [r3, #16]
 80159fe:	f88d 2000 	strb.w	r2, [sp]
 8015a02:	3304      	adds	r3, #4
 8015a04:	cb0e      	ldmia	r3, {r1, r2, r3}
 8015a06:	f004 ffd3 	bl	801a9b0 <USB_CoreInit>
 8015a0a:	4603      	mov	r3, r0
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d005      	beq.n	8015a1c <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	2202      	movs	r2, #2
 8015a14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8015a18:	2301      	movs	r3, #1
 8015a1a:	e0d5      	b.n	8015bc8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	681b      	ldr	r3, [r3, #0]
 8015a20:	2100      	movs	r1, #0
 8015a22:	4618      	mov	r0, r3
 8015a24:	f005 f8b0 	bl	801ab88 <USB_SetCurrentMode>
 8015a28:	4603      	mov	r3, r0
 8015a2a:	2b00      	cmp	r3, #0
 8015a2c:	d005      	beq.n	8015a3a <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8015a2e:	687b      	ldr	r3, [r7, #4]
 8015a30:	2202      	movs	r2, #2
 8015a32:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8015a36:	2301      	movs	r3, #1
 8015a38:	e0c6      	b.n	8015bc8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8015a3a:	2300      	movs	r3, #0
 8015a3c:	73fb      	strb	r3, [r7, #15]
 8015a3e:	e04a      	b.n	8015ad6 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8015a40:	7bfa      	ldrb	r2, [r7, #15]
 8015a42:	6879      	ldr	r1, [r7, #4]
 8015a44:	4613      	mov	r3, r2
 8015a46:	00db      	lsls	r3, r3, #3
 8015a48:	4413      	add	r3, r2
 8015a4a:	009b      	lsls	r3, r3, #2
 8015a4c:	440b      	add	r3, r1
 8015a4e:	3315      	adds	r3, #21
 8015a50:	2201      	movs	r2, #1
 8015a52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8015a54:	7bfa      	ldrb	r2, [r7, #15]
 8015a56:	6879      	ldr	r1, [r7, #4]
 8015a58:	4613      	mov	r3, r2
 8015a5a:	00db      	lsls	r3, r3, #3
 8015a5c:	4413      	add	r3, r2
 8015a5e:	009b      	lsls	r3, r3, #2
 8015a60:	440b      	add	r3, r1
 8015a62:	3314      	adds	r3, #20
 8015a64:	7bfa      	ldrb	r2, [r7, #15]
 8015a66:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8015a68:	7bfa      	ldrb	r2, [r7, #15]
 8015a6a:	7bfb      	ldrb	r3, [r7, #15]
 8015a6c:	b298      	uxth	r0, r3
 8015a6e:	6879      	ldr	r1, [r7, #4]
 8015a70:	4613      	mov	r3, r2
 8015a72:	00db      	lsls	r3, r3, #3
 8015a74:	4413      	add	r3, r2
 8015a76:	009b      	lsls	r3, r3, #2
 8015a78:	440b      	add	r3, r1
 8015a7a:	332e      	adds	r3, #46	@ 0x2e
 8015a7c:	4602      	mov	r2, r0
 8015a7e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8015a80:	7bfa      	ldrb	r2, [r7, #15]
 8015a82:	6879      	ldr	r1, [r7, #4]
 8015a84:	4613      	mov	r3, r2
 8015a86:	00db      	lsls	r3, r3, #3
 8015a88:	4413      	add	r3, r2
 8015a8a:	009b      	lsls	r3, r3, #2
 8015a8c:	440b      	add	r3, r1
 8015a8e:	3318      	adds	r3, #24
 8015a90:	2200      	movs	r2, #0
 8015a92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8015a94:	7bfa      	ldrb	r2, [r7, #15]
 8015a96:	6879      	ldr	r1, [r7, #4]
 8015a98:	4613      	mov	r3, r2
 8015a9a:	00db      	lsls	r3, r3, #3
 8015a9c:	4413      	add	r3, r2
 8015a9e:	009b      	lsls	r3, r3, #2
 8015aa0:	440b      	add	r3, r1
 8015aa2:	331c      	adds	r3, #28
 8015aa4:	2200      	movs	r2, #0
 8015aa6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8015aa8:	7bfa      	ldrb	r2, [r7, #15]
 8015aaa:	6879      	ldr	r1, [r7, #4]
 8015aac:	4613      	mov	r3, r2
 8015aae:	00db      	lsls	r3, r3, #3
 8015ab0:	4413      	add	r3, r2
 8015ab2:	009b      	lsls	r3, r3, #2
 8015ab4:	440b      	add	r3, r1
 8015ab6:	3320      	adds	r3, #32
 8015ab8:	2200      	movs	r2, #0
 8015aba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8015abc:	7bfa      	ldrb	r2, [r7, #15]
 8015abe:	6879      	ldr	r1, [r7, #4]
 8015ac0:	4613      	mov	r3, r2
 8015ac2:	00db      	lsls	r3, r3, #3
 8015ac4:	4413      	add	r3, r2
 8015ac6:	009b      	lsls	r3, r3, #2
 8015ac8:	440b      	add	r3, r1
 8015aca:	3324      	adds	r3, #36	@ 0x24
 8015acc:	2200      	movs	r2, #0
 8015ace:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8015ad0:	7bfb      	ldrb	r3, [r7, #15]
 8015ad2:	3301      	adds	r3, #1
 8015ad4:	73fb      	strb	r3, [r7, #15]
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	791b      	ldrb	r3, [r3, #4]
 8015ada:	7bfa      	ldrb	r2, [r7, #15]
 8015adc:	429a      	cmp	r2, r3
 8015ade:	d3af      	bcc.n	8015a40 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8015ae0:	2300      	movs	r3, #0
 8015ae2:	73fb      	strb	r3, [r7, #15]
 8015ae4:	e044      	b.n	8015b70 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8015ae6:	7bfa      	ldrb	r2, [r7, #15]
 8015ae8:	6879      	ldr	r1, [r7, #4]
 8015aea:	4613      	mov	r3, r2
 8015aec:	00db      	lsls	r3, r3, #3
 8015aee:	4413      	add	r3, r2
 8015af0:	009b      	lsls	r3, r3, #2
 8015af2:	440b      	add	r3, r1
 8015af4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8015af8:	2200      	movs	r2, #0
 8015afa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8015afc:	7bfa      	ldrb	r2, [r7, #15]
 8015afe:	6879      	ldr	r1, [r7, #4]
 8015b00:	4613      	mov	r3, r2
 8015b02:	00db      	lsls	r3, r3, #3
 8015b04:	4413      	add	r3, r2
 8015b06:	009b      	lsls	r3, r3, #2
 8015b08:	440b      	add	r3, r1
 8015b0a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8015b0e:	7bfa      	ldrb	r2, [r7, #15]
 8015b10:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8015b12:	7bfa      	ldrb	r2, [r7, #15]
 8015b14:	6879      	ldr	r1, [r7, #4]
 8015b16:	4613      	mov	r3, r2
 8015b18:	00db      	lsls	r3, r3, #3
 8015b1a:	4413      	add	r3, r2
 8015b1c:	009b      	lsls	r3, r3, #2
 8015b1e:	440b      	add	r3, r1
 8015b20:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8015b24:	2200      	movs	r2, #0
 8015b26:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8015b28:	7bfa      	ldrb	r2, [r7, #15]
 8015b2a:	6879      	ldr	r1, [r7, #4]
 8015b2c:	4613      	mov	r3, r2
 8015b2e:	00db      	lsls	r3, r3, #3
 8015b30:	4413      	add	r3, r2
 8015b32:	009b      	lsls	r3, r3, #2
 8015b34:	440b      	add	r3, r1
 8015b36:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8015b3a:	2200      	movs	r2, #0
 8015b3c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8015b3e:	7bfa      	ldrb	r2, [r7, #15]
 8015b40:	6879      	ldr	r1, [r7, #4]
 8015b42:	4613      	mov	r3, r2
 8015b44:	00db      	lsls	r3, r3, #3
 8015b46:	4413      	add	r3, r2
 8015b48:	009b      	lsls	r3, r3, #2
 8015b4a:	440b      	add	r3, r1
 8015b4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015b50:	2200      	movs	r2, #0
 8015b52:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8015b54:	7bfa      	ldrb	r2, [r7, #15]
 8015b56:	6879      	ldr	r1, [r7, #4]
 8015b58:	4613      	mov	r3, r2
 8015b5a:	00db      	lsls	r3, r3, #3
 8015b5c:	4413      	add	r3, r2
 8015b5e:	009b      	lsls	r3, r3, #2
 8015b60:	440b      	add	r3, r1
 8015b62:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8015b66:	2200      	movs	r2, #0
 8015b68:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8015b6a:	7bfb      	ldrb	r3, [r7, #15]
 8015b6c:	3301      	adds	r3, #1
 8015b6e:	73fb      	strb	r3, [r7, #15]
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	791b      	ldrb	r3, [r3, #4]
 8015b74:	7bfa      	ldrb	r2, [r7, #15]
 8015b76:	429a      	cmp	r2, r3
 8015b78:	d3b5      	bcc.n	8015ae6 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	6818      	ldr	r0, [r3, #0]
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	7c1a      	ldrb	r2, [r3, #16]
 8015b82:	f88d 2000 	strb.w	r2, [sp]
 8015b86:	3304      	adds	r3, #4
 8015b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8015b8a:	f005 f849 	bl	801ac20 <USB_DevInit>
 8015b8e:	4603      	mov	r3, r0
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d005      	beq.n	8015ba0 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	2202      	movs	r2, #2
 8015b98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8015b9c:	2301      	movs	r3, #1
 8015b9e:	e013      	b.n	8015bc8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	2200      	movs	r2, #0
 8015ba4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	2201      	movs	r2, #1
 8015baa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	7b1b      	ldrb	r3, [r3, #12]
 8015bb2:	2b01      	cmp	r3, #1
 8015bb4:	d102      	bne.n	8015bbc <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8015bb6:	6878      	ldr	r0, [r7, #4]
 8015bb8:	f001 f86e 	bl	8016c98 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	4618      	mov	r0, r3
 8015bc2:	f006 f800 	bl	801bbc6 <USB_DevDisconnect>

  return HAL_OK;
 8015bc6:	2300      	movs	r3, #0
}
 8015bc8:	4618      	mov	r0, r3
 8015bca:	3710      	adds	r7, #16
 8015bcc:	46bd      	mov	sp, r7
 8015bce:	bd80      	pop	{r7, pc}

08015bd0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	b084      	sub	sp, #16
 8015bd4:	af00      	add	r7, sp, #0
 8015bd6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	681b      	ldr	r3, [r3, #0]
 8015bdc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8015bde:	687b      	ldr	r3, [r7, #4]
 8015be0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8015be4:	2b01      	cmp	r3, #1
 8015be6:	d101      	bne.n	8015bec <HAL_PCD_Start+0x1c>
 8015be8:	2302      	movs	r3, #2
 8015bea:	e01c      	b.n	8015c26 <HAL_PCD_Start+0x56>
 8015bec:	687b      	ldr	r3, [r7, #4]
 8015bee:	2201      	movs	r2, #1
 8015bf0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8015bf4:	687b      	ldr	r3, [r7, #4]
 8015bf6:	7b5b      	ldrb	r3, [r3, #13]
 8015bf8:	2b01      	cmp	r3, #1
 8015bfa:	d105      	bne.n	8015c08 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8015bfc:	68fb      	ldr	r3, [r7, #12]
 8015bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8015c08:	687b      	ldr	r3, [r7, #4]
 8015c0a:	681b      	ldr	r3, [r3, #0]
 8015c0c:	4618      	mov	r0, r3
 8015c0e:	f004 ff99 	bl	801ab44 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	681b      	ldr	r3, [r3, #0]
 8015c16:	4618      	mov	r0, r3
 8015c18:	f005 ffb4 	bl	801bb84 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	2200      	movs	r2, #0
 8015c20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8015c24:	2300      	movs	r3, #0
}
 8015c26:	4618      	mov	r0, r3
 8015c28:	3710      	adds	r7, #16
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	bd80      	pop	{r7, pc}

08015c2e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8015c2e:	b590      	push	{r4, r7, lr}
 8015c30:	b08d      	sub	sp, #52	@ 0x34
 8015c32:	af00      	add	r7, sp, #0
 8015c34:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c3c:	6a3b      	ldr	r3, [r7, #32]
 8015c3e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8015c40:	687b      	ldr	r3, [r7, #4]
 8015c42:	681b      	ldr	r3, [r3, #0]
 8015c44:	4618      	mov	r0, r3
 8015c46:	f006 f872 	bl	801bd2e <USB_GetMode>
 8015c4a:	4603      	mov	r3, r0
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	f040 8481 	bne.w	8016554 <HAL_PCD_IRQHandler+0x926>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	4618      	mov	r0, r3
 8015c58:	f005 ffd6 	bl	801bc08 <USB_ReadInterrupts>
 8015c5c:	4603      	mov	r3, r0
 8015c5e:	2b00      	cmp	r3, #0
 8015c60:	f000 8477 	beq.w	8016552 <HAL_PCD_IRQHandler+0x924>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8015c64:	69fb      	ldr	r3, [r7, #28]
 8015c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c6a:	689b      	ldr	r3, [r3, #8]
 8015c6c:	0a1b      	lsrs	r3, r3, #8
 8015c6e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8015c78:	687b      	ldr	r3, [r7, #4]
 8015c7a:	681b      	ldr	r3, [r3, #0]
 8015c7c:	4618      	mov	r0, r3
 8015c7e:	f005 ffc3 	bl	801bc08 <USB_ReadInterrupts>
 8015c82:	4603      	mov	r3, r0
 8015c84:	f003 0302 	and.w	r3, r3, #2
 8015c88:	2b02      	cmp	r3, #2
 8015c8a:	d107      	bne.n	8015c9c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	681b      	ldr	r3, [r3, #0]
 8015c90:	695a      	ldr	r2, [r3, #20]
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	681b      	ldr	r3, [r3, #0]
 8015c96:	f002 0202 	and.w	r2, r2, #2
 8015c9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	681b      	ldr	r3, [r3, #0]
 8015ca0:	4618      	mov	r0, r3
 8015ca2:	f005 ffb1 	bl	801bc08 <USB_ReadInterrupts>
 8015ca6:	4603      	mov	r3, r0
 8015ca8:	f003 0310 	and.w	r3, r3, #16
 8015cac:	2b10      	cmp	r3, #16
 8015cae:	d161      	bne.n	8015d74 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	699a      	ldr	r2, [r3, #24]
 8015cb6:	687b      	ldr	r3, [r7, #4]
 8015cb8:	681b      	ldr	r3, [r3, #0]
 8015cba:	f022 0210 	bic.w	r2, r2, #16
 8015cbe:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8015cc0:	6a3b      	ldr	r3, [r7, #32]
 8015cc2:	6a1b      	ldr	r3, [r3, #32]
 8015cc4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8015cc6:	69bb      	ldr	r3, [r7, #24]
 8015cc8:	f003 020f 	and.w	r2, r3, #15
 8015ccc:	4613      	mov	r3, r2
 8015cce:	00db      	lsls	r3, r3, #3
 8015cd0:	4413      	add	r3, r2
 8015cd2:	009b      	lsls	r3, r3, #2
 8015cd4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8015cd8:	687a      	ldr	r2, [r7, #4]
 8015cda:	4413      	add	r3, r2
 8015cdc:	3304      	adds	r3, #4
 8015cde:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8015ce0:	69bb      	ldr	r3, [r7, #24]
 8015ce2:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8015ce6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8015cea:	d124      	bne.n	8015d36 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8015cec:	69ba      	ldr	r2, [r7, #24]
 8015cee:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8015cf2:	4013      	ands	r3, r2
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d035      	beq.n	8015d64 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8015cf8:	697b      	ldr	r3, [r7, #20]
 8015cfa:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8015cfc:	69bb      	ldr	r3, [r7, #24]
 8015cfe:	091b      	lsrs	r3, r3, #4
 8015d00:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8015d02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015d06:	b29b      	uxth	r3, r3
 8015d08:	461a      	mov	r2, r3
 8015d0a:	6a38      	ldr	r0, [r7, #32]
 8015d0c:	f005 fde8 	bl	801b8e0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8015d10:	697b      	ldr	r3, [r7, #20]
 8015d12:	68da      	ldr	r2, [r3, #12]
 8015d14:	69bb      	ldr	r3, [r7, #24]
 8015d16:	091b      	lsrs	r3, r3, #4
 8015d18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015d1c:	441a      	add	r2, r3
 8015d1e:	697b      	ldr	r3, [r7, #20]
 8015d20:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8015d22:	697b      	ldr	r3, [r7, #20]
 8015d24:	695a      	ldr	r2, [r3, #20]
 8015d26:	69bb      	ldr	r3, [r7, #24]
 8015d28:	091b      	lsrs	r3, r3, #4
 8015d2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015d2e:	441a      	add	r2, r3
 8015d30:	697b      	ldr	r3, [r7, #20]
 8015d32:	615a      	str	r2, [r3, #20]
 8015d34:	e016      	b.n	8015d64 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8015d36:	69bb      	ldr	r3, [r7, #24]
 8015d38:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8015d3c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8015d40:	d110      	bne.n	8015d64 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8015d42:	687b      	ldr	r3, [r7, #4]
 8015d44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8015d48:	2208      	movs	r2, #8
 8015d4a:	4619      	mov	r1, r3
 8015d4c:	6a38      	ldr	r0, [r7, #32]
 8015d4e:	f005 fdc7 	bl	801b8e0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8015d52:	697b      	ldr	r3, [r7, #20]
 8015d54:	695a      	ldr	r2, [r3, #20]
 8015d56:	69bb      	ldr	r3, [r7, #24]
 8015d58:	091b      	lsrs	r3, r3, #4
 8015d5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015d5e:	441a      	add	r2, r3
 8015d60:	697b      	ldr	r3, [r7, #20]
 8015d62:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8015d64:	687b      	ldr	r3, [r7, #4]
 8015d66:	681b      	ldr	r3, [r3, #0]
 8015d68:	699a      	ldr	r2, [r3, #24]
 8015d6a:	687b      	ldr	r3, [r7, #4]
 8015d6c:	681b      	ldr	r3, [r3, #0]
 8015d6e:	f042 0210 	orr.w	r2, r2, #16
 8015d72:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	681b      	ldr	r3, [r3, #0]
 8015d78:	4618      	mov	r0, r3
 8015d7a:	f005 ff45 	bl	801bc08 <USB_ReadInterrupts>
 8015d7e:	4603      	mov	r3, r0
 8015d80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8015d84:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8015d88:	f040 80a7 	bne.w	8015eda <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8015d90:	687b      	ldr	r3, [r7, #4]
 8015d92:	681b      	ldr	r3, [r3, #0]
 8015d94:	4618      	mov	r0, r3
 8015d96:	f005 ff4a 	bl	801bc2e <USB_ReadDevAllOutEpInterrupt>
 8015d9a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8015d9c:	e099      	b.n	8015ed2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8015d9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015da0:	f003 0301 	and.w	r3, r3, #1
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	f000 808e 	beq.w	8015ec6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	681b      	ldr	r3, [r3, #0]
 8015dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015db0:	b2d2      	uxtb	r2, r2
 8015db2:	4611      	mov	r1, r2
 8015db4:	4618      	mov	r0, r3
 8015db6:	f005 ff6e 	bl	801bc96 <USB_ReadDevOutEPInterrupt>
 8015dba:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8015dbc:	693b      	ldr	r3, [r7, #16]
 8015dbe:	f003 0301 	and.w	r3, r3, #1
 8015dc2:	2b00      	cmp	r3, #0
 8015dc4:	d00c      	beq.n	8015de0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8015dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dc8:	015a      	lsls	r2, r3, #5
 8015dca:	69fb      	ldr	r3, [r7, #28]
 8015dcc:	4413      	add	r3, r2
 8015dce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015dd2:	461a      	mov	r2, r3
 8015dd4:	2301      	movs	r3, #1
 8015dd6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8015dd8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015dda:	6878      	ldr	r0, [r7, #4]
 8015ddc:	f000 fe82 	bl	8016ae4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8015de0:	693b      	ldr	r3, [r7, #16]
 8015de2:	f003 0308 	and.w	r3, r3, #8
 8015de6:	2b00      	cmp	r3, #0
 8015de8:	d00c      	beq.n	8015e04 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8015dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dec:	015a      	lsls	r2, r3, #5
 8015dee:	69fb      	ldr	r3, [r7, #28]
 8015df0:	4413      	add	r3, r2
 8015df2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015df6:	461a      	mov	r2, r3
 8015df8:	2308      	movs	r3, #8
 8015dfa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8015dfc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015dfe:	6878      	ldr	r0, [r7, #4]
 8015e00:	f000 febe 	bl	8016b80 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8015e04:	693b      	ldr	r3, [r7, #16]
 8015e06:	f003 0310 	and.w	r3, r3, #16
 8015e0a:	2b00      	cmp	r3, #0
 8015e0c:	d008      	beq.n	8015e20 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8015e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e10:	015a      	lsls	r2, r3, #5
 8015e12:	69fb      	ldr	r3, [r7, #28]
 8015e14:	4413      	add	r3, r2
 8015e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e1a:	461a      	mov	r2, r3
 8015e1c:	2310      	movs	r3, #16
 8015e1e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8015e20:	693b      	ldr	r3, [r7, #16]
 8015e22:	f003 0302 	and.w	r3, r3, #2
 8015e26:	2b00      	cmp	r3, #0
 8015e28:	d030      	beq.n	8015e8c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8015e2a:	6a3b      	ldr	r3, [r7, #32]
 8015e2c:	695b      	ldr	r3, [r3, #20]
 8015e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015e32:	2b80      	cmp	r3, #128	@ 0x80
 8015e34:	d109      	bne.n	8015e4a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8015e36:	69fb      	ldr	r3, [r7, #28]
 8015e38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015e3c:	685b      	ldr	r3, [r3, #4]
 8015e3e:	69fa      	ldr	r2, [r7, #28]
 8015e40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015e44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8015e48:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8015e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015e4c:	4613      	mov	r3, r2
 8015e4e:	00db      	lsls	r3, r3, #3
 8015e50:	4413      	add	r3, r2
 8015e52:	009b      	lsls	r3, r3, #2
 8015e54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8015e58:	687a      	ldr	r2, [r7, #4]
 8015e5a:	4413      	add	r3, r2
 8015e5c:	3304      	adds	r3, #4
 8015e5e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8015e60:	697b      	ldr	r3, [r7, #20]
 8015e62:	78db      	ldrb	r3, [r3, #3]
 8015e64:	2b01      	cmp	r3, #1
 8015e66:	d108      	bne.n	8015e7a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8015e68:	697b      	ldr	r3, [r7, #20]
 8015e6a:	2200      	movs	r2, #0
 8015e6c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8015e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e70:	b2db      	uxtb	r3, r3
 8015e72:	4619      	mov	r1, r3
 8015e74:	6878      	ldr	r0, [r7, #4]
 8015e76:	f008 faf7 	bl	801e468 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8015e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e7c:	015a      	lsls	r2, r3, #5
 8015e7e:	69fb      	ldr	r3, [r7, #28]
 8015e80:	4413      	add	r3, r2
 8015e82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e86:	461a      	mov	r2, r3
 8015e88:	2302      	movs	r3, #2
 8015e8a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8015e8c:	693b      	ldr	r3, [r7, #16]
 8015e8e:	f003 0320 	and.w	r3, r3, #32
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d008      	beq.n	8015ea8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8015e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e98:	015a      	lsls	r2, r3, #5
 8015e9a:	69fb      	ldr	r3, [r7, #28]
 8015e9c:	4413      	add	r3, r2
 8015e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ea2:	461a      	mov	r2, r3
 8015ea4:	2320      	movs	r3, #32
 8015ea6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8015ea8:	693b      	ldr	r3, [r7, #16]
 8015eaa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d009      	beq.n	8015ec6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8015eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015eb4:	015a      	lsls	r2, r3, #5
 8015eb6:	69fb      	ldr	r3, [r7, #28]
 8015eb8:	4413      	add	r3, r2
 8015eba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ebe:	461a      	mov	r2, r3
 8015ec0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8015ec4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8015ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ec8:	3301      	adds	r3, #1
 8015eca:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8015ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ece:	085b      	lsrs	r3, r3, #1
 8015ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8015ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	f47f af62 	bne.w	8015d9e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	681b      	ldr	r3, [r3, #0]
 8015ede:	4618      	mov	r0, r3
 8015ee0:	f005 fe92 	bl	801bc08 <USB_ReadInterrupts>
 8015ee4:	4603      	mov	r3, r0
 8015ee6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8015eea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8015eee:	f040 80a4 	bne.w	801603a <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	681b      	ldr	r3, [r3, #0]
 8015ef6:	4618      	mov	r0, r3
 8015ef8:	f005 feb3 	bl	801bc62 <USB_ReadDevAllInEpInterrupt>
 8015efc:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8015efe:	2300      	movs	r3, #0
 8015f00:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8015f02:	e096      	b.n	8016032 <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8015f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015f06:	f003 0301 	and.w	r3, r3, #1
 8015f0a:	2b00      	cmp	r3, #0
 8015f0c:	f000 808b 	beq.w	8016026 <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	681b      	ldr	r3, [r3, #0]
 8015f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015f16:	b2d2      	uxtb	r2, r2
 8015f18:	4611      	mov	r1, r2
 8015f1a:	4618      	mov	r0, r3
 8015f1c:	f005 fed9 	bl	801bcd2 <USB_ReadDevInEPInterrupt>
 8015f20:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8015f22:	693b      	ldr	r3, [r7, #16]
 8015f24:	f003 0301 	and.w	r3, r3, #1
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d020      	beq.n	8015f6e <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8015f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f2e:	f003 030f 	and.w	r3, r3, #15
 8015f32:	2201      	movs	r2, #1
 8015f34:	fa02 f303 	lsl.w	r3, r2, r3
 8015f38:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8015f3a:	69fb      	ldr	r3, [r7, #28]
 8015f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015f42:	68fb      	ldr	r3, [r7, #12]
 8015f44:	43db      	mvns	r3, r3
 8015f46:	69f9      	ldr	r1, [r7, #28]
 8015f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015f4c:	4013      	ands	r3, r2
 8015f4e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8015f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f52:	015a      	lsls	r2, r3, #5
 8015f54:	69fb      	ldr	r3, [r7, #28]
 8015f56:	4413      	add	r3, r2
 8015f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015f5c:	461a      	mov	r2, r3
 8015f5e:	2301      	movs	r3, #1
 8015f60:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8015f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f64:	b2db      	uxtb	r3, r3
 8015f66:	4619      	mov	r1, r3
 8015f68:	6878      	ldr	r0, [r7, #4]
 8015f6a:	f008 f9e8 	bl	801e33e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8015f6e:	693b      	ldr	r3, [r7, #16]
 8015f70:	f003 0308 	and.w	r3, r3, #8
 8015f74:	2b00      	cmp	r3, #0
 8015f76:	d008      	beq.n	8015f8a <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8015f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f7a:	015a      	lsls	r2, r3, #5
 8015f7c:	69fb      	ldr	r3, [r7, #28]
 8015f7e:	4413      	add	r3, r2
 8015f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015f84:	461a      	mov	r2, r3
 8015f86:	2308      	movs	r3, #8
 8015f88:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8015f8a:	693b      	ldr	r3, [r7, #16]
 8015f8c:	f003 0310 	and.w	r3, r3, #16
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d008      	beq.n	8015fa6 <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8015f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015f96:	015a      	lsls	r2, r3, #5
 8015f98:	69fb      	ldr	r3, [r7, #28]
 8015f9a:	4413      	add	r3, r2
 8015f9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015fa0:	461a      	mov	r2, r3
 8015fa2:	2310      	movs	r3, #16
 8015fa4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8015fa6:	693b      	ldr	r3, [r7, #16]
 8015fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	d008      	beq.n	8015fc2 <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8015fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015fb2:	015a      	lsls	r2, r3, #5
 8015fb4:	69fb      	ldr	r3, [r7, #28]
 8015fb6:	4413      	add	r3, r2
 8015fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015fbc:	461a      	mov	r2, r3
 8015fbe:	2340      	movs	r3, #64	@ 0x40
 8015fc0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8015fc2:	693b      	ldr	r3, [r7, #16]
 8015fc4:	f003 0302 	and.w	r3, r3, #2
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d023      	beq.n	8016014 <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8015fcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015fce:	6a38      	ldr	r0, [r7, #32]
 8015fd0:	f004 ff6e 	bl	801aeb0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8015fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015fd6:	4613      	mov	r3, r2
 8015fd8:	00db      	lsls	r3, r3, #3
 8015fda:	4413      	add	r3, r2
 8015fdc:	009b      	lsls	r3, r3, #2
 8015fde:	3310      	adds	r3, #16
 8015fe0:	687a      	ldr	r2, [r7, #4]
 8015fe2:	4413      	add	r3, r2
 8015fe4:	3304      	adds	r3, #4
 8015fe6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8015fe8:	697b      	ldr	r3, [r7, #20]
 8015fea:	78db      	ldrb	r3, [r3, #3]
 8015fec:	2b01      	cmp	r3, #1
 8015fee:	d108      	bne.n	8016002 <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8015ff0:	697b      	ldr	r3, [r7, #20]
 8015ff2:	2200      	movs	r2, #0
 8015ff4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8015ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ff8:	b2db      	uxtb	r3, r3
 8015ffa:	4619      	mov	r1, r3
 8015ffc:	6878      	ldr	r0, [r7, #4]
 8015ffe:	f008 fa45 	bl	801e48c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8016002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016004:	015a      	lsls	r2, r3, #5
 8016006:	69fb      	ldr	r3, [r7, #28]
 8016008:	4413      	add	r3, r2
 801600a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801600e:	461a      	mov	r2, r3
 8016010:	2302      	movs	r3, #2
 8016012:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8016014:	693b      	ldr	r3, [r7, #16]
 8016016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801601a:	2b00      	cmp	r3, #0
 801601c:	d003      	beq.n	8016026 <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 801601e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8016020:	6878      	ldr	r0, [r7, #4]
 8016022:	f000 fcd6 	bl	80169d2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8016026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016028:	3301      	adds	r3, #1
 801602a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 801602c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801602e:	085b      	lsrs	r3, r3, #1
 8016030:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8016032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016034:	2b00      	cmp	r3, #0
 8016036:	f47f af65 	bne.w	8015f04 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 801603a:	687b      	ldr	r3, [r7, #4]
 801603c:	681b      	ldr	r3, [r3, #0]
 801603e:	4618      	mov	r0, r3
 8016040:	f005 fde2 	bl	801bc08 <USB_ReadInterrupts>
 8016044:	4603      	mov	r3, r0
 8016046:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801604a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801604e:	d122      	bne.n	8016096 <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8016050:	69fb      	ldr	r3, [r7, #28]
 8016052:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016056:	685b      	ldr	r3, [r3, #4]
 8016058:	69fa      	ldr	r2, [r7, #28]
 801605a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801605e:	f023 0301 	bic.w	r3, r3, #1
 8016062:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 801606a:	2b01      	cmp	r3, #1
 801606c:	d108      	bne.n	8016080 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	2200      	movs	r2, #0
 8016072:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8016076:	2100      	movs	r1, #0
 8016078:	6878      	ldr	r0, [r7, #4]
 801607a:	f008 fc79 	bl	801e970 <HAL_PCDEx_LPM_Callback>
 801607e:	e002      	b.n	8016086 <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8016080:	6878      	ldr	r0, [r7, #4]
 8016082:	f008 f9c9 	bl	801e418 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	681b      	ldr	r3, [r3, #0]
 801608a:	695a      	ldr	r2, [r3, #20]
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8016094:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	681b      	ldr	r3, [r3, #0]
 801609a:	4618      	mov	r0, r3
 801609c:	f005 fdb4 	bl	801bc08 <USB_ReadInterrupts>
 80160a0:	4603      	mov	r3, r0
 80160a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80160a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80160aa:	d112      	bne.n	80160d2 <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80160ac:	69fb      	ldr	r3, [r7, #28]
 80160ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80160b2:	689b      	ldr	r3, [r3, #8]
 80160b4:	f003 0301 	and.w	r3, r3, #1
 80160b8:	2b01      	cmp	r3, #1
 80160ba:	d102      	bne.n	80160c2 <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80160bc:	6878      	ldr	r0, [r7, #4]
 80160be:	f008 f985 	bl	801e3cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	681b      	ldr	r3, [r3, #0]
 80160c6:	695a      	ldr	r2, [r3, #20]
 80160c8:	687b      	ldr	r3, [r7, #4]
 80160ca:	681b      	ldr	r3, [r3, #0]
 80160cc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80160d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	681b      	ldr	r3, [r3, #0]
 80160d6:	4618      	mov	r0, r3
 80160d8:	f005 fd96 	bl	801bc08 <USB_ReadInterrupts>
 80160dc:	4603      	mov	r3, r0
 80160de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80160e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80160e6:	d121      	bne.n	801612c <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	681b      	ldr	r3, [r3, #0]
 80160ec:	695a      	ldr	r2, [r3, #20]
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	681b      	ldr	r3, [r3, #0]
 80160f2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80160f6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d111      	bne.n	8016126 <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	2201      	movs	r2, #1
 8016106:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 801610a:	687b      	ldr	r3, [r7, #4]
 801610c:	681b      	ldr	r3, [r3, #0]
 801610e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016110:	089b      	lsrs	r3, r3, #2
 8016112:	f003 020f 	and.w	r2, r3, #15
 8016116:	687b      	ldr	r3, [r7, #4]
 8016118:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 801611c:	2101      	movs	r1, #1
 801611e:	6878      	ldr	r0, [r7, #4]
 8016120:	f008 fc26 	bl	801e970 <HAL_PCDEx_LPM_Callback>
 8016124:	e002      	b.n	801612c <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8016126:	6878      	ldr	r0, [r7, #4]
 8016128:	f008 f950 	bl	801e3cc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	681b      	ldr	r3, [r3, #0]
 8016130:	4618      	mov	r0, r3
 8016132:	f005 fd69 	bl	801bc08 <USB_ReadInterrupts>
 8016136:	4603      	mov	r3, r0
 8016138:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801613c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016140:	f040 80b6 	bne.w	80162b0 <HAL_PCD_IRQHandler+0x682>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8016144:	69fb      	ldr	r3, [r7, #28]
 8016146:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801614a:	685b      	ldr	r3, [r3, #4]
 801614c:	69fa      	ldr	r2, [r7, #28]
 801614e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016152:	f023 0301 	bic.w	r3, r3, #1
 8016156:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8016158:	687b      	ldr	r3, [r7, #4]
 801615a:	681b      	ldr	r3, [r3, #0]
 801615c:	2110      	movs	r1, #16
 801615e:	4618      	mov	r0, r3
 8016160:	f004 fea6 	bl	801aeb0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8016164:	2300      	movs	r3, #0
 8016166:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016168:	e046      	b.n	80161f8 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 801616a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801616c:	015a      	lsls	r2, r3, #5
 801616e:	69fb      	ldr	r3, [r7, #28]
 8016170:	4413      	add	r3, r2
 8016172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016176:	461a      	mov	r2, r3
 8016178:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801617c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801617e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016180:	015a      	lsls	r2, r3, #5
 8016182:	69fb      	ldr	r3, [r7, #28]
 8016184:	4413      	add	r3, r2
 8016186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801618a:	681b      	ldr	r3, [r3, #0]
 801618c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801618e:	0151      	lsls	r1, r2, #5
 8016190:	69fa      	ldr	r2, [r7, #28]
 8016192:	440a      	add	r2, r1
 8016194:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8016198:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801619c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 801619e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161a0:	015a      	lsls	r2, r3, #5
 80161a2:	69fb      	ldr	r3, [r7, #28]
 80161a4:	4413      	add	r3, r2
 80161a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80161aa:	461a      	mov	r2, r3
 80161ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80161b0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80161b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161b4:	015a      	lsls	r2, r3, #5
 80161b6:	69fb      	ldr	r3, [r7, #28]
 80161b8:	4413      	add	r3, r2
 80161ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80161be:	681b      	ldr	r3, [r3, #0]
 80161c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80161c2:	0151      	lsls	r1, r2, #5
 80161c4:	69fa      	ldr	r2, [r7, #28]
 80161c6:	440a      	add	r2, r1
 80161c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80161cc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80161d0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80161d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161d4:	015a      	lsls	r2, r3, #5
 80161d6:	69fb      	ldr	r3, [r7, #28]
 80161d8:	4413      	add	r3, r2
 80161da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80161de:	681b      	ldr	r3, [r3, #0]
 80161e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80161e2:	0151      	lsls	r1, r2, #5
 80161e4:	69fa      	ldr	r2, [r7, #28]
 80161e6:	440a      	add	r2, r1
 80161e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80161ec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80161f0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80161f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161f4:	3301      	adds	r3, #1
 80161f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	791b      	ldrb	r3, [r3, #4]
 80161fc:	461a      	mov	r2, r3
 80161fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016200:	4293      	cmp	r3, r2
 8016202:	d3b2      	bcc.n	801616a <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8016204:	69fb      	ldr	r3, [r7, #28]
 8016206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801620a:	69db      	ldr	r3, [r3, #28]
 801620c:	69fa      	ldr	r2, [r7, #28]
 801620e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016212:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8016216:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	7bdb      	ldrb	r3, [r3, #15]
 801621c:	2b00      	cmp	r3, #0
 801621e:	d016      	beq.n	801624e <HAL_PCD_IRQHandler+0x620>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8016220:	69fb      	ldr	r3, [r7, #28]
 8016222:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016226:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801622a:	69fa      	ldr	r2, [r7, #28]
 801622c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016230:	f043 030b 	orr.w	r3, r3, #11
 8016234:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8016238:	69fb      	ldr	r3, [r7, #28]
 801623a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801623e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016240:	69fa      	ldr	r2, [r7, #28]
 8016242:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016246:	f043 030b 	orr.w	r3, r3, #11
 801624a:	6453      	str	r3, [r2, #68]	@ 0x44
 801624c:	e015      	b.n	801627a <HAL_PCD_IRQHandler+0x64c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 801624e:	69fb      	ldr	r3, [r7, #28]
 8016250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016254:	695b      	ldr	r3, [r3, #20]
 8016256:	69fa      	ldr	r2, [r7, #28]
 8016258:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801625c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8016260:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8016264:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8016266:	69fb      	ldr	r3, [r7, #28]
 8016268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801626c:	691b      	ldr	r3, [r3, #16]
 801626e:	69fa      	ldr	r2, [r7, #28]
 8016270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016274:	f043 030b 	orr.w	r3, r3, #11
 8016278:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 801627a:	69fb      	ldr	r3, [r7, #28]
 801627c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016280:	681b      	ldr	r3, [r3, #0]
 8016282:	69fa      	ldr	r2, [r7, #28]
 8016284:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8016288:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801628c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	681a      	ldr	r2, [r3, #0]
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8016298:	4619      	mov	r1, r3
 801629a:	4610      	mov	r0, r2
 801629c:	f005 fd78 	bl	801bd90 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	681b      	ldr	r3, [r3, #0]
 80162a4:	695a      	ldr	r2, [r3, #20]
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	681b      	ldr	r3, [r3, #0]
 80162aa:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80162ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	4618      	mov	r0, r3
 80162b6:	f005 fca7 	bl	801bc08 <USB_ReadInterrupts>
 80162ba:	4603      	mov	r3, r0
 80162bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80162c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80162c4:	d123      	bne.n	801630e <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	681b      	ldr	r3, [r3, #0]
 80162ca:	4618      	mov	r0, r3
 80162cc:	f005 fd3d 	bl	801bd4a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	681b      	ldr	r3, [r3, #0]
 80162d4:	4618      	mov	r0, r3
 80162d6:	f004 fe64 	bl	801afa2 <USB_GetDevSpeed>
 80162da:	4603      	mov	r3, r0
 80162dc:	461a      	mov	r2, r3
 80162de:	687b      	ldr	r3, [r7, #4]
 80162e0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80162e2:	687b      	ldr	r3, [r7, #4]
 80162e4:	681c      	ldr	r4, [r3, #0]
 80162e6:	f001 fbe7 	bl	8017ab8 <HAL_RCC_GetHCLKFreq>
 80162ea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80162ec:	687b      	ldr	r3, [r7, #4]
 80162ee:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80162f0:	461a      	mov	r2, r3
 80162f2:	4620      	mov	r0, r4
 80162f4:	f004 fb8a 	bl	801aa0c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80162f8:	6878      	ldr	r0, [r7, #4]
 80162fa:	f008 f848 	bl	801e38e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80162fe:	687b      	ldr	r3, [r7, #4]
 8016300:	681b      	ldr	r3, [r3, #0]
 8016302:	695a      	ldr	r2, [r3, #20]
 8016304:	687b      	ldr	r3, [r7, #4]
 8016306:	681b      	ldr	r3, [r3, #0]
 8016308:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 801630c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	681b      	ldr	r3, [r3, #0]
 8016312:	4618      	mov	r0, r3
 8016314:	f005 fc78 	bl	801bc08 <USB_ReadInterrupts>
 8016318:	4603      	mov	r3, r0
 801631a:	f003 0308 	and.w	r3, r3, #8
 801631e:	2b08      	cmp	r3, #8
 8016320:	d10a      	bne.n	8016338 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8016322:	6878      	ldr	r0, [r7, #4]
 8016324:	f008 f825 	bl	801e372 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8016328:	687b      	ldr	r3, [r7, #4]
 801632a:	681b      	ldr	r3, [r3, #0]
 801632c:	695a      	ldr	r2, [r3, #20]
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	681b      	ldr	r3, [r3, #0]
 8016332:	f002 0208 	and.w	r2, r2, #8
 8016336:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	681b      	ldr	r3, [r3, #0]
 801633c:	4618      	mov	r0, r3
 801633e:	f005 fc63 	bl	801bc08 <USB_ReadInterrupts>
 8016342:	4603      	mov	r3, r0
 8016344:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016348:	2b80      	cmp	r3, #128	@ 0x80
 801634a:	d123      	bne.n	8016394 <HAL_PCD_IRQHandler+0x766>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 801634c:	6a3b      	ldr	r3, [r7, #32]
 801634e:	699b      	ldr	r3, [r3, #24]
 8016350:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8016354:	6a3b      	ldr	r3, [r7, #32]
 8016356:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8016358:	2301      	movs	r3, #1
 801635a:	627b      	str	r3, [r7, #36]	@ 0x24
 801635c:	e014      	b.n	8016388 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 801635e:	6879      	ldr	r1, [r7, #4]
 8016360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016362:	4613      	mov	r3, r2
 8016364:	00db      	lsls	r3, r3, #3
 8016366:	4413      	add	r3, r2
 8016368:	009b      	lsls	r3, r3, #2
 801636a:	440b      	add	r3, r1
 801636c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8016370:	781b      	ldrb	r3, [r3, #0]
 8016372:	2b01      	cmp	r3, #1
 8016374:	d105      	bne.n	8016382 <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8016376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016378:	b2db      	uxtb	r3, r3
 801637a:	4619      	mov	r1, r3
 801637c:	6878      	ldr	r0, [r7, #4]
 801637e:	f000 faf7 	bl	8016970 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8016382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016384:	3301      	adds	r3, #1
 8016386:	627b      	str	r3, [r7, #36]	@ 0x24
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	791b      	ldrb	r3, [r3, #4]
 801638c:	461a      	mov	r2, r3
 801638e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016390:	4293      	cmp	r3, r2
 8016392:	d3e4      	bcc.n	801635e <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	4618      	mov	r0, r3
 801639a:	f005 fc35 	bl	801bc08 <USB_ReadInterrupts>
 801639e:	4603      	mov	r3, r0
 80163a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80163a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80163a8:	d13c      	bne.n	8016424 <HAL_PCD_IRQHandler+0x7f6>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80163aa:	2301      	movs	r3, #1
 80163ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80163ae:	e02b      	b.n	8016408 <HAL_PCD_IRQHandler+0x7da>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80163b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163b2:	015a      	lsls	r2, r3, #5
 80163b4:	69fb      	ldr	r3, [r7, #28]
 80163b6:	4413      	add	r3, r2
 80163b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80163bc:	681b      	ldr	r3, [r3, #0]
 80163be:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80163c0:	6879      	ldr	r1, [r7, #4]
 80163c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80163c4:	4613      	mov	r3, r2
 80163c6:	00db      	lsls	r3, r3, #3
 80163c8:	4413      	add	r3, r2
 80163ca:	009b      	lsls	r3, r3, #2
 80163cc:	440b      	add	r3, r1
 80163ce:	3318      	adds	r3, #24
 80163d0:	781b      	ldrb	r3, [r3, #0]
 80163d2:	2b01      	cmp	r3, #1
 80163d4:	d115      	bne.n	8016402 <HAL_PCD_IRQHandler+0x7d4>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80163d6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80163d8:	2b00      	cmp	r3, #0
 80163da:	da12      	bge.n	8016402 <HAL_PCD_IRQHandler+0x7d4>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80163dc:	6879      	ldr	r1, [r7, #4]
 80163de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80163e0:	4613      	mov	r3, r2
 80163e2:	00db      	lsls	r3, r3, #3
 80163e4:	4413      	add	r3, r2
 80163e6:	009b      	lsls	r3, r3, #2
 80163e8:	440b      	add	r3, r1
 80163ea:	3317      	adds	r3, #23
 80163ec:	2201      	movs	r2, #1
 80163ee:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80163f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80163f2:	b2db      	uxtb	r3, r3
 80163f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80163f8:	b2db      	uxtb	r3, r3
 80163fa:	4619      	mov	r1, r3
 80163fc:	6878      	ldr	r0, [r7, #4]
 80163fe:	f000 fab7 	bl	8016970 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8016402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016404:	3301      	adds	r3, #1
 8016406:	627b      	str	r3, [r7, #36]	@ 0x24
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	791b      	ldrb	r3, [r3, #4]
 801640c:	461a      	mov	r2, r3
 801640e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016410:	4293      	cmp	r3, r2
 8016412:	d3cd      	bcc.n	80163b0 <HAL_PCD_IRQHandler+0x782>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8016414:	687b      	ldr	r3, [r7, #4]
 8016416:	681b      	ldr	r3, [r3, #0]
 8016418:	695a      	ldr	r2, [r3, #20]
 801641a:	687b      	ldr	r3, [r7, #4]
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8016422:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	681b      	ldr	r3, [r3, #0]
 8016428:	4618      	mov	r0, r3
 801642a:	f005 fbed 	bl	801bc08 <USB_ReadInterrupts>
 801642e:	4603      	mov	r3, r0
 8016430:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8016434:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016438:	d156      	bne.n	80164e8 <HAL_PCD_IRQHandler+0x8ba>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 801643a:	2301      	movs	r3, #1
 801643c:	627b      	str	r3, [r7, #36]	@ 0x24
 801643e:	e045      	b.n	80164cc <HAL_PCD_IRQHandler+0x89e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8016440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016442:	015a      	lsls	r2, r3, #5
 8016444:	69fb      	ldr	r3, [r7, #28]
 8016446:	4413      	add	r3, r2
 8016448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801644c:	681b      	ldr	r3, [r3, #0]
 801644e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8016450:	6879      	ldr	r1, [r7, #4]
 8016452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016454:	4613      	mov	r3, r2
 8016456:	00db      	lsls	r3, r3, #3
 8016458:	4413      	add	r3, r2
 801645a:	009b      	lsls	r3, r3, #2
 801645c:	440b      	add	r3, r1
 801645e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8016462:	781b      	ldrb	r3, [r3, #0]
 8016464:	2b01      	cmp	r3, #1
 8016466:	d12e      	bne.n	80164c6 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8016468:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 801646a:	2b00      	cmp	r3, #0
 801646c:	da2b      	bge.n	80164c6 <HAL_PCD_IRQHandler+0x898>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 801646e:	69bb      	ldr	r3, [r7, #24]
 8016470:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 801647a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 801647e:	429a      	cmp	r2, r3
 8016480:	d121      	bne.n	80164c6 <HAL_PCD_IRQHandler+0x898>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8016482:	6879      	ldr	r1, [r7, #4]
 8016484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016486:	4613      	mov	r3, r2
 8016488:	00db      	lsls	r3, r3, #3
 801648a:	4413      	add	r3, r2
 801648c:	009b      	lsls	r3, r3, #2
 801648e:	440b      	add	r3, r1
 8016490:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8016494:	2201      	movs	r2, #1
 8016496:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8016498:	6a3b      	ldr	r3, [r7, #32]
 801649a:	699b      	ldr	r3, [r3, #24]
 801649c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80164a0:	6a3b      	ldr	r3, [r7, #32]
 80164a2:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80164a4:	6a3b      	ldr	r3, [r7, #32]
 80164a6:	695b      	ldr	r3, [r3, #20]
 80164a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d10a      	bne.n	80164c6 <HAL_PCD_IRQHandler+0x898>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80164b0:	69fb      	ldr	r3, [r7, #28]
 80164b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80164b6:	685b      	ldr	r3, [r3, #4]
 80164b8:	69fa      	ldr	r2, [r7, #28]
 80164ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80164be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80164c2:	6053      	str	r3, [r2, #4]
            break;
 80164c4:	e008      	b.n	80164d8 <HAL_PCD_IRQHandler+0x8aa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80164c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164c8:	3301      	adds	r3, #1
 80164ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	791b      	ldrb	r3, [r3, #4]
 80164d0:	461a      	mov	r2, r3
 80164d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164d4:	4293      	cmp	r3, r2
 80164d6:	d3b3      	bcc.n	8016440 <HAL_PCD_IRQHandler+0x812>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	681b      	ldr	r3, [r3, #0]
 80164dc:	695a      	ldr	r2, [r3, #20]
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80164e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	681b      	ldr	r3, [r3, #0]
 80164ec:	4618      	mov	r0, r3
 80164ee:	f005 fb8b 	bl	801bc08 <USB_ReadInterrupts>
 80164f2:	4603      	mov	r3, r0
 80164f4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80164f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80164fc:	d10a      	bne.n	8016514 <HAL_PCD_IRQHandler+0x8e6>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80164fe:	6878      	ldr	r0, [r7, #4]
 8016500:	f007 ffd6 	bl	801e4b0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	681b      	ldr	r3, [r3, #0]
 8016508:	695a      	ldr	r2, [r3, #20]
 801650a:	687b      	ldr	r3, [r7, #4]
 801650c:	681b      	ldr	r3, [r3, #0]
 801650e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8016512:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	681b      	ldr	r3, [r3, #0]
 8016518:	4618      	mov	r0, r3
 801651a:	f005 fb75 	bl	801bc08 <USB_ReadInterrupts>
 801651e:	4603      	mov	r3, r0
 8016520:	f003 0304 	and.w	r3, r3, #4
 8016524:	2b04      	cmp	r3, #4
 8016526:	d115      	bne.n	8016554 <HAL_PCD_IRQHandler+0x926>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	681b      	ldr	r3, [r3, #0]
 801652c:	685b      	ldr	r3, [r3, #4]
 801652e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8016530:	69bb      	ldr	r3, [r7, #24]
 8016532:	f003 0304 	and.w	r3, r3, #4
 8016536:	2b00      	cmp	r3, #0
 8016538:	d002      	beq.n	8016540 <HAL_PCD_IRQHandler+0x912>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 801653a:	6878      	ldr	r0, [r7, #4]
 801653c:	f007 ffc6 	bl	801e4cc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8016540:	687b      	ldr	r3, [r7, #4]
 8016542:	681b      	ldr	r3, [r3, #0]
 8016544:	6859      	ldr	r1, [r3, #4]
 8016546:	687b      	ldr	r3, [r7, #4]
 8016548:	681b      	ldr	r3, [r3, #0]
 801654a:	69ba      	ldr	r2, [r7, #24]
 801654c:	430a      	orrs	r2, r1
 801654e:	605a      	str	r2, [r3, #4]
 8016550:	e000      	b.n	8016554 <HAL_PCD_IRQHandler+0x926>
      return;
 8016552:	bf00      	nop
    }
  }
}
 8016554:	3734      	adds	r7, #52	@ 0x34
 8016556:	46bd      	mov	sp, r7
 8016558:	bd90      	pop	{r4, r7, pc}

0801655a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 801655a:	b580      	push	{r7, lr}
 801655c:	b082      	sub	sp, #8
 801655e:	af00      	add	r7, sp, #0
 8016560:	6078      	str	r0, [r7, #4]
 8016562:	460b      	mov	r3, r1
 8016564:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 801656c:	2b01      	cmp	r3, #1
 801656e:	d101      	bne.n	8016574 <HAL_PCD_SetAddress+0x1a>
 8016570:	2302      	movs	r3, #2
 8016572:	e012      	b.n	801659a <HAL_PCD_SetAddress+0x40>
 8016574:	687b      	ldr	r3, [r7, #4]
 8016576:	2201      	movs	r2, #1
 8016578:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	78fa      	ldrb	r2, [r7, #3]
 8016580:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	681b      	ldr	r3, [r3, #0]
 8016586:	78fa      	ldrb	r2, [r7, #3]
 8016588:	4611      	mov	r1, r2
 801658a:	4618      	mov	r0, r3
 801658c:	f005 fad4 	bl	801bb38 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	2200      	movs	r2, #0
 8016594:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8016598:	2300      	movs	r3, #0
}
 801659a:	4618      	mov	r0, r3
 801659c:	3708      	adds	r7, #8
 801659e:	46bd      	mov	sp, r7
 80165a0:	bd80      	pop	{r7, pc}

080165a2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80165a2:	b580      	push	{r7, lr}
 80165a4:	b084      	sub	sp, #16
 80165a6:	af00      	add	r7, sp, #0
 80165a8:	6078      	str	r0, [r7, #4]
 80165aa:	4608      	mov	r0, r1
 80165ac:	4611      	mov	r1, r2
 80165ae:	461a      	mov	r2, r3
 80165b0:	4603      	mov	r3, r0
 80165b2:	70fb      	strb	r3, [r7, #3]
 80165b4:	460b      	mov	r3, r1
 80165b6:	803b      	strh	r3, [r7, #0]
 80165b8:	4613      	mov	r3, r2
 80165ba:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80165bc:	2300      	movs	r3, #0
 80165be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80165c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	da0f      	bge.n	80165e8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80165c8:	78fb      	ldrb	r3, [r7, #3]
 80165ca:	f003 020f 	and.w	r2, r3, #15
 80165ce:	4613      	mov	r3, r2
 80165d0:	00db      	lsls	r3, r3, #3
 80165d2:	4413      	add	r3, r2
 80165d4:	009b      	lsls	r3, r3, #2
 80165d6:	3310      	adds	r3, #16
 80165d8:	687a      	ldr	r2, [r7, #4]
 80165da:	4413      	add	r3, r2
 80165dc:	3304      	adds	r3, #4
 80165de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80165e0:	68fb      	ldr	r3, [r7, #12]
 80165e2:	2201      	movs	r2, #1
 80165e4:	705a      	strb	r2, [r3, #1]
 80165e6:	e00f      	b.n	8016608 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80165e8:	78fb      	ldrb	r3, [r7, #3]
 80165ea:	f003 020f 	and.w	r2, r3, #15
 80165ee:	4613      	mov	r3, r2
 80165f0:	00db      	lsls	r3, r3, #3
 80165f2:	4413      	add	r3, r2
 80165f4:	009b      	lsls	r3, r3, #2
 80165f6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80165fa:	687a      	ldr	r2, [r7, #4]
 80165fc:	4413      	add	r3, r2
 80165fe:	3304      	adds	r3, #4
 8016600:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8016602:	68fb      	ldr	r3, [r7, #12]
 8016604:	2200      	movs	r2, #0
 8016606:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8016608:	78fb      	ldrb	r3, [r7, #3]
 801660a:	f003 030f 	and.w	r3, r3, #15
 801660e:	b2da      	uxtb	r2, r3
 8016610:	68fb      	ldr	r3, [r7, #12]
 8016612:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8016614:	883b      	ldrh	r3, [r7, #0]
 8016616:	f3c3 020a 	ubfx	r2, r3, #0, #11
 801661a:	68fb      	ldr	r3, [r7, #12]
 801661c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 801661e:	68fb      	ldr	r3, [r7, #12]
 8016620:	78ba      	ldrb	r2, [r7, #2]
 8016622:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 8016624:	68fb      	ldr	r3, [r7, #12]
 8016626:	785b      	ldrb	r3, [r3, #1]
 8016628:	2b00      	cmp	r3, #0
 801662a:	d004      	beq.n	8016636 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 801662c:	68fb      	ldr	r3, [r7, #12]
 801662e:	781b      	ldrb	r3, [r3, #0]
 8016630:	461a      	mov	r2, r3
 8016632:	68fb      	ldr	r3, [r7, #12]
 8016634:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8016636:	78bb      	ldrb	r3, [r7, #2]
 8016638:	2b02      	cmp	r3, #2
 801663a:	d102      	bne.n	8016642 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 801663c:	68fb      	ldr	r3, [r7, #12]
 801663e:	2200      	movs	r2, #0
 8016640:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8016648:	2b01      	cmp	r3, #1
 801664a:	d101      	bne.n	8016650 <HAL_PCD_EP_Open+0xae>
 801664c:	2302      	movs	r3, #2
 801664e:	e00e      	b.n	801666e <HAL_PCD_EP_Open+0xcc>
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	2201      	movs	r2, #1
 8016654:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8016658:	687b      	ldr	r3, [r7, #4]
 801665a:	681b      	ldr	r3, [r3, #0]
 801665c:	68f9      	ldr	r1, [r7, #12]
 801665e:	4618      	mov	r0, r3
 8016660:	f004 fcbe 	bl	801afe0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	2200      	movs	r2, #0
 8016668:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 801666c:	7afb      	ldrb	r3, [r7, #11]
}
 801666e:	4618      	mov	r0, r3
 8016670:	3710      	adds	r7, #16
 8016672:	46bd      	mov	sp, r7
 8016674:	bd80      	pop	{r7, pc}

08016676 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8016676:	b580      	push	{r7, lr}
 8016678:	b084      	sub	sp, #16
 801667a:	af00      	add	r7, sp, #0
 801667c:	6078      	str	r0, [r7, #4]
 801667e:	460b      	mov	r3, r1
 8016680:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8016682:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016686:	2b00      	cmp	r3, #0
 8016688:	da0f      	bge.n	80166aa <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801668a:	78fb      	ldrb	r3, [r7, #3]
 801668c:	f003 020f 	and.w	r2, r3, #15
 8016690:	4613      	mov	r3, r2
 8016692:	00db      	lsls	r3, r3, #3
 8016694:	4413      	add	r3, r2
 8016696:	009b      	lsls	r3, r3, #2
 8016698:	3310      	adds	r3, #16
 801669a:	687a      	ldr	r2, [r7, #4]
 801669c:	4413      	add	r3, r2
 801669e:	3304      	adds	r3, #4
 80166a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80166a2:	68fb      	ldr	r3, [r7, #12]
 80166a4:	2201      	movs	r2, #1
 80166a6:	705a      	strb	r2, [r3, #1]
 80166a8:	e00f      	b.n	80166ca <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80166aa:	78fb      	ldrb	r3, [r7, #3]
 80166ac:	f003 020f 	and.w	r2, r3, #15
 80166b0:	4613      	mov	r3, r2
 80166b2:	00db      	lsls	r3, r3, #3
 80166b4:	4413      	add	r3, r2
 80166b6:	009b      	lsls	r3, r3, #2
 80166b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80166bc:	687a      	ldr	r2, [r7, #4]
 80166be:	4413      	add	r3, r2
 80166c0:	3304      	adds	r3, #4
 80166c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80166c4:	68fb      	ldr	r3, [r7, #12]
 80166c6:	2200      	movs	r2, #0
 80166c8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80166ca:	78fb      	ldrb	r3, [r7, #3]
 80166cc:	f003 030f 	and.w	r3, r3, #15
 80166d0:	b2da      	uxtb	r2, r3
 80166d2:	68fb      	ldr	r3, [r7, #12]
 80166d4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80166dc:	2b01      	cmp	r3, #1
 80166de:	d101      	bne.n	80166e4 <HAL_PCD_EP_Close+0x6e>
 80166e0:	2302      	movs	r3, #2
 80166e2:	e00e      	b.n	8016702 <HAL_PCD_EP_Close+0x8c>
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	2201      	movs	r2, #1
 80166e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	681b      	ldr	r3, [r3, #0]
 80166f0:	68f9      	ldr	r1, [r7, #12]
 80166f2:	4618      	mov	r0, r3
 80166f4:	f004 fcfc 	bl	801b0f0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	2200      	movs	r2, #0
 80166fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8016700:	2300      	movs	r3, #0
}
 8016702:	4618      	mov	r0, r3
 8016704:	3710      	adds	r7, #16
 8016706:	46bd      	mov	sp, r7
 8016708:	bd80      	pop	{r7, pc}

0801670a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 801670a:	b580      	push	{r7, lr}
 801670c:	b086      	sub	sp, #24
 801670e:	af00      	add	r7, sp, #0
 8016710:	60f8      	str	r0, [r7, #12]
 8016712:	607a      	str	r2, [r7, #4]
 8016714:	603b      	str	r3, [r7, #0]
 8016716:	460b      	mov	r3, r1
 8016718:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801671a:	7afb      	ldrb	r3, [r7, #11]
 801671c:	f003 020f 	and.w	r2, r3, #15
 8016720:	4613      	mov	r3, r2
 8016722:	00db      	lsls	r3, r3, #3
 8016724:	4413      	add	r3, r2
 8016726:	009b      	lsls	r3, r3, #2
 8016728:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 801672c:	68fa      	ldr	r2, [r7, #12]
 801672e:	4413      	add	r3, r2
 8016730:	3304      	adds	r3, #4
 8016732:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8016734:	697b      	ldr	r3, [r7, #20]
 8016736:	687a      	ldr	r2, [r7, #4]
 8016738:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 801673a:	697b      	ldr	r3, [r7, #20]
 801673c:	683a      	ldr	r2, [r7, #0]
 801673e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8016740:	697b      	ldr	r3, [r7, #20]
 8016742:	2200      	movs	r2, #0
 8016744:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8016746:	697b      	ldr	r3, [r7, #20]
 8016748:	2200      	movs	r2, #0
 801674a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 801674c:	7afb      	ldrb	r3, [r7, #11]
 801674e:	f003 030f 	and.w	r3, r3, #15
 8016752:	b2da      	uxtb	r2, r3
 8016754:	697b      	ldr	r3, [r7, #20]
 8016756:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8016758:	68fb      	ldr	r3, [r7, #12]
 801675a:	681b      	ldr	r3, [r3, #0]
 801675c:	6979      	ldr	r1, [r7, #20]
 801675e:	4618      	mov	r0, r3
 8016760:	f004 fda2 	bl	801b2a8 <USB_EPStartXfer>

  return HAL_OK;
 8016764:	2300      	movs	r3, #0
}
 8016766:	4618      	mov	r0, r3
 8016768:	3718      	adds	r7, #24
 801676a:	46bd      	mov	sp, r7
 801676c:	bd80      	pop	{r7, pc}

0801676e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 801676e:	b480      	push	{r7}
 8016770:	b083      	sub	sp, #12
 8016772:	af00      	add	r7, sp, #0
 8016774:	6078      	str	r0, [r7, #4]
 8016776:	460b      	mov	r3, r1
 8016778:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 801677a:	78fb      	ldrb	r3, [r7, #3]
 801677c:	f003 020f 	and.w	r2, r3, #15
 8016780:	6879      	ldr	r1, [r7, #4]
 8016782:	4613      	mov	r3, r2
 8016784:	00db      	lsls	r3, r3, #3
 8016786:	4413      	add	r3, r2
 8016788:	009b      	lsls	r3, r3, #2
 801678a:	440b      	add	r3, r1
 801678c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8016790:	681b      	ldr	r3, [r3, #0]
}
 8016792:	4618      	mov	r0, r3
 8016794:	370c      	adds	r7, #12
 8016796:	46bd      	mov	sp, r7
 8016798:	f85d 7b04 	ldr.w	r7, [sp], #4
 801679c:	4770      	bx	lr

0801679e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 801679e:	b580      	push	{r7, lr}
 80167a0:	b086      	sub	sp, #24
 80167a2:	af00      	add	r7, sp, #0
 80167a4:	60f8      	str	r0, [r7, #12]
 80167a6:	607a      	str	r2, [r7, #4]
 80167a8:	603b      	str	r3, [r7, #0]
 80167aa:	460b      	mov	r3, r1
 80167ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80167ae:	7afb      	ldrb	r3, [r7, #11]
 80167b0:	f003 020f 	and.w	r2, r3, #15
 80167b4:	4613      	mov	r3, r2
 80167b6:	00db      	lsls	r3, r3, #3
 80167b8:	4413      	add	r3, r2
 80167ba:	009b      	lsls	r3, r3, #2
 80167bc:	3310      	adds	r3, #16
 80167be:	68fa      	ldr	r2, [r7, #12]
 80167c0:	4413      	add	r3, r2
 80167c2:	3304      	adds	r3, #4
 80167c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80167c6:	697b      	ldr	r3, [r7, #20]
 80167c8:	687a      	ldr	r2, [r7, #4]
 80167ca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80167cc:	697b      	ldr	r3, [r7, #20]
 80167ce:	683a      	ldr	r2, [r7, #0]
 80167d0:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80167d2:	697b      	ldr	r3, [r7, #20]
 80167d4:	2200      	movs	r2, #0
 80167d6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80167d8:	697b      	ldr	r3, [r7, #20]
 80167da:	2201      	movs	r2, #1
 80167dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80167de:	7afb      	ldrb	r3, [r7, #11]
 80167e0:	f003 030f 	and.w	r3, r3, #15
 80167e4:	b2da      	uxtb	r2, r3
 80167e6:	697b      	ldr	r3, [r7, #20]
 80167e8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80167ea:	68fb      	ldr	r3, [r7, #12]
 80167ec:	681b      	ldr	r3, [r3, #0]
 80167ee:	6979      	ldr	r1, [r7, #20]
 80167f0:	4618      	mov	r0, r3
 80167f2:	f004 fd59 	bl	801b2a8 <USB_EPStartXfer>

  return HAL_OK;
 80167f6:	2300      	movs	r3, #0
}
 80167f8:	4618      	mov	r0, r3
 80167fa:	3718      	adds	r7, #24
 80167fc:	46bd      	mov	sp, r7
 80167fe:	bd80      	pop	{r7, pc}

08016800 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8016800:	b580      	push	{r7, lr}
 8016802:	b084      	sub	sp, #16
 8016804:	af00      	add	r7, sp, #0
 8016806:	6078      	str	r0, [r7, #4]
 8016808:	460b      	mov	r3, r1
 801680a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 801680c:	78fb      	ldrb	r3, [r7, #3]
 801680e:	f003 030f 	and.w	r3, r3, #15
 8016812:	687a      	ldr	r2, [r7, #4]
 8016814:	7912      	ldrb	r2, [r2, #4]
 8016816:	4293      	cmp	r3, r2
 8016818:	d901      	bls.n	801681e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 801681a:	2301      	movs	r3, #1
 801681c:	e04e      	b.n	80168bc <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 801681e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016822:	2b00      	cmp	r3, #0
 8016824:	da0f      	bge.n	8016846 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8016826:	78fb      	ldrb	r3, [r7, #3]
 8016828:	f003 020f 	and.w	r2, r3, #15
 801682c:	4613      	mov	r3, r2
 801682e:	00db      	lsls	r3, r3, #3
 8016830:	4413      	add	r3, r2
 8016832:	009b      	lsls	r3, r3, #2
 8016834:	3310      	adds	r3, #16
 8016836:	687a      	ldr	r2, [r7, #4]
 8016838:	4413      	add	r3, r2
 801683a:	3304      	adds	r3, #4
 801683c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 801683e:	68fb      	ldr	r3, [r7, #12]
 8016840:	2201      	movs	r2, #1
 8016842:	705a      	strb	r2, [r3, #1]
 8016844:	e00d      	b.n	8016862 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8016846:	78fa      	ldrb	r2, [r7, #3]
 8016848:	4613      	mov	r3, r2
 801684a:	00db      	lsls	r3, r3, #3
 801684c:	4413      	add	r3, r2
 801684e:	009b      	lsls	r3, r3, #2
 8016850:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8016854:	687a      	ldr	r2, [r7, #4]
 8016856:	4413      	add	r3, r2
 8016858:	3304      	adds	r3, #4
 801685a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 801685c:	68fb      	ldr	r3, [r7, #12]
 801685e:	2200      	movs	r2, #0
 8016860:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	2201      	movs	r2, #1
 8016866:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8016868:	78fb      	ldrb	r3, [r7, #3]
 801686a:	f003 030f 	and.w	r3, r3, #15
 801686e:	b2da      	uxtb	r2, r3
 8016870:	68fb      	ldr	r3, [r7, #12]
 8016872:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 801687a:	2b01      	cmp	r3, #1
 801687c:	d101      	bne.n	8016882 <HAL_PCD_EP_SetStall+0x82>
 801687e:	2302      	movs	r3, #2
 8016880:	e01c      	b.n	80168bc <HAL_PCD_EP_SetStall+0xbc>
 8016882:	687b      	ldr	r3, [r7, #4]
 8016884:	2201      	movs	r2, #1
 8016886:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	681b      	ldr	r3, [r3, #0]
 801688e:	68f9      	ldr	r1, [r7, #12]
 8016890:	4618      	mov	r0, r3
 8016892:	f005 f87d 	bl	801b990 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8016896:	78fb      	ldrb	r3, [r7, #3]
 8016898:	f003 030f 	and.w	r3, r3, #15
 801689c:	2b00      	cmp	r3, #0
 801689e:	d108      	bne.n	80168b2 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	681a      	ldr	r2, [r3, #0]
 80168a4:	687b      	ldr	r3, [r7, #4]
 80168a6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80168aa:	4619      	mov	r1, r3
 80168ac:	4610      	mov	r0, r2
 80168ae:	f005 fa6f 	bl	801bd90 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80168b2:	687b      	ldr	r3, [r7, #4]
 80168b4:	2200      	movs	r2, #0
 80168b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80168ba:	2300      	movs	r3, #0
}
 80168bc:	4618      	mov	r0, r3
 80168be:	3710      	adds	r7, #16
 80168c0:	46bd      	mov	sp, r7
 80168c2:	bd80      	pop	{r7, pc}

080168c4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b084      	sub	sp, #16
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	6078      	str	r0, [r7, #4]
 80168cc:	460b      	mov	r3, r1
 80168ce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80168d0:	78fb      	ldrb	r3, [r7, #3]
 80168d2:	f003 030f 	and.w	r3, r3, #15
 80168d6:	687a      	ldr	r2, [r7, #4]
 80168d8:	7912      	ldrb	r2, [r2, #4]
 80168da:	4293      	cmp	r3, r2
 80168dc:	d901      	bls.n	80168e2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80168de:	2301      	movs	r3, #1
 80168e0:	e042      	b.n	8016968 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80168e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	da0f      	bge.n	801690a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80168ea:	78fb      	ldrb	r3, [r7, #3]
 80168ec:	f003 020f 	and.w	r2, r3, #15
 80168f0:	4613      	mov	r3, r2
 80168f2:	00db      	lsls	r3, r3, #3
 80168f4:	4413      	add	r3, r2
 80168f6:	009b      	lsls	r3, r3, #2
 80168f8:	3310      	adds	r3, #16
 80168fa:	687a      	ldr	r2, [r7, #4]
 80168fc:	4413      	add	r3, r2
 80168fe:	3304      	adds	r3, #4
 8016900:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8016902:	68fb      	ldr	r3, [r7, #12]
 8016904:	2201      	movs	r2, #1
 8016906:	705a      	strb	r2, [r3, #1]
 8016908:	e00f      	b.n	801692a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801690a:	78fb      	ldrb	r3, [r7, #3]
 801690c:	f003 020f 	and.w	r2, r3, #15
 8016910:	4613      	mov	r3, r2
 8016912:	00db      	lsls	r3, r3, #3
 8016914:	4413      	add	r3, r2
 8016916:	009b      	lsls	r3, r3, #2
 8016918:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 801691c:	687a      	ldr	r2, [r7, #4]
 801691e:	4413      	add	r3, r2
 8016920:	3304      	adds	r3, #4
 8016922:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8016924:	68fb      	ldr	r3, [r7, #12]
 8016926:	2200      	movs	r2, #0
 8016928:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 801692a:	68fb      	ldr	r3, [r7, #12]
 801692c:	2200      	movs	r2, #0
 801692e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8016930:	78fb      	ldrb	r3, [r7, #3]
 8016932:	f003 030f 	and.w	r3, r3, #15
 8016936:	b2da      	uxtb	r2, r3
 8016938:	68fb      	ldr	r3, [r7, #12]
 801693a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8016942:	2b01      	cmp	r3, #1
 8016944:	d101      	bne.n	801694a <HAL_PCD_EP_ClrStall+0x86>
 8016946:	2302      	movs	r3, #2
 8016948:	e00e      	b.n	8016968 <HAL_PCD_EP_ClrStall+0xa4>
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	2201      	movs	r2, #1
 801694e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8016952:	687b      	ldr	r3, [r7, #4]
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	68f9      	ldr	r1, [r7, #12]
 8016958:	4618      	mov	r0, r3
 801695a:	f005 f887 	bl	801ba6c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	2200      	movs	r2, #0
 8016962:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8016966:	2300      	movs	r3, #0
}
 8016968:	4618      	mov	r0, r3
 801696a:	3710      	adds	r7, #16
 801696c:	46bd      	mov	sp, r7
 801696e:	bd80      	pop	{r7, pc}

08016970 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8016970:	b580      	push	{r7, lr}
 8016972:	b084      	sub	sp, #16
 8016974:	af00      	add	r7, sp, #0
 8016976:	6078      	str	r0, [r7, #4]
 8016978:	460b      	mov	r3, r1
 801697a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 801697c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016980:	2b00      	cmp	r3, #0
 8016982:	da0c      	bge.n	801699e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8016984:	78fb      	ldrb	r3, [r7, #3]
 8016986:	f003 020f 	and.w	r2, r3, #15
 801698a:	4613      	mov	r3, r2
 801698c:	00db      	lsls	r3, r3, #3
 801698e:	4413      	add	r3, r2
 8016990:	009b      	lsls	r3, r3, #2
 8016992:	3310      	adds	r3, #16
 8016994:	687a      	ldr	r2, [r7, #4]
 8016996:	4413      	add	r3, r2
 8016998:	3304      	adds	r3, #4
 801699a:	60fb      	str	r3, [r7, #12]
 801699c:	e00c      	b.n	80169b8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801699e:	78fb      	ldrb	r3, [r7, #3]
 80169a0:	f003 020f 	and.w	r2, r3, #15
 80169a4:	4613      	mov	r3, r2
 80169a6:	00db      	lsls	r3, r3, #3
 80169a8:	4413      	add	r3, r2
 80169aa:	009b      	lsls	r3, r3, #2
 80169ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80169b0:	687a      	ldr	r2, [r7, #4]
 80169b2:	4413      	add	r3, r2
 80169b4:	3304      	adds	r3, #4
 80169b6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80169b8:	687b      	ldr	r3, [r7, #4]
 80169ba:	681b      	ldr	r3, [r3, #0]
 80169bc:	68f9      	ldr	r1, [r7, #12]
 80169be:	4618      	mov	r0, r3
 80169c0:	f004 feaa 	bl	801b718 <USB_EPStopXfer>
 80169c4:	4603      	mov	r3, r0
 80169c6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80169c8:	7afb      	ldrb	r3, [r7, #11]
}
 80169ca:	4618      	mov	r0, r3
 80169cc:	3710      	adds	r7, #16
 80169ce:	46bd      	mov	sp, r7
 80169d0:	bd80      	pop	{r7, pc}

080169d2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80169d2:	b580      	push	{r7, lr}
 80169d4:	b088      	sub	sp, #32
 80169d6:	af00      	add	r7, sp, #0
 80169d8:	6078      	str	r0, [r7, #4]
 80169da:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	681b      	ldr	r3, [r3, #0]
 80169e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80169e2:	697b      	ldr	r3, [r7, #20]
 80169e4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80169e6:	683a      	ldr	r2, [r7, #0]
 80169e8:	4613      	mov	r3, r2
 80169ea:	00db      	lsls	r3, r3, #3
 80169ec:	4413      	add	r3, r2
 80169ee:	009b      	lsls	r3, r3, #2
 80169f0:	3310      	adds	r3, #16
 80169f2:	687a      	ldr	r2, [r7, #4]
 80169f4:	4413      	add	r3, r2
 80169f6:	3304      	adds	r3, #4
 80169f8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	695a      	ldr	r2, [r3, #20]
 80169fe:	68fb      	ldr	r3, [r7, #12]
 8016a00:	691b      	ldr	r3, [r3, #16]
 8016a02:	429a      	cmp	r2, r3
 8016a04:	d901      	bls.n	8016a0a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8016a06:	2301      	movs	r3, #1
 8016a08:	e067      	b.n	8016ada <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8016a0a:	68fb      	ldr	r3, [r7, #12]
 8016a0c:	691a      	ldr	r2, [r3, #16]
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	695b      	ldr	r3, [r3, #20]
 8016a12:	1ad3      	subs	r3, r2, r3
 8016a14:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8016a16:	68fb      	ldr	r3, [r7, #12]
 8016a18:	689b      	ldr	r3, [r3, #8]
 8016a1a:	69fa      	ldr	r2, [r7, #28]
 8016a1c:	429a      	cmp	r2, r3
 8016a1e:	d902      	bls.n	8016a26 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8016a20:	68fb      	ldr	r3, [r7, #12]
 8016a22:	689b      	ldr	r3, [r3, #8]
 8016a24:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8016a26:	69fb      	ldr	r3, [r7, #28]
 8016a28:	3303      	adds	r3, #3
 8016a2a:	089b      	lsrs	r3, r3, #2
 8016a2c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8016a2e:	e026      	b.n	8016a7e <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	691a      	ldr	r2, [r3, #16]
 8016a34:	68fb      	ldr	r3, [r7, #12]
 8016a36:	695b      	ldr	r3, [r3, #20]
 8016a38:	1ad3      	subs	r3, r2, r3
 8016a3a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8016a3c:	68fb      	ldr	r3, [r7, #12]
 8016a3e:	689b      	ldr	r3, [r3, #8]
 8016a40:	69fa      	ldr	r2, [r7, #28]
 8016a42:	429a      	cmp	r2, r3
 8016a44:	d902      	bls.n	8016a4c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8016a46:	68fb      	ldr	r3, [r7, #12]
 8016a48:	689b      	ldr	r3, [r3, #8]
 8016a4a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8016a4c:	69fb      	ldr	r3, [r7, #28]
 8016a4e:	3303      	adds	r3, #3
 8016a50:	089b      	lsrs	r3, r3, #2
 8016a52:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8016a54:	68fb      	ldr	r3, [r7, #12]
 8016a56:	68d9      	ldr	r1, [r3, #12]
 8016a58:	683b      	ldr	r3, [r7, #0]
 8016a5a:	b2da      	uxtb	r2, r3
 8016a5c:	69fb      	ldr	r3, [r7, #28]
 8016a5e:	b29b      	uxth	r3, r3
 8016a60:	6978      	ldr	r0, [r7, #20]
 8016a62:	f004 ff03 	bl	801b86c <USB_WritePacket>

    ep->xfer_buff  += len;
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	68da      	ldr	r2, [r3, #12]
 8016a6a:	69fb      	ldr	r3, [r7, #28]
 8016a6c:	441a      	add	r2, r3
 8016a6e:	68fb      	ldr	r3, [r7, #12]
 8016a70:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8016a72:	68fb      	ldr	r3, [r7, #12]
 8016a74:	695a      	ldr	r2, [r3, #20]
 8016a76:	69fb      	ldr	r3, [r7, #28]
 8016a78:	441a      	add	r2, r3
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8016a7e:	683b      	ldr	r3, [r7, #0]
 8016a80:	015a      	lsls	r2, r3, #5
 8016a82:	693b      	ldr	r3, [r7, #16]
 8016a84:	4413      	add	r3, r2
 8016a86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8016a8a:	699b      	ldr	r3, [r3, #24]
 8016a8c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8016a8e:	69ba      	ldr	r2, [r7, #24]
 8016a90:	429a      	cmp	r2, r3
 8016a92:	d809      	bhi.n	8016aa8 <PCD_WriteEmptyTxFifo+0xd6>
 8016a94:	68fb      	ldr	r3, [r7, #12]
 8016a96:	695a      	ldr	r2, [r3, #20]
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8016a9c:	429a      	cmp	r2, r3
 8016a9e:	d203      	bcs.n	8016aa8 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8016aa0:	68fb      	ldr	r3, [r7, #12]
 8016aa2:	691b      	ldr	r3, [r3, #16]
 8016aa4:	2b00      	cmp	r3, #0
 8016aa6:	d1c3      	bne.n	8016a30 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8016aa8:	68fb      	ldr	r3, [r7, #12]
 8016aaa:	691a      	ldr	r2, [r3, #16]
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	695b      	ldr	r3, [r3, #20]
 8016ab0:	429a      	cmp	r2, r3
 8016ab2:	d811      	bhi.n	8016ad8 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8016ab4:	683b      	ldr	r3, [r7, #0]
 8016ab6:	f003 030f 	and.w	r3, r3, #15
 8016aba:	2201      	movs	r2, #1
 8016abc:	fa02 f303 	lsl.w	r3, r2, r3
 8016ac0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8016ac2:	693b      	ldr	r3, [r7, #16]
 8016ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8016ac8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016aca:	68bb      	ldr	r3, [r7, #8]
 8016acc:	43db      	mvns	r3, r3
 8016ace:	6939      	ldr	r1, [r7, #16]
 8016ad0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8016ad4:	4013      	ands	r3, r2
 8016ad6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8016ad8:	2300      	movs	r3, #0
}
 8016ada:	4618      	mov	r0, r3
 8016adc:	3720      	adds	r7, #32
 8016ade:	46bd      	mov	sp, r7
 8016ae0:	bd80      	pop	{r7, pc}
	...

08016ae4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8016ae4:	b580      	push	{r7, lr}
 8016ae6:	b086      	sub	sp, #24
 8016ae8:	af00      	add	r7, sp, #0
 8016aea:	6078      	str	r0, [r7, #4]
 8016aec:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	681b      	ldr	r3, [r3, #0]
 8016af2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016af4:	697b      	ldr	r3, [r7, #20]
 8016af6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8016af8:	697b      	ldr	r3, [r7, #20]
 8016afa:	333c      	adds	r3, #60	@ 0x3c
 8016afc:	3304      	adds	r3, #4
 8016afe:	681b      	ldr	r3, [r3, #0]
 8016b00:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8016b02:	683b      	ldr	r3, [r7, #0]
 8016b04:	015a      	lsls	r2, r3, #5
 8016b06:	693b      	ldr	r3, [r7, #16]
 8016b08:	4413      	add	r3, r2
 8016b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016b0e:	689b      	ldr	r3, [r3, #8]
 8016b10:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8016b12:	68fb      	ldr	r3, [r7, #12]
 8016b14:	4a19      	ldr	r2, [pc, #100]	@ (8016b7c <PCD_EP_OutXfrComplete_int+0x98>)
 8016b16:	4293      	cmp	r3, r2
 8016b18:	d124      	bne.n	8016b64 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8016b1a:	68bb      	ldr	r3, [r7, #8]
 8016b1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d00a      	beq.n	8016b3a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8016b24:	683b      	ldr	r3, [r7, #0]
 8016b26:	015a      	lsls	r2, r3, #5
 8016b28:	693b      	ldr	r3, [r7, #16]
 8016b2a:	4413      	add	r3, r2
 8016b2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016b30:	461a      	mov	r2, r3
 8016b32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016b36:	6093      	str	r3, [r2, #8]
 8016b38:	e01a      	b.n	8016b70 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8016b3a:	68bb      	ldr	r3, [r7, #8]
 8016b3c:	f003 0320 	and.w	r3, r3, #32
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d008      	beq.n	8016b56 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8016b44:	683b      	ldr	r3, [r7, #0]
 8016b46:	015a      	lsls	r2, r3, #5
 8016b48:	693b      	ldr	r3, [r7, #16]
 8016b4a:	4413      	add	r3, r2
 8016b4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016b50:	461a      	mov	r2, r3
 8016b52:	2320      	movs	r3, #32
 8016b54:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8016b56:	683b      	ldr	r3, [r7, #0]
 8016b58:	b2db      	uxtb	r3, r3
 8016b5a:	4619      	mov	r1, r3
 8016b5c:	6878      	ldr	r0, [r7, #4]
 8016b5e:	f007 fbd3 	bl	801e308 <HAL_PCD_DataOutStageCallback>
 8016b62:	e005      	b.n	8016b70 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8016b64:	683b      	ldr	r3, [r7, #0]
 8016b66:	b2db      	uxtb	r3, r3
 8016b68:	4619      	mov	r1, r3
 8016b6a:	6878      	ldr	r0, [r7, #4]
 8016b6c:	f007 fbcc 	bl	801e308 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8016b70:	2300      	movs	r3, #0
}
 8016b72:	4618      	mov	r0, r3
 8016b74:	3718      	adds	r7, #24
 8016b76:	46bd      	mov	sp, r7
 8016b78:	bd80      	pop	{r7, pc}
 8016b7a:	bf00      	nop
 8016b7c:	4f54310a 	.word	0x4f54310a

08016b80 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8016b80:	b580      	push	{r7, lr}
 8016b82:	b086      	sub	sp, #24
 8016b84:	af00      	add	r7, sp, #0
 8016b86:	6078      	str	r0, [r7, #4]
 8016b88:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8016b8a:	687b      	ldr	r3, [r7, #4]
 8016b8c:	681b      	ldr	r3, [r3, #0]
 8016b8e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8016b90:	697b      	ldr	r3, [r7, #20]
 8016b92:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8016b94:	697b      	ldr	r3, [r7, #20]
 8016b96:	333c      	adds	r3, #60	@ 0x3c
 8016b98:	3304      	adds	r3, #4
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8016b9e:	683b      	ldr	r3, [r7, #0]
 8016ba0:	015a      	lsls	r2, r3, #5
 8016ba2:	693b      	ldr	r3, [r7, #16]
 8016ba4:	4413      	add	r3, r2
 8016ba6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016baa:	689b      	ldr	r3, [r3, #8]
 8016bac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8016bae:	68fb      	ldr	r3, [r7, #12]
 8016bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8016be4 <PCD_EP_OutSetupPacket_int+0x64>)
 8016bb2:	4293      	cmp	r3, r2
 8016bb4:	d90e      	bls.n	8016bd4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8016bb6:	68bb      	ldr	r3, [r7, #8]
 8016bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8016bbc:	2b00      	cmp	r3, #0
 8016bbe:	d009      	beq.n	8016bd4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8016bc0:	683b      	ldr	r3, [r7, #0]
 8016bc2:	015a      	lsls	r2, r3, #5
 8016bc4:	693b      	ldr	r3, [r7, #16]
 8016bc6:	4413      	add	r3, r2
 8016bc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8016bcc:	461a      	mov	r2, r3
 8016bce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8016bd2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8016bd4:	6878      	ldr	r0, [r7, #4]
 8016bd6:	f007 fb85 	bl	801e2e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8016bda:	2300      	movs	r3, #0
}
 8016bdc:	4618      	mov	r0, r3
 8016bde:	3718      	adds	r7, #24
 8016be0:	46bd      	mov	sp, r7
 8016be2:	bd80      	pop	{r7, pc}
 8016be4:	4f54300a 	.word	0x4f54300a

08016be8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8016be8:	b480      	push	{r7}
 8016bea:	b085      	sub	sp, #20
 8016bec:	af00      	add	r7, sp, #0
 8016bee:	6078      	str	r0, [r7, #4]
 8016bf0:	460b      	mov	r3, r1
 8016bf2:	70fb      	strb	r3, [r7, #3]
 8016bf4:	4613      	mov	r3, r2
 8016bf6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	681b      	ldr	r3, [r3, #0]
 8016bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016bfe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8016c00:	78fb      	ldrb	r3, [r7, #3]
 8016c02:	2b00      	cmp	r3, #0
 8016c04:	d107      	bne.n	8016c16 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8016c06:	883b      	ldrh	r3, [r7, #0]
 8016c08:	0419      	lsls	r1, r3, #16
 8016c0a:	687b      	ldr	r3, [r7, #4]
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	68ba      	ldr	r2, [r7, #8]
 8016c10:	430a      	orrs	r2, r1
 8016c12:	629a      	str	r2, [r3, #40]	@ 0x28
 8016c14:	e028      	b.n	8016c68 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8016c16:	687b      	ldr	r3, [r7, #4]
 8016c18:	681b      	ldr	r3, [r3, #0]
 8016c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016c1c:	0c1b      	lsrs	r3, r3, #16
 8016c1e:	68ba      	ldr	r2, [r7, #8]
 8016c20:	4413      	add	r3, r2
 8016c22:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8016c24:	2300      	movs	r3, #0
 8016c26:	73fb      	strb	r3, [r7, #15]
 8016c28:	e00d      	b.n	8016c46 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8016c2a:	687b      	ldr	r3, [r7, #4]
 8016c2c:	681a      	ldr	r2, [r3, #0]
 8016c2e:	7bfb      	ldrb	r3, [r7, #15]
 8016c30:	3340      	adds	r3, #64	@ 0x40
 8016c32:	009b      	lsls	r3, r3, #2
 8016c34:	4413      	add	r3, r2
 8016c36:	685b      	ldr	r3, [r3, #4]
 8016c38:	0c1b      	lsrs	r3, r3, #16
 8016c3a:	68ba      	ldr	r2, [r7, #8]
 8016c3c:	4413      	add	r3, r2
 8016c3e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8016c40:	7bfb      	ldrb	r3, [r7, #15]
 8016c42:	3301      	adds	r3, #1
 8016c44:	73fb      	strb	r3, [r7, #15]
 8016c46:	7bfa      	ldrb	r2, [r7, #15]
 8016c48:	78fb      	ldrb	r3, [r7, #3]
 8016c4a:	3b01      	subs	r3, #1
 8016c4c:	429a      	cmp	r2, r3
 8016c4e:	d3ec      	bcc.n	8016c2a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8016c50:	883b      	ldrh	r3, [r7, #0]
 8016c52:	0418      	lsls	r0, r3, #16
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	6819      	ldr	r1, [r3, #0]
 8016c58:	78fb      	ldrb	r3, [r7, #3]
 8016c5a:	3b01      	subs	r3, #1
 8016c5c:	68ba      	ldr	r2, [r7, #8]
 8016c5e:	4302      	orrs	r2, r0
 8016c60:	3340      	adds	r3, #64	@ 0x40
 8016c62:	009b      	lsls	r3, r3, #2
 8016c64:	440b      	add	r3, r1
 8016c66:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8016c68:	2300      	movs	r3, #0
}
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	3714      	adds	r7, #20
 8016c6e:	46bd      	mov	sp, r7
 8016c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c74:	4770      	bx	lr

08016c76 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8016c76:	b480      	push	{r7}
 8016c78:	b083      	sub	sp, #12
 8016c7a:	af00      	add	r7, sp, #0
 8016c7c:	6078      	str	r0, [r7, #4]
 8016c7e:	460b      	mov	r3, r1
 8016c80:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	681b      	ldr	r3, [r3, #0]
 8016c86:	887a      	ldrh	r2, [r7, #2]
 8016c88:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8016c8a:	2300      	movs	r3, #0
}
 8016c8c:	4618      	mov	r0, r3
 8016c8e:	370c      	adds	r7, #12
 8016c90:	46bd      	mov	sp, r7
 8016c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c96:	4770      	bx	lr

08016c98 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8016c98:	b480      	push	{r7}
 8016c9a:	b085      	sub	sp, #20
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8016ca0:	687b      	ldr	r3, [r7, #4]
 8016ca2:	681b      	ldr	r3, [r3, #0]
 8016ca4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	2201      	movs	r2, #1
 8016caa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8016cae:	687b      	ldr	r3, [r7, #4]
 8016cb0:	2200      	movs	r2, #0
 8016cb2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8016cb6:	68fb      	ldr	r3, [r7, #12]
 8016cb8:	699b      	ldr	r3, [r3, #24]
 8016cba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8016cbe:	68fb      	ldr	r3, [r7, #12]
 8016cc0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8016cc2:	68fb      	ldr	r3, [r7, #12]
 8016cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016cc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8016cca:	f043 0303 	orr.w	r3, r3, #3
 8016cce:	68fa      	ldr	r2, [r7, #12]
 8016cd0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8016cd2:	2300      	movs	r3, #0
}
 8016cd4:	4618      	mov	r0, r3
 8016cd6:	3714      	adds	r7, #20
 8016cd8:	46bd      	mov	sp, r7
 8016cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cde:	4770      	bx	lr

08016ce0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8016ce0:	b480      	push	{r7}
 8016ce2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8016ce4:	4b04      	ldr	r3, [pc, #16]	@ (8016cf8 <HAL_PWREx_GetVoltageRange+0x18>)
 8016ce6:	681b      	ldr	r3, [r3, #0]
 8016ce8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8016cec:	4618      	mov	r0, r3
 8016cee:	46bd      	mov	sp, r7
 8016cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016cf4:	4770      	bx	lr
 8016cf6:	bf00      	nop
 8016cf8:	40007000 	.word	0x40007000

08016cfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8016cfc:	b480      	push	{r7}
 8016cfe:	b085      	sub	sp, #20
 8016d00:	af00      	add	r7, sp, #0
 8016d02:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8016d04:	687b      	ldr	r3, [r7, #4]
 8016d06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016d0a:	d130      	bne.n	8016d6e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8016d0c:	4b23      	ldr	r3, [pc, #140]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d0e:	681b      	ldr	r3, [r3, #0]
 8016d10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8016d14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016d18:	d038      	beq.n	8016d8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8016d1a:	4b20      	ldr	r3, [pc, #128]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d1c:	681b      	ldr	r3, [r3, #0]
 8016d1e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8016d22:	4a1e      	ldr	r2, [pc, #120]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8016d28:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8016d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8016da0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8016d2c:	681b      	ldr	r3, [r3, #0]
 8016d2e:	2232      	movs	r2, #50	@ 0x32
 8016d30:	fb02 f303 	mul.w	r3, r2, r3
 8016d34:	4a1b      	ldr	r2, [pc, #108]	@ (8016da4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8016d36:	fba2 2303 	umull	r2, r3, r2, r3
 8016d3a:	0c9b      	lsrs	r3, r3, #18
 8016d3c:	3301      	adds	r3, #1
 8016d3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8016d40:	e002      	b.n	8016d48 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8016d42:	68fb      	ldr	r3, [r7, #12]
 8016d44:	3b01      	subs	r3, #1
 8016d46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8016d48:	4b14      	ldr	r3, [pc, #80]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d4a:	695b      	ldr	r3, [r3, #20]
 8016d4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8016d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016d54:	d102      	bne.n	8016d5c <HAL_PWREx_ControlVoltageScaling+0x60>
 8016d56:	68fb      	ldr	r3, [r7, #12]
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d1f2      	bne.n	8016d42 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8016d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d5e:	695b      	ldr	r3, [r3, #20]
 8016d60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8016d64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016d68:	d110      	bne.n	8016d8c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8016d6a:	2303      	movs	r3, #3
 8016d6c:	e00f      	b.n	8016d8e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8016d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d70:	681b      	ldr	r3, [r3, #0]
 8016d72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8016d76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016d7a:	d007      	beq.n	8016d8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8016d7c:	4b07      	ldr	r3, [pc, #28]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8016d84:	4a05      	ldr	r2, [pc, #20]	@ (8016d9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8016d86:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8016d8a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8016d8c:	2300      	movs	r3, #0
}
 8016d8e:	4618      	mov	r0, r3
 8016d90:	3714      	adds	r7, #20
 8016d92:	46bd      	mov	sp, r7
 8016d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d98:	4770      	bx	lr
 8016d9a:	bf00      	nop
 8016d9c:	40007000 	.word	0x40007000
 8016da0:	20000000 	.word	0x20000000
 8016da4:	431bde83 	.word	0x431bde83

08016da8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8016da8:	b480      	push	{r7}
 8016daa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8016dac:	4b05      	ldr	r3, [pc, #20]	@ (8016dc4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8016dae:	685b      	ldr	r3, [r3, #4]
 8016db0:	4a04      	ldr	r2, [pc, #16]	@ (8016dc4 <HAL_PWREx_EnableVddUSB+0x1c>)
 8016db2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8016db6:	6053      	str	r3, [r2, #4]
}
 8016db8:	bf00      	nop
 8016dba:	46bd      	mov	sp, r7
 8016dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016dc0:	4770      	bx	lr
 8016dc2:	bf00      	nop
 8016dc4:	40007000 	.word	0x40007000

08016dc8 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8016dc8:	b480      	push	{r7}
 8016dca:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8016dcc:	4b05      	ldr	r3, [pc, #20]	@ (8016de4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8016dce:	685b      	ldr	r3, [r3, #4]
 8016dd0:	4a04      	ldr	r2, [pc, #16]	@ (8016de4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8016dd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8016dd6:	6053      	str	r3, [r2, #4]
}
 8016dd8:	bf00      	nop
 8016dda:	46bd      	mov	sp, r7
 8016ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016de0:	4770      	bx	lr
 8016de2:	bf00      	nop
 8016de4:	40007000 	.word	0x40007000

08016de8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8016de8:	b580      	push	{r7, lr}
 8016dea:	b086      	sub	sp, #24
 8016dec:	af02      	add	r7, sp, #8
 8016dee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8016df0:	f7fc fae6 	bl	80133c0 <HAL_GetTick>
 8016df4:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8016df6:	687b      	ldr	r3, [r7, #4]
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d101      	bne.n	8016e00 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8016dfc:	2301      	movs	r3, #1
 8016dfe:	e069      	b.n	8016ed4 <HAL_QSPI_Init+0xec>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8016e00:	687b      	ldr	r3, [r7, #4]
 8016e02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8016e06:	b2db      	uxtb	r3, r3
 8016e08:	2b00      	cmp	r3, #0
 8016e0a:	d10b      	bne.n	8016e24 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	2200      	movs	r2, #0
 8016e10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8016e14:	6878      	ldr	r0, [r7, #4]
 8016e16:	f7fb ffb3 	bl	8012d80 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8016e1a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8016e1e:	6878      	ldr	r0, [r7, #4]
 8016e20:	f000 f85e 	bl	8016ee0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8016e24:	687b      	ldr	r3, [r7, #4]
 8016e26:	681b      	ldr	r3, [r3, #0]
 8016e28:	681b      	ldr	r3, [r3, #0]
 8016e2a:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8016e2e:	687b      	ldr	r3, [r7, #4]
 8016e30:	689b      	ldr	r3, [r3, #8]
 8016e32:	3b01      	subs	r3, #1
 8016e34:	021a      	lsls	r2, r3, #8
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	681b      	ldr	r3, [r3, #0]
 8016e3a:	430a      	orrs	r2, r1
 8016e3c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016e42:	9300      	str	r3, [sp, #0]
 8016e44:	68fb      	ldr	r3, [r7, #12]
 8016e46:	2200      	movs	r2, #0
 8016e48:	2120      	movs	r1, #32
 8016e4a:	6878      	ldr	r0, [r7, #4]
 8016e4c:	f000 f856 	bl	8016efc <QSPI_WaitFlagStateUntilTimeout>
 8016e50:	4603      	mov	r3, r0
 8016e52:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8016e54:	7afb      	ldrb	r3, [r7, #11]
 8016e56:	2b00      	cmp	r3, #0
 8016e58:	d137      	bne.n	8016eca <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8016e5a:	687b      	ldr	r3, [r7, #4]
 8016e5c:	681b      	ldr	r3, [r3, #0]
 8016e5e:	681b      	ldr	r3, [r3, #0]
 8016e60:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8016e64:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8016e68:	687a      	ldr	r2, [r7, #4]
 8016e6a:	6852      	ldr	r2, [r2, #4]
 8016e6c:	0611      	lsls	r1, r2, #24
 8016e6e:	687a      	ldr	r2, [r7, #4]
 8016e70:	68d2      	ldr	r2, [r2, #12]
 8016e72:	4311      	orrs	r1, r2
 8016e74:	687a      	ldr	r2, [r7, #4]
 8016e76:	69d2      	ldr	r2, [r2, #28]
 8016e78:	4311      	orrs	r1, r2
 8016e7a:	687a      	ldr	r2, [r7, #4]
 8016e7c:	6a12      	ldr	r2, [r2, #32]
 8016e7e:	4311      	orrs	r1, r2
 8016e80:	687a      	ldr	r2, [r7, #4]
 8016e82:	6812      	ldr	r2, [r2, #0]
 8016e84:	430b      	orrs	r3, r1
 8016e86:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	681b      	ldr	r3, [r3, #0]
 8016e8c:	685a      	ldr	r2, [r3, #4]
 8016e8e:	4b13      	ldr	r3, [pc, #76]	@ (8016edc <HAL_QSPI_Init+0xf4>)
 8016e90:	4013      	ands	r3, r2
 8016e92:	687a      	ldr	r2, [r7, #4]
 8016e94:	6912      	ldr	r2, [r2, #16]
 8016e96:	0411      	lsls	r1, r2, #16
 8016e98:	687a      	ldr	r2, [r7, #4]
 8016e9a:	6952      	ldr	r2, [r2, #20]
 8016e9c:	4311      	orrs	r1, r2
 8016e9e:	687a      	ldr	r2, [r7, #4]
 8016ea0:	6992      	ldr	r2, [r2, #24]
 8016ea2:	4311      	orrs	r1, r2
 8016ea4:	687a      	ldr	r2, [r7, #4]
 8016ea6:	6812      	ldr	r2, [r2, #0]
 8016ea8:	430b      	orrs	r3, r1
 8016eaa:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	681b      	ldr	r3, [r3, #0]
 8016eb0:	681a      	ldr	r2, [r3, #0]
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	681b      	ldr	r3, [r3, #0]
 8016eb6:	f042 0201 	orr.w	r2, r2, #1
 8016eba:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	2200      	movs	r2, #0
 8016ec0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8016ec2:	687b      	ldr	r3, [r7, #4]
 8016ec4:	2201      	movs	r2, #1
 8016ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	2200      	movs	r2, #0
 8016ece:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8016ed2:	7afb      	ldrb	r3, [r7, #11]
}
 8016ed4:	4618      	mov	r0, r3
 8016ed6:	3710      	adds	r7, #16
 8016ed8:	46bd      	mov	sp, r7
 8016eda:	bd80      	pop	{r7, pc}
 8016edc:	ffe0f8fe 	.word	0xffe0f8fe

08016ee0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8016ee0:	b480      	push	{r7}
 8016ee2:	b083      	sub	sp, #12
 8016ee4:	af00      	add	r7, sp, #0
 8016ee6:	6078      	str	r0, [r7, #4]
 8016ee8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8016eea:	687b      	ldr	r3, [r7, #4]
 8016eec:	683a      	ldr	r2, [r7, #0]
 8016eee:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8016ef0:	bf00      	nop
 8016ef2:	370c      	adds	r7, #12
 8016ef4:	46bd      	mov	sp, r7
 8016ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016efa:	4770      	bx	lr

08016efc <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8016efc:	b580      	push	{r7, lr}
 8016efe:	b084      	sub	sp, #16
 8016f00:	af00      	add	r7, sp, #0
 8016f02:	60f8      	str	r0, [r7, #12]
 8016f04:	60b9      	str	r1, [r7, #8]
 8016f06:	603b      	str	r3, [r7, #0]
 8016f08:	4613      	mov	r3, r2
 8016f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8016f0c:	e01a      	b.n	8016f44 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8016f0e:	69bb      	ldr	r3, [r7, #24]
 8016f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f14:	d016      	beq.n	8016f44 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8016f16:	f7fc fa53 	bl	80133c0 <HAL_GetTick>
 8016f1a:	4602      	mov	r2, r0
 8016f1c:	683b      	ldr	r3, [r7, #0]
 8016f1e:	1ad3      	subs	r3, r2, r3
 8016f20:	69ba      	ldr	r2, [r7, #24]
 8016f22:	429a      	cmp	r2, r3
 8016f24:	d302      	bcc.n	8016f2c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8016f26:	69bb      	ldr	r3, [r7, #24]
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d10b      	bne.n	8016f44 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8016f2c:	68fb      	ldr	r3, [r7, #12]
 8016f2e:	2204      	movs	r2, #4
 8016f30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8016f34:	68fb      	ldr	r3, [r7, #12]
 8016f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016f38:	f043 0201 	orr.w	r2, r3, #1
 8016f3c:	68fb      	ldr	r3, [r7, #12]
 8016f3e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8016f40:	2301      	movs	r3, #1
 8016f42:	e00e      	b.n	8016f62 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8016f44:	68fb      	ldr	r3, [r7, #12]
 8016f46:	681b      	ldr	r3, [r3, #0]
 8016f48:	689a      	ldr	r2, [r3, #8]
 8016f4a:	68bb      	ldr	r3, [r7, #8]
 8016f4c:	4013      	ands	r3, r2
 8016f4e:	2b00      	cmp	r3, #0
 8016f50:	bf14      	ite	ne
 8016f52:	2301      	movne	r3, #1
 8016f54:	2300      	moveq	r3, #0
 8016f56:	b2db      	uxtb	r3, r3
 8016f58:	461a      	mov	r2, r3
 8016f5a:	79fb      	ldrb	r3, [r7, #7]
 8016f5c:	429a      	cmp	r2, r3
 8016f5e:	d1d6      	bne.n	8016f0e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8016f60:	2300      	movs	r3, #0
}
 8016f62:	4618      	mov	r0, r3
 8016f64:	3710      	adds	r7, #16
 8016f66:	46bd      	mov	sp, r7
 8016f68:	bd80      	pop	{r7, pc}
	...

08016f6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	b088      	sub	sp, #32
 8016f70:	af00      	add	r7, sp, #0
 8016f72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d102      	bne.n	8016f80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8016f7a:	2301      	movs	r3, #1
 8016f7c:	f000 bc08 	b.w	8017790 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8016f80:	4b96      	ldr	r3, [pc, #600]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8016f82:	689b      	ldr	r3, [r3, #8]
 8016f84:	f003 030c 	and.w	r3, r3, #12
 8016f88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8016f8a:	4b94      	ldr	r3, [pc, #592]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8016f8c:	68db      	ldr	r3, [r3, #12]
 8016f8e:	f003 0303 	and.w	r3, r3, #3
 8016f92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	681b      	ldr	r3, [r3, #0]
 8016f98:	f003 0310 	and.w	r3, r3, #16
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	f000 80e4 	beq.w	801716a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8016fa2:	69bb      	ldr	r3, [r7, #24]
 8016fa4:	2b00      	cmp	r3, #0
 8016fa6:	d007      	beq.n	8016fb8 <HAL_RCC_OscConfig+0x4c>
 8016fa8:	69bb      	ldr	r3, [r7, #24]
 8016faa:	2b0c      	cmp	r3, #12
 8016fac:	f040 808b 	bne.w	80170c6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8016fb0:	697b      	ldr	r3, [r7, #20]
 8016fb2:	2b01      	cmp	r3, #1
 8016fb4:	f040 8087 	bne.w	80170c6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8016fb8:	4b88      	ldr	r3, [pc, #544]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8016fba:	681b      	ldr	r3, [r3, #0]
 8016fbc:	f003 0302 	and.w	r3, r3, #2
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	d005      	beq.n	8016fd0 <HAL_RCC_OscConfig+0x64>
 8016fc4:	687b      	ldr	r3, [r7, #4]
 8016fc6:	699b      	ldr	r3, [r3, #24]
 8016fc8:	2b00      	cmp	r3, #0
 8016fca:	d101      	bne.n	8016fd0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8016fcc:	2301      	movs	r3, #1
 8016fce:	e3df      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	6a1a      	ldr	r2, [r3, #32]
 8016fd4:	4b81      	ldr	r3, [pc, #516]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8016fd6:	681b      	ldr	r3, [r3, #0]
 8016fd8:	f003 0308 	and.w	r3, r3, #8
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	d004      	beq.n	8016fea <HAL_RCC_OscConfig+0x7e>
 8016fe0:	4b7e      	ldr	r3, [pc, #504]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8016fe2:	681b      	ldr	r3, [r3, #0]
 8016fe4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8016fe8:	e005      	b.n	8016ff6 <HAL_RCC_OscConfig+0x8a>
 8016fea:	4b7c      	ldr	r3, [pc, #496]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8016fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8016ff0:	091b      	lsrs	r3, r3, #4
 8016ff2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8016ff6:	4293      	cmp	r3, r2
 8016ff8:	d223      	bcs.n	8017042 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	6a1b      	ldr	r3, [r3, #32]
 8016ffe:	4618      	mov	r0, r3
 8017000:	f000 fd92 	bl	8017b28 <RCC_SetFlashLatencyFromMSIRange>
 8017004:	4603      	mov	r3, r0
 8017006:	2b00      	cmp	r3, #0
 8017008:	d001      	beq.n	801700e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 801700a:	2301      	movs	r3, #1
 801700c:	e3c0      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801700e:	4b73      	ldr	r3, [pc, #460]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017010:	681b      	ldr	r3, [r3, #0]
 8017012:	4a72      	ldr	r2, [pc, #456]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017014:	f043 0308 	orr.w	r3, r3, #8
 8017018:	6013      	str	r3, [r2, #0]
 801701a:	4b70      	ldr	r3, [pc, #448]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801701c:	681b      	ldr	r3, [r3, #0]
 801701e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8017022:	687b      	ldr	r3, [r7, #4]
 8017024:	6a1b      	ldr	r3, [r3, #32]
 8017026:	496d      	ldr	r1, [pc, #436]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017028:	4313      	orrs	r3, r2
 801702a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801702c:	4b6b      	ldr	r3, [pc, #428]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801702e:	685b      	ldr	r3, [r3, #4]
 8017030:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8017034:	687b      	ldr	r3, [r7, #4]
 8017036:	69db      	ldr	r3, [r3, #28]
 8017038:	021b      	lsls	r3, r3, #8
 801703a:	4968      	ldr	r1, [pc, #416]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801703c:	4313      	orrs	r3, r2
 801703e:	604b      	str	r3, [r1, #4]
 8017040:	e025      	b.n	801708e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8017042:	4b66      	ldr	r3, [pc, #408]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017044:	681b      	ldr	r3, [r3, #0]
 8017046:	4a65      	ldr	r2, [pc, #404]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017048:	f043 0308 	orr.w	r3, r3, #8
 801704c:	6013      	str	r3, [r2, #0]
 801704e:	4b63      	ldr	r3, [pc, #396]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017050:	681b      	ldr	r3, [r3, #0]
 8017052:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8017056:	687b      	ldr	r3, [r7, #4]
 8017058:	6a1b      	ldr	r3, [r3, #32]
 801705a:	4960      	ldr	r1, [pc, #384]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801705c:	4313      	orrs	r3, r2
 801705e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8017060:	4b5e      	ldr	r3, [pc, #376]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017062:	685b      	ldr	r3, [r3, #4]
 8017064:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	69db      	ldr	r3, [r3, #28]
 801706c:	021b      	lsls	r3, r3, #8
 801706e:	495b      	ldr	r1, [pc, #364]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017070:	4313      	orrs	r3, r2
 8017072:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8017074:	69bb      	ldr	r3, [r7, #24]
 8017076:	2b00      	cmp	r3, #0
 8017078:	d109      	bne.n	801708e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 801707a:	687b      	ldr	r3, [r7, #4]
 801707c:	6a1b      	ldr	r3, [r3, #32]
 801707e:	4618      	mov	r0, r3
 8017080:	f000 fd52 	bl	8017b28 <RCC_SetFlashLatencyFromMSIRange>
 8017084:	4603      	mov	r3, r0
 8017086:	2b00      	cmp	r3, #0
 8017088:	d001      	beq.n	801708e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 801708a:	2301      	movs	r3, #1
 801708c:	e380      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801708e:	f000 fc87 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8017092:	4602      	mov	r2, r0
 8017094:	4b51      	ldr	r3, [pc, #324]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017096:	689b      	ldr	r3, [r3, #8]
 8017098:	091b      	lsrs	r3, r3, #4
 801709a:	f003 030f 	and.w	r3, r3, #15
 801709e:	4950      	ldr	r1, [pc, #320]	@ (80171e0 <HAL_RCC_OscConfig+0x274>)
 80170a0:	5ccb      	ldrb	r3, [r1, r3]
 80170a2:	f003 031f 	and.w	r3, r3, #31
 80170a6:	fa22 f303 	lsr.w	r3, r2, r3
 80170aa:	4a4e      	ldr	r2, [pc, #312]	@ (80171e4 <HAL_RCC_OscConfig+0x278>)
 80170ac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80170ae:	4b4e      	ldr	r3, [pc, #312]	@ (80171e8 <HAL_RCC_OscConfig+0x27c>)
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	4618      	mov	r0, r3
 80170b4:	f7fc f934 	bl	8013320 <HAL_InitTick>
 80170b8:	4603      	mov	r3, r0
 80170ba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80170bc:	7bfb      	ldrb	r3, [r7, #15]
 80170be:	2b00      	cmp	r3, #0
 80170c0:	d052      	beq.n	8017168 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80170c2:	7bfb      	ldrb	r3, [r7, #15]
 80170c4:	e364      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	699b      	ldr	r3, [r3, #24]
 80170ca:	2b00      	cmp	r3, #0
 80170cc:	d032      	beq.n	8017134 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80170ce:	4b43      	ldr	r3, [pc, #268]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80170d0:	681b      	ldr	r3, [r3, #0]
 80170d2:	4a42      	ldr	r2, [pc, #264]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80170d4:	f043 0301 	orr.w	r3, r3, #1
 80170d8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80170da:	f7fc f971 	bl	80133c0 <HAL_GetTick>
 80170de:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80170e0:	e008      	b.n	80170f4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80170e2:	f7fc f96d 	bl	80133c0 <HAL_GetTick>
 80170e6:	4602      	mov	r2, r0
 80170e8:	693b      	ldr	r3, [r7, #16]
 80170ea:	1ad3      	subs	r3, r2, r3
 80170ec:	2b02      	cmp	r3, #2
 80170ee:	d901      	bls.n	80170f4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80170f0:	2303      	movs	r3, #3
 80170f2:	e34d      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80170f4:	4b39      	ldr	r3, [pc, #228]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80170f6:	681b      	ldr	r3, [r3, #0]
 80170f8:	f003 0302 	and.w	r3, r3, #2
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	d0f0      	beq.n	80170e2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8017100:	4b36      	ldr	r3, [pc, #216]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017102:	681b      	ldr	r3, [r3, #0]
 8017104:	4a35      	ldr	r2, [pc, #212]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017106:	f043 0308 	orr.w	r3, r3, #8
 801710a:	6013      	str	r3, [r2, #0]
 801710c:	4b33      	ldr	r3, [pc, #204]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801710e:	681b      	ldr	r3, [r3, #0]
 8017110:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	6a1b      	ldr	r3, [r3, #32]
 8017118:	4930      	ldr	r1, [pc, #192]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801711a:	4313      	orrs	r3, r2
 801711c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801711e:	4b2f      	ldr	r3, [pc, #188]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017120:	685b      	ldr	r3, [r3, #4]
 8017122:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	69db      	ldr	r3, [r3, #28]
 801712a:	021b      	lsls	r3, r3, #8
 801712c:	492b      	ldr	r1, [pc, #172]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801712e:	4313      	orrs	r3, r2
 8017130:	604b      	str	r3, [r1, #4]
 8017132:	e01a      	b.n	801716a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8017134:	4b29      	ldr	r3, [pc, #164]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 8017136:	681b      	ldr	r3, [r3, #0]
 8017138:	4a28      	ldr	r2, [pc, #160]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801713a:	f023 0301 	bic.w	r3, r3, #1
 801713e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8017140:	f7fc f93e 	bl	80133c0 <HAL_GetTick>
 8017144:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8017146:	e008      	b.n	801715a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8017148:	f7fc f93a 	bl	80133c0 <HAL_GetTick>
 801714c:	4602      	mov	r2, r0
 801714e:	693b      	ldr	r3, [r7, #16]
 8017150:	1ad3      	subs	r3, r2, r3
 8017152:	2b02      	cmp	r3, #2
 8017154:	d901      	bls.n	801715a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8017156:	2303      	movs	r3, #3
 8017158:	e31a      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 801715a:	4b20      	ldr	r3, [pc, #128]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801715c:	681b      	ldr	r3, [r3, #0]
 801715e:	f003 0302 	and.w	r3, r3, #2
 8017162:	2b00      	cmp	r3, #0
 8017164:	d1f0      	bne.n	8017148 <HAL_RCC_OscConfig+0x1dc>
 8017166:	e000      	b.n	801716a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8017168:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	681b      	ldr	r3, [r3, #0]
 801716e:	f003 0301 	and.w	r3, r3, #1
 8017172:	2b00      	cmp	r3, #0
 8017174:	d073      	beq.n	801725e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8017176:	69bb      	ldr	r3, [r7, #24]
 8017178:	2b08      	cmp	r3, #8
 801717a:	d005      	beq.n	8017188 <HAL_RCC_OscConfig+0x21c>
 801717c:	69bb      	ldr	r3, [r7, #24]
 801717e:	2b0c      	cmp	r3, #12
 8017180:	d10e      	bne.n	80171a0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8017182:	697b      	ldr	r3, [r7, #20]
 8017184:	2b03      	cmp	r3, #3
 8017186:	d10b      	bne.n	80171a0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8017188:	4b14      	ldr	r3, [pc, #80]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 801718a:	681b      	ldr	r3, [r3, #0]
 801718c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017190:	2b00      	cmp	r3, #0
 8017192:	d063      	beq.n	801725c <HAL_RCC_OscConfig+0x2f0>
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	685b      	ldr	r3, [r3, #4]
 8017198:	2b00      	cmp	r3, #0
 801719a:	d15f      	bne.n	801725c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 801719c:	2301      	movs	r3, #1
 801719e:	e2f7      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80171a0:	687b      	ldr	r3, [r7, #4]
 80171a2:	685b      	ldr	r3, [r3, #4]
 80171a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80171a8:	d106      	bne.n	80171b8 <HAL_RCC_OscConfig+0x24c>
 80171aa:	4b0c      	ldr	r3, [pc, #48]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80171ac:	681b      	ldr	r3, [r3, #0]
 80171ae:	4a0b      	ldr	r2, [pc, #44]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80171b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80171b4:	6013      	str	r3, [r2, #0]
 80171b6:	e025      	b.n	8017204 <HAL_RCC_OscConfig+0x298>
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	685b      	ldr	r3, [r3, #4]
 80171bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80171c0:	d114      	bne.n	80171ec <HAL_RCC_OscConfig+0x280>
 80171c2:	4b06      	ldr	r3, [pc, #24]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	4a05      	ldr	r2, [pc, #20]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80171c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80171cc:	6013      	str	r3, [r2, #0]
 80171ce:	4b03      	ldr	r3, [pc, #12]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80171d0:	681b      	ldr	r3, [r3, #0]
 80171d2:	4a02      	ldr	r2, [pc, #8]	@ (80171dc <HAL_RCC_OscConfig+0x270>)
 80171d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80171d8:	6013      	str	r3, [r2, #0]
 80171da:	e013      	b.n	8017204 <HAL_RCC_OscConfig+0x298>
 80171dc:	40021000 	.word	0x40021000
 80171e0:	08032614 	.word	0x08032614
 80171e4:	20000000 	.word	0x20000000
 80171e8:	20000004 	.word	0x20000004
 80171ec:	4ba0      	ldr	r3, [pc, #640]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	4a9f      	ldr	r2, [pc, #636]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80171f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80171f6:	6013      	str	r3, [r2, #0]
 80171f8:	4b9d      	ldr	r3, [pc, #628]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80171fa:	681b      	ldr	r3, [r3, #0]
 80171fc:	4a9c      	ldr	r2, [pc, #624]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80171fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8017202:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	685b      	ldr	r3, [r3, #4]
 8017208:	2b00      	cmp	r3, #0
 801720a:	d013      	beq.n	8017234 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801720c:	f7fc f8d8 	bl	80133c0 <HAL_GetTick>
 8017210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8017212:	e008      	b.n	8017226 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8017214:	f7fc f8d4 	bl	80133c0 <HAL_GetTick>
 8017218:	4602      	mov	r2, r0
 801721a:	693b      	ldr	r3, [r7, #16]
 801721c:	1ad3      	subs	r3, r2, r3
 801721e:	2b64      	cmp	r3, #100	@ 0x64
 8017220:	d901      	bls.n	8017226 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8017222:	2303      	movs	r3, #3
 8017224:	e2b4      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8017226:	4b92      	ldr	r3, [pc, #584]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017228:	681b      	ldr	r3, [r3, #0]
 801722a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801722e:	2b00      	cmp	r3, #0
 8017230:	d0f0      	beq.n	8017214 <HAL_RCC_OscConfig+0x2a8>
 8017232:	e014      	b.n	801725e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8017234:	f7fc f8c4 	bl	80133c0 <HAL_GetTick>
 8017238:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801723a:	e008      	b.n	801724e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801723c:	f7fc f8c0 	bl	80133c0 <HAL_GetTick>
 8017240:	4602      	mov	r2, r0
 8017242:	693b      	ldr	r3, [r7, #16]
 8017244:	1ad3      	subs	r3, r2, r3
 8017246:	2b64      	cmp	r3, #100	@ 0x64
 8017248:	d901      	bls.n	801724e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 801724a:	2303      	movs	r3, #3
 801724c:	e2a0      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 801724e:	4b88      	ldr	r3, [pc, #544]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017256:	2b00      	cmp	r3, #0
 8017258:	d1f0      	bne.n	801723c <HAL_RCC_OscConfig+0x2d0>
 801725a:	e000      	b.n	801725e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801725c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801725e:	687b      	ldr	r3, [r7, #4]
 8017260:	681b      	ldr	r3, [r3, #0]
 8017262:	f003 0302 	and.w	r3, r3, #2
 8017266:	2b00      	cmp	r3, #0
 8017268:	d060      	beq.n	801732c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 801726a:	69bb      	ldr	r3, [r7, #24]
 801726c:	2b04      	cmp	r3, #4
 801726e:	d005      	beq.n	801727c <HAL_RCC_OscConfig+0x310>
 8017270:	69bb      	ldr	r3, [r7, #24]
 8017272:	2b0c      	cmp	r3, #12
 8017274:	d119      	bne.n	80172aa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8017276:	697b      	ldr	r3, [r7, #20]
 8017278:	2b02      	cmp	r3, #2
 801727a:	d116      	bne.n	80172aa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801727c:	4b7c      	ldr	r3, [pc, #496]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 801727e:	681b      	ldr	r3, [r3, #0]
 8017280:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8017284:	2b00      	cmp	r3, #0
 8017286:	d005      	beq.n	8017294 <HAL_RCC_OscConfig+0x328>
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	68db      	ldr	r3, [r3, #12]
 801728c:	2b00      	cmp	r3, #0
 801728e:	d101      	bne.n	8017294 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8017290:	2301      	movs	r3, #1
 8017292:	e27d      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8017294:	4b76      	ldr	r3, [pc, #472]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017296:	685b      	ldr	r3, [r3, #4]
 8017298:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	691b      	ldr	r3, [r3, #16]
 80172a0:	061b      	lsls	r3, r3, #24
 80172a2:	4973      	ldr	r1, [pc, #460]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172a4:	4313      	orrs	r3, r2
 80172a6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80172a8:	e040      	b.n	801732c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	68db      	ldr	r3, [r3, #12]
 80172ae:	2b00      	cmp	r3, #0
 80172b0:	d023      	beq.n	80172fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80172b2:	4b6f      	ldr	r3, [pc, #444]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172b4:	681b      	ldr	r3, [r3, #0]
 80172b6:	4a6e      	ldr	r2, [pc, #440]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80172bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80172be:	f7fc f87f 	bl	80133c0 <HAL_GetTick>
 80172c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80172c4:	e008      	b.n	80172d8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80172c6:	f7fc f87b 	bl	80133c0 <HAL_GetTick>
 80172ca:	4602      	mov	r2, r0
 80172cc:	693b      	ldr	r3, [r7, #16]
 80172ce:	1ad3      	subs	r3, r2, r3
 80172d0:	2b02      	cmp	r3, #2
 80172d2:	d901      	bls.n	80172d8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80172d4:	2303      	movs	r3, #3
 80172d6:	e25b      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80172d8:	4b65      	ldr	r3, [pc, #404]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80172e0:	2b00      	cmp	r3, #0
 80172e2:	d0f0      	beq.n	80172c6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80172e4:	4b62      	ldr	r3, [pc, #392]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172e6:	685b      	ldr	r3, [r3, #4]
 80172e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	691b      	ldr	r3, [r3, #16]
 80172f0:	061b      	lsls	r3, r3, #24
 80172f2:	495f      	ldr	r1, [pc, #380]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172f4:	4313      	orrs	r3, r2
 80172f6:	604b      	str	r3, [r1, #4]
 80172f8:	e018      	b.n	801732c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80172fa:	4b5d      	ldr	r3, [pc, #372]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80172fc:	681b      	ldr	r3, [r3, #0]
 80172fe:	4a5c      	ldr	r2, [pc, #368]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8017304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8017306:	f7fc f85b 	bl	80133c0 <HAL_GetTick>
 801730a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 801730c:	e008      	b.n	8017320 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801730e:	f7fc f857 	bl	80133c0 <HAL_GetTick>
 8017312:	4602      	mov	r2, r0
 8017314:	693b      	ldr	r3, [r7, #16]
 8017316:	1ad3      	subs	r3, r2, r3
 8017318:	2b02      	cmp	r3, #2
 801731a:	d901      	bls.n	8017320 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 801731c:	2303      	movs	r3, #3
 801731e:	e237      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8017320:	4b53      	ldr	r3, [pc, #332]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017322:	681b      	ldr	r3, [r3, #0]
 8017324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8017328:	2b00      	cmp	r3, #0
 801732a:	d1f0      	bne.n	801730e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 801732c:	687b      	ldr	r3, [r7, #4]
 801732e:	681b      	ldr	r3, [r3, #0]
 8017330:	f003 0308 	and.w	r3, r3, #8
 8017334:	2b00      	cmp	r3, #0
 8017336:	d03c      	beq.n	80173b2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	695b      	ldr	r3, [r3, #20]
 801733c:	2b00      	cmp	r3, #0
 801733e:	d01c      	beq.n	801737a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8017340:	4b4b      	ldr	r3, [pc, #300]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017342:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8017346:	4a4a      	ldr	r2, [pc, #296]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017348:	f043 0301 	orr.w	r3, r3, #1
 801734c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8017350:	f7fc f836 	bl	80133c0 <HAL_GetTick>
 8017354:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8017356:	e008      	b.n	801736a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8017358:	f7fc f832 	bl	80133c0 <HAL_GetTick>
 801735c:	4602      	mov	r2, r0
 801735e:	693b      	ldr	r3, [r7, #16]
 8017360:	1ad3      	subs	r3, r2, r3
 8017362:	2b02      	cmp	r3, #2
 8017364:	d901      	bls.n	801736a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8017366:	2303      	movs	r3, #3
 8017368:	e212      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 801736a:	4b41      	ldr	r3, [pc, #260]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 801736c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8017370:	f003 0302 	and.w	r3, r3, #2
 8017374:	2b00      	cmp	r3, #0
 8017376:	d0ef      	beq.n	8017358 <HAL_RCC_OscConfig+0x3ec>
 8017378:	e01b      	b.n	80173b2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 801737a:	4b3d      	ldr	r3, [pc, #244]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 801737c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8017380:	4a3b      	ldr	r2, [pc, #236]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017382:	f023 0301 	bic.w	r3, r3, #1
 8017386:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801738a:	f7fc f819 	bl	80133c0 <HAL_GetTick>
 801738e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8017390:	e008      	b.n	80173a4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8017392:	f7fc f815 	bl	80133c0 <HAL_GetTick>
 8017396:	4602      	mov	r2, r0
 8017398:	693b      	ldr	r3, [r7, #16]
 801739a:	1ad3      	subs	r3, r2, r3
 801739c:	2b02      	cmp	r3, #2
 801739e:	d901      	bls.n	80173a4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80173a0:	2303      	movs	r3, #3
 80173a2:	e1f5      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80173a4:	4b32      	ldr	r3, [pc, #200]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80173a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80173aa:	f003 0302 	and.w	r3, r3, #2
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	d1ef      	bne.n	8017392 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	681b      	ldr	r3, [r3, #0]
 80173b6:	f003 0304 	and.w	r3, r3, #4
 80173ba:	2b00      	cmp	r3, #0
 80173bc:	f000 80a6 	beq.w	801750c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80173c0:	2300      	movs	r3, #0
 80173c2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80173c4:	4b2a      	ldr	r3, [pc, #168]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80173c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	d10d      	bne.n	80173ec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80173d0:	4b27      	ldr	r3, [pc, #156]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80173d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173d4:	4a26      	ldr	r2, [pc, #152]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80173d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80173da:	6593      	str	r3, [r2, #88]	@ 0x58
 80173dc:	4b24      	ldr	r3, [pc, #144]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 80173de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80173e4:	60bb      	str	r3, [r7, #8]
 80173e6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80173e8:	2301      	movs	r3, #1
 80173ea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80173ec:	4b21      	ldr	r3, [pc, #132]	@ (8017474 <HAL_RCC_OscConfig+0x508>)
 80173ee:	681b      	ldr	r3, [r3, #0]
 80173f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	d118      	bne.n	801742a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80173f8:	4b1e      	ldr	r3, [pc, #120]	@ (8017474 <HAL_RCC_OscConfig+0x508>)
 80173fa:	681b      	ldr	r3, [r3, #0]
 80173fc:	4a1d      	ldr	r2, [pc, #116]	@ (8017474 <HAL_RCC_OscConfig+0x508>)
 80173fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8017402:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8017404:	f7fb ffdc 	bl	80133c0 <HAL_GetTick>
 8017408:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801740a:	e008      	b.n	801741e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801740c:	f7fb ffd8 	bl	80133c0 <HAL_GetTick>
 8017410:	4602      	mov	r2, r0
 8017412:	693b      	ldr	r3, [r7, #16]
 8017414:	1ad3      	subs	r3, r2, r3
 8017416:	2b02      	cmp	r3, #2
 8017418:	d901      	bls.n	801741e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 801741a:	2303      	movs	r3, #3
 801741c:	e1b8      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801741e:	4b15      	ldr	r3, [pc, #84]	@ (8017474 <HAL_RCC_OscConfig+0x508>)
 8017420:	681b      	ldr	r3, [r3, #0]
 8017422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017426:	2b00      	cmp	r3, #0
 8017428:	d0f0      	beq.n	801740c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801742a:	687b      	ldr	r3, [r7, #4]
 801742c:	689b      	ldr	r3, [r3, #8]
 801742e:	2b01      	cmp	r3, #1
 8017430:	d108      	bne.n	8017444 <HAL_RCC_OscConfig+0x4d8>
 8017432:	4b0f      	ldr	r3, [pc, #60]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017434:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017438:	4a0d      	ldr	r2, [pc, #52]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 801743a:	f043 0301 	orr.w	r3, r3, #1
 801743e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8017442:	e029      	b.n	8017498 <HAL_RCC_OscConfig+0x52c>
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	689b      	ldr	r3, [r3, #8]
 8017448:	2b05      	cmp	r3, #5
 801744a:	d115      	bne.n	8017478 <HAL_RCC_OscConfig+0x50c>
 801744c:	4b08      	ldr	r3, [pc, #32]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 801744e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017452:	4a07      	ldr	r2, [pc, #28]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017454:	f043 0304 	orr.w	r3, r3, #4
 8017458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801745c:	4b04      	ldr	r3, [pc, #16]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 801745e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017462:	4a03      	ldr	r2, [pc, #12]	@ (8017470 <HAL_RCC_OscConfig+0x504>)
 8017464:	f043 0301 	orr.w	r3, r3, #1
 8017468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 801746c:	e014      	b.n	8017498 <HAL_RCC_OscConfig+0x52c>
 801746e:	bf00      	nop
 8017470:	40021000 	.word	0x40021000
 8017474:	40007000 	.word	0x40007000
 8017478:	4b9d      	ldr	r3, [pc, #628]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801747a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801747e:	4a9c      	ldr	r2, [pc, #624]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017480:	f023 0301 	bic.w	r3, r3, #1
 8017484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8017488:	4b99      	ldr	r3, [pc, #612]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801748a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801748e:	4a98      	ldr	r2, [pc, #608]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017490:	f023 0304 	bic.w	r3, r3, #4
 8017494:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8017498:	687b      	ldr	r3, [r7, #4]
 801749a:	689b      	ldr	r3, [r3, #8]
 801749c:	2b00      	cmp	r3, #0
 801749e:	d016      	beq.n	80174ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80174a0:	f7fb ff8e 	bl	80133c0 <HAL_GetTick>
 80174a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80174a6:	e00a      	b.n	80174be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80174a8:	f7fb ff8a 	bl	80133c0 <HAL_GetTick>
 80174ac:	4602      	mov	r2, r0
 80174ae:	693b      	ldr	r3, [r7, #16]
 80174b0:	1ad3      	subs	r3, r2, r3
 80174b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80174b6:	4293      	cmp	r3, r2
 80174b8:	d901      	bls.n	80174be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80174ba:	2303      	movs	r3, #3
 80174bc:	e168      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80174be:	4b8c      	ldr	r3, [pc, #560]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80174c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80174c4:	f003 0302 	and.w	r3, r3, #2
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d0ed      	beq.n	80174a8 <HAL_RCC_OscConfig+0x53c>
 80174cc:	e015      	b.n	80174fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80174ce:	f7fb ff77 	bl	80133c0 <HAL_GetTick>
 80174d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80174d4:	e00a      	b.n	80174ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80174d6:	f7fb ff73 	bl	80133c0 <HAL_GetTick>
 80174da:	4602      	mov	r2, r0
 80174dc:	693b      	ldr	r3, [r7, #16]
 80174de:	1ad3      	subs	r3, r2, r3
 80174e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80174e4:	4293      	cmp	r3, r2
 80174e6:	d901      	bls.n	80174ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80174e8:	2303      	movs	r3, #3
 80174ea:	e151      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80174ec:	4b80      	ldr	r3, [pc, #512]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80174ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80174f2:	f003 0302 	and.w	r3, r3, #2
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	d1ed      	bne.n	80174d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80174fa:	7ffb      	ldrb	r3, [r7, #31]
 80174fc:	2b01      	cmp	r3, #1
 80174fe:	d105      	bne.n	801750c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8017500:	4b7b      	ldr	r3, [pc, #492]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017502:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017504:	4a7a      	ldr	r2, [pc, #488]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017506:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801750a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	681b      	ldr	r3, [r3, #0]
 8017510:	f003 0320 	and.w	r3, r3, #32
 8017514:	2b00      	cmp	r3, #0
 8017516:	d03c      	beq.n	8017592 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8017518:	687b      	ldr	r3, [r7, #4]
 801751a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801751c:	2b00      	cmp	r3, #0
 801751e:	d01c      	beq.n	801755a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8017520:	4b73      	ldr	r3, [pc, #460]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017522:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017526:	4a72      	ldr	r2, [pc, #456]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017528:	f043 0301 	orr.w	r3, r3, #1
 801752c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8017530:	f7fb ff46 	bl	80133c0 <HAL_GetTick>
 8017534:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8017536:	e008      	b.n	801754a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8017538:	f7fb ff42 	bl	80133c0 <HAL_GetTick>
 801753c:	4602      	mov	r2, r0
 801753e:	693b      	ldr	r3, [r7, #16]
 8017540:	1ad3      	subs	r3, r2, r3
 8017542:	2b02      	cmp	r3, #2
 8017544:	d901      	bls.n	801754a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8017546:	2303      	movs	r3, #3
 8017548:	e122      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 801754a:	4b69      	ldr	r3, [pc, #420]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801754c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017550:	f003 0302 	and.w	r3, r3, #2
 8017554:	2b00      	cmp	r3, #0
 8017556:	d0ef      	beq.n	8017538 <HAL_RCC_OscConfig+0x5cc>
 8017558:	e01b      	b.n	8017592 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 801755a:	4b65      	ldr	r3, [pc, #404]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801755c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8017560:	4a63      	ldr	r2, [pc, #396]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017562:	f023 0301 	bic.w	r3, r3, #1
 8017566:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801756a:	f7fb ff29 	bl	80133c0 <HAL_GetTick>
 801756e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8017570:	e008      	b.n	8017584 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8017572:	f7fb ff25 	bl	80133c0 <HAL_GetTick>
 8017576:	4602      	mov	r2, r0
 8017578:	693b      	ldr	r3, [r7, #16]
 801757a:	1ad3      	subs	r3, r2, r3
 801757c:	2b02      	cmp	r3, #2
 801757e:	d901      	bls.n	8017584 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8017580:	2303      	movs	r3, #3
 8017582:	e105      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8017584:	4b5a      	ldr	r3, [pc, #360]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017586:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 801758a:	f003 0302 	and.w	r3, r3, #2
 801758e:	2b00      	cmp	r3, #0
 8017590:	d1ef      	bne.n	8017572 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017596:	2b00      	cmp	r3, #0
 8017598:	f000 80f9 	beq.w	801778e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 801759c:	687b      	ldr	r3, [r7, #4]
 801759e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80175a0:	2b02      	cmp	r3, #2
 80175a2:	f040 80cf 	bne.w	8017744 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80175a6:	4b52      	ldr	r3, [pc, #328]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80175a8:	68db      	ldr	r3, [r3, #12]
 80175aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80175ac:	697b      	ldr	r3, [r7, #20]
 80175ae:	f003 0203 	and.w	r2, r3, #3
 80175b2:	687b      	ldr	r3, [r7, #4]
 80175b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175b6:	429a      	cmp	r2, r3
 80175b8:	d12c      	bne.n	8017614 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80175ba:	697b      	ldr	r3, [r7, #20]
 80175bc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80175c4:	3b01      	subs	r3, #1
 80175c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80175c8:	429a      	cmp	r2, r3
 80175ca:	d123      	bne.n	8017614 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80175cc:	697b      	ldr	r3, [r7, #20]
 80175ce:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80175d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80175d8:	429a      	cmp	r2, r3
 80175da:	d11b      	bne.n	8017614 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80175dc:	697b      	ldr	r3, [r7, #20]
 80175de:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80175e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80175e8:	429a      	cmp	r2, r3
 80175ea:	d113      	bne.n	8017614 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80175ec:	697b      	ldr	r3, [r7, #20]
 80175ee:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80175f2:	687b      	ldr	r3, [r7, #4]
 80175f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80175f6:	085b      	lsrs	r3, r3, #1
 80175f8:	3b01      	subs	r3, #1
 80175fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80175fc:	429a      	cmp	r2, r3
 80175fe:	d109      	bne.n	8017614 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8017600:	697b      	ldr	r3, [r7, #20]
 8017602:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801760a:	085b      	lsrs	r3, r3, #1
 801760c:	3b01      	subs	r3, #1
 801760e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8017610:	429a      	cmp	r2, r3
 8017612:	d071      	beq.n	80176f8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8017614:	69bb      	ldr	r3, [r7, #24]
 8017616:	2b0c      	cmp	r3, #12
 8017618:	d068      	beq.n	80176ec <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 801761a:	4b35      	ldr	r3, [pc, #212]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801761c:	681b      	ldr	r3, [r3, #0]
 801761e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8017622:	2b00      	cmp	r3, #0
 8017624:	d105      	bne.n	8017632 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8017626:	4b32      	ldr	r3, [pc, #200]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801762e:	2b00      	cmp	r3, #0
 8017630:	d001      	beq.n	8017636 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8017632:	2301      	movs	r3, #1
 8017634:	e0ac      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8017636:	4b2e      	ldr	r3, [pc, #184]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 8017638:	681b      	ldr	r3, [r3, #0]
 801763a:	4a2d      	ldr	r2, [pc, #180]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801763c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8017640:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8017642:	f7fb febd 	bl	80133c0 <HAL_GetTick>
 8017646:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8017648:	e008      	b.n	801765c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801764a:	f7fb feb9 	bl	80133c0 <HAL_GetTick>
 801764e:	4602      	mov	r2, r0
 8017650:	693b      	ldr	r3, [r7, #16]
 8017652:	1ad3      	subs	r3, r2, r3
 8017654:	2b02      	cmp	r3, #2
 8017656:	d901      	bls.n	801765c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8017658:	2303      	movs	r3, #3
 801765a:	e099      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801765c:	4b24      	ldr	r3, [pc, #144]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801765e:	681b      	ldr	r3, [r3, #0]
 8017660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017664:	2b00      	cmp	r3, #0
 8017666:	d1f0      	bne.n	801764a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8017668:	4b21      	ldr	r3, [pc, #132]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 801766a:	68da      	ldr	r2, [r3, #12]
 801766c:	4b21      	ldr	r3, [pc, #132]	@ (80176f4 <HAL_RCC_OscConfig+0x788>)
 801766e:	4013      	ands	r3, r2
 8017670:	687a      	ldr	r2, [r7, #4]
 8017672:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8017674:	687a      	ldr	r2, [r7, #4]
 8017676:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8017678:	3a01      	subs	r2, #1
 801767a:	0112      	lsls	r2, r2, #4
 801767c:	4311      	orrs	r1, r2
 801767e:	687a      	ldr	r2, [r7, #4]
 8017680:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8017682:	0212      	lsls	r2, r2, #8
 8017684:	4311      	orrs	r1, r2
 8017686:	687a      	ldr	r2, [r7, #4]
 8017688:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801768a:	0852      	lsrs	r2, r2, #1
 801768c:	3a01      	subs	r2, #1
 801768e:	0552      	lsls	r2, r2, #21
 8017690:	4311      	orrs	r1, r2
 8017692:	687a      	ldr	r2, [r7, #4]
 8017694:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8017696:	0852      	lsrs	r2, r2, #1
 8017698:	3a01      	subs	r2, #1
 801769a:	0652      	lsls	r2, r2, #25
 801769c:	4311      	orrs	r1, r2
 801769e:	687a      	ldr	r2, [r7, #4]
 80176a0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80176a2:	06d2      	lsls	r2, r2, #27
 80176a4:	430a      	orrs	r2, r1
 80176a6:	4912      	ldr	r1, [pc, #72]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80176a8:	4313      	orrs	r3, r2
 80176aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80176ac:	4b10      	ldr	r3, [pc, #64]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80176ae:	681b      	ldr	r3, [r3, #0]
 80176b0:	4a0f      	ldr	r2, [pc, #60]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80176b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80176b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80176b8:	4b0d      	ldr	r3, [pc, #52]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80176ba:	68db      	ldr	r3, [r3, #12]
 80176bc:	4a0c      	ldr	r2, [pc, #48]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80176be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80176c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80176c4:	f7fb fe7c 	bl	80133c0 <HAL_GetTick>
 80176c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80176ca:	e008      	b.n	80176de <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80176cc:	f7fb fe78 	bl	80133c0 <HAL_GetTick>
 80176d0:	4602      	mov	r2, r0
 80176d2:	693b      	ldr	r3, [r7, #16]
 80176d4:	1ad3      	subs	r3, r2, r3
 80176d6:	2b02      	cmp	r3, #2
 80176d8:	d901      	bls.n	80176de <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80176da:	2303      	movs	r3, #3
 80176dc:	e058      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80176de:	4b04      	ldr	r3, [pc, #16]	@ (80176f0 <HAL_RCC_OscConfig+0x784>)
 80176e0:	681b      	ldr	r3, [r3, #0]
 80176e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80176e6:	2b00      	cmp	r3, #0
 80176e8:	d0f0      	beq.n	80176cc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80176ea:	e050      	b.n	801778e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80176ec:	2301      	movs	r3, #1
 80176ee:	e04f      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
 80176f0:	40021000 	.word	0x40021000
 80176f4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80176f8:	4b27      	ldr	r3, [pc, #156]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 80176fa:	681b      	ldr	r3, [r3, #0]
 80176fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017700:	2b00      	cmp	r3, #0
 8017702:	d144      	bne.n	801778e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8017704:	4b24      	ldr	r3, [pc, #144]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017706:	681b      	ldr	r3, [r3, #0]
 8017708:	4a23      	ldr	r2, [pc, #140]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 801770a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801770e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8017710:	4b21      	ldr	r3, [pc, #132]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017712:	68db      	ldr	r3, [r3, #12]
 8017714:	4a20      	ldr	r2, [pc, #128]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017716:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801771a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 801771c:	f7fb fe50 	bl	80133c0 <HAL_GetTick>
 8017720:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8017722:	e008      	b.n	8017736 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8017724:	f7fb fe4c 	bl	80133c0 <HAL_GetTick>
 8017728:	4602      	mov	r2, r0
 801772a:	693b      	ldr	r3, [r7, #16]
 801772c:	1ad3      	subs	r3, r2, r3
 801772e:	2b02      	cmp	r3, #2
 8017730:	d901      	bls.n	8017736 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8017732:	2303      	movs	r3, #3
 8017734:	e02c      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8017736:	4b18      	ldr	r3, [pc, #96]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017738:	681b      	ldr	r3, [r3, #0]
 801773a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801773e:	2b00      	cmp	r3, #0
 8017740:	d0f0      	beq.n	8017724 <HAL_RCC_OscConfig+0x7b8>
 8017742:	e024      	b.n	801778e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8017744:	69bb      	ldr	r3, [r7, #24]
 8017746:	2b0c      	cmp	r3, #12
 8017748:	d01f      	beq.n	801778a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801774a:	4b13      	ldr	r3, [pc, #76]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 801774c:	681b      	ldr	r3, [r3, #0]
 801774e:	4a12      	ldr	r2, [pc, #72]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017750:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8017754:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8017756:	f7fb fe33 	bl	80133c0 <HAL_GetTick>
 801775a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801775c:	e008      	b.n	8017770 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801775e:	f7fb fe2f 	bl	80133c0 <HAL_GetTick>
 8017762:	4602      	mov	r2, r0
 8017764:	693b      	ldr	r3, [r7, #16]
 8017766:	1ad3      	subs	r3, r2, r3
 8017768:	2b02      	cmp	r3, #2
 801776a:	d901      	bls.n	8017770 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 801776c:	2303      	movs	r3, #3
 801776e:	e00f      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8017770:	4b09      	ldr	r3, [pc, #36]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017772:	681b      	ldr	r3, [r3, #0]
 8017774:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017778:	2b00      	cmp	r3, #0
 801777a:	d1f0      	bne.n	801775e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 801777c:	4b06      	ldr	r3, [pc, #24]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 801777e:	68da      	ldr	r2, [r3, #12]
 8017780:	4905      	ldr	r1, [pc, #20]	@ (8017798 <HAL_RCC_OscConfig+0x82c>)
 8017782:	4b06      	ldr	r3, [pc, #24]	@ (801779c <HAL_RCC_OscConfig+0x830>)
 8017784:	4013      	ands	r3, r2
 8017786:	60cb      	str	r3, [r1, #12]
 8017788:	e001      	b.n	801778e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 801778a:	2301      	movs	r3, #1
 801778c:	e000      	b.n	8017790 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 801778e:	2300      	movs	r3, #0
}
 8017790:	4618      	mov	r0, r3
 8017792:	3720      	adds	r7, #32
 8017794:	46bd      	mov	sp, r7
 8017796:	bd80      	pop	{r7, pc}
 8017798:	40021000 	.word	0x40021000
 801779c:	feeefffc 	.word	0xfeeefffc

080177a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80177a0:	b580      	push	{r7, lr}
 80177a2:	b084      	sub	sp, #16
 80177a4:	af00      	add	r7, sp, #0
 80177a6:	6078      	str	r0, [r7, #4]
 80177a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80177aa:	687b      	ldr	r3, [r7, #4]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d101      	bne.n	80177b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80177b0:	2301      	movs	r3, #1
 80177b2:	e0e7      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80177b4:	4b75      	ldr	r3, [pc, #468]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80177b6:	681b      	ldr	r3, [r3, #0]
 80177b8:	f003 0307 	and.w	r3, r3, #7
 80177bc:	683a      	ldr	r2, [r7, #0]
 80177be:	429a      	cmp	r2, r3
 80177c0:	d910      	bls.n	80177e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80177c2:	4b72      	ldr	r3, [pc, #456]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80177c4:	681b      	ldr	r3, [r3, #0]
 80177c6:	f023 0207 	bic.w	r2, r3, #7
 80177ca:	4970      	ldr	r1, [pc, #448]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80177cc:	683b      	ldr	r3, [r7, #0]
 80177ce:	4313      	orrs	r3, r2
 80177d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80177d2:	4b6e      	ldr	r3, [pc, #440]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80177d4:	681b      	ldr	r3, [r3, #0]
 80177d6:	f003 0307 	and.w	r3, r3, #7
 80177da:	683a      	ldr	r2, [r7, #0]
 80177dc:	429a      	cmp	r2, r3
 80177de:	d001      	beq.n	80177e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80177e0:	2301      	movs	r3, #1
 80177e2:	e0cf      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	681b      	ldr	r3, [r3, #0]
 80177e8:	f003 0302 	and.w	r3, r3, #2
 80177ec:	2b00      	cmp	r3, #0
 80177ee:	d010      	beq.n	8017812 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	689a      	ldr	r2, [r3, #8]
 80177f4:	4b66      	ldr	r3, [pc, #408]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 80177f6:	689b      	ldr	r3, [r3, #8]
 80177f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80177fc:	429a      	cmp	r2, r3
 80177fe:	d908      	bls.n	8017812 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8017800:	4b63      	ldr	r3, [pc, #396]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017802:	689b      	ldr	r3, [r3, #8]
 8017804:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	689b      	ldr	r3, [r3, #8]
 801780c:	4960      	ldr	r1, [pc, #384]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 801780e:	4313      	orrs	r3, r2
 8017810:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8017812:	687b      	ldr	r3, [r7, #4]
 8017814:	681b      	ldr	r3, [r3, #0]
 8017816:	f003 0301 	and.w	r3, r3, #1
 801781a:	2b00      	cmp	r3, #0
 801781c:	d04c      	beq.n	80178b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	685b      	ldr	r3, [r3, #4]
 8017822:	2b03      	cmp	r3, #3
 8017824:	d107      	bne.n	8017836 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8017826:	4b5a      	ldr	r3, [pc, #360]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017828:	681b      	ldr	r3, [r3, #0]
 801782a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801782e:	2b00      	cmp	r3, #0
 8017830:	d121      	bne.n	8017876 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8017832:	2301      	movs	r3, #1
 8017834:	e0a6      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	685b      	ldr	r3, [r3, #4]
 801783a:	2b02      	cmp	r3, #2
 801783c:	d107      	bne.n	801784e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 801783e:	4b54      	ldr	r3, [pc, #336]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017846:	2b00      	cmp	r3, #0
 8017848:	d115      	bne.n	8017876 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 801784a:	2301      	movs	r3, #1
 801784c:	e09a      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	685b      	ldr	r3, [r3, #4]
 8017852:	2b00      	cmp	r3, #0
 8017854:	d107      	bne.n	8017866 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8017856:	4b4e      	ldr	r3, [pc, #312]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017858:	681b      	ldr	r3, [r3, #0]
 801785a:	f003 0302 	and.w	r3, r3, #2
 801785e:	2b00      	cmp	r3, #0
 8017860:	d109      	bne.n	8017876 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8017862:	2301      	movs	r3, #1
 8017864:	e08e      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8017866:	4b4a      	ldr	r3, [pc, #296]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017868:	681b      	ldr	r3, [r3, #0]
 801786a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801786e:	2b00      	cmp	r3, #0
 8017870:	d101      	bne.n	8017876 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8017872:	2301      	movs	r3, #1
 8017874:	e086      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8017876:	4b46      	ldr	r3, [pc, #280]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017878:	689b      	ldr	r3, [r3, #8]
 801787a:	f023 0203 	bic.w	r2, r3, #3
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	685b      	ldr	r3, [r3, #4]
 8017882:	4943      	ldr	r1, [pc, #268]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017884:	4313      	orrs	r3, r2
 8017886:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017888:	f7fb fd9a 	bl	80133c0 <HAL_GetTick>
 801788c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801788e:	e00a      	b.n	80178a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8017890:	f7fb fd96 	bl	80133c0 <HAL_GetTick>
 8017894:	4602      	mov	r2, r0
 8017896:	68fb      	ldr	r3, [r7, #12]
 8017898:	1ad3      	subs	r3, r2, r3
 801789a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801789e:	4293      	cmp	r3, r2
 80178a0:	d901      	bls.n	80178a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80178a2:	2303      	movs	r3, #3
 80178a4:	e06e      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80178a6:	4b3a      	ldr	r3, [pc, #232]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 80178a8:	689b      	ldr	r3, [r3, #8]
 80178aa:	f003 020c 	and.w	r2, r3, #12
 80178ae:	687b      	ldr	r3, [r7, #4]
 80178b0:	685b      	ldr	r3, [r3, #4]
 80178b2:	009b      	lsls	r3, r3, #2
 80178b4:	429a      	cmp	r2, r3
 80178b6:	d1eb      	bne.n	8017890 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80178b8:	687b      	ldr	r3, [r7, #4]
 80178ba:	681b      	ldr	r3, [r3, #0]
 80178bc:	f003 0302 	and.w	r3, r3, #2
 80178c0:	2b00      	cmp	r3, #0
 80178c2:	d010      	beq.n	80178e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80178c4:	687b      	ldr	r3, [r7, #4]
 80178c6:	689a      	ldr	r2, [r3, #8]
 80178c8:	4b31      	ldr	r3, [pc, #196]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 80178ca:	689b      	ldr	r3, [r3, #8]
 80178cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80178d0:	429a      	cmp	r2, r3
 80178d2:	d208      	bcs.n	80178e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80178d4:	4b2e      	ldr	r3, [pc, #184]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 80178d6:	689b      	ldr	r3, [r3, #8]
 80178d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80178dc:	687b      	ldr	r3, [r7, #4]
 80178de:	689b      	ldr	r3, [r3, #8]
 80178e0:	492b      	ldr	r1, [pc, #172]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 80178e2:	4313      	orrs	r3, r2
 80178e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80178e6:	4b29      	ldr	r3, [pc, #164]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80178e8:	681b      	ldr	r3, [r3, #0]
 80178ea:	f003 0307 	and.w	r3, r3, #7
 80178ee:	683a      	ldr	r2, [r7, #0]
 80178f0:	429a      	cmp	r2, r3
 80178f2:	d210      	bcs.n	8017916 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80178f4:	4b25      	ldr	r3, [pc, #148]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80178f6:	681b      	ldr	r3, [r3, #0]
 80178f8:	f023 0207 	bic.w	r2, r3, #7
 80178fc:	4923      	ldr	r1, [pc, #140]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 80178fe:	683b      	ldr	r3, [r7, #0]
 8017900:	4313      	orrs	r3, r2
 8017902:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8017904:	4b21      	ldr	r3, [pc, #132]	@ (801798c <HAL_RCC_ClockConfig+0x1ec>)
 8017906:	681b      	ldr	r3, [r3, #0]
 8017908:	f003 0307 	and.w	r3, r3, #7
 801790c:	683a      	ldr	r2, [r7, #0]
 801790e:	429a      	cmp	r2, r3
 8017910:	d001      	beq.n	8017916 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8017912:	2301      	movs	r3, #1
 8017914:	e036      	b.n	8017984 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	681b      	ldr	r3, [r3, #0]
 801791a:	f003 0304 	and.w	r3, r3, #4
 801791e:	2b00      	cmp	r3, #0
 8017920:	d008      	beq.n	8017934 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8017922:	4b1b      	ldr	r3, [pc, #108]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017924:	689b      	ldr	r3, [r3, #8]
 8017926:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	68db      	ldr	r3, [r3, #12]
 801792e:	4918      	ldr	r1, [pc, #96]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017930:	4313      	orrs	r3, r2
 8017932:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	681b      	ldr	r3, [r3, #0]
 8017938:	f003 0308 	and.w	r3, r3, #8
 801793c:	2b00      	cmp	r3, #0
 801793e:	d009      	beq.n	8017954 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8017940:	4b13      	ldr	r3, [pc, #76]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017942:	689b      	ldr	r3, [r3, #8]
 8017944:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8017948:	687b      	ldr	r3, [r7, #4]
 801794a:	691b      	ldr	r3, [r3, #16]
 801794c:	00db      	lsls	r3, r3, #3
 801794e:	4910      	ldr	r1, [pc, #64]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 8017950:	4313      	orrs	r3, r2
 8017952:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8017954:	f000 f824 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8017958:	4602      	mov	r2, r0
 801795a:	4b0d      	ldr	r3, [pc, #52]	@ (8017990 <HAL_RCC_ClockConfig+0x1f0>)
 801795c:	689b      	ldr	r3, [r3, #8]
 801795e:	091b      	lsrs	r3, r3, #4
 8017960:	f003 030f 	and.w	r3, r3, #15
 8017964:	490b      	ldr	r1, [pc, #44]	@ (8017994 <HAL_RCC_ClockConfig+0x1f4>)
 8017966:	5ccb      	ldrb	r3, [r1, r3]
 8017968:	f003 031f 	and.w	r3, r3, #31
 801796c:	fa22 f303 	lsr.w	r3, r2, r3
 8017970:	4a09      	ldr	r2, [pc, #36]	@ (8017998 <HAL_RCC_ClockConfig+0x1f8>)
 8017972:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8017974:	4b09      	ldr	r3, [pc, #36]	@ (801799c <HAL_RCC_ClockConfig+0x1fc>)
 8017976:	681b      	ldr	r3, [r3, #0]
 8017978:	4618      	mov	r0, r3
 801797a:	f7fb fcd1 	bl	8013320 <HAL_InitTick>
 801797e:	4603      	mov	r3, r0
 8017980:	72fb      	strb	r3, [r7, #11]

  return status;
 8017982:	7afb      	ldrb	r3, [r7, #11]
}
 8017984:	4618      	mov	r0, r3
 8017986:	3710      	adds	r7, #16
 8017988:	46bd      	mov	sp, r7
 801798a:	bd80      	pop	{r7, pc}
 801798c:	40022000 	.word	0x40022000
 8017990:	40021000 	.word	0x40021000
 8017994:	08032614 	.word	0x08032614
 8017998:	20000000 	.word	0x20000000
 801799c:	20000004 	.word	0x20000004

080179a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80179a0:	b480      	push	{r7}
 80179a2:	b089      	sub	sp, #36	@ 0x24
 80179a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80179a6:	2300      	movs	r3, #0
 80179a8:	61fb      	str	r3, [r7, #28]
 80179aa:	2300      	movs	r3, #0
 80179ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80179ae:	4b3e      	ldr	r3, [pc, #248]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80179b0:	689b      	ldr	r3, [r3, #8]
 80179b2:	f003 030c 	and.w	r3, r3, #12
 80179b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80179b8:	4b3b      	ldr	r3, [pc, #236]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80179ba:	68db      	ldr	r3, [r3, #12]
 80179bc:	f003 0303 	and.w	r3, r3, #3
 80179c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80179c2:	693b      	ldr	r3, [r7, #16]
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d005      	beq.n	80179d4 <HAL_RCC_GetSysClockFreq+0x34>
 80179c8:	693b      	ldr	r3, [r7, #16]
 80179ca:	2b0c      	cmp	r3, #12
 80179cc:	d121      	bne.n	8017a12 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80179ce:	68fb      	ldr	r3, [r7, #12]
 80179d0:	2b01      	cmp	r3, #1
 80179d2:	d11e      	bne.n	8017a12 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80179d4:	4b34      	ldr	r3, [pc, #208]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80179d6:	681b      	ldr	r3, [r3, #0]
 80179d8:	f003 0308 	and.w	r3, r3, #8
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d107      	bne.n	80179f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80179e0:	4b31      	ldr	r3, [pc, #196]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80179e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80179e6:	0a1b      	lsrs	r3, r3, #8
 80179e8:	f003 030f 	and.w	r3, r3, #15
 80179ec:	61fb      	str	r3, [r7, #28]
 80179ee:	e005      	b.n	80179fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80179f0:	4b2d      	ldr	r3, [pc, #180]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 80179f2:	681b      	ldr	r3, [r3, #0]
 80179f4:	091b      	lsrs	r3, r3, #4
 80179f6:	f003 030f 	and.w	r3, r3, #15
 80179fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80179fc:	4a2b      	ldr	r2, [pc, #172]	@ (8017aac <HAL_RCC_GetSysClockFreq+0x10c>)
 80179fe:	69fb      	ldr	r3, [r7, #28]
 8017a00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017a04:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8017a06:	693b      	ldr	r3, [r7, #16]
 8017a08:	2b00      	cmp	r3, #0
 8017a0a:	d10d      	bne.n	8017a28 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8017a0c:	69fb      	ldr	r3, [r7, #28]
 8017a0e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8017a10:	e00a      	b.n	8017a28 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8017a12:	693b      	ldr	r3, [r7, #16]
 8017a14:	2b04      	cmp	r3, #4
 8017a16:	d102      	bne.n	8017a1e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8017a18:	4b25      	ldr	r3, [pc, #148]	@ (8017ab0 <HAL_RCC_GetSysClockFreq+0x110>)
 8017a1a:	61bb      	str	r3, [r7, #24]
 8017a1c:	e004      	b.n	8017a28 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8017a1e:	693b      	ldr	r3, [r7, #16]
 8017a20:	2b08      	cmp	r3, #8
 8017a22:	d101      	bne.n	8017a28 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8017a24:	4b23      	ldr	r3, [pc, #140]	@ (8017ab4 <HAL_RCC_GetSysClockFreq+0x114>)
 8017a26:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8017a28:	693b      	ldr	r3, [r7, #16]
 8017a2a:	2b0c      	cmp	r3, #12
 8017a2c:	d134      	bne.n	8017a98 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8017a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8017a30:	68db      	ldr	r3, [r3, #12]
 8017a32:	f003 0303 	and.w	r3, r3, #3
 8017a36:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8017a38:	68bb      	ldr	r3, [r7, #8]
 8017a3a:	2b02      	cmp	r3, #2
 8017a3c:	d003      	beq.n	8017a46 <HAL_RCC_GetSysClockFreq+0xa6>
 8017a3e:	68bb      	ldr	r3, [r7, #8]
 8017a40:	2b03      	cmp	r3, #3
 8017a42:	d003      	beq.n	8017a4c <HAL_RCC_GetSysClockFreq+0xac>
 8017a44:	e005      	b.n	8017a52 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8017a46:	4b1a      	ldr	r3, [pc, #104]	@ (8017ab0 <HAL_RCC_GetSysClockFreq+0x110>)
 8017a48:	617b      	str	r3, [r7, #20]
      break;
 8017a4a:	e005      	b.n	8017a58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8017a4c:	4b19      	ldr	r3, [pc, #100]	@ (8017ab4 <HAL_RCC_GetSysClockFreq+0x114>)
 8017a4e:	617b      	str	r3, [r7, #20]
      break;
 8017a50:	e002      	b.n	8017a58 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8017a52:	69fb      	ldr	r3, [r7, #28]
 8017a54:	617b      	str	r3, [r7, #20]
      break;
 8017a56:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8017a58:	4b13      	ldr	r3, [pc, #76]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8017a5a:	68db      	ldr	r3, [r3, #12]
 8017a5c:	091b      	lsrs	r3, r3, #4
 8017a5e:	f003 0307 	and.w	r3, r3, #7
 8017a62:	3301      	adds	r3, #1
 8017a64:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8017a66:	4b10      	ldr	r3, [pc, #64]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8017a68:	68db      	ldr	r3, [r3, #12]
 8017a6a:	0a1b      	lsrs	r3, r3, #8
 8017a6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017a70:	697a      	ldr	r2, [r7, #20]
 8017a72:	fb03 f202 	mul.w	r2, r3, r2
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8017a7c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8017a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8017aa8 <HAL_RCC_GetSysClockFreq+0x108>)
 8017a80:	68db      	ldr	r3, [r3, #12]
 8017a82:	0e5b      	lsrs	r3, r3, #25
 8017a84:	f003 0303 	and.w	r3, r3, #3
 8017a88:	3301      	adds	r3, #1
 8017a8a:	005b      	lsls	r3, r3, #1
 8017a8c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8017a8e:	697a      	ldr	r2, [r7, #20]
 8017a90:	683b      	ldr	r3, [r7, #0]
 8017a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8017a96:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8017a98:	69bb      	ldr	r3, [r7, #24]
}
 8017a9a:	4618      	mov	r0, r3
 8017a9c:	3724      	adds	r7, #36	@ 0x24
 8017a9e:	46bd      	mov	sp, r7
 8017aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aa4:	4770      	bx	lr
 8017aa6:	bf00      	nop
 8017aa8:	40021000 	.word	0x40021000
 8017aac:	0803262c 	.word	0x0803262c
 8017ab0:	00f42400 	.word	0x00f42400
 8017ab4:	007a1200 	.word	0x007a1200

08017ab8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8017ab8:	b480      	push	{r7}
 8017aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8017abc:	4b03      	ldr	r3, [pc, #12]	@ (8017acc <HAL_RCC_GetHCLKFreq+0x14>)
 8017abe:	681b      	ldr	r3, [r3, #0]
}
 8017ac0:	4618      	mov	r0, r3
 8017ac2:	46bd      	mov	sp, r7
 8017ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ac8:	4770      	bx	lr
 8017aca:	bf00      	nop
 8017acc:	20000000 	.word	0x20000000

08017ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8017ad0:	b580      	push	{r7, lr}
 8017ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8017ad4:	f7ff fff0 	bl	8017ab8 <HAL_RCC_GetHCLKFreq>
 8017ad8:	4602      	mov	r2, r0
 8017ada:	4b06      	ldr	r3, [pc, #24]	@ (8017af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8017adc:	689b      	ldr	r3, [r3, #8]
 8017ade:	0a1b      	lsrs	r3, r3, #8
 8017ae0:	f003 0307 	and.w	r3, r3, #7
 8017ae4:	4904      	ldr	r1, [pc, #16]	@ (8017af8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8017ae6:	5ccb      	ldrb	r3, [r1, r3]
 8017ae8:	f003 031f 	and.w	r3, r3, #31
 8017aec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8017af0:	4618      	mov	r0, r3
 8017af2:	bd80      	pop	{r7, pc}
 8017af4:	40021000 	.word	0x40021000
 8017af8:	08032624 	.word	0x08032624

08017afc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8017afc:	b580      	push	{r7, lr}
 8017afe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8017b00:	f7ff ffda 	bl	8017ab8 <HAL_RCC_GetHCLKFreq>
 8017b04:	4602      	mov	r2, r0
 8017b06:	4b06      	ldr	r3, [pc, #24]	@ (8017b20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8017b08:	689b      	ldr	r3, [r3, #8]
 8017b0a:	0adb      	lsrs	r3, r3, #11
 8017b0c:	f003 0307 	and.w	r3, r3, #7
 8017b10:	4904      	ldr	r1, [pc, #16]	@ (8017b24 <HAL_RCC_GetPCLK2Freq+0x28>)
 8017b12:	5ccb      	ldrb	r3, [r1, r3]
 8017b14:	f003 031f 	and.w	r3, r3, #31
 8017b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8017b1c:	4618      	mov	r0, r3
 8017b1e:	bd80      	pop	{r7, pc}
 8017b20:	40021000 	.word	0x40021000
 8017b24:	08032624 	.word	0x08032624

08017b28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8017b28:	b580      	push	{r7, lr}
 8017b2a:	b086      	sub	sp, #24
 8017b2c:	af00      	add	r7, sp, #0
 8017b2e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8017b30:	2300      	movs	r3, #0
 8017b32:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8017b34:	4b2a      	ldr	r3, [pc, #168]	@ (8017be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8017b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8017b3c:	2b00      	cmp	r3, #0
 8017b3e:	d003      	beq.n	8017b48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8017b40:	f7ff f8ce 	bl	8016ce0 <HAL_PWREx_GetVoltageRange>
 8017b44:	6178      	str	r0, [r7, #20]
 8017b46:	e014      	b.n	8017b72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8017b48:	4b25      	ldr	r3, [pc, #148]	@ (8017be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8017b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b4c:	4a24      	ldr	r2, [pc, #144]	@ (8017be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8017b4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8017b52:	6593      	str	r3, [r2, #88]	@ 0x58
 8017b54:	4b22      	ldr	r3, [pc, #136]	@ (8017be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8017b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8017b5c:	60fb      	str	r3, [r7, #12]
 8017b5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8017b60:	f7ff f8be 	bl	8016ce0 <HAL_PWREx_GetVoltageRange>
 8017b64:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8017b66:	4b1e      	ldr	r3, [pc, #120]	@ (8017be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8017b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8017be0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8017b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017b70:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8017b72:	697b      	ldr	r3, [r7, #20]
 8017b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017b78:	d10b      	bne.n	8017b92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8017b7a:	687b      	ldr	r3, [r7, #4]
 8017b7c:	2b80      	cmp	r3, #128	@ 0x80
 8017b7e:	d919      	bls.n	8017bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8017b80:	687b      	ldr	r3, [r7, #4]
 8017b82:	2ba0      	cmp	r3, #160	@ 0xa0
 8017b84:	d902      	bls.n	8017b8c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8017b86:	2302      	movs	r3, #2
 8017b88:	613b      	str	r3, [r7, #16]
 8017b8a:	e013      	b.n	8017bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8017b8c:	2301      	movs	r3, #1
 8017b8e:	613b      	str	r3, [r7, #16]
 8017b90:	e010      	b.n	8017bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	2b80      	cmp	r3, #128	@ 0x80
 8017b96:	d902      	bls.n	8017b9e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8017b98:	2303      	movs	r3, #3
 8017b9a:	613b      	str	r3, [r7, #16]
 8017b9c:	e00a      	b.n	8017bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	2b80      	cmp	r3, #128	@ 0x80
 8017ba2:	d102      	bne.n	8017baa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8017ba4:	2302      	movs	r3, #2
 8017ba6:	613b      	str	r3, [r7, #16]
 8017ba8:	e004      	b.n	8017bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	2b70      	cmp	r3, #112	@ 0x70
 8017bae:	d101      	bne.n	8017bb4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8017bb0:	2301      	movs	r3, #1
 8017bb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8017bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8017be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8017bb6:	681b      	ldr	r3, [r3, #0]
 8017bb8:	f023 0207 	bic.w	r2, r3, #7
 8017bbc:	4909      	ldr	r1, [pc, #36]	@ (8017be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8017bbe:	693b      	ldr	r3, [r7, #16]
 8017bc0:	4313      	orrs	r3, r2
 8017bc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8017bc4:	4b07      	ldr	r3, [pc, #28]	@ (8017be4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8017bc6:	681b      	ldr	r3, [r3, #0]
 8017bc8:	f003 0307 	and.w	r3, r3, #7
 8017bcc:	693a      	ldr	r2, [r7, #16]
 8017bce:	429a      	cmp	r2, r3
 8017bd0:	d001      	beq.n	8017bd6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8017bd2:	2301      	movs	r3, #1
 8017bd4:	e000      	b.n	8017bd8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8017bd6:	2300      	movs	r3, #0
}
 8017bd8:	4618      	mov	r0, r3
 8017bda:	3718      	adds	r7, #24
 8017bdc:	46bd      	mov	sp, r7
 8017bde:	bd80      	pop	{r7, pc}
 8017be0:	40021000 	.word	0x40021000
 8017be4:	40022000 	.word	0x40022000

08017be8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8017be8:	b580      	push	{r7, lr}
 8017bea:	b086      	sub	sp, #24
 8017bec:	af00      	add	r7, sp, #0
 8017bee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8017bf0:	2300      	movs	r3, #0
 8017bf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8017bf4:	2300      	movs	r3, #0
 8017bf6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	681b      	ldr	r3, [r3, #0]
 8017bfc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d041      	beq.n	8017c88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8017c08:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8017c0c:	d02a      	beq.n	8017c64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8017c0e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8017c12:	d824      	bhi.n	8017c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8017c14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8017c18:	d008      	beq.n	8017c2c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8017c1a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8017c1e:	d81e      	bhi.n	8017c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d00a      	beq.n	8017c3a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8017c24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8017c28:	d010      	beq.n	8017c4c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8017c2a:	e018      	b.n	8017c5e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8017c2c:	4b86      	ldr	r3, [pc, #536]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017c2e:	68db      	ldr	r3, [r3, #12]
 8017c30:	4a85      	ldr	r2, [pc, #532]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017c32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8017c36:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8017c38:	e015      	b.n	8017c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8017c3a:	687b      	ldr	r3, [r7, #4]
 8017c3c:	3304      	adds	r3, #4
 8017c3e:	2100      	movs	r1, #0
 8017c40:	4618      	mov	r0, r3
 8017c42:	f001 f885 	bl	8018d50 <RCCEx_PLLSAI1_Config>
 8017c46:	4603      	mov	r3, r0
 8017c48:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8017c4a:	e00c      	b.n	8017c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	3320      	adds	r3, #32
 8017c50:	2100      	movs	r1, #0
 8017c52:	4618      	mov	r0, r3
 8017c54:	f001 f96e 	bl	8018f34 <RCCEx_PLLSAI2_Config>
 8017c58:	4603      	mov	r3, r0
 8017c5a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8017c5c:	e003      	b.n	8017c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8017c5e:	2301      	movs	r3, #1
 8017c60:	74fb      	strb	r3, [r7, #19]
      break;
 8017c62:	e000      	b.n	8017c66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8017c64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8017c66:	7cfb      	ldrb	r3, [r7, #19]
 8017c68:	2b00      	cmp	r3, #0
 8017c6a:	d10b      	bne.n	8017c84 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8017c6c:	4b76      	ldr	r3, [pc, #472]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017c72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8017c7a:	4973      	ldr	r1, [pc, #460]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017c7c:	4313      	orrs	r3, r2
 8017c7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8017c82:	e001      	b.n	8017c88 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017c84:	7cfb      	ldrb	r3, [r7, #19]
 8017c86:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8017c88:	687b      	ldr	r3, [r7, #4]
 8017c8a:	681b      	ldr	r3, [r3, #0]
 8017c8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	d041      	beq.n	8017d18 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017c98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8017c9c:	d02a      	beq.n	8017cf4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8017c9e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8017ca2:	d824      	bhi.n	8017cee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8017ca4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017ca8:	d008      	beq.n	8017cbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8017caa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8017cae:	d81e      	bhi.n	8017cee <HAL_RCCEx_PeriphCLKConfig+0x106>
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d00a      	beq.n	8017cca <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8017cb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8017cb8:	d010      	beq.n	8017cdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8017cba:	e018      	b.n	8017cee <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8017cbc:	4b62      	ldr	r3, [pc, #392]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017cbe:	68db      	ldr	r3, [r3, #12]
 8017cc0:	4a61      	ldr	r2, [pc, #388]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017cc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8017cc6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8017cc8:	e015      	b.n	8017cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	3304      	adds	r3, #4
 8017cce:	2100      	movs	r1, #0
 8017cd0:	4618      	mov	r0, r3
 8017cd2:	f001 f83d 	bl	8018d50 <RCCEx_PLLSAI1_Config>
 8017cd6:	4603      	mov	r3, r0
 8017cd8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8017cda:	e00c      	b.n	8017cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	3320      	adds	r3, #32
 8017ce0:	2100      	movs	r1, #0
 8017ce2:	4618      	mov	r0, r3
 8017ce4:	f001 f926 	bl	8018f34 <RCCEx_PLLSAI2_Config>
 8017ce8:	4603      	mov	r3, r0
 8017cea:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8017cec:	e003      	b.n	8017cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8017cee:	2301      	movs	r3, #1
 8017cf0:	74fb      	strb	r3, [r7, #19]
      break;
 8017cf2:	e000      	b.n	8017cf6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8017cf4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8017cf6:	7cfb      	ldrb	r3, [r7, #19]
 8017cf8:	2b00      	cmp	r3, #0
 8017cfa:	d10b      	bne.n	8017d14 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8017cfc:	4b52      	ldr	r3, [pc, #328]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017d02:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017d0a:	494f      	ldr	r1, [pc, #316]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017d0c:	4313      	orrs	r3, r2
 8017d0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8017d12:	e001      	b.n	8017d18 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017d14:	7cfb      	ldrb	r3, [r7, #19]
 8017d16:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8017d18:	687b      	ldr	r3, [r7, #4]
 8017d1a:	681b      	ldr	r3, [r3, #0]
 8017d1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8017d20:	2b00      	cmp	r3, #0
 8017d22:	f000 80a0 	beq.w	8017e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8017d26:	2300      	movs	r3, #0
 8017d28:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8017d2a:	4b47      	ldr	r3, [pc, #284]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017d2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8017d32:	2b00      	cmp	r3, #0
 8017d34:	d101      	bne.n	8017d3a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8017d36:	2301      	movs	r3, #1
 8017d38:	e000      	b.n	8017d3c <HAL_RCCEx_PeriphCLKConfig+0x154>
 8017d3a:	2300      	movs	r3, #0
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	d00d      	beq.n	8017d5c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8017d40:	4b41      	ldr	r3, [pc, #260]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017d44:	4a40      	ldr	r2, [pc, #256]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8017d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8017d4c:	4b3e      	ldr	r3, [pc, #248]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8017d54:	60bb      	str	r3, [r7, #8]
 8017d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8017d58:	2301      	movs	r3, #1
 8017d5a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8017d5c:	4b3b      	ldr	r3, [pc, #236]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8017d5e:	681b      	ldr	r3, [r3, #0]
 8017d60:	4a3a      	ldr	r2, [pc, #232]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8017d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8017d66:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8017d68:	f7fb fb2a 	bl	80133c0 <HAL_GetTick>
 8017d6c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8017d6e:	e009      	b.n	8017d84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8017d70:	f7fb fb26 	bl	80133c0 <HAL_GetTick>
 8017d74:	4602      	mov	r2, r0
 8017d76:	68fb      	ldr	r3, [r7, #12]
 8017d78:	1ad3      	subs	r3, r2, r3
 8017d7a:	2b02      	cmp	r3, #2
 8017d7c:	d902      	bls.n	8017d84 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8017d7e:	2303      	movs	r3, #3
 8017d80:	74fb      	strb	r3, [r7, #19]
        break;
 8017d82:	e005      	b.n	8017d90 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8017d84:	4b31      	ldr	r3, [pc, #196]	@ (8017e4c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017d8c:	2b00      	cmp	r3, #0
 8017d8e:	d0ef      	beq.n	8017d70 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8017d90:	7cfb      	ldrb	r3, [r7, #19]
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d15c      	bne.n	8017e50 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8017d96:	4b2c      	ldr	r3, [pc, #176]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8017da0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8017da2:	697b      	ldr	r3, [r7, #20]
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d01f      	beq.n	8017de8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8017da8:	687b      	ldr	r3, [r7, #4]
 8017daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017dae:	697a      	ldr	r2, [r7, #20]
 8017db0:	429a      	cmp	r2, r3
 8017db2:	d019      	beq.n	8017de8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8017db4:	4b24      	ldr	r3, [pc, #144]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8017dbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8017dc0:	4b21      	ldr	r3, [pc, #132]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017dc6:	4a20      	ldr	r2, [pc, #128]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8017dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8017dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017dd6:	4a1c      	ldr	r2, [pc, #112]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017dd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8017ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8017de0:	4a19      	ldr	r2, [pc, #100]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017de2:	697b      	ldr	r3, [r7, #20]
 8017de4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8017de8:	697b      	ldr	r3, [r7, #20]
 8017dea:	f003 0301 	and.w	r3, r3, #1
 8017dee:	2b00      	cmp	r3, #0
 8017df0:	d016      	beq.n	8017e20 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8017df2:	f7fb fae5 	bl	80133c0 <HAL_GetTick>
 8017df6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8017df8:	e00b      	b.n	8017e12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8017dfa:	f7fb fae1 	bl	80133c0 <HAL_GetTick>
 8017dfe:	4602      	mov	r2, r0
 8017e00:	68fb      	ldr	r3, [r7, #12]
 8017e02:	1ad3      	subs	r3, r2, r3
 8017e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8017e08:	4293      	cmp	r3, r2
 8017e0a:	d902      	bls.n	8017e12 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8017e0c:	2303      	movs	r3, #3
 8017e0e:	74fb      	strb	r3, [r7, #19]
            break;
 8017e10:	e006      	b.n	8017e20 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8017e12:	4b0d      	ldr	r3, [pc, #52]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017e18:	f003 0302 	and.w	r3, r3, #2
 8017e1c:	2b00      	cmp	r3, #0
 8017e1e:	d0ec      	beq.n	8017dfa <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8017e20:	7cfb      	ldrb	r3, [r7, #19]
 8017e22:	2b00      	cmp	r3, #0
 8017e24:	d10c      	bne.n	8017e40 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8017e26:	4b08      	ldr	r3, [pc, #32]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017e28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017e2c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8017e30:	687b      	ldr	r3, [r7, #4]
 8017e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017e36:	4904      	ldr	r1, [pc, #16]	@ (8017e48 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8017e38:	4313      	orrs	r3, r2
 8017e3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8017e3e:	e009      	b.n	8017e54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8017e40:	7cfb      	ldrb	r3, [r7, #19]
 8017e42:	74bb      	strb	r3, [r7, #18]
 8017e44:	e006      	b.n	8017e54 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8017e46:	bf00      	nop
 8017e48:	40021000 	.word	0x40021000
 8017e4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8017e50:	7cfb      	ldrb	r3, [r7, #19]
 8017e52:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8017e54:	7c7b      	ldrb	r3, [r7, #17]
 8017e56:	2b01      	cmp	r3, #1
 8017e58:	d105      	bne.n	8017e66 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8017e5a:	4ba6      	ldr	r3, [pc, #664]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017e5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017e5e:	4aa5      	ldr	r2, [pc, #660]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017e60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017e64:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8017e66:	687b      	ldr	r3, [r7, #4]
 8017e68:	681b      	ldr	r3, [r3, #0]
 8017e6a:	f003 0301 	and.w	r3, r3, #1
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	d00a      	beq.n	8017e88 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8017e72:	4ba0      	ldr	r3, [pc, #640]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017e78:	f023 0203 	bic.w	r2, r3, #3
 8017e7c:	687b      	ldr	r3, [r7, #4]
 8017e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017e80:	499c      	ldr	r1, [pc, #624]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017e82:	4313      	orrs	r3, r2
 8017e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	681b      	ldr	r3, [r3, #0]
 8017e8c:	f003 0302 	and.w	r3, r3, #2
 8017e90:	2b00      	cmp	r3, #0
 8017e92:	d00a      	beq.n	8017eaa <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8017e94:	4b97      	ldr	r3, [pc, #604]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017e9a:	f023 020c 	bic.w	r2, r3, #12
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8017ea2:	4994      	ldr	r1, [pc, #592]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017ea4:	4313      	orrs	r3, r2
 8017ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8017eaa:	687b      	ldr	r3, [r7, #4]
 8017eac:	681b      	ldr	r3, [r3, #0]
 8017eae:	f003 0304 	and.w	r3, r3, #4
 8017eb2:	2b00      	cmp	r3, #0
 8017eb4:	d00a      	beq.n	8017ecc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8017eb6:	4b8f      	ldr	r3, [pc, #572]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017ebc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8017ec0:	687b      	ldr	r3, [r7, #4]
 8017ec2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017ec4:	498b      	ldr	r1, [pc, #556]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017ec6:	4313      	orrs	r3, r2
 8017ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8017ecc:	687b      	ldr	r3, [r7, #4]
 8017ece:	681b      	ldr	r3, [r3, #0]
 8017ed0:	f003 0308 	and.w	r3, r3, #8
 8017ed4:	2b00      	cmp	r3, #0
 8017ed6:	d00a      	beq.n	8017eee <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8017ed8:	4b86      	ldr	r3, [pc, #536]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017eda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017ede:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8017ee2:	687b      	ldr	r3, [r7, #4]
 8017ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017ee6:	4983      	ldr	r1, [pc, #524]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017ee8:	4313      	orrs	r3, r2
 8017eea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8017eee:	687b      	ldr	r3, [r7, #4]
 8017ef0:	681b      	ldr	r3, [r3, #0]
 8017ef2:	f003 0310 	and.w	r3, r3, #16
 8017ef6:	2b00      	cmp	r3, #0
 8017ef8:	d00a      	beq.n	8017f10 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8017efa:	4b7e      	ldr	r3, [pc, #504]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8017f04:	687b      	ldr	r3, [r7, #4]
 8017f06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8017f08:	497a      	ldr	r1, [pc, #488]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f0a:	4313      	orrs	r3, r2
 8017f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	681b      	ldr	r3, [r3, #0]
 8017f14:	f003 0320 	and.w	r3, r3, #32
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d00a      	beq.n	8017f32 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8017f1c:	4b75      	ldr	r3, [pc, #468]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f22:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017f2a:	4972      	ldr	r1, [pc, #456]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f2c:	4313      	orrs	r3, r2
 8017f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8017f32:	687b      	ldr	r3, [r7, #4]
 8017f34:	681b      	ldr	r3, [r3, #0]
 8017f36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	d00a      	beq.n	8017f54 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8017f3e:	4b6d      	ldr	r3, [pc, #436]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f44:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8017f48:	687b      	ldr	r3, [r7, #4]
 8017f4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017f4c:	4969      	ldr	r1, [pc, #420]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f4e:	4313      	orrs	r3, r2
 8017f50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8017f54:	687b      	ldr	r3, [r7, #4]
 8017f56:	681b      	ldr	r3, [r3, #0]
 8017f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8017f5c:	2b00      	cmp	r3, #0
 8017f5e:	d00a      	beq.n	8017f76 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8017f60:	4b64      	ldr	r3, [pc, #400]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f66:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8017f6a:	687b      	ldr	r3, [r7, #4]
 8017f6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017f6e:	4961      	ldr	r1, [pc, #388]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f70:	4313      	orrs	r3, r2
 8017f72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	681b      	ldr	r3, [r3, #0]
 8017f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d00a      	beq.n	8017f98 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8017f82:	4b5c      	ldr	r3, [pc, #368]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017f88:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8017f8c:	687b      	ldr	r3, [r7, #4]
 8017f8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017f90:	4958      	ldr	r1, [pc, #352]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017f92:	4313      	orrs	r3, r2
 8017f94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	681b      	ldr	r3, [r3, #0]
 8017f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d00a      	beq.n	8017fba <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8017fa4:	4b53      	ldr	r3, [pc, #332]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017faa:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8017fae:	687b      	ldr	r3, [r7, #4]
 8017fb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017fb2:	4950      	ldr	r1, [pc, #320]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017fb4:	4313      	orrs	r3, r2
 8017fb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8017fba:	687b      	ldr	r3, [r7, #4]
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017fc2:	2b00      	cmp	r3, #0
 8017fc4:	d00a      	beq.n	8017fdc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8017fc6:	4b4b      	ldr	r3, [pc, #300]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017fcc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8017fd0:	687b      	ldr	r3, [r7, #4]
 8017fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017fd4:	4947      	ldr	r1, [pc, #284]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017fd6:	4313      	orrs	r3, r2
 8017fd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8017fdc:	687b      	ldr	r3, [r7, #4]
 8017fde:	681b      	ldr	r3, [r3, #0]
 8017fe0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d00a      	beq.n	8017ffe <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8017fe8:	4b42      	ldr	r3, [pc, #264]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017fea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8017fee:	f023 0203 	bic.w	r2, r3, #3
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8017ff6:	493f      	ldr	r1, [pc, #252]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8017ff8:	4313      	orrs	r3, r2
 8017ffa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8017ffe:	687b      	ldr	r3, [r7, #4]
 8018000:	681b      	ldr	r3, [r3, #0]
 8018002:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8018006:	2b00      	cmp	r3, #0
 8018008:	d028      	beq.n	801805c <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801800a:	4b3a      	ldr	r3, [pc, #232]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801800c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018010:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8018014:	687b      	ldr	r3, [r7, #4]
 8018016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018018:	4936      	ldr	r1, [pc, #216]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801801a:	4313      	orrs	r3, r2
 801801c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018024:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018028:	d106      	bne.n	8018038 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 801802a:	4b32      	ldr	r3, [pc, #200]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801802c:	68db      	ldr	r3, [r3, #12]
 801802e:	4a31      	ldr	r2, [pc, #196]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8018030:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018034:	60d3      	str	r3, [r2, #12]
 8018036:	e011      	b.n	801805c <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8018038:	687b      	ldr	r3, [r7, #4]
 801803a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801803c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8018040:	d10c      	bne.n	801805c <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8018042:	687b      	ldr	r3, [r7, #4]
 8018044:	3304      	adds	r3, #4
 8018046:	2101      	movs	r1, #1
 8018048:	4618      	mov	r0, r3
 801804a:	f000 fe81 	bl	8018d50 <RCCEx_PLLSAI1_Config>
 801804e:	4603      	mov	r3, r0
 8018050:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8018052:	7cfb      	ldrb	r3, [r7, #19]
 8018054:	2b00      	cmp	r3, #0
 8018056:	d001      	beq.n	801805c <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8018058:	7cfb      	ldrb	r3, [r7, #19]
 801805a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	681b      	ldr	r3, [r3, #0]
 8018060:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8018064:	2b00      	cmp	r3, #0
 8018066:	d028      	beq.n	80180ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8018068:	4b22      	ldr	r3, [pc, #136]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801806a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801806e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8018072:	687b      	ldr	r3, [r7, #4]
 8018074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018076:	491f      	ldr	r1, [pc, #124]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8018078:	4313      	orrs	r3, r2
 801807a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 801807e:	687b      	ldr	r3, [r7, #4]
 8018080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018082:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018086:	d106      	bne.n	8018096 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8018088:	4b1a      	ldr	r3, [pc, #104]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801808a:	68db      	ldr	r3, [r3, #12]
 801808c:	4a19      	ldr	r2, [pc, #100]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 801808e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8018092:	60d3      	str	r3, [r2, #12]
 8018094:	e011      	b.n	80180ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801809a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801809e:	d10c      	bne.n	80180ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80180a0:	687b      	ldr	r3, [r7, #4]
 80180a2:	3304      	adds	r3, #4
 80180a4:	2101      	movs	r1, #1
 80180a6:	4618      	mov	r0, r3
 80180a8:	f000 fe52 	bl	8018d50 <RCCEx_PLLSAI1_Config>
 80180ac:	4603      	mov	r3, r0
 80180ae:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80180b0:	7cfb      	ldrb	r3, [r7, #19]
 80180b2:	2b00      	cmp	r3, #0
 80180b4:	d001      	beq.n	80180ba <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80180b6:	7cfb      	ldrb	r3, [r7, #19]
 80180b8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80180ba:	687b      	ldr	r3, [r7, #4]
 80180bc:	681b      	ldr	r3, [r3, #0]
 80180be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	d02a      	beq.n	801811c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80180c6:	4b0b      	ldr	r3, [pc, #44]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80180c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80180cc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80180d4:	4907      	ldr	r1, [pc, #28]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80180d6:	4313      	orrs	r3, r2
 80180d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80180e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80180e4:	d108      	bne.n	80180f8 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80180e6:	4b03      	ldr	r3, [pc, #12]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80180e8:	68db      	ldr	r3, [r3, #12]
 80180ea:	4a02      	ldr	r2, [pc, #8]	@ (80180f4 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80180ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80180f0:	60d3      	str	r3, [r2, #12]
 80180f2:	e013      	b.n	801811c <HAL_RCCEx_PeriphCLKConfig+0x534>
 80180f4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80180fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8018100:	d10c      	bne.n	801811c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	3304      	adds	r3, #4
 8018106:	2101      	movs	r1, #1
 8018108:	4618      	mov	r0, r3
 801810a:	f000 fe21 	bl	8018d50 <RCCEx_PLLSAI1_Config>
 801810e:	4603      	mov	r3, r0
 8018110:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8018112:	7cfb      	ldrb	r3, [r7, #19]
 8018114:	2b00      	cmp	r3, #0
 8018116:	d001      	beq.n	801811c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8018118:	7cfb      	ldrb	r3, [r7, #19]
 801811a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	681b      	ldr	r3, [r3, #0]
 8018120:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8018124:	2b00      	cmp	r3, #0
 8018126:	d02f      	beq.n	8018188 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8018128:	4b2c      	ldr	r3, [pc, #176]	@ (80181dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 801812a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801812e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8018132:	687b      	ldr	r3, [r7, #4]
 8018134:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018136:	4929      	ldr	r1, [pc, #164]	@ (80181dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8018138:	4313      	orrs	r3, r2
 801813a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 801813e:	687b      	ldr	r3, [r7, #4]
 8018140:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018142:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8018146:	d10d      	bne.n	8018164 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8018148:	687b      	ldr	r3, [r7, #4]
 801814a:	3304      	adds	r3, #4
 801814c:	2102      	movs	r1, #2
 801814e:	4618      	mov	r0, r3
 8018150:	f000 fdfe 	bl	8018d50 <RCCEx_PLLSAI1_Config>
 8018154:	4603      	mov	r3, r0
 8018156:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8018158:	7cfb      	ldrb	r3, [r7, #19]
 801815a:	2b00      	cmp	r3, #0
 801815c:	d014      	beq.n	8018188 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 801815e:	7cfb      	ldrb	r3, [r7, #19]
 8018160:	74bb      	strb	r3, [r7, #18]
 8018162:	e011      	b.n	8018188 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8018164:	687b      	ldr	r3, [r7, #4]
 8018166:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8018168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801816c:	d10c      	bne.n	8018188 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 801816e:	687b      	ldr	r3, [r7, #4]
 8018170:	3320      	adds	r3, #32
 8018172:	2102      	movs	r1, #2
 8018174:	4618      	mov	r0, r3
 8018176:	f000 fedd 	bl	8018f34 <RCCEx_PLLSAI2_Config>
 801817a:	4603      	mov	r3, r0
 801817c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 801817e:	7cfb      	ldrb	r3, [r7, #19]
 8018180:	2b00      	cmp	r3, #0
 8018182:	d001      	beq.n	8018188 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8018184:	7cfb      	ldrb	r3, [r7, #19]
 8018186:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	681b      	ldr	r3, [r3, #0]
 801818c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8018190:	2b00      	cmp	r3, #0
 8018192:	d00b      	beq.n	80181ac <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8018194:	4b11      	ldr	r3, [pc, #68]	@ (80181dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8018196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801819a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 801819e:	687b      	ldr	r3, [r7, #4]
 80181a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80181a4:	490d      	ldr	r1, [pc, #52]	@ (80181dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80181a6:	4313      	orrs	r3, r2
 80181a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	681b      	ldr	r3, [r3, #0]
 80181b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d00b      	beq.n	80181d0 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80181b8:	4b08      	ldr	r3, [pc, #32]	@ (80181dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80181ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80181be:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80181c2:	687b      	ldr	r3, [r7, #4]
 80181c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80181c8:	4904      	ldr	r1, [pc, #16]	@ (80181dc <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80181ca:	4313      	orrs	r3, r2
 80181cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80181d0:	7cbb      	ldrb	r3, [r7, #18]
}
 80181d2:	4618      	mov	r0, r3
 80181d4:	3718      	adds	r7, #24
 80181d6:	46bd      	mov	sp, r7
 80181d8:	bd80      	pop	{r7, pc}
 80181da:	bf00      	nop
 80181dc:	40021000 	.word	0x40021000

080181e0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80181e0:	b580      	push	{r7, lr}
 80181e2:	b088      	sub	sp, #32
 80181e4:	af00      	add	r7, sp, #0
 80181e6:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80181e8:	2300      	movs	r3, #0
 80181ea:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80181ec:	687b      	ldr	r3, [r7, #4]
 80181ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80181f2:	d13e      	bne.n	8018272 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80181f4:	4bb4      	ldr	r3, [pc, #720]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80181f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80181fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80181fe:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8018200:	693b      	ldr	r3, [r7, #16]
 8018202:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8018206:	d028      	beq.n	801825a <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8018208:	693b      	ldr	r3, [r7, #16]
 801820a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801820e:	f200 858c 	bhi.w	8018d2a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8018212:	693b      	ldr	r3, [r7, #16]
 8018214:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018218:	d005      	beq.n	8018226 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 801821a:	693b      	ldr	r3, [r7, #16]
 801821c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018220:	d00e      	beq.n	8018240 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8018222:	f000 bd82 	b.w	8018d2a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018226:	4ba8      	ldr	r3, [pc, #672]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8018228:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801822c:	f003 0302 	and.w	r3, r3, #2
 8018230:	2b02      	cmp	r3, #2
 8018232:	f040 857c 	bne.w	8018d2e <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
        frequency = LSE_VALUE;
 8018236:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801823a:	61fb      	str	r3, [r7, #28]
      break;
 801823c:	f000 bd77 	b.w	8018d2e <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8018240:	4ba1      	ldr	r3, [pc, #644]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8018242:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018246:	f003 0302 	and.w	r3, r3, #2
 801824a:	2b02      	cmp	r3, #2
 801824c:	f040 8571 	bne.w	8018d32 <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
          frequency = LSI_VALUE;
 8018250:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8018254:	61fb      	str	r3, [r7, #28]
      break;
 8018256:	f000 bd6c 	b.w	8018d32 <HAL_RCCEx_GetPeriphCLKFreq+0xb52>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 801825a:	4b9b      	ldr	r3, [pc, #620]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 801825c:	681b      	ldr	r3, [r3, #0]
 801825e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018262:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018266:	f040 8566 	bne.w	8018d36 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
        frequency = HSE_VALUE / 32U;
 801826a:	4b98      	ldr	r3, [pc, #608]	@ (80184cc <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 801826c:	61fb      	str	r3, [r7, #28]
      break;
 801826e:	f000 bd62 	b.w	8018d36 <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8018272:	4b95      	ldr	r3, [pc, #596]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8018274:	68db      	ldr	r3, [r3, #12]
 8018276:	f003 0303 	and.w	r3, r3, #3
 801827a:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 801827c:	697b      	ldr	r3, [r7, #20]
 801827e:	2b03      	cmp	r3, #3
 8018280:	d036      	beq.n	80182f0 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8018282:	697b      	ldr	r3, [r7, #20]
 8018284:	2b03      	cmp	r3, #3
 8018286:	d840      	bhi.n	801830a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8018288:	697b      	ldr	r3, [r7, #20]
 801828a:	2b01      	cmp	r3, #1
 801828c:	d003      	beq.n	8018296 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 801828e:	697b      	ldr	r3, [r7, #20]
 8018290:	2b02      	cmp	r3, #2
 8018292:	d020      	beq.n	80182d6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8018294:	e039      	b.n	801830a <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8018296:	4b8c      	ldr	r3, [pc, #560]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8018298:	681b      	ldr	r3, [r3, #0]
 801829a:	f003 0302 	and.w	r3, r3, #2
 801829e:	2b02      	cmp	r3, #2
 80182a0:	d116      	bne.n	80182d0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80182a2:	4b89      	ldr	r3, [pc, #548]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80182a4:	681b      	ldr	r3, [r3, #0]
 80182a6:	f003 0308 	and.w	r3, r3, #8
 80182aa:	2b00      	cmp	r3, #0
 80182ac:	d005      	beq.n	80182ba <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80182ae:	4b86      	ldr	r3, [pc, #536]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80182b0:	681b      	ldr	r3, [r3, #0]
 80182b2:	091b      	lsrs	r3, r3, #4
 80182b4:	f003 030f 	and.w	r3, r3, #15
 80182b8:	e005      	b.n	80182c6 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80182ba:	4b83      	ldr	r3, [pc, #524]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80182bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80182c0:	0a1b      	lsrs	r3, r3, #8
 80182c2:	f003 030f 	and.w	r3, r3, #15
 80182c6:	4a82      	ldr	r2, [pc, #520]	@ (80184d0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80182c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80182cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80182ce:	e01f      	b.n	8018310 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80182d0:	2300      	movs	r3, #0
 80182d2:	61bb      	str	r3, [r7, #24]
      break;
 80182d4:	e01c      	b.n	8018310 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80182d6:	4b7c      	ldr	r3, [pc, #496]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80182de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80182e2:	d102      	bne.n	80182ea <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80182e4:	4b7b      	ldr	r3, [pc, #492]	@ (80184d4 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80182e6:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80182e8:	e012      	b.n	8018310 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80182ea:	2300      	movs	r3, #0
 80182ec:	61bb      	str	r3, [r7, #24]
      break;
 80182ee:	e00f      	b.n	8018310 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80182f0:	4b75      	ldr	r3, [pc, #468]	@ (80184c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 80182f2:	681b      	ldr	r3, [r3, #0]
 80182f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80182f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80182fc:	d102      	bne.n	8018304 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80182fe:	4b76      	ldr	r3, [pc, #472]	@ (80184d8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8018300:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8018302:	e005      	b.n	8018310 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8018304:	2300      	movs	r3, #0
 8018306:	61bb      	str	r3, [r7, #24]
      break;
 8018308:	e002      	b.n	8018310 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 801830a:	2300      	movs	r3, #0
 801830c:	61bb      	str	r3, [r7, #24]
      break;
 801830e:	bf00      	nop
    }

    switch(PeriphClk)
 8018310:	687b      	ldr	r3, [r7, #4]
 8018312:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018316:	f000 842a 	beq.w	8018b6e <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 801831a:	687b      	ldr	r3, [r7, #4]
 801831c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018320:	f200 850b 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 801832a:	f000 80df 	beq.w	80184ec <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 801832e:	687b      	ldr	r3, [r7, #4]
 8018330:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8018334:	f200 8501 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8018338:	687b      	ldr	r3, [r7, #4]
 801833a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801833e:	f000 80d5 	beq.w	80184ec <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8018342:	687b      	ldr	r3, [r7, #4]
 8018344:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8018348:	f200 84f7 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801834c:	687b      	ldr	r3, [r7, #4]
 801834e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018352:	f000 8377 	beq.w	8018a44 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801835c:	f200 84ed 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8018360:	687b      	ldr	r3, [r7, #4]
 8018362:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018366:	f000 84c3 	beq.w	8018cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018370:	f200 84e3 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801837a:	f000 82e6 	beq.w	801894a <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 801837e:	687b      	ldr	r3, [r7, #4]
 8018380:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8018384:	f200 84d9 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8018388:	687b      	ldr	r3, [r7, #4]
 801838a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801838e:	f000 80ad 	beq.w	80184ec <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8018392:	687b      	ldr	r3, [r7, #4]
 8018394:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8018398:	f200 84cf 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80183a2:	f000 809b 	beq.w	80184dc <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
 80183a6:	687b      	ldr	r3, [r7, #4]
 80183a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80183ac:	f200 84c5 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80183b6:	d07f      	beq.n	80184b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80183be:	f200 84bc 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80183c2:	687b      	ldr	r3, [r7, #4]
 80183c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80183c8:	f000 8448 	beq.w	8018c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa7c>
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80183d2:	f200 84b2 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80183d6:	687b      	ldr	r3, [r7, #4]
 80183d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80183dc:	f000 83f0 	beq.w	8018bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80183e0:	687b      	ldr	r3, [r7, #4]
 80183e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80183e6:	f200 84a8 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80183ea:	687b      	ldr	r3, [r7, #4]
 80183ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80183f0:	f000 8391 	beq.w	8018b16 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 80183f4:	687b      	ldr	r3, [r7, #4]
 80183f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80183fa:	f200 849e 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 80183fe:	687b      	ldr	r3, [r7, #4]
 8018400:	2b80      	cmp	r3, #128	@ 0x80
 8018402:	f000 835c 	beq.w	8018abe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8018406:	687b      	ldr	r3, [r7, #4]
 8018408:	2b80      	cmp	r3, #128	@ 0x80
 801840a:	f200 8496 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801840e:	687b      	ldr	r3, [r7, #4]
 8018410:	2b20      	cmp	r3, #32
 8018412:	d84b      	bhi.n	80184ac <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	2b00      	cmp	r3, #0
 8018418:	f000 848f 	beq.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	3b01      	subs	r3, #1
 8018420:	2b1f      	cmp	r3, #31
 8018422:	f200 848a 	bhi.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
 8018426:	a201      	add	r2, pc, #4	@ (adr r2, 801842c <HAL_RCCEx_GetPeriphCLKFreq+0x24c>)
 8018428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801842c:	08018643 	.word	0x08018643
 8018430:	080186b3 	.word	0x080186b3
 8018434:	08018d3b 	.word	0x08018d3b
 8018438:	08018747 	.word	0x08018747
 801843c:	08018d3b 	.word	0x08018d3b
 8018440:	08018d3b 	.word	0x08018d3b
 8018444:	08018d3b 	.word	0x08018d3b
 8018448:	080187cf 	.word	0x080187cf
 801844c:	08018d3b 	.word	0x08018d3b
 8018450:	08018d3b 	.word	0x08018d3b
 8018454:	08018d3b 	.word	0x08018d3b
 8018458:	08018d3b 	.word	0x08018d3b
 801845c:	08018d3b 	.word	0x08018d3b
 8018460:	08018d3b 	.word	0x08018d3b
 8018464:	08018d3b 	.word	0x08018d3b
 8018468:	08018847 	.word	0x08018847
 801846c:	08018d3b 	.word	0x08018d3b
 8018470:	08018d3b 	.word	0x08018d3b
 8018474:	08018d3b 	.word	0x08018d3b
 8018478:	08018d3b 	.word	0x08018d3b
 801847c:	08018d3b 	.word	0x08018d3b
 8018480:	08018d3b 	.word	0x08018d3b
 8018484:	08018d3b 	.word	0x08018d3b
 8018488:	08018d3b 	.word	0x08018d3b
 801848c:	08018d3b 	.word	0x08018d3b
 8018490:	08018d3b 	.word	0x08018d3b
 8018494:	08018d3b 	.word	0x08018d3b
 8018498:	08018d3b 	.word	0x08018d3b
 801849c:	08018d3b 	.word	0x08018d3b
 80184a0:	08018d3b 	.word	0x08018d3b
 80184a4:	08018d3b 	.word	0x08018d3b
 80184a8:	080188c9 	.word	0x080188c9
 80184ac:	687b      	ldr	r3, [r7, #4]
 80184ae:	2b40      	cmp	r3, #64	@ 0x40
 80184b0:	f000 82d9 	beq.w	8018a66 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80184b4:	f000 bc41 	b.w	8018d3a <HAL_RCCEx_GetPeriphCLKFreq+0xb5a>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80184b8:	69b9      	ldr	r1, [r7, #24]
 80184ba:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80184be:	f000 fe15 	bl	80190ec <RCCEx_GetSAIxPeriphCLKFreq>
 80184c2:	61f8      	str	r0, [r7, #28]
      break;
 80184c4:	f000 bc3a 	b.w	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 80184c8:	40021000 	.word	0x40021000
 80184cc:	0003d090 	.word	0x0003d090
 80184d0:	0803262c 	.word	0x0803262c
 80184d4:	00f42400 	.word	0x00f42400
 80184d8:	007a1200 	.word	0x007a1200
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80184dc:	69b9      	ldr	r1, [r7, #24]
 80184de:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80184e2:	f000 fe03 	bl	80190ec <RCCEx_GetSAIxPeriphCLKFreq>
 80184e6:	61f8      	str	r0, [r7, #28]
      break;
 80184e8:	f000 bc28 	b.w	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80184ec:	4ba6      	ldr	r3, [pc, #664]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80184ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80184f2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80184f6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80184f8:	693b      	ldr	r3, [r7, #16]
 80184fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80184fe:	d015      	beq.n	801852c <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8018500:	693b      	ldr	r3, [r7, #16]
 8018502:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8018506:	f200 8092 	bhi.w	801862e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 801850a:	693b      	ldr	r3, [r7, #16]
 801850c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018510:	d029      	beq.n	8018566 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8018512:	693b      	ldr	r3, [r7, #16]
 8018514:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018518:	f200 8089 	bhi.w	801862e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 801851c:	693b      	ldr	r3, [r7, #16]
 801851e:	2b00      	cmp	r3, #0
 8018520:	d07b      	beq.n	801861a <HAL_RCCEx_GetPeriphCLKFreq+0x43a>
 8018522:	693b      	ldr	r3, [r7, #16]
 8018524:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8018528:	d04a      	beq.n	80185c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          break;
 801852a:	e080      	b.n	801862e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 801852c:	4b96      	ldr	r3, [pc, #600]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 801852e:	681b      	ldr	r3, [r3, #0]
 8018530:	f003 0302 	and.w	r3, r3, #2
 8018534:	2b02      	cmp	r3, #2
 8018536:	d17c      	bne.n	8018632 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8018538:	4b93      	ldr	r3, [pc, #588]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 801853a:	681b      	ldr	r3, [r3, #0]
 801853c:	f003 0308 	and.w	r3, r3, #8
 8018540:	2b00      	cmp	r3, #0
 8018542:	d005      	beq.n	8018550 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8018544:	4b90      	ldr	r3, [pc, #576]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018546:	681b      	ldr	r3, [r3, #0]
 8018548:	091b      	lsrs	r3, r3, #4
 801854a:	f003 030f 	and.w	r3, r3, #15
 801854e:	e005      	b.n	801855c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8018550:	4b8d      	ldr	r3, [pc, #564]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018552:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018556:	0a1b      	lsrs	r3, r3, #8
 8018558:	f003 030f 	and.w	r3, r3, #15
 801855c:	4a8b      	ldr	r2, [pc, #556]	@ (801878c <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>)
 801855e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8018562:	61fb      	str	r3, [r7, #28]
          break;
 8018564:	e065      	b.n	8018632 <HAL_RCCEx_GetPeriphCLKFreq+0x452>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8018566:	4b88      	ldr	r3, [pc, #544]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018568:	681b      	ldr	r3, [r3, #0]
 801856a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801856e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8018572:	d160      	bne.n	8018636 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8018574:	4b84      	ldr	r3, [pc, #528]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018576:	68db      	ldr	r3, [r3, #12]
 8018578:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801857c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018580:	d159      	bne.n	8018636 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8018582:	4b81      	ldr	r3, [pc, #516]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018584:	68db      	ldr	r3, [r3, #12]
 8018586:	0a1b      	lsrs	r3, r3, #8
 8018588:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801858c:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 801858e:	69bb      	ldr	r3, [r7, #24]
 8018590:	68fa      	ldr	r2, [r7, #12]
 8018592:	fb03 f202 	mul.w	r2, r3, r2
 8018596:	4b7c      	ldr	r3, [pc, #496]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018598:	68db      	ldr	r3, [r3, #12]
 801859a:	091b      	lsrs	r3, r3, #4
 801859c:	f003 0307 	and.w	r3, r3, #7
 80185a0:	3301      	adds	r3, #1
 80185a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80185a6:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80185a8:	4b77      	ldr	r3, [pc, #476]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80185aa:	68db      	ldr	r3, [r3, #12]
 80185ac:	0d5b      	lsrs	r3, r3, #21
 80185ae:	f003 0303 	and.w	r3, r3, #3
 80185b2:	3301      	adds	r3, #1
 80185b4:	005b      	lsls	r3, r3, #1
 80185b6:	69ba      	ldr	r2, [r7, #24]
 80185b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80185bc:	61fb      	str	r3, [r7, #28]
          break;
 80185be:	e03a      	b.n	8018636 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80185c0:	4b71      	ldr	r3, [pc, #452]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80185c2:	681b      	ldr	r3, [r3, #0]
 80185c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80185c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80185cc:	d135      	bne.n	801863a <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80185ce:	4b6e      	ldr	r3, [pc, #440]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80185d0:	691b      	ldr	r3, [r3, #16]
 80185d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80185d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80185da:	d12e      	bne.n	801863a <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80185dc:	4b6a      	ldr	r3, [pc, #424]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80185de:	691b      	ldr	r3, [r3, #16]
 80185e0:	0a1b      	lsrs	r3, r3, #8
 80185e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80185e6:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80185e8:	69bb      	ldr	r3, [r7, #24]
 80185ea:	68fa      	ldr	r2, [r7, #12]
 80185ec:	fb03 f202 	mul.w	r2, r3, r2
 80185f0:	4b65      	ldr	r3, [pc, #404]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80185f2:	68db      	ldr	r3, [r3, #12]
 80185f4:	091b      	lsrs	r3, r3, #4
 80185f6:	f003 0307 	and.w	r3, r3, #7
 80185fa:	3301      	adds	r3, #1
 80185fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8018600:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8018602:	4b61      	ldr	r3, [pc, #388]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018604:	691b      	ldr	r3, [r3, #16]
 8018606:	0d5b      	lsrs	r3, r3, #21
 8018608:	f003 0303 	and.w	r3, r3, #3
 801860c:	3301      	adds	r3, #1
 801860e:	005b      	lsls	r3, r3, #1
 8018610:	69ba      	ldr	r2, [r7, #24]
 8018612:	fbb2 f3f3 	udiv	r3, r2, r3
 8018616:	61fb      	str	r3, [r7, #28]
          break;
 8018618:	e00f      	b.n	801863a <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 801861a:	4b5b      	ldr	r3, [pc, #364]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 801861c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8018620:	f003 0302 	and.w	r3, r3, #2
 8018624:	2b02      	cmp	r3, #2
 8018626:	d10a      	bne.n	801863e <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
            frequency = HSI48_VALUE;
 8018628:	4b59      	ldr	r3, [pc, #356]	@ (8018790 <HAL_RCCEx_GetPeriphCLKFreq+0x5b0>)
 801862a:	61fb      	str	r3, [r7, #28]
          break;
 801862c:	e007      	b.n	801863e <HAL_RCCEx_GetPeriphCLKFreq+0x45e>
          break;
 801862e:	bf00      	nop
 8018630:	e384      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018632:	bf00      	nop
 8018634:	e382      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018636:	bf00      	nop
 8018638:	e380      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 801863a:	bf00      	nop
 801863c:	e37e      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 801863e:	bf00      	nop
        break;
 8018640:	e37c      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8018642:	4b51      	ldr	r3, [pc, #324]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018648:	f003 0303 	and.w	r3, r3, #3
 801864c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 801864e:	693b      	ldr	r3, [r7, #16]
 8018650:	2b03      	cmp	r3, #3
 8018652:	d828      	bhi.n	80186a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4c6>
 8018654:	a201      	add	r2, pc, #4	@ (adr r2, 801865c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8018656:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801865a:	bf00      	nop
 801865c:	0801866d 	.word	0x0801866d
 8018660:	08018675 	.word	0x08018675
 8018664:	0801867d 	.word	0x0801867d
 8018668:	08018691 	.word	0x08018691
          frequency = HAL_RCC_GetPCLK2Freq();
 801866c:	f7ff fa46 	bl	8017afc <HAL_RCC_GetPCLK2Freq>
 8018670:	61f8      	str	r0, [r7, #28]
          break;
 8018672:	e01d      	b.n	80186b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          frequency = HAL_RCC_GetSysClockFreq();
 8018674:	f7ff f994 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018678:	61f8      	str	r0, [r7, #28]
          break;
 801867a:	e019      	b.n	80186b0 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 801867c:	4b42      	ldr	r3, [pc, #264]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 801867e:	681b      	ldr	r3, [r3, #0]
 8018680:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018684:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018688:	d10f      	bne.n	80186aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
            frequency = HSI_VALUE;
 801868a:	4b42      	ldr	r3, [pc, #264]	@ (8018794 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 801868c:	61fb      	str	r3, [r7, #28]
          break;
 801868e:	e00c      	b.n	80186aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018690:	4b3d      	ldr	r3, [pc, #244]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018696:	f003 0302 	and.w	r3, r3, #2
 801869a:	2b02      	cmp	r3, #2
 801869c:	d107      	bne.n	80186ae <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
            frequency = LSE_VALUE;
 801869e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80186a2:	61fb      	str	r3, [r7, #28]
          break;
 80186a4:	e003      	b.n	80186ae <HAL_RCCEx_GetPeriphCLKFreq+0x4ce>
          break;
 80186a6:	bf00      	nop
 80186a8:	e348      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80186aa:	bf00      	nop
 80186ac:	e346      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80186ae:	bf00      	nop
        break;
 80186b0:	e344      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80186b2:	4b35      	ldr	r3, [pc, #212]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 80186b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80186b8:	f003 030c 	and.w	r3, r3, #12
 80186bc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80186be:	693b      	ldr	r3, [r7, #16]
 80186c0:	2b0c      	cmp	r3, #12
 80186c2:	d83a      	bhi.n	801873a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
 80186c4:	a201      	add	r2, pc, #4	@ (adr r2, 80186cc <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80186c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80186ca:	bf00      	nop
 80186cc:	08018701 	.word	0x08018701
 80186d0:	0801873b 	.word	0x0801873b
 80186d4:	0801873b 	.word	0x0801873b
 80186d8:	0801873b 	.word	0x0801873b
 80186dc:	08018709 	.word	0x08018709
 80186e0:	0801873b 	.word	0x0801873b
 80186e4:	0801873b 	.word	0x0801873b
 80186e8:	0801873b 	.word	0x0801873b
 80186ec:	08018711 	.word	0x08018711
 80186f0:	0801873b 	.word	0x0801873b
 80186f4:	0801873b 	.word	0x0801873b
 80186f8:	0801873b 	.word	0x0801873b
 80186fc:	08018725 	.word	0x08018725
          frequency = HAL_RCC_GetPCLK1Freq();
 8018700:	f7ff f9e6 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018704:	61f8      	str	r0, [r7, #28]
          break;
 8018706:	e01d      	b.n	8018744 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          frequency = HAL_RCC_GetSysClockFreq();
 8018708:	f7ff f94a 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801870c:	61f8      	str	r0, [r7, #28]
          break;
 801870e:	e019      	b.n	8018744 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018710:	4b1d      	ldr	r3, [pc, #116]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018712:	681b      	ldr	r3, [r3, #0]
 8018714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801871c:	d10f      	bne.n	801873e <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
            frequency = HSI_VALUE;
 801871e:	4b1d      	ldr	r3, [pc, #116]	@ (8018794 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>)
 8018720:	61fb      	str	r3, [r7, #28]
          break;
 8018722:	e00c      	b.n	801873e <HAL_RCCEx_GetPeriphCLKFreq+0x55e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018724:	4b18      	ldr	r3, [pc, #96]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801872a:	f003 0302 	and.w	r3, r3, #2
 801872e:	2b02      	cmp	r3, #2
 8018730:	d107      	bne.n	8018742 <HAL_RCCEx_GetPeriphCLKFreq+0x562>
            frequency = LSE_VALUE;
 8018732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8018736:	61fb      	str	r3, [r7, #28]
          break;
 8018738:	e003      	b.n	8018742 <HAL_RCCEx_GetPeriphCLKFreq+0x562>
          break;
 801873a:	bf00      	nop
 801873c:	e2fe      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 801873e:	bf00      	nop
 8018740:	e2fc      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018742:	bf00      	nop
        break;
 8018744:	e2fa      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8018746:	4b10      	ldr	r3, [pc, #64]	@ (8018788 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>)
 8018748:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801874c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8018750:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018752:	693b      	ldr	r3, [r7, #16]
 8018754:	2b30      	cmp	r3, #48	@ 0x30
 8018756:	d029      	beq.n	80187ac <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8018758:	693b      	ldr	r3, [r7, #16]
 801875a:	2b30      	cmp	r3, #48	@ 0x30
 801875c:	d831      	bhi.n	80187c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 801875e:	693b      	ldr	r3, [r7, #16]
 8018760:	2b20      	cmp	r3, #32
 8018762:	d019      	beq.n	8018798 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
 8018764:	693b      	ldr	r3, [r7, #16]
 8018766:	2b20      	cmp	r3, #32
 8018768:	d82b      	bhi.n	80187c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
 801876a:	693b      	ldr	r3, [r7, #16]
 801876c:	2b00      	cmp	r3, #0
 801876e:	d003      	beq.n	8018778 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8018770:	693b      	ldr	r3, [r7, #16]
 8018772:	2b10      	cmp	r3, #16
 8018774:	d004      	beq.n	8018780 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          break;
 8018776:	e024      	b.n	80187c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018778:	f7ff f9aa 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 801877c:	61f8      	str	r0, [r7, #28]
          break;
 801877e:	e025      	b.n	80187cc <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
          frequency = HAL_RCC_GetSysClockFreq();
 8018780:	f7ff f90e 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018784:	61f8      	str	r0, [r7, #28]
          break;
 8018786:	e021      	b.n	80187cc <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 8018788:	40021000 	.word	0x40021000
 801878c:	0803262c 	.word	0x0803262c
 8018790:	02dc6c00 	.word	0x02dc6c00
 8018794:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018798:	4b8f      	ldr	r3, [pc, #572]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 801879a:	681b      	ldr	r3, [r3, #0]
 801879c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80187a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80187a4:	d10f      	bne.n	80187c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
            frequency = HSI_VALUE;
 80187a6:	4b8d      	ldr	r3, [pc, #564]	@ (80189dc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 80187a8:	61fb      	str	r3, [r7, #28]
          break;
 80187aa:	e00c      	b.n	80187c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80187ac:	4b8a      	ldr	r3, [pc, #552]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 80187ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80187b2:	f003 0302 	and.w	r3, r3, #2
 80187b6:	2b02      	cmp	r3, #2
 80187b8:	d107      	bne.n	80187ca <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
            frequency = LSE_VALUE;
 80187ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80187be:	61fb      	str	r3, [r7, #28]
          break;
 80187c0:	e003      	b.n	80187ca <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
          break;
 80187c2:	bf00      	nop
 80187c4:	e2ba      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80187c6:	bf00      	nop
 80187c8:	e2b8      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80187ca:	bf00      	nop
        break;
 80187cc:	e2b6      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80187ce:	4b82      	ldr	r3, [pc, #520]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 80187d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80187d4:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80187d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80187da:	693b      	ldr	r3, [r7, #16]
 80187dc:	2bc0      	cmp	r3, #192	@ 0xc0
 80187de:	d021      	beq.n	8018824 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 80187e0:	693b      	ldr	r3, [r7, #16]
 80187e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80187e4:	d829      	bhi.n	801883a <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 80187e6:	693b      	ldr	r3, [r7, #16]
 80187e8:	2b80      	cmp	r3, #128	@ 0x80
 80187ea:	d011      	beq.n	8018810 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 80187ec:	693b      	ldr	r3, [r7, #16]
 80187ee:	2b80      	cmp	r3, #128	@ 0x80
 80187f0:	d823      	bhi.n	801883a <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 80187f2:	693b      	ldr	r3, [r7, #16]
 80187f4:	2b00      	cmp	r3, #0
 80187f6:	d003      	beq.n	8018800 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 80187f8:	693b      	ldr	r3, [r7, #16]
 80187fa:	2b40      	cmp	r3, #64	@ 0x40
 80187fc:	d004      	beq.n	8018808 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
          break;
 80187fe:	e01c      	b.n	801883a <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018800:	f7ff f966 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018804:	61f8      	str	r0, [r7, #28]
          break;
 8018806:	e01d      	b.n	8018844 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HAL_RCC_GetSysClockFreq();
 8018808:	f7ff f8ca 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801880c:	61f8      	str	r0, [r7, #28]
          break;
 801880e:	e019      	b.n	8018844 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018810:	4b71      	ldr	r3, [pc, #452]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018812:	681b      	ldr	r3, [r3, #0]
 8018814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018818:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801881c:	d10f      	bne.n	801883e <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
            frequency = HSI_VALUE;
 801881e:	4b6f      	ldr	r3, [pc, #444]	@ (80189dc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8018820:	61fb      	str	r3, [r7, #28]
          break;
 8018822:	e00c      	b.n	801883e <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018824:	4b6c      	ldr	r3, [pc, #432]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801882a:	f003 0302 	and.w	r3, r3, #2
 801882e:	2b02      	cmp	r3, #2
 8018830:	d107      	bne.n	8018842 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
            frequency = LSE_VALUE;
 8018832:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8018836:	61fb      	str	r3, [r7, #28]
          break;
 8018838:	e003      	b.n	8018842 <HAL_RCCEx_GetPeriphCLKFreq+0x662>
          break;
 801883a:	bf00      	nop
 801883c:	e27e      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 801883e:	bf00      	nop
 8018840:	e27c      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018842:	bf00      	nop
        break;
 8018844:	e27a      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8018846:	4b64      	ldr	r3, [pc, #400]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801884c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8018850:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018852:	693b      	ldr	r3, [r7, #16]
 8018854:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8018858:	d025      	beq.n	80188a6 <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
 801885a:	693b      	ldr	r3, [r7, #16]
 801885c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8018860:	d82c      	bhi.n	80188bc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8018862:	693b      	ldr	r3, [r7, #16]
 8018864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018868:	d013      	beq.n	8018892 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 801886a:	693b      	ldr	r3, [r7, #16]
 801886c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018870:	d824      	bhi.n	80188bc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
 8018872:	693b      	ldr	r3, [r7, #16]
 8018874:	2b00      	cmp	r3, #0
 8018876:	d004      	beq.n	8018882 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
 8018878:	693b      	ldr	r3, [r7, #16]
 801887a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801887e:	d004      	beq.n	801888a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
          break;
 8018880:	e01c      	b.n	80188bc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018882:	f7ff f925 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018886:	61f8      	str	r0, [r7, #28]
          break;
 8018888:	e01d      	b.n	80188c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          frequency = HAL_RCC_GetSysClockFreq();
 801888a:	f7ff f889 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801888e:	61f8      	str	r0, [r7, #28]
          break;
 8018890:	e019      	b.n	80188c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018892:	4b51      	ldr	r3, [pc, #324]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018894:	681b      	ldr	r3, [r3, #0]
 8018896:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801889a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801889e:	d10f      	bne.n	80188c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
            frequency = HSI_VALUE;
 80188a0:	4b4e      	ldr	r3, [pc, #312]	@ (80189dc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 80188a2:	61fb      	str	r3, [r7, #28]
          break;
 80188a4:	e00c      	b.n	80188c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80188a6:	4b4c      	ldr	r3, [pc, #304]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 80188a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80188ac:	f003 0302 	and.w	r3, r3, #2
 80188b0:	2b02      	cmp	r3, #2
 80188b2:	d107      	bne.n	80188c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
            frequency = LSE_VALUE;
 80188b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80188b8:	61fb      	str	r3, [r7, #28]
          break;
 80188ba:	e003      	b.n	80188c4 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
          break;
 80188bc:	bf00      	nop
 80188be:	e23d      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80188c0:	bf00      	nop
 80188c2:	e23b      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 80188c4:	bf00      	nop
        break;
 80188c6:	e239      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80188c8:	4b43      	ldr	r3, [pc, #268]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 80188ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80188ce:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80188d2:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80188d4:	693b      	ldr	r3, [r7, #16]
 80188d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80188da:	d025      	beq.n	8018928 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80188dc:	693b      	ldr	r3, [r7, #16]
 80188de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80188e2:	d82c      	bhi.n	801893e <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 80188e4:	693b      	ldr	r3, [r7, #16]
 80188e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80188ea:	d013      	beq.n	8018914 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 80188ec:	693b      	ldr	r3, [r7, #16]
 80188ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80188f2:	d824      	bhi.n	801893e <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
 80188f4:	693b      	ldr	r3, [r7, #16]
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	d004      	beq.n	8018904 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80188fa:	693b      	ldr	r3, [r7, #16]
 80188fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018900:	d004      	beq.n	801890c <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8018902:	e01c      	b.n	801893e <HAL_RCCEx_GetPeriphCLKFreq+0x75e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018904:	f7ff f8e4 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018908:	61f8      	str	r0, [r7, #28]
          break;
 801890a:	e01d      	b.n	8018948 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          frequency = HAL_RCC_GetSysClockFreq();
 801890c:	f7ff f848 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018910:	61f8      	str	r0, [r7, #28]
          break;
 8018912:	e019      	b.n	8018948 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018914:	4b30      	ldr	r3, [pc, #192]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018916:	681b      	ldr	r3, [r3, #0]
 8018918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801891c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018920:	d10f      	bne.n	8018942 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
            frequency = HSI_VALUE;
 8018922:	4b2e      	ldr	r3, [pc, #184]	@ (80189dc <HAL_RCCEx_GetPeriphCLKFreq+0x7fc>)
 8018924:	61fb      	str	r3, [r7, #28]
          break;
 8018926:	e00c      	b.n	8018942 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018928:	4b2b      	ldr	r3, [pc, #172]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 801892a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801892e:	f003 0302 	and.w	r3, r3, #2
 8018932:	2b02      	cmp	r3, #2
 8018934:	d107      	bne.n	8018946 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            frequency = LSE_VALUE;
 8018936:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801893a:	61fb      	str	r3, [r7, #28]
          break;
 801893c:	e003      	b.n	8018946 <HAL_RCCEx_GetPeriphCLKFreq+0x766>
          break;
 801893e:	bf00      	nop
 8018940:	e1fc      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018942:	bf00      	nop
 8018944:	e1fa      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018946:	bf00      	nop
        break;
 8018948:	e1f8      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 801894a:	4b23      	ldr	r3, [pc, #140]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 801894c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018950:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8018954:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018956:	693b      	ldr	r3, [r7, #16]
 8018958:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801895c:	d00c      	beq.n	8018978 <HAL_RCCEx_GetPeriphCLKFreq+0x798>
 801895e:	693b      	ldr	r3, [r7, #16]
 8018960:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8018964:	d868      	bhi.n	8018a38 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 8018966:	693b      	ldr	r3, [r7, #16]
 8018968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801896c:	d008      	beq.n	8018980 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>
 801896e:	693b      	ldr	r3, [r7, #16]
 8018970:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018974:	d034      	beq.n	80189e0 <HAL_RCCEx_GetPeriphCLKFreq+0x800>
          break;
 8018976:	e05f      	b.n	8018a38 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          frequency = HAL_RCC_GetSysClockFreq();
 8018978:	f7ff f812 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801897c:	61f8      	str	r0, [r7, #28]
          break;
 801897e:	e060      	b.n	8018a42 <HAL_RCCEx_GetPeriphCLKFreq+0x862>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8018980:	4b15      	ldr	r3, [pc, #84]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018982:	681b      	ldr	r3, [r3, #0]
 8018984:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018988:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801898c:	d156      	bne.n	8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 801898e:	4b12      	ldr	r3, [pc, #72]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 8018990:	691b      	ldr	r3, [r3, #16]
 8018992:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8018996:	2b00      	cmp	r3, #0
 8018998:	d050      	beq.n	8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 801899a:	4b0f      	ldr	r3, [pc, #60]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 801899c:	691b      	ldr	r3, [r3, #16]
 801899e:	0a1b      	lsrs	r3, r3, #8
 80189a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80189a4:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80189a6:	69bb      	ldr	r3, [r7, #24]
 80189a8:	68fa      	ldr	r2, [r7, #12]
 80189aa:	fb03 f202 	mul.w	r2, r3, r2
 80189ae:	4b0a      	ldr	r3, [pc, #40]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 80189b0:	68db      	ldr	r3, [r3, #12]
 80189b2:	091b      	lsrs	r3, r3, #4
 80189b4:	f003 0307 	and.w	r3, r3, #7
 80189b8:	3301      	adds	r3, #1
 80189ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80189be:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 80189c0:	4b05      	ldr	r3, [pc, #20]	@ (80189d8 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>)
 80189c2:	691b      	ldr	r3, [r3, #16]
 80189c4:	0e5b      	lsrs	r3, r3, #25
 80189c6:	f003 0303 	and.w	r3, r3, #3
 80189ca:	3301      	adds	r3, #1
 80189cc:	005b      	lsls	r3, r3, #1
 80189ce:	69ba      	ldr	r2, [r7, #24]
 80189d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80189d4:	61fb      	str	r3, [r7, #28]
          break;
 80189d6:	e031      	b.n	8018a3c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 80189d8:	40021000 	.word	0x40021000
 80189dc:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 80189e0:	4b9c      	ldr	r3, [pc, #624]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80189e2:	681b      	ldr	r3, [r3, #0]
 80189e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80189e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80189ec:	d128      	bne.n	8018a40 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
 80189ee:	4b99      	ldr	r3, [pc, #612]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80189f0:	695b      	ldr	r3, [r3, #20]
 80189f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80189f6:	2b00      	cmp	r3, #0
 80189f8:	d022      	beq.n	8018a40 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80189fa:	4b96      	ldr	r3, [pc, #600]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 80189fc:	695b      	ldr	r3, [r3, #20]
 80189fe:	0a1b      	lsrs	r3, r3, #8
 8018a00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018a04:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8018a06:	69bb      	ldr	r3, [r7, #24]
 8018a08:	68fa      	ldr	r2, [r7, #12]
 8018a0a:	fb03 f202 	mul.w	r2, r3, r2
 8018a0e:	4b91      	ldr	r3, [pc, #580]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018a10:	68db      	ldr	r3, [r3, #12]
 8018a12:	091b      	lsrs	r3, r3, #4
 8018a14:	f003 0307 	and.w	r3, r3, #7
 8018a18:	3301      	adds	r3, #1
 8018a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8018a1e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8018a20:	4b8c      	ldr	r3, [pc, #560]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018a22:	695b      	ldr	r3, [r3, #20]
 8018a24:	0e5b      	lsrs	r3, r3, #25
 8018a26:	f003 0303 	and.w	r3, r3, #3
 8018a2a:	3301      	adds	r3, #1
 8018a2c:	005b      	lsls	r3, r3, #1
 8018a2e:	69ba      	ldr	r2, [r7, #24]
 8018a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8018a34:	61fb      	str	r3, [r7, #28]
          break;
 8018a36:	e003      	b.n	8018a40 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
          break;
 8018a38:	bf00      	nop
 8018a3a:	e17f      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018a3c:	bf00      	nop
 8018a3e:	e17d      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018a40:	bf00      	nop
        break;
 8018a42:	e17b      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8018a44:	4b83      	ldr	r3, [pc, #524]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018a4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8018a4e:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8018a50:	693b      	ldr	r3, [r7, #16]
 8018a52:	2b00      	cmp	r3, #0
 8018a54:	d103      	bne.n	8018a5e <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
          frequency = HAL_RCC_GetPCLK2Freq();
 8018a56:	f7ff f851 	bl	8017afc <HAL_RCC_GetPCLK2Freq>
 8018a5a:	61f8      	str	r0, [r7, #28]
        break;
 8018a5c:	e16e      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          frequency = HAL_RCC_GetSysClockFreq();
 8018a5e:	f7fe ff9f 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018a62:	61f8      	str	r0, [r7, #28]
        break;
 8018a64:	e16a      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8018a66:	4b7b      	ldr	r3, [pc, #492]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018a6c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8018a70:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018a72:	693b      	ldr	r3, [r7, #16]
 8018a74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8018a78:	d013      	beq.n	8018aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
 8018a7a:	693b      	ldr	r3, [r7, #16]
 8018a7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8018a80:	d819      	bhi.n	8018ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8018a82:	693b      	ldr	r3, [r7, #16]
 8018a84:	2b00      	cmp	r3, #0
 8018a86:	d004      	beq.n	8018a92 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
 8018a88:	693b      	ldr	r3, [r7, #16]
 8018a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8018a8e:	d004      	beq.n	8018a9a <HAL_RCCEx_GetPeriphCLKFreq+0x8ba>
          break;
 8018a90:	e011      	b.n	8018ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018a92:	f7ff f81d 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018a96:	61f8      	str	r0, [r7, #28]
          break;
 8018a98:	e010      	b.n	8018abc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8018a9a:	f7fe ff81 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018a9e:	61f8      	str	r0, [r7, #28]
          break;
 8018aa0:	e00c      	b.n	8018abc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018aa2:	4b6c      	ldr	r3, [pc, #432]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018aa4:	681b      	ldr	r3, [r3, #0]
 8018aa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018aae:	d104      	bne.n	8018aba <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
            frequency = HSI_VALUE;
 8018ab0:	4b69      	ldr	r3, [pc, #420]	@ (8018c58 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8018ab2:	61fb      	str	r3, [r7, #28]
          break;
 8018ab4:	e001      	b.n	8018aba <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
          break;
 8018ab6:	bf00      	nop
 8018ab8:	e140      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018aba:	bf00      	nop
        break;
 8018abc:	e13e      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8018abe:	4b65      	ldr	r3, [pc, #404]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018ac4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8018ac8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018aca:	693b      	ldr	r3, [r7, #16]
 8018acc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018ad0:	d013      	beq.n	8018afa <HAL_RCCEx_GetPeriphCLKFreq+0x91a>
 8018ad2:	693b      	ldr	r3, [r7, #16]
 8018ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8018ad8:	d819      	bhi.n	8018b0e <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 8018ada:	693b      	ldr	r3, [r7, #16]
 8018adc:	2b00      	cmp	r3, #0
 8018ade:	d004      	beq.n	8018aea <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
 8018ae0:	693b      	ldr	r3, [r7, #16]
 8018ae2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8018ae6:	d004      	beq.n	8018af2 <HAL_RCCEx_GetPeriphCLKFreq+0x912>
          break;
 8018ae8:	e011      	b.n	8018b0e <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018aea:	f7fe fff1 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018aee:	61f8      	str	r0, [r7, #28]
          break;
 8018af0:	e010      	b.n	8018b14 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          frequency = HAL_RCC_GetSysClockFreq();
 8018af2:	f7fe ff55 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018af6:	61f8      	str	r0, [r7, #28]
          break;
 8018af8:	e00c      	b.n	8018b14 <HAL_RCCEx_GetPeriphCLKFreq+0x934>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018afa:	4b56      	ldr	r3, [pc, #344]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018afc:	681b      	ldr	r3, [r3, #0]
 8018afe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018b06:	d104      	bne.n	8018b12 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
            frequency = HSI_VALUE;
 8018b08:	4b53      	ldr	r3, [pc, #332]	@ (8018c58 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8018b0a:	61fb      	str	r3, [r7, #28]
          break;
 8018b0c:	e001      	b.n	8018b12 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
          break;
 8018b0e:	bf00      	nop
 8018b10:	e114      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018b12:	bf00      	nop
        break;
 8018b14:	e112      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8018b16:	4b4f      	ldr	r3, [pc, #316]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018b1c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8018b20:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018b22:	693b      	ldr	r3, [r7, #16]
 8018b24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018b28:	d013      	beq.n	8018b52 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 8018b2a:	693b      	ldr	r3, [r7, #16]
 8018b2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018b30:	d819      	bhi.n	8018b66 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8018b32:	693b      	ldr	r3, [r7, #16]
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d004      	beq.n	8018b42 <HAL_RCCEx_GetPeriphCLKFreq+0x962>
 8018b38:	693b      	ldr	r3, [r7, #16]
 8018b3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018b3e:	d004      	beq.n	8018b4a <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          break;
 8018b40:	e011      	b.n	8018b66 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018b42:	f7fe ffc5 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018b46:	61f8      	str	r0, [r7, #28]
          break;
 8018b48:	e010      	b.n	8018b6c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          frequency = HAL_RCC_GetSysClockFreq();
 8018b4a:	f7fe ff29 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018b4e:	61f8      	str	r0, [r7, #28]
          break;
 8018b50:	e00c      	b.n	8018b6c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018b52:	4b40      	ldr	r3, [pc, #256]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018b54:	681b      	ldr	r3, [r3, #0]
 8018b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018b5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018b5e:	d104      	bne.n	8018b6a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
            frequency = HSI_VALUE;
 8018b60:	4b3d      	ldr	r3, [pc, #244]	@ (8018c58 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8018b62:	61fb      	str	r3, [r7, #28]
          break;
 8018b64:	e001      	b.n	8018b6a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          break;
 8018b66:	bf00      	nop
 8018b68:	e0e8      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018b6a:	bf00      	nop
        break;
 8018b6c:	e0e6      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8018b6e:	4b39      	ldr	r3, [pc, #228]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018b70:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8018b74:	f003 0303 	and.w	r3, r3, #3
 8018b78:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018b7a:	693b      	ldr	r3, [r7, #16]
 8018b7c:	2b02      	cmp	r3, #2
 8018b7e:	d011      	beq.n	8018ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 8018b80:	693b      	ldr	r3, [r7, #16]
 8018b82:	2b02      	cmp	r3, #2
 8018b84:	d818      	bhi.n	8018bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 8018b86:	693b      	ldr	r3, [r7, #16]
 8018b88:	2b00      	cmp	r3, #0
 8018b8a:	d003      	beq.n	8018b94 <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8018b8c:	693b      	ldr	r3, [r7, #16]
 8018b8e:	2b01      	cmp	r3, #1
 8018b90:	d004      	beq.n	8018b9c <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          break;
 8018b92:	e011      	b.n	8018bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018b94:	f7fe ff9c 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018b98:	61f8      	str	r0, [r7, #28]
          break;
 8018b9a:	e010      	b.n	8018bbe <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          frequency = HAL_RCC_GetSysClockFreq();
 8018b9c:	f7fe ff00 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 8018ba0:	61f8      	str	r0, [r7, #28]
          break;
 8018ba2:	e00c      	b.n	8018bbe <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018ba6:	681b      	ldr	r3, [r3, #0]
 8018ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018bac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018bb0:	d104      	bne.n	8018bbc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = HSI_VALUE;
 8018bb2:	4b29      	ldr	r3, [pc, #164]	@ (8018c58 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8018bb4:	61fb      	str	r3, [r7, #28]
          break;
 8018bb6:	e001      	b.n	8018bbc <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 8018bb8:	bf00      	nop
 8018bba:	e0bf      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018bbc:	bf00      	nop
        break;
 8018bbe:	e0bd      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8018bc0:	4b24      	ldr	r3, [pc, #144]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018bc6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8018bca:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018bcc:	693b      	ldr	r3, [r7, #16]
 8018bce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8018bd2:	d02c      	beq.n	8018c2e <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 8018bd4:	693b      	ldr	r3, [r7, #16]
 8018bd6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8018bda:	d833      	bhi.n	8018c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8018bdc:	693b      	ldr	r3, [r7, #16]
 8018bde:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8018be2:	d01a      	beq.n	8018c1a <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 8018be4:	693b      	ldr	r3, [r7, #16]
 8018be6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8018bea:	d82b      	bhi.n	8018c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 8018bec:	693b      	ldr	r3, [r7, #16]
 8018bee:	2b00      	cmp	r3, #0
 8018bf0:	d004      	beq.n	8018bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8018bf2:	693b      	ldr	r3, [r7, #16]
 8018bf4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8018bf8:	d004      	beq.n	8018c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 8018bfa:	e023      	b.n	8018c44 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018bfc:	f7fe ff68 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018c00:	61f8      	str	r0, [r7, #28]
          break;
 8018c02:	e026      	b.n	8018c52 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8018c04:	4b13      	ldr	r3, [pc, #76]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018c0a:	f003 0302 	and.w	r3, r3, #2
 8018c0e:	2b02      	cmp	r3, #2
 8018c10:	d11a      	bne.n	8018c48 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 8018c12:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8018c16:	61fb      	str	r3, [r7, #28]
          break;
 8018c18:	e016      	b.n	8018c48 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018c1c:	681b      	ldr	r3, [r3, #0]
 8018c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018c26:	d111      	bne.n	8018c4c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 8018c28:	4b0b      	ldr	r3, [pc, #44]	@ (8018c58 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>)
 8018c2a:	61fb      	str	r3, [r7, #28]
          break;
 8018c2c:	e00e      	b.n	8018c4c <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018c2e:	4b09      	ldr	r3, [pc, #36]	@ (8018c54 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>)
 8018c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018c34:	f003 0302 	and.w	r3, r3, #2
 8018c38:	2b02      	cmp	r3, #2
 8018c3a:	d109      	bne.n	8018c50 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 8018c3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8018c40:	61fb      	str	r3, [r7, #28]
          break;
 8018c42:	e005      	b.n	8018c50 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 8018c44:	bf00      	nop
 8018c46:	e079      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018c48:	bf00      	nop
 8018c4a:	e077      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018c4c:	bf00      	nop
 8018c4e:	e075      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018c50:	bf00      	nop
        break;
 8018c52:	e073      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8018c54:	40021000 	.word	0x40021000
 8018c58:	00f42400 	.word	0x00f42400
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8018c5c:	4b3a      	ldr	r3, [pc, #232]	@ (8018d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8018c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018c62:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8018c66:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018c68:	693b      	ldr	r3, [r7, #16]
 8018c6a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8018c6e:	d02c      	beq.n	8018cca <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
 8018c70:	693b      	ldr	r3, [r7, #16]
 8018c72:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8018c76:	d833      	bhi.n	8018ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 8018c78:	693b      	ldr	r3, [r7, #16]
 8018c7a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8018c7e:	d01a      	beq.n	8018cb6 <HAL_RCCEx_GetPeriphCLKFreq+0xad6>
 8018c80:	693b      	ldr	r3, [r7, #16]
 8018c82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8018c86:	d82b      	bhi.n	8018ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 8018c88:	693b      	ldr	r3, [r7, #16]
 8018c8a:	2b00      	cmp	r3, #0
 8018c8c:	d004      	beq.n	8018c98 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
 8018c8e:	693b      	ldr	r3, [r7, #16]
 8018c90:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018c94:	d004      	beq.n	8018ca0 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 8018c96:	e023      	b.n	8018ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018c98:	f7fe ff1a 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018c9c:	61f8      	str	r0, [r7, #28]
          break;
 8018c9e:	e026      	b.n	8018cee <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8018ca0:	4b29      	ldr	r3, [pc, #164]	@ (8018d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8018ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8018ca6:	f003 0302 	and.w	r3, r3, #2
 8018caa:	2b02      	cmp	r3, #2
 8018cac:	d11a      	bne.n	8018ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
              frequency = LSI_VALUE;
 8018cae:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8018cb2:	61fb      	str	r3, [r7, #28]
          break;
 8018cb4:	e016      	b.n	8018ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018cb6:	4b24      	ldr	r3, [pc, #144]	@ (8018d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018cbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018cc2:	d111      	bne.n	8018ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
            frequency = HSI_VALUE;
 8018cc4:	4b21      	ldr	r3, [pc, #132]	@ (8018d4c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 8018cc6:	61fb      	str	r3, [r7, #28]
          break;
 8018cc8:	e00e      	b.n	8018ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8018cca:	4b1f      	ldr	r3, [pc, #124]	@ (8018d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8018ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018cd0:	f003 0302 	and.w	r3, r3, #2
 8018cd4:	2b02      	cmp	r3, #2
 8018cd6:	d109      	bne.n	8018cec <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = LSE_VALUE;
 8018cd8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8018cdc:	61fb      	str	r3, [r7, #28]
          break;
 8018cde:	e005      	b.n	8018cec <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8018ce0:	bf00      	nop
 8018ce2:	e02b      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018ce4:	bf00      	nop
 8018ce6:	e029      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018ce8:	bf00      	nop
 8018cea:	e027      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
          break;
 8018cec:	bf00      	nop
        break;
 8018cee:	e025      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8018cf0:	4b15      	ldr	r3, [pc, #84]	@ (8018d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8018cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8018cf6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8018cfa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8018cfc:	693b      	ldr	r3, [r7, #16]
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	d004      	beq.n	8018d0c <HAL_RCCEx_GetPeriphCLKFreq+0xb2c>
 8018d02:	693b      	ldr	r3, [r7, #16]
 8018d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8018d08:	d004      	beq.n	8018d14 <HAL_RCCEx_GetPeriphCLKFreq+0xb34>
          break;
 8018d0a:	e00d      	b.n	8018d28 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          frequency = HAL_RCC_GetPCLK1Freq();
 8018d0c:	f7fe fee0 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 8018d10:	61f8      	str	r0, [r7, #28]
          break;
 8018d12:	e009      	b.n	8018d28 <HAL_RCCEx_GetPeriphCLKFreq+0xb48>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8018d14:	4b0c      	ldr	r3, [pc, #48]	@ (8018d48 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>)
 8018d16:	681b      	ldr	r3, [r3, #0]
 8018d18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018d1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018d20:	d101      	bne.n	8018d26 <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
            frequency = HSI_VALUE;
 8018d22:	4b0a      	ldr	r3, [pc, #40]	@ (8018d4c <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>)
 8018d24:	61fb      	str	r3, [r7, #28]
          break;
 8018d26:	bf00      	nop
        break;
 8018d28:	e008      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8018d2a:	bf00      	nop
 8018d2c:	e006      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8018d2e:	bf00      	nop
 8018d30:	e004      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8018d32:	bf00      	nop
 8018d34:	e002      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8018d36:	bf00      	nop
 8018d38:	e000      	b.n	8018d3c <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
      break;
 8018d3a:	bf00      	nop
    }
  }

  return(frequency);
 8018d3c:	69fb      	ldr	r3, [r7, #28]
}
 8018d3e:	4618      	mov	r0, r3
 8018d40:	3720      	adds	r7, #32
 8018d42:	46bd      	mov	sp, r7
 8018d44:	bd80      	pop	{r7, pc}
 8018d46:	bf00      	nop
 8018d48:	40021000 	.word	0x40021000
 8018d4c:	00f42400 	.word	0x00f42400

08018d50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8018d50:	b580      	push	{r7, lr}
 8018d52:	b084      	sub	sp, #16
 8018d54:	af00      	add	r7, sp, #0
 8018d56:	6078      	str	r0, [r7, #4]
 8018d58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8018d5a:	2300      	movs	r3, #0
 8018d5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8018d5e:	4b74      	ldr	r3, [pc, #464]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018d60:	68db      	ldr	r3, [r3, #12]
 8018d62:	f003 0303 	and.w	r3, r3, #3
 8018d66:	2b00      	cmp	r3, #0
 8018d68:	d018      	beq.n	8018d9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8018d6a:	4b71      	ldr	r3, [pc, #452]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018d6c:	68db      	ldr	r3, [r3, #12]
 8018d6e:	f003 0203 	and.w	r2, r3, #3
 8018d72:	687b      	ldr	r3, [r7, #4]
 8018d74:	681b      	ldr	r3, [r3, #0]
 8018d76:	429a      	cmp	r2, r3
 8018d78:	d10d      	bne.n	8018d96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8018d7a:	687b      	ldr	r3, [r7, #4]
 8018d7c:	681b      	ldr	r3, [r3, #0]
       ||
 8018d7e:	2b00      	cmp	r3, #0
 8018d80:	d009      	beq.n	8018d96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8018d82:	4b6b      	ldr	r3, [pc, #428]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018d84:	68db      	ldr	r3, [r3, #12]
 8018d86:	091b      	lsrs	r3, r3, #4
 8018d88:	f003 0307 	and.w	r3, r3, #7
 8018d8c:	1c5a      	adds	r2, r3, #1
 8018d8e:	687b      	ldr	r3, [r7, #4]
 8018d90:	685b      	ldr	r3, [r3, #4]
       ||
 8018d92:	429a      	cmp	r2, r3
 8018d94:	d047      	beq.n	8018e26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8018d96:	2301      	movs	r3, #1
 8018d98:	73fb      	strb	r3, [r7, #15]
 8018d9a:	e044      	b.n	8018e26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8018d9c:	687b      	ldr	r3, [r7, #4]
 8018d9e:	681b      	ldr	r3, [r3, #0]
 8018da0:	2b03      	cmp	r3, #3
 8018da2:	d018      	beq.n	8018dd6 <RCCEx_PLLSAI1_Config+0x86>
 8018da4:	2b03      	cmp	r3, #3
 8018da6:	d825      	bhi.n	8018df4 <RCCEx_PLLSAI1_Config+0xa4>
 8018da8:	2b01      	cmp	r3, #1
 8018daa:	d002      	beq.n	8018db2 <RCCEx_PLLSAI1_Config+0x62>
 8018dac:	2b02      	cmp	r3, #2
 8018dae:	d009      	beq.n	8018dc4 <RCCEx_PLLSAI1_Config+0x74>
 8018db0:	e020      	b.n	8018df4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8018db2:	4b5f      	ldr	r3, [pc, #380]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018db4:	681b      	ldr	r3, [r3, #0]
 8018db6:	f003 0302 	and.w	r3, r3, #2
 8018dba:	2b00      	cmp	r3, #0
 8018dbc:	d11d      	bne.n	8018dfa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8018dbe:	2301      	movs	r3, #1
 8018dc0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8018dc2:	e01a      	b.n	8018dfa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8018dc4:	4b5a      	ldr	r3, [pc, #360]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018dc6:	681b      	ldr	r3, [r3, #0]
 8018dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d116      	bne.n	8018dfe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8018dd0:	2301      	movs	r3, #1
 8018dd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8018dd4:	e013      	b.n	8018dfe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8018dd6:	4b56      	ldr	r3, [pc, #344]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018dd8:	681b      	ldr	r3, [r3, #0]
 8018dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018dde:	2b00      	cmp	r3, #0
 8018de0:	d10f      	bne.n	8018e02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8018de2:	4b53      	ldr	r3, [pc, #332]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018de4:	681b      	ldr	r3, [r3, #0]
 8018de6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8018dea:	2b00      	cmp	r3, #0
 8018dec:	d109      	bne.n	8018e02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8018dee:	2301      	movs	r3, #1
 8018df0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8018df2:	e006      	b.n	8018e02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8018df4:	2301      	movs	r3, #1
 8018df6:	73fb      	strb	r3, [r7, #15]
      break;
 8018df8:	e004      	b.n	8018e04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8018dfa:	bf00      	nop
 8018dfc:	e002      	b.n	8018e04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8018dfe:	bf00      	nop
 8018e00:	e000      	b.n	8018e04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8018e02:	bf00      	nop
    }

    if(status == HAL_OK)
 8018e04:	7bfb      	ldrb	r3, [r7, #15]
 8018e06:	2b00      	cmp	r3, #0
 8018e08:	d10d      	bne.n	8018e26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8018e0a:	4b49      	ldr	r3, [pc, #292]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e0c:	68db      	ldr	r3, [r3, #12]
 8018e0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8018e12:	687b      	ldr	r3, [r7, #4]
 8018e14:	6819      	ldr	r1, [r3, #0]
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	685b      	ldr	r3, [r3, #4]
 8018e1a:	3b01      	subs	r3, #1
 8018e1c:	011b      	lsls	r3, r3, #4
 8018e1e:	430b      	orrs	r3, r1
 8018e20:	4943      	ldr	r1, [pc, #268]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e22:	4313      	orrs	r3, r2
 8018e24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8018e26:	7bfb      	ldrb	r3, [r7, #15]
 8018e28:	2b00      	cmp	r3, #0
 8018e2a:	d17c      	bne.n	8018f26 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8018e2c:	4b40      	ldr	r3, [pc, #256]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e2e:	681b      	ldr	r3, [r3, #0]
 8018e30:	4a3f      	ldr	r2, [pc, #252]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8018e36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8018e38:	f7fa fac2 	bl	80133c0 <HAL_GetTick>
 8018e3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8018e3e:	e009      	b.n	8018e54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8018e40:	f7fa fabe 	bl	80133c0 <HAL_GetTick>
 8018e44:	4602      	mov	r2, r0
 8018e46:	68bb      	ldr	r3, [r7, #8]
 8018e48:	1ad3      	subs	r3, r2, r3
 8018e4a:	2b02      	cmp	r3, #2
 8018e4c:	d902      	bls.n	8018e54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8018e4e:	2303      	movs	r3, #3
 8018e50:	73fb      	strb	r3, [r7, #15]
        break;
 8018e52:	e005      	b.n	8018e60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8018e54:	4b36      	ldr	r3, [pc, #216]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e56:	681b      	ldr	r3, [r3, #0]
 8018e58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018e5c:	2b00      	cmp	r3, #0
 8018e5e:	d1ef      	bne.n	8018e40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8018e60:	7bfb      	ldrb	r3, [r7, #15]
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	d15f      	bne.n	8018f26 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8018e66:	683b      	ldr	r3, [r7, #0]
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	d110      	bne.n	8018e8e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8018e6c:	4b30      	ldr	r3, [pc, #192]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e6e:	691b      	ldr	r3, [r3, #16]
 8018e70:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8018e74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8018e78:	687a      	ldr	r2, [r7, #4]
 8018e7a:	6892      	ldr	r2, [r2, #8]
 8018e7c:	0211      	lsls	r1, r2, #8
 8018e7e:	687a      	ldr	r2, [r7, #4]
 8018e80:	68d2      	ldr	r2, [r2, #12]
 8018e82:	06d2      	lsls	r2, r2, #27
 8018e84:	430a      	orrs	r2, r1
 8018e86:	492a      	ldr	r1, [pc, #168]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e88:	4313      	orrs	r3, r2
 8018e8a:	610b      	str	r3, [r1, #16]
 8018e8c:	e027      	b.n	8018ede <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8018e8e:	683b      	ldr	r3, [r7, #0]
 8018e90:	2b01      	cmp	r3, #1
 8018e92:	d112      	bne.n	8018eba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8018e94:	4b26      	ldr	r3, [pc, #152]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018e96:	691b      	ldr	r3, [r3, #16]
 8018e98:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8018e9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8018ea0:	687a      	ldr	r2, [r7, #4]
 8018ea2:	6892      	ldr	r2, [r2, #8]
 8018ea4:	0211      	lsls	r1, r2, #8
 8018ea6:	687a      	ldr	r2, [r7, #4]
 8018ea8:	6912      	ldr	r2, [r2, #16]
 8018eaa:	0852      	lsrs	r2, r2, #1
 8018eac:	3a01      	subs	r2, #1
 8018eae:	0552      	lsls	r2, r2, #21
 8018eb0:	430a      	orrs	r2, r1
 8018eb2:	491f      	ldr	r1, [pc, #124]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018eb4:	4313      	orrs	r3, r2
 8018eb6:	610b      	str	r3, [r1, #16]
 8018eb8:	e011      	b.n	8018ede <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8018eba:	4b1d      	ldr	r3, [pc, #116]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018ebc:	691b      	ldr	r3, [r3, #16]
 8018ebe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8018ec2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8018ec6:	687a      	ldr	r2, [r7, #4]
 8018ec8:	6892      	ldr	r2, [r2, #8]
 8018eca:	0211      	lsls	r1, r2, #8
 8018ecc:	687a      	ldr	r2, [r7, #4]
 8018ece:	6952      	ldr	r2, [r2, #20]
 8018ed0:	0852      	lsrs	r2, r2, #1
 8018ed2:	3a01      	subs	r2, #1
 8018ed4:	0652      	lsls	r2, r2, #25
 8018ed6:	430a      	orrs	r2, r1
 8018ed8:	4915      	ldr	r1, [pc, #84]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018eda:	4313      	orrs	r3, r2
 8018edc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8018ede:	4b14      	ldr	r3, [pc, #80]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018ee0:	681b      	ldr	r3, [r3, #0]
 8018ee2:	4a13      	ldr	r2, [pc, #76]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018ee4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8018ee8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8018eea:	f7fa fa69 	bl	80133c0 <HAL_GetTick>
 8018eee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8018ef0:	e009      	b.n	8018f06 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8018ef2:	f7fa fa65 	bl	80133c0 <HAL_GetTick>
 8018ef6:	4602      	mov	r2, r0
 8018ef8:	68bb      	ldr	r3, [r7, #8]
 8018efa:	1ad3      	subs	r3, r2, r3
 8018efc:	2b02      	cmp	r3, #2
 8018efe:	d902      	bls.n	8018f06 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8018f00:	2303      	movs	r3, #3
 8018f02:	73fb      	strb	r3, [r7, #15]
          break;
 8018f04:	e005      	b.n	8018f12 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8018f06:	4b0a      	ldr	r3, [pc, #40]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018f0e:	2b00      	cmp	r3, #0
 8018f10:	d0ef      	beq.n	8018ef2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8018f12:	7bfb      	ldrb	r3, [r7, #15]
 8018f14:	2b00      	cmp	r3, #0
 8018f16:	d106      	bne.n	8018f26 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8018f18:	4b05      	ldr	r3, [pc, #20]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018f1a:	691a      	ldr	r2, [r3, #16]
 8018f1c:	687b      	ldr	r3, [r7, #4]
 8018f1e:	699b      	ldr	r3, [r3, #24]
 8018f20:	4903      	ldr	r1, [pc, #12]	@ (8018f30 <RCCEx_PLLSAI1_Config+0x1e0>)
 8018f22:	4313      	orrs	r3, r2
 8018f24:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8018f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8018f28:	4618      	mov	r0, r3
 8018f2a:	3710      	adds	r7, #16
 8018f2c:	46bd      	mov	sp, r7
 8018f2e:	bd80      	pop	{r7, pc}
 8018f30:	40021000 	.word	0x40021000

08018f34 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8018f34:	b580      	push	{r7, lr}
 8018f36:	b084      	sub	sp, #16
 8018f38:	af00      	add	r7, sp, #0
 8018f3a:	6078      	str	r0, [r7, #4]
 8018f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8018f3e:	2300      	movs	r3, #0
 8018f40:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8018f42:	4b69      	ldr	r3, [pc, #420]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018f44:	68db      	ldr	r3, [r3, #12]
 8018f46:	f003 0303 	and.w	r3, r3, #3
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d018      	beq.n	8018f80 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8018f4e:	4b66      	ldr	r3, [pc, #408]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018f50:	68db      	ldr	r3, [r3, #12]
 8018f52:	f003 0203 	and.w	r2, r3, #3
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	681b      	ldr	r3, [r3, #0]
 8018f5a:	429a      	cmp	r2, r3
 8018f5c:	d10d      	bne.n	8018f7a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8018f5e:	687b      	ldr	r3, [r7, #4]
 8018f60:	681b      	ldr	r3, [r3, #0]
       ||
 8018f62:	2b00      	cmp	r3, #0
 8018f64:	d009      	beq.n	8018f7a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8018f66:	4b60      	ldr	r3, [pc, #384]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018f68:	68db      	ldr	r3, [r3, #12]
 8018f6a:	091b      	lsrs	r3, r3, #4
 8018f6c:	f003 0307 	and.w	r3, r3, #7
 8018f70:	1c5a      	adds	r2, r3, #1
 8018f72:	687b      	ldr	r3, [r7, #4]
 8018f74:	685b      	ldr	r3, [r3, #4]
       ||
 8018f76:	429a      	cmp	r2, r3
 8018f78:	d047      	beq.n	801900a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8018f7a:	2301      	movs	r3, #1
 8018f7c:	73fb      	strb	r3, [r7, #15]
 8018f7e:	e044      	b.n	801900a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8018f80:	687b      	ldr	r3, [r7, #4]
 8018f82:	681b      	ldr	r3, [r3, #0]
 8018f84:	2b03      	cmp	r3, #3
 8018f86:	d018      	beq.n	8018fba <RCCEx_PLLSAI2_Config+0x86>
 8018f88:	2b03      	cmp	r3, #3
 8018f8a:	d825      	bhi.n	8018fd8 <RCCEx_PLLSAI2_Config+0xa4>
 8018f8c:	2b01      	cmp	r3, #1
 8018f8e:	d002      	beq.n	8018f96 <RCCEx_PLLSAI2_Config+0x62>
 8018f90:	2b02      	cmp	r3, #2
 8018f92:	d009      	beq.n	8018fa8 <RCCEx_PLLSAI2_Config+0x74>
 8018f94:	e020      	b.n	8018fd8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8018f96:	4b54      	ldr	r3, [pc, #336]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	f003 0302 	and.w	r3, r3, #2
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d11d      	bne.n	8018fde <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8018fa2:	2301      	movs	r3, #1
 8018fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8018fa6:	e01a      	b.n	8018fde <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8018fa8:	4b4f      	ldr	r3, [pc, #316]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018faa:	681b      	ldr	r3, [r3, #0]
 8018fac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8018fb0:	2b00      	cmp	r3, #0
 8018fb2:	d116      	bne.n	8018fe2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8018fb4:	2301      	movs	r3, #1
 8018fb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8018fb8:	e013      	b.n	8018fe2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8018fba:	4b4b      	ldr	r3, [pc, #300]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018fbc:	681b      	ldr	r3, [r3, #0]
 8018fbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018fc2:	2b00      	cmp	r3, #0
 8018fc4:	d10f      	bne.n	8018fe6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8018fc6:	4b48      	ldr	r3, [pc, #288]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018fc8:	681b      	ldr	r3, [r3, #0]
 8018fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8018fce:	2b00      	cmp	r3, #0
 8018fd0:	d109      	bne.n	8018fe6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8018fd2:	2301      	movs	r3, #1
 8018fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8018fd6:	e006      	b.n	8018fe6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8018fd8:	2301      	movs	r3, #1
 8018fda:	73fb      	strb	r3, [r7, #15]
      break;
 8018fdc:	e004      	b.n	8018fe8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8018fde:	bf00      	nop
 8018fe0:	e002      	b.n	8018fe8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8018fe2:	bf00      	nop
 8018fe4:	e000      	b.n	8018fe8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8018fe6:	bf00      	nop
    }

    if(status == HAL_OK)
 8018fe8:	7bfb      	ldrb	r3, [r7, #15]
 8018fea:	2b00      	cmp	r3, #0
 8018fec:	d10d      	bne.n	801900a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8018fee:	4b3e      	ldr	r3, [pc, #248]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8018ff0:	68db      	ldr	r3, [r3, #12]
 8018ff2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8018ff6:	687b      	ldr	r3, [r7, #4]
 8018ff8:	6819      	ldr	r1, [r3, #0]
 8018ffa:	687b      	ldr	r3, [r7, #4]
 8018ffc:	685b      	ldr	r3, [r3, #4]
 8018ffe:	3b01      	subs	r3, #1
 8019000:	011b      	lsls	r3, r3, #4
 8019002:	430b      	orrs	r3, r1
 8019004:	4938      	ldr	r1, [pc, #224]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019006:	4313      	orrs	r3, r2
 8019008:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 801900a:	7bfb      	ldrb	r3, [r7, #15]
 801900c:	2b00      	cmp	r3, #0
 801900e:	d166      	bne.n	80190de <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8019010:	4b35      	ldr	r3, [pc, #212]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019012:	681b      	ldr	r3, [r3, #0]
 8019014:	4a34      	ldr	r2, [pc, #208]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019016:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801901a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 801901c:	f7fa f9d0 	bl	80133c0 <HAL_GetTick>
 8019020:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8019022:	e009      	b.n	8019038 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8019024:	f7fa f9cc 	bl	80133c0 <HAL_GetTick>
 8019028:	4602      	mov	r2, r0
 801902a:	68bb      	ldr	r3, [r7, #8]
 801902c:	1ad3      	subs	r3, r2, r3
 801902e:	2b02      	cmp	r3, #2
 8019030:	d902      	bls.n	8019038 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8019032:	2303      	movs	r3, #3
 8019034:	73fb      	strb	r3, [r7, #15]
        break;
 8019036:	e005      	b.n	8019044 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8019038:	4b2b      	ldr	r3, [pc, #172]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 801903a:	681b      	ldr	r3, [r3, #0]
 801903c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8019040:	2b00      	cmp	r3, #0
 8019042:	d1ef      	bne.n	8019024 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8019044:	7bfb      	ldrb	r3, [r7, #15]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d149      	bne.n	80190de <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 801904a:	683b      	ldr	r3, [r7, #0]
 801904c:	2b00      	cmp	r3, #0
 801904e:	d110      	bne.n	8019072 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8019050:	4b25      	ldr	r3, [pc, #148]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019052:	695b      	ldr	r3, [r3, #20]
 8019054:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8019058:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801905c:	687a      	ldr	r2, [r7, #4]
 801905e:	6892      	ldr	r2, [r2, #8]
 8019060:	0211      	lsls	r1, r2, #8
 8019062:	687a      	ldr	r2, [r7, #4]
 8019064:	68d2      	ldr	r2, [r2, #12]
 8019066:	06d2      	lsls	r2, r2, #27
 8019068:	430a      	orrs	r2, r1
 801906a:	491f      	ldr	r1, [pc, #124]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 801906c:	4313      	orrs	r3, r2
 801906e:	614b      	str	r3, [r1, #20]
 8019070:	e011      	b.n	8019096 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8019072:	4b1d      	ldr	r3, [pc, #116]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019074:	695b      	ldr	r3, [r3, #20]
 8019076:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 801907a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 801907e:	687a      	ldr	r2, [r7, #4]
 8019080:	6892      	ldr	r2, [r2, #8]
 8019082:	0211      	lsls	r1, r2, #8
 8019084:	687a      	ldr	r2, [r7, #4]
 8019086:	6912      	ldr	r2, [r2, #16]
 8019088:	0852      	lsrs	r2, r2, #1
 801908a:	3a01      	subs	r2, #1
 801908c:	0652      	lsls	r2, r2, #25
 801908e:	430a      	orrs	r2, r1
 8019090:	4915      	ldr	r1, [pc, #84]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019092:	4313      	orrs	r3, r2
 8019094:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8019096:	4b14      	ldr	r3, [pc, #80]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8019098:	681b      	ldr	r3, [r3, #0]
 801909a:	4a13      	ldr	r2, [pc, #76]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 801909c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80190a0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80190a2:	f7fa f98d 	bl	80133c0 <HAL_GetTick>
 80190a6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80190a8:	e009      	b.n	80190be <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80190aa:	f7fa f989 	bl	80133c0 <HAL_GetTick>
 80190ae:	4602      	mov	r2, r0
 80190b0:	68bb      	ldr	r3, [r7, #8]
 80190b2:	1ad3      	subs	r3, r2, r3
 80190b4:	2b02      	cmp	r3, #2
 80190b6:	d902      	bls.n	80190be <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80190b8:	2303      	movs	r3, #3
 80190ba:	73fb      	strb	r3, [r7, #15]
          break;
 80190bc:	e005      	b.n	80190ca <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80190be:	4b0a      	ldr	r3, [pc, #40]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80190c0:	681b      	ldr	r3, [r3, #0]
 80190c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80190c6:	2b00      	cmp	r3, #0
 80190c8:	d0ef      	beq.n	80190aa <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80190ca:	7bfb      	ldrb	r3, [r7, #15]
 80190cc:	2b00      	cmp	r3, #0
 80190ce:	d106      	bne.n	80190de <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80190d0:	4b05      	ldr	r3, [pc, #20]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80190d2:	695a      	ldr	r2, [r3, #20]
 80190d4:	687b      	ldr	r3, [r7, #4]
 80190d6:	695b      	ldr	r3, [r3, #20]
 80190d8:	4903      	ldr	r1, [pc, #12]	@ (80190e8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80190da:	4313      	orrs	r3, r2
 80190dc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80190de:	7bfb      	ldrb	r3, [r7, #15]
}
 80190e0:	4618      	mov	r0, r3
 80190e2:	3710      	adds	r7, #16
 80190e4:	46bd      	mov	sp, r7
 80190e6:	bd80      	pop	{r7, pc}
 80190e8:	40021000 	.word	0x40021000

080190ec <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80190ec:	b480      	push	{r7}
 80190ee:	b089      	sub	sp, #36	@ 0x24
 80190f0:	af00      	add	r7, sp, #0
 80190f2:	6078      	str	r0, [r7, #4]
 80190f4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80190f6:	2300      	movs	r3, #0
 80190f8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80190fa:	2300      	movs	r3, #0
 80190fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80190fe:	2300      	movs	r3, #0
 8019100:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8019102:	687b      	ldr	r3, [r7, #4]
 8019104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8019108:	d10c      	bne.n	8019124 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 801910a:	4b77      	ldr	r3, [pc, #476]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801910c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019110:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8019114:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8019116:	69bb      	ldr	r3, [r7, #24]
 8019118:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 801911c:	d112      	bne.n	8019144 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 801911e:	4b73      	ldr	r3, [pc, #460]	@ (80192ec <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 8019120:	61fb      	str	r3, [r7, #28]
 8019122:	e00f      	b.n	8019144 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8019124:	687b      	ldr	r3, [r7, #4]
 8019126:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801912a:	d10b      	bne.n	8019144 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 801912c:	4b6e      	ldr	r3, [pc, #440]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801912e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019132:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8019136:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8019138:	69bb      	ldr	r3, [r7, #24]
 801913a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801913e:	d101      	bne.n	8019144 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8019140:	4b6a      	ldr	r3, [pc, #424]	@ (80192ec <RCCEx_GetSAIxPeriphCLKFreq+0x200>)
 8019142:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8019144:	69fb      	ldr	r3, [r7, #28]
 8019146:	2b00      	cmp	r3, #0
 8019148:	f040 80c6 	bne.w	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
  {
    pllvco = InputFrequency;
 801914c:	683b      	ldr	r3, [r7, #0]
 801914e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8019150:	69bb      	ldr	r3, [r7, #24]
 8019152:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8019156:	d003      	beq.n	8019160 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8019158:	69bb      	ldr	r3, [r7, #24]
 801915a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801915e:	d13b      	bne.n	80191d8 <RCCEx_GetSAIxPeriphCLKFreq+0xec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8019160:	4b61      	ldr	r3, [pc, #388]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019162:	681b      	ldr	r3, [r3, #0]
 8019164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8019168:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801916c:	f040 80b3 	bne.w	80192d6 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
 8019170:	4b5d      	ldr	r3, [pc, #372]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019172:	68db      	ldr	r3, [r3, #12]
 8019174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8019178:	2b00      	cmp	r3, #0
 801917a:	f000 80ac 	beq.w	80192d6 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 801917e:	4b5a      	ldr	r3, [pc, #360]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019180:	68db      	ldr	r3, [r3, #12]
 8019182:	091b      	lsrs	r3, r3, #4
 8019184:	f003 0307 	and.w	r3, r3, #7
 8019188:	3301      	adds	r3, #1
 801918a:	693a      	ldr	r2, [r7, #16]
 801918c:	fbb2 f3f3 	udiv	r3, r2, r3
 8019190:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8019192:	4b55      	ldr	r3, [pc, #340]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019194:	68db      	ldr	r3, [r3, #12]
 8019196:	0a1b      	lsrs	r3, r3, #8
 8019198:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801919c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 801919e:	4b52      	ldr	r3, [pc, #328]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80191a0:	68db      	ldr	r3, [r3, #12]
 80191a2:	0edb      	lsrs	r3, r3, #27
 80191a4:	f003 031f 	and.w	r3, r3, #31
 80191a8:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80191aa:	697b      	ldr	r3, [r7, #20]
 80191ac:	2b00      	cmp	r3, #0
 80191ae:	d10a      	bne.n	80191c6 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80191b0:	4b4d      	ldr	r3, [pc, #308]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80191b2:	68db      	ldr	r3, [r3, #12]
 80191b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80191b8:	2b00      	cmp	r3, #0
 80191ba:	d002      	beq.n	80191c2 <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          {
            pllp = 17U;
 80191bc:	2311      	movs	r3, #17
 80191be:	617b      	str	r3, [r7, #20]
 80191c0:	e001      	b.n	80191c6 <RCCEx_GetSAIxPeriphCLKFreq+0xda>
          }
          else
          {
            pllp = 7U;
 80191c2:	2307      	movs	r3, #7
 80191c4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80191c6:	693b      	ldr	r3, [r7, #16]
 80191c8:	68fa      	ldr	r2, [r7, #12]
 80191ca:	fb03 f202 	mul.w	r2, r3, r2
 80191ce:	697b      	ldr	r3, [r7, #20]
 80191d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80191d4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80191d6:	e07e      	b.n	80192d6 <RCCEx_GetSAIxPeriphCLKFreq+0x1ea>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 80191d8:	69bb      	ldr	r3, [r7, #24]
 80191da:	2b00      	cmp	r3, #0
 80191dc:	d139      	bne.n	8019252 <RCCEx_GetSAIxPeriphCLKFreq+0x166>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 80191de:	4b42      	ldr	r3, [pc, #264]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80191e0:	681b      	ldr	r3, [r3, #0]
 80191e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80191e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80191ea:	d175      	bne.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 80191ec:	4b3e      	ldr	r3, [pc, #248]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80191ee:	691b      	ldr	r3, [r3, #16]
 80191f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80191f4:	2b00      	cmp	r3, #0
 80191f6:	d06f      	beq.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80191f8:	4b3b      	ldr	r3, [pc, #236]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80191fa:	68db      	ldr	r3, [r3, #12]
 80191fc:	091b      	lsrs	r3, r3, #4
 80191fe:	f003 0307 	and.w	r3, r3, #7
 8019202:	3301      	adds	r3, #1
 8019204:	693a      	ldr	r2, [r7, #16]
 8019206:	fbb2 f3f3 	udiv	r3, r2, r3
 801920a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 801920c:	4b36      	ldr	r3, [pc, #216]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801920e:	691b      	ldr	r3, [r3, #16]
 8019210:	0a1b      	lsrs	r3, r3, #8
 8019212:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019216:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8019218:	4b33      	ldr	r3, [pc, #204]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801921a:	691b      	ldr	r3, [r3, #16]
 801921c:	0edb      	lsrs	r3, r3, #27
 801921e:	f003 031f 	and.w	r3, r3, #31
 8019222:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 8019224:	697b      	ldr	r3, [r7, #20]
 8019226:	2b00      	cmp	r3, #0
 8019228:	d10a      	bne.n	8019240 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 801922a:	4b2f      	ldr	r3, [pc, #188]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801922c:	691b      	ldr	r3, [r3, #16]
 801922e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019232:	2b00      	cmp	r3, #0
 8019234:	d002      	beq.n	801923c <RCCEx_GetSAIxPeriphCLKFreq+0x150>
          {
            pllp = 17U;
 8019236:	2311      	movs	r3, #17
 8019238:	617b      	str	r3, [r7, #20]
 801923a:	e001      	b.n	8019240 <RCCEx_GetSAIxPeriphCLKFreq+0x154>
          }
          else
          {
            pllp = 7U;
 801923c:	2307      	movs	r3, #7
 801923e:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8019240:	693b      	ldr	r3, [r7, #16]
 8019242:	68fa      	ldr	r2, [r7, #12]
 8019244:	fb03 f202 	mul.w	r2, r3, r2
 8019248:	697b      	ldr	r3, [r7, #20]
 801924a:	fbb2 f3f3 	udiv	r3, r2, r3
 801924e:	61fb      	str	r3, [r7, #28]
 8019250:	e042      	b.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8019252:	69bb      	ldr	r3, [r7, #24]
 8019254:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8019258:	d003      	beq.n	8019262 <RCCEx_GetSAIxPeriphCLKFreq+0x176>
 801925a:	69bb      	ldr	r3, [r7, #24]
 801925c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8019260:	d13a      	bne.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8019262:	4b21      	ldr	r3, [pc, #132]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019264:	681b      	ldr	r3, [r3, #0]
 8019266:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801926a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801926e:	d133      	bne.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
 8019270:	4b1d      	ldr	r3, [pc, #116]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019272:	695b      	ldr	r3, [r3, #20]
 8019274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8019278:	2b00      	cmp	r3, #0
 801927a:	d02d      	beq.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 801927c:	4b1a      	ldr	r3, [pc, #104]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801927e:	68db      	ldr	r3, [r3, #12]
 8019280:	091b      	lsrs	r3, r3, #4
 8019282:	f003 0307 	and.w	r3, r3, #7
 8019286:	3301      	adds	r3, #1
 8019288:	693a      	ldr	r2, [r7, #16]
 801928a:	fbb2 f3f3 	udiv	r3, r2, r3
 801928e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8019290:	4b15      	ldr	r3, [pc, #84]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 8019292:	695b      	ldr	r3, [r3, #20]
 8019294:	0a1b      	lsrs	r3, r3, #8
 8019296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801929a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 801929c:	4b12      	ldr	r3, [pc, #72]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 801929e:	695b      	ldr	r3, [r3, #20]
 80192a0:	0edb      	lsrs	r3, r3, #27
 80192a2:	f003 031f 	and.w	r3, r3, #31
 80192a6:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80192a8:	697b      	ldr	r3, [r7, #20]
 80192aa:	2b00      	cmp	r3, #0
 80192ac:	d10a      	bne.n	80192c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80192ae:	4b0e      	ldr	r3, [pc, #56]	@ (80192e8 <RCCEx_GetSAIxPeriphCLKFreq+0x1fc>)
 80192b0:	695b      	ldr	r3, [r3, #20]
 80192b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80192b6:	2b00      	cmp	r3, #0
 80192b8:	d002      	beq.n	80192c0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d4>
          {
            pllp = 17U;
 80192ba:	2311      	movs	r3, #17
 80192bc:	617b      	str	r3, [r7, #20]
 80192be:	e001      	b.n	80192c4 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>
          }
          else
          {
            pllp = 7U;
 80192c0:	2307      	movs	r3, #7
 80192c2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80192c4:	693b      	ldr	r3, [r7, #16]
 80192c6:	68fa      	ldr	r2, [r7, #12]
 80192c8:	fb03 f202 	mul.w	r2, r3, r2
 80192cc:	697b      	ldr	r3, [r7, #20]
 80192ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80192d2:	61fb      	str	r3, [r7, #28]
 80192d4:	e000      	b.n	80192d8 <RCCEx_GetSAIxPeriphCLKFreq+0x1ec>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80192d6:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80192d8:	69fb      	ldr	r3, [r7, #28]
}
 80192da:	4618      	mov	r0, r3
 80192dc:	3724      	adds	r7, #36	@ 0x24
 80192de:	46bd      	mov	sp, r7
 80192e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80192e4:	4770      	bx	lr
 80192e6:	bf00      	nop
 80192e8:	40021000 	.word	0x40021000
 80192ec:	001fff68 	.word	0x001fff68

080192f0 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80192f0:	b580      	push	{r7, lr}
 80192f2:	b088      	sub	sp, #32
 80192f4:	af00      	add	r7, sp, #0
 80192f6:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80192f8:	687b      	ldr	r3, [r7, #4]
 80192fa:	2b00      	cmp	r3, #0
 80192fc:	d101      	bne.n	8019302 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80192fe:	2301      	movs	r3, #1
 8019300:	e155      	b.n	80195ae <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8019302:	687b      	ldr	r3, [r7, #4]
 8019304:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8019308:	b2db      	uxtb	r3, r3
 801930a:	2b00      	cmp	r3, #0
 801930c:	d106      	bne.n	801931c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	2200      	movs	r2, #0
 8019312:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8019316:	6878      	ldr	r0, [r7, #4]
 8019318:	f7f9 febc 	bl	8013094 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 801931c:	6878      	ldr	r0, [r7, #4]
 801931e:	f000 f959 	bl	80195d4 <SAI_Disable>
 8019322:	4603      	mov	r3, r0
 8019324:	2b00      	cmp	r3, #0
 8019326:	d001      	beq.n	801932c <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8019328:	2301      	movs	r3, #1
 801932a:	e140      	b.n	80195ae <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 801932c:	687b      	ldr	r3, [r7, #4]
 801932e:	2202      	movs	r2, #2
 8019330:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8019334:	687b      	ldr	r3, [r7, #4]
 8019336:	68db      	ldr	r3, [r3, #12]
 8019338:	2b02      	cmp	r3, #2
 801933a:	d00c      	beq.n	8019356 <HAL_SAI_Init+0x66>
 801933c:	2b02      	cmp	r3, #2
 801933e:	d80d      	bhi.n	801935c <HAL_SAI_Init+0x6c>
 8019340:	2b00      	cmp	r3, #0
 8019342:	d002      	beq.n	801934a <HAL_SAI_Init+0x5a>
 8019344:	2b01      	cmp	r3, #1
 8019346:	d003      	beq.n	8019350 <HAL_SAI_Init+0x60>
 8019348:	e008      	b.n	801935c <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 801934a:	2300      	movs	r3, #0
 801934c:	61fb      	str	r3, [r7, #28]
      break;
 801934e:	e008      	b.n	8019362 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8019350:	2310      	movs	r3, #16
 8019352:	61fb      	str	r3, [r7, #28]
      break;
 8019354:	e005      	b.n	8019362 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8019356:	2320      	movs	r3, #32
 8019358:	61fb      	str	r3, [r7, #28]
      break;
 801935a:	e002      	b.n	8019362 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 801935c:	2300      	movs	r3, #0
 801935e:	61fb      	str	r3, [r7, #28]
      break;
 8019360:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 8019362:	687b      	ldr	r3, [r7, #4]
 8019364:	689b      	ldr	r3, [r3, #8]
 8019366:	2b03      	cmp	r3, #3
 8019368:	d81d      	bhi.n	80193a6 <HAL_SAI_Init+0xb6>
 801936a:	a201      	add	r2, pc, #4	@ (adr r2, 8019370 <HAL_SAI_Init+0x80>)
 801936c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019370:	08019381 	.word	0x08019381
 8019374:	08019387 	.word	0x08019387
 8019378:	0801938f 	.word	0x0801938f
 801937c:	08019397 	.word	0x08019397
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8019380:	2300      	movs	r3, #0
 8019382:	617b      	str	r3, [r7, #20]
      break;
 8019384:	e012      	b.n	80193ac <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8019386:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801938a:	617b      	str	r3, [r7, #20]
      break;
 801938c:	e00e      	b.n	80193ac <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 801938e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019392:	617b      	str	r3, [r7, #20]
      break;
 8019394:	e00a      	b.n	80193ac <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8019396:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801939a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 801939c:	69fb      	ldr	r3, [r7, #28]
 801939e:	f043 0301 	orr.w	r3, r3, #1
 80193a2:	61fb      	str	r3, [r7, #28]
      break;
 80193a4:	e002      	b.n	80193ac <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 80193a6:	2300      	movs	r3, #0
 80193a8:	617b      	str	r3, [r7, #20]
      break;
 80193aa:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	681b      	ldr	r3, [r3, #0]
 80193b0:	4a81      	ldr	r2, [pc, #516]	@ (80195b8 <HAL_SAI_Init+0x2c8>)
 80193b2:	4293      	cmp	r3, r2
 80193b4:	d004      	beq.n	80193c0 <HAL_SAI_Init+0xd0>
 80193b6:	687b      	ldr	r3, [r7, #4]
 80193b8:	681b      	ldr	r3, [r3, #0]
 80193ba:	4a80      	ldr	r2, [pc, #512]	@ (80195bc <HAL_SAI_Init+0x2cc>)
 80193bc:	4293      	cmp	r3, r2
 80193be:	d103      	bne.n	80193c8 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 80193c0:	4a7f      	ldr	r2, [pc, #508]	@ (80195c0 <HAL_SAI_Init+0x2d0>)
 80193c2:	69fb      	ldr	r3, [r7, #28]
 80193c4:	6013      	str	r3, [r2, #0]
 80193c6:	e002      	b.n	80193ce <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 80193c8:	4a7e      	ldr	r2, [pc, #504]	@ (80195c4 <HAL_SAI_Init+0x2d4>)
 80193ca:	69fb      	ldr	r3, [r7, #28]
 80193cc:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	69db      	ldr	r3, [r3, #28]
 80193d2:	2b00      	cmp	r3, #0
 80193d4:	d041      	beq.n	801945a <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80193d6:	687b      	ldr	r3, [r7, #4]
 80193d8:	681b      	ldr	r3, [r3, #0]
 80193da:	4a77      	ldr	r2, [pc, #476]	@ (80195b8 <HAL_SAI_Init+0x2c8>)
 80193dc:	4293      	cmp	r3, r2
 80193de:	d004      	beq.n	80193ea <HAL_SAI_Init+0xfa>
 80193e0:	687b      	ldr	r3, [r7, #4]
 80193e2:	681b      	ldr	r3, [r3, #0]
 80193e4:	4a75      	ldr	r2, [pc, #468]	@ (80195bc <HAL_SAI_Init+0x2cc>)
 80193e6:	4293      	cmp	r3, r2
 80193e8:	d105      	bne.n	80193f6 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80193ea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80193ee:	f7fe fef7 	bl	80181e0 <HAL_RCCEx_GetPeriphCLKFreq>
 80193f2:	6138      	str	r0, [r7, #16]
 80193f4:	e004      	b.n	8019400 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80193f6:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80193fa:	f7fe fef1 	bl	80181e0 <HAL_RCCEx_GetPeriphCLKFreq>
 80193fe:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8019400:	693a      	ldr	r2, [r7, #16]
 8019402:	4613      	mov	r3, r2
 8019404:	009b      	lsls	r3, r3, #2
 8019406:	4413      	add	r3, r2
 8019408:	005b      	lsls	r3, r3, #1
 801940a:	461a      	mov	r2, r3
 801940c:	687b      	ldr	r3, [r7, #4]
 801940e:	69db      	ldr	r3, [r3, #28]
 8019410:	025b      	lsls	r3, r3, #9
 8019412:	fbb2 f3f3 	udiv	r3, r2, r3
 8019416:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8019418:	68fb      	ldr	r3, [r7, #12]
 801941a:	4a6b      	ldr	r2, [pc, #428]	@ (80195c8 <HAL_SAI_Init+0x2d8>)
 801941c:	fba2 2303 	umull	r2, r3, r2, r3
 8019420:	08da      	lsrs	r2, r3, #3
 8019422:	687b      	ldr	r3, [r7, #4]
 8019424:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8019426:	68f9      	ldr	r1, [r7, #12]
 8019428:	4b67      	ldr	r3, [pc, #412]	@ (80195c8 <HAL_SAI_Init+0x2d8>)
 801942a:	fba3 2301 	umull	r2, r3, r3, r1
 801942e:	08da      	lsrs	r2, r3, #3
 8019430:	4613      	mov	r3, r2
 8019432:	009b      	lsls	r3, r3, #2
 8019434:	4413      	add	r3, r2
 8019436:	005b      	lsls	r3, r3, #1
 8019438:	1aca      	subs	r2, r1, r3
 801943a:	2a08      	cmp	r2, #8
 801943c:	d904      	bls.n	8019448 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 801943e:	687b      	ldr	r3, [r7, #4]
 8019440:	6a1b      	ldr	r3, [r3, #32]
 8019442:	1c5a      	adds	r2, r3, #1
 8019444:	687b      	ldr	r3, [r7, #4]
 8019446:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8019448:	687b      	ldr	r3, [r7, #4]
 801944a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801944c:	2b04      	cmp	r3, #4
 801944e:	d104      	bne.n	801945a <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8019450:	687b      	ldr	r3, [r7, #4]
 8019452:	6a1b      	ldr	r3, [r3, #32]
 8019454:	085a      	lsrs	r2, r3, #1
 8019456:	687b      	ldr	r3, [r7, #4]
 8019458:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 801945a:	687b      	ldr	r3, [r7, #4]
 801945c:	685b      	ldr	r3, [r3, #4]
 801945e:	2b00      	cmp	r3, #0
 8019460:	d003      	beq.n	801946a <HAL_SAI_Init+0x17a>
 8019462:	687b      	ldr	r3, [r7, #4]
 8019464:	685b      	ldr	r3, [r3, #4]
 8019466:	2b02      	cmp	r3, #2
 8019468:	d109      	bne.n	801947e <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801946e:	2b01      	cmp	r3, #1
 8019470:	d101      	bne.n	8019476 <HAL_SAI_Init+0x186>
 8019472:	2300      	movs	r3, #0
 8019474:	e001      	b.n	801947a <HAL_SAI_Init+0x18a>
 8019476:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801947a:	61bb      	str	r3, [r7, #24]
 801947c:	e008      	b.n	8019490 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 801947e:	687b      	ldr	r3, [r7, #4]
 8019480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019482:	2b01      	cmp	r3, #1
 8019484:	d102      	bne.n	801948c <HAL_SAI_Init+0x19c>
 8019486:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801948a:	e000      	b.n	801948e <HAL_SAI_Init+0x19e>
 801948c:	2300      	movs	r3, #0
 801948e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8019490:	687b      	ldr	r3, [r7, #4]
 8019492:	681b      	ldr	r3, [r3, #0]
 8019494:	6819      	ldr	r1, [r3, #0]
 8019496:	687b      	ldr	r3, [r7, #4]
 8019498:	681a      	ldr	r2, [r3, #0]
 801949a:	4b4c      	ldr	r3, [pc, #304]	@ (80195cc <HAL_SAI_Init+0x2dc>)
 801949c:	400b      	ands	r3, r1
 801949e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80194a0:	687b      	ldr	r3, [r7, #4]
 80194a2:	681b      	ldr	r3, [r3, #0]
 80194a4:	6819      	ldr	r1, [r3, #0]
 80194a6:	687b      	ldr	r3, [r7, #4]
 80194a8:	685a      	ldr	r2, [r3, #4]
 80194aa:	687b      	ldr	r3, [r7, #4]
 80194ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80194ae:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80194b0:	687b      	ldr	r3, [r7, #4]
 80194b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80194b4:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80194ba:	431a      	orrs	r2, r3
 80194bc:	69bb      	ldr	r3, [r7, #24]
 80194be:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 80194c0:	697b      	ldr	r3, [r7, #20]
 80194c2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 80194c8:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80194ca:	687b      	ldr	r3, [r7, #4]
 80194cc:	691b      	ldr	r3, [r3, #16]
 80194ce:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80194d4:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80194d6:	687b      	ldr	r3, [r7, #4]
 80194d8:	6a1b      	ldr	r3, [r3, #32]
 80194da:	051b      	lsls	r3, r3, #20
 80194dc:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80194de:	687b      	ldr	r3, [r7, #4]
 80194e0:	681b      	ldr	r3, [r3, #0]
 80194e2:	430a      	orrs	r2, r1
 80194e4:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	681b      	ldr	r3, [r3, #0]
 80194ea:	685b      	ldr	r3, [r3, #4]
 80194ec:	687a      	ldr	r2, [r7, #4]
 80194ee:	6812      	ldr	r2, [r2, #0]
 80194f0:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80194f4:	f023 030f 	bic.w	r3, r3, #15
 80194f8:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	681b      	ldr	r3, [r3, #0]
 80194fe:	6859      	ldr	r1, [r3, #4]
 8019500:	687b      	ldr	r3, [r7, #4]
 8019502:	699a      	ldr	r2, [r3, #24]
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019508:	431a      	orrs	r2, r3
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801950e:	431a      	orrs	r2, r3
 8019510:	687b      	ldr	r3, [r7, #4]
 8019512:	681b      	ldr	r3, [r3, #0]
 8019514:	430a      	orrs	r2, r1
 8019516:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8019518:	687b      	ldr	r3, [r7, #4]
 801951a:	681b      	ldr	r3, [r3, #0]
 801951c:	6899      	ldr	r1, [r3, #8]
 801951e:	687b      	ldr	r3, [r7, #4]
 8019520:	681a      	ldr	r2, [r3, #0]
 8019522:	4b2b      	ldr	r3, [pc, #172]	@ (80195d0 <HAL_SAI_Init+0x2e0>)
 8019524:	400b      	ands	r3, r1
 8019526:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	681b      	ldr	r3, [r3, #0]
 801952c:	6899      	ldr	r1, [r3, #8]
 801952e:	687b      	ldr	r3, [r7, #4]
 8019530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019532:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8019534:	687b      	ldr	r3, [r7, #4]
 8019536:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8019538:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 801953e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8019540:	687b      	ldr	r3, [r7, #4]
 8019542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8019544:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8019546:	687b      	ldr	r3, [r7, #4]
 8019548:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801954a:	3b01      	subs	r3, #1
 801954c:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 801954e:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8019550:	687b      	ldr	r3, [r7, #4]
 8019552:	681b      	ldr	r3, [r3, #0]
 8019554:	430a      	orrs	r2, r1
 8019556:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	681b      	ldr	r3, [r3, #0]
 801955c:	68d9      	ldr	r1, [r3, #12]
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	681a      	ldr	r2, [r3, #0]
 8019562:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8019566:	400b      	ands	r3, r1
 8019568:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	681b      	ldr	r3, [r3, #0]
 801956e:	68d9      	ldr	r1, [r3, #12]
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019578:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 801957a:	687b      	ldr	r3, [r7, #4]
 801957c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801957e:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8019580:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8019582:	687b      	ldr	r3, [r7, #4]
 8019584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8019586:	3b01      	subs	r3, #1
 8019588:	021b      	lsls	r3, r3, #8
 801958a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	681b      	ldr	r3, [r3, #0]
 8019590:	430a      	orrs	r2, r1
 8019592:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8019594:	687b      	ldr	r3, [r7, #4]
 8019596:	2200      	movs	r2, #0
 8019598:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 801959c:	687b      	ldr	r3, [r7, #4]
 801959e:	2201      	movs	r2, #1
 80195a0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 80195a4:	687b      	ldr	r3, [r7, #4]
 80195a6:	2200      	movs	r2, #0
 80195a8:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 80195ac:	2300      	movs	r3, #0
}
 80195ae:	4618      	mov	r0, r3
 80195b0:	3720      	adds	r7, #32
 80195b2:	46bd      	mov	sp, r7
 80195b4:	bd80      	pop	{r7, pc}
 80195b6:	bf00      	nop
 80195b8:	40015404 	.word	0x40015404
 80195bc:	40015424 	.word	0x40015424
 80195c0:	40015400 	.word	0x40015400
 80195c4:	40015800 	.word	0x40015800
 80195c8:	cccccccd 	.word	0xcccccccd
 80195cc:	ff05c010 	.word	0xff05c010
 80195d0:	fff88000 	.word	0xfff88000

080195d4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80195d4:	b480      	push	{r7}
 80195d6:	b085      	sub	sp, #20
 80195d8:	af00      	add	r7, sp, #0
 80195da:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80195dc:	4b18      	ldr	r3, [pc, #96]	@ (8019640 <SAI_Disable+0x6c>)
 80195de:	681b      	ldr	r3, [r3, #0]
 80195e0:	4a18      	ldr	r2, [pc, #96]	@ (8019644 <SAI_Disable+0x70>)
 80195e2:	fba2 2303 	umull	r2, r3, r2, r3
 80195e6:	0b1b      	lsrs	r3, r3, #12
 80195e8:	009b      	lsls	r3, r3, #2
 80195ea:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80195ec:	2300      	movs	r3, #0
 80195ee:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80195f0:	687b      	ldr	r3, [r7, #4]
 80195f2:	681b      	ldr	r3, [r3, #0]
 80195f4:	681a      	ldr	r2, [r3, #0]
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	681b      	ldr	r3, [r3, #0]
 80195fa:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80195fe:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8019600:	68fb      	ldr	r3, [r7, #12]
 8019602:	2b00      	cmp	r3, #0
 8019604:	d10a      	bne.n	801961c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8019606:	687b      	ldr	r3, [r7, #4]
 8019608:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801960c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8019610:	687b      	ldr	r3, [r7, #4]
 8019612:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8019616:	2303      	movs	r3, #3
 8019618:	72fb      	strb	r3, [r7, #11]
      break;
 801961a:	e009      	b.n	8019630 <SAI_Disable+0x5c>
    }
    count--;
 801961c:	68fb      	ldr	r3, [r7, #12]
 801961e:	3b01      	subs	r3, #1
 8019620:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	681b      	ldr	r3, [r3, #0]
 8019626:	681b      	ldr	r3, [r3, #0]
 8019628:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801962c:	2b00      	cmp	r3, #0
 801962e:	d1e7      	bne.n	8019600 <SAI_Disable+0x2c>

  return status;
 8019630:	7afb      	ldrb	r3, [r7, #11]
}
 8019632:	4618      	mov	r0, r3
 8019634:	3714      	adds	r7, #20
 8019636:	46bd      	mov	sp, r7
 8019638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801963c:	4770      	bx	lr
 801963e:	bf00      	nop
 8019640:	20000000 	.word	0x20000000
 8019644:	95cbec1b 	.word	0x95cbec1b

08019648 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8019648:	b580      	push	{r7, lr}
 801964a:	b084      	sub	sp, #16
 801964c:	af00      	add	r7, sp, #0
 801964e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8019650:	687b      	ldr	r3, [r7, #4]
 8019652:	2b00      	cmp	r3, #0
 8019654:	d101      	bne.n	801965a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8019656:	2301      	movs	r3, #1
 8019658:	e0b9      	b.n	80197ce <HAL_SPI_Init+0x186>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801965e:	2b00      	cmp	r3, #0
 8019660:	d108      	bne.n	8019674 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8019662:	687b      	ldr	r3, [r7, #4]
 8019664:	685b      	ldr	r3, [r3, #4]
 8019666:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 801966a:	d009      	beq.n	8019680 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801966c:	687b      	ldr	r3, [r7, #4]
 801966e:	2200      	movs	r2, #0
 8019670:	61da      	str	r2, [r3, #28]
 8019672:	e005      	b.n	8019680 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8019674:	687b      	ldr	r3, [r7, #4]
 8019676:	2200      	movs	r2, #0
 8019678:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 801967a:	687b      	ldr	r3, [r7, #4]
 801967c:	2200      	movs	r2, #0
 801967e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8019680:	687b      	ldr	r3, [r7, #4]
 8019682:	2200      	movs	r2, #0
 8019684:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8019686:	687b      	ldr	r3, [r7, #4]
 8019688:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801968c:	b2db      	uxtb	r3, r3
 801968e:	2b00      	cmp	r3, #0
 8019690:	d12a      	bne.n	80196e8 <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	2200      	movs	r2, #0
 8019696:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 801969a:	687b      	ldr	r3, [r7, #4]
 801969c:	4a4e      	ldr	r2, [pc, #312]	@ (80197d8 <HAL_SPI_Init+0x190>)
 801969e:	665a      	str	r2, [r3, #100]	@ 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	4a4e      	ldr	r2, [pc, #312]	@ (80197dc <HAL_SPI_Init+0x194>)
 80196a4:	669a      	str	r2, [r3, #104]	@ 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 80196a6:	687b      	ldr	r3, [r7, #4]
 80196a8:	4a4d      	ldr	r2, [pc, #308]	@ (80197e0 <HAL_SPI_Init+0x198>)
 80196aa:	66da      	str	r2, [r3, #108]	@ 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	4a4d      	ldr	r2, [pc, #308]	@ (80197e4 <HAL_SPI_Init+0x19c>)
 80196b0:	671a      	str	r2, [r3, #112]	@ 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	4a4c      	ldr	r2, [pc, #304]	@ (80197e8 <HAL_SPI_Init+0x1a0>)
 80196b6:	675a      	str	r2, [r3, #116]	@ 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 80196b8:	687b      	ldr	r3, [r7, #4]
 80196ba:	4a4c      	ldr	r2, [pc, #304]	@ (80197ec <HAL_SPI_Init+0x1a4>)
 80196bc:	679a      	str	r2, [r3, #120]	@ 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80196be:	687b      	ldr	r3, [r7, #4]
 80196c0:	4a4b      	ldr	r2, [pc, #300]	@ (80197f0 <HAL_SPI_Init+0x1a8>)
 80196c2:	67da      	str	r2, [r3, #124]	@ 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80196c4:	687b      	ldr	r3, [r7, #4]
 80196c6:	4a4b      	ldr	r2, [pc, #300]	@ (80197f4 <HAL_SPI_Init+0x1ac>)
 80196c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    if (hspi->MspInitCallback == NULL)
 80196cc:	687b      	ldr	r3, [r7, #4]
 80196ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80196d2:	2b00      	cmp	r3, #0
 80196d4:	d103      	bne.n	80196de <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 80196d6:	687b      	ldr	r3, [r7, #4]
 80196d8:	4a47      	ldr	r2, [pc, #284]	@ (80197f8 <HAL_SPI_Init+0x1b0>)
 80196da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 80196de:	687b      	ldr	r3, [r7, #4]
 80196e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80196e4:	6878      	ldr	r0, [r7, #4]
 80196e6:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80196e8:	687b      	ldr	r3, [r7, #4]
 80196ea:	2202      	movs	r2, #2
 80196ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80196f0:	687b      	ldr	r3, [r7, #4]
 80196f2:	681b      	ldr	r3, [r3, #0]
 80196f4:	681a      	ldr	r2, [r3, #0]
 80196f6:	687b      	ldr	r3, [r7, #4]
 80196f8:	681b      	ldr	r3, [r3, #0]
 80196fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80196fe:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8019700:	687b      	ldr	r3, [r7, #4]
 8019702:	68db      	ldr	r3, [r3, #12]
 8019704:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8019708:	d902      	bls.n	8019710 <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 801970a:	2300      	movs	r3, #0
 801970c:	60fb      	str	r3, [r7, #12]
 801970e:	e002      	b.n	8019716 <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8019710:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019714:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	68db      	ldr	r3, [r3, #12]
 801971a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 801971e:	d007      	beq.n	8019730 <HAL_SPI_Init+0xe8>
 8019720:	687b      	ldr	r3, [r7, #4]
 8019722:	68db      	ldr	r3, [r3, #12]
 8019724:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8019728:	d002      	beq.n	8019730 <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801972a:	687b      	ldr	r3, [r7, #4]
 801972c:	2200      	movs	r2, #0
 801972e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8019730:	687b      	ldr	r3, [r7, #4]
 8019732:	685b      	ldr	r3, [r3, #4]
 8019734:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8019738:	687b      	ldr	r3, [r7, #4]
 801973a:	689b      	ldr	r3, [r3, #8]
 801973c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8019740:	431a      	orrs	r2, r3
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	691b      	ldr	r3, [r3, #16]
 8019746:	f003 0302 	and.w	r3, r3, #2
 801974a:	431a      	orrs	r2, r3
 801974c:	687b      	ldr	r3, [r7, #4]
 801974e:	695b      	ldr	r3, [r3, #20]
 8019750:	f003 0301 	and.w	r3, r3, #1
 8019754:	431a      	orrs	r2, r3
 8019756:	687b      	ldr	r3, [r7, #4]
 8019758:	699b      	ldr	r3, [r3, #24]
 801975a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801975e:	431a      	orrs	r2, r3
 8019760:	687b      	ldr	r3, [r7, #4]
 8019762:	69db      	ldr	r3, [r3, #28]
 8019764:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8019768:	431a      	orrs	r2, r3
 801976a:	687b      	ldr	r3, [r7, #4]
 801976c:	6a1b      	ldr	r3, [r3, #32]
 801976e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019772:	ea42 0103 	orr.w	r1, r2, r3
 8019776:	687b      	ldr	r3, [r7, #4]
 8019778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801977a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 801977e:	687b      	ldr	r3, [r7, #4]
 8019780:	681b      	ldr	r3, [r3, #0]
 8019782:	430a      	orrs	r2, r1
 8019784:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8019786:	687b      	ldr	r3, [r7, #4]
 8019788:	699b      	ldr	r3, [r3, #24]
 801978a:	0c1b      	lsrs	r3, r3, #16
 801978c:	f003 0204 	and.w	r2, r3, #4
 8019790:	687b      	ldr	r3, [r7, #4]
 8019792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019794:	f003 0310 	and.w	r3, r3, #16
 8019798:	431a      	orrs	r2, r3
 801979a:	687b      	ldr	r3, [r7, #4]
 801979c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801979e:	f003 0308 	and.w	r3, r3, #8
 80197a2:	431a      	orrs	r2, r3
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	68db      	ldr	r3, [r3, #12]
 80197a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80197ac:	ea42 0103 	orr.w	r1, r2, r3
 80197b0:	68fb      	ldr	r3, [r7, #12]
 80197b2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80197b6:	687b      	ldr	r3, [r7, #4]
 80197b8:	681b      	ldr	r3, [r3, #0]
 80197ba:	430a      	orrs	r2, r1
 80197bc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80197be:	687b      	ldr	r3, [r7, #4]
 80197c0:	2200      	movs	r2, #0
 80197c2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80197c4:	687b      	ldr	r3, [r7, #4]
 80197c6:	2201      	movs	r2, #1
 80197c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80197cc:	2300      	movs	r3, #0
}
 80197ce:	4618      	mov	r0, r3
 80197d0:	3710      	adds	r7, #16
 80197d2:	46bd      	mov	sp, r7
 80197d4:	bd80      	pop	{r7, pc}
 80197d6:	bf00      	nop
 80197d8:	080197fd 	.word	0x080197fd
 80197dc:	08019811 	.word	0x08019811
 80197e0:	08019825 	.word	0x08019825
 80197e4:	08019839 	.word	0x08019839
 80197e8:	0801984d 	.word	0x0801984d
 80197ec:	08019861 	.word	0x08019861
 80197f0:	08019875 	.word	0x08019875
 80197f4:	08019889 	.word	0x08019889
 80197f8:	08012e45 	.word	0x08012e45

080197fc <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80197fc:	b480      	push	{r7}
 80197fe:	b083      	sub	sp, #12
 8019800:	af00      	add	r7, sp, #0
 8019802:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8019804:	bf00      	nop
 8019806:	370c      	adds	r7, #12
 8019808:	46bd      	mov	sp, r7
 801980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801980e:	4770      	bx	lr

08019810 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8019810:	b480      	push	{r7}
 8019812:	b083      	sub	sp, #12
 8019814:	af00      	add	r7, sp, #0
 8019816:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8019818:	bf00      	nop
 801981a:	370c      	adds	r7, #12
 801981c:	46bd      	mov	sp, r7
 801981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019822:	4770      	bx	lr

08019824 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8019824:	b480      	push	{r7}
 8019826:	b083      	sub	sp, #12
 8019828:	af00      	add	r7, sp, #0
 801982a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 801982c:	bf00      	nop
 801982e:	370c      	adds	r7, #12
 8019830:	46bd      	mov	sp, r7
 8019832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019836:	4770      	bx	lr

08019838 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8019838:	b480      	push	{r7}
 801983a:	b083      	sub	sp, #12
 801983c:	af00      	add	r7, sp, #0
 801983e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8019840:	bf00      	nop
 8019842:	370c      	adds	r7, #12
 8019844:	46bd      	mov	sp, r7
 8019846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801984a:	4770      	bx	lr

0801984c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 801984c:	b480      	push	{r7}
 801984e:	b083      	sub	sp, #12
 8019850:	af00      	add	r7, sp, #0
 8019852:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8019854:	bf00      	nop
 8019856:	370c      	adds	r7, #12
 8019858:	46bd      	mov	sp, r7
 801985a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801985e:	4770      	bx	lr

08019860 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8019860:	b480      	push	{r7}
 8019862:	b083      	sub	sp, #12
 8019864:	af00      	add	r7, sp, #0
 8019866:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8019868:	bf00      	nop
 801986a:	370c      	adds	r7, #12
 801986c:	46bd      	mov	sp, r7
 801986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019872:	4770      	bx	lr

08019874 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8019874:	b480      	push	{r7}
 8019876:	b083      	sub	sp, #12
 8019878:	af00      	add	r7, sp, #0
 801987a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 801987c:	bf00      	nop
 801987e:	370c      	adds	r7, #12
 8019880:	46bd      	mov	sp, r7
 8019882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019886:	4770      	bx	lr

08019888 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 8019888:	b480      	push	{r7}
 801988a:	b083      	sub	sp, #12
 801988c:	af00      	add	r7, sp, #0
 801988e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 8019890:	bf00      	nop
 8019892:	370c      	adds	r7, #12
 8019894:	46bd      	mov	sp, r7
 8019896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801989a:	4770      	bx	lr

0801989c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 801989c:	b580      	push	{r7, lr}
 801989e:	b084      	sub	sp, #16
 80198a0:	af00      	add	r7, sp, #0
 80198a2:	60f8      	str	r0, [r7, #12]
 80198a4:	60b9      	str	r1, [r7, #8]
 80198a6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80198a8:	68fb      	ldr	r3, [r7, #12]
 80198aa:	2b00      	cmp	r3, #0
 80198ac:	d101      	bne.n	80198b2 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 80198ae:	2301      	movs	r3, #1
 80198b0:	e038      	b.n	8019924 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80198b2:	68fb      	ldr	r3, [r7, #12]
 80198b4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80198b8:	b2db      	uxtb	r3, r3
 80198ba:	2b00      	cmp	r3, #0
 80198bc:	d106      	bne.n	80198cc <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80198be:	68fb      	ldr	r3, [r7, #12]
 80198c0:	2200      	movs	r2, #0
 80198c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80198c6:	68f8      	ldr	r0, [r7, #12]
 80198c8:	f7f9 fbda 	bl	8013080 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80198cc:	68fb      	ldr	r3, [r7, #12]
 80198ce:	681a      	ldr	r2, [r3, #0]
 80198d0:	68fb      	ldr	r3, [r7, #12]
 80198d2:	3308      	adds	r3, #8
 80198d4:	4619      	mov	r1, r3
 80198d6:	4610      	mov	r0, r2
 80198d8:	f000 ff58 	bl	801a78c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80198dc:	68fb      	ldr	r3, [r7, #12]
 80198de:	6818      	ldr	r0, [r3, #0]
 80198e0:	68fb      	ldr	r3, [r7, #12]
 80198e2:	689b      	ldr	r3, [r3, #8]
 80198e4:	461a      	mov	r2, r3
 80198e6:	68b9      	ldr	r1, [r7, #8]
 80198e8:	f000 ffe0 	bl	801a8ac <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80198ec:	68fb      	ldr	r3, [r7, #12]
 80198ee:	6858      	ldr	r0, [r3, #4]
 80198f0:	68fb      	ldr	r3, [r7, #12]
 80198f2:	689a      	ldr	r2, [r3, #8]
 80198f4:	68fb      	ldr	r3, [r7, #12]
 80198f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80198f8:	6879      	ldr	r1, [r7, #4]
 80198fa:	f001 f821 	bl	801a940 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80198fe:	68fb      	ldr	r3, [r7, #12]
 8019900:	681b      	ldr	r3, [r3, #0]
 8019902:	68fa      	ldr	r2, [r7, #12]
 8019904:	6892      	ldr	r2, [r2, #8]
 8019906:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801990a:	68fb      	ldr	r3, [r7, #12]
 801990c:	681b      	ldr	r3, [r3, #0]
 801990e:	68fa      	ldr	r2, [r7, #12]
 8019910:	6892      	ldr	r2, [r2, #8]
 8019912:	f041 0101 	orr.w	r1, r1, #1
 8019916:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 801991a:	68fb      	ldr	r3, [r7, #12]
 801991c:	2201      	movs	r2, #1
 801991e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8019922:	2300      	movs	r3, #0
}
 8019924:	4618      	mov	r0, r3
 8019926:	3710      	adds	r7, #16
 8019928:	46bd      	mov	sp, r7
 801992a:	bd80      	pop	{r7, pc}

0801992c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801992c:	b580      	push	{r7, lr}
 801992e:	b082      	sub	sp, #8
 8019930:	af00      	add	r7, sp, #0
 8019932:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	2b00      	cmp	r3, #0
 8019938:	d101      	bne.n	801993e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801993a:	2301      	movs	r3, #1
 801993c:	e04e      	b.n	80199dc <HAL_UART_Init+0xb0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801993e:	687b      	ldr	r3, [r7, #4]
 8019940:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019942:	2b00      	cmp	r3, #0
 8019944:	d114      	bne.n	8019970 <HAL_UART_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8019946:	687b      	ldr	r3, [r7, #4]
 8019948:	2200      	movs	r2, #0
 801994a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 801994e:	6878      	ldr	r0, [r7, #4]
 8019950:	f000 f9f8 	bl	8019d44 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8019954:	687b      	ldr	r3, [r7, #4]
 8019956:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801995a:	2b00      	cmp	r3, #0
 801995c:	d103      	bne.n	8019966 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 801995e:	687b      	ldr	r3, [r7, #4]
 8019960:	4a20      	ldr	r2, [pc, #128]	@ (80199e4 <HAL_UART_Init+0xb8>)
 8019962:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8019966:	687b      	ldr	r3, [r7, #4]
 8019968:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801996c:	6878      	ldr	r0, [r7, #4]
 801996e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	2224      	movs	r2, #36	@ 0x24
 8019974:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	681b      	ldr	r3, [r3, #0]
 801997a:	681a      	ldr	r2, [r3, #0]
 801997c:	687b      	ldr	r3, [r7, #4]
 801997e:	681b      	ldr	r3, [r3, #0]
 8019980:	f022 0201 	bic.w	r2, r2, #1
 8019984:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8019986:	687b      	ldr	r3, [r7, #4]
 8019988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801998a:	2b00      	cmp	r3, #0
 801998c:	d002      	beq.n	8019994 <HAL_UART_Init+0x68>
  {
    UART_AdvFeatureConfig(huart);
 801998e:	6878      	ldr	r0, [r7, #4]
 8019990:	f000 fcd6 	bl	801a340 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8019994:	6878      	ldr	r0, [r7, #4]
 8019996:	f000 fa1b 	bl	8019dd0 <UART_SetConfig>
 801999a:	4603      	mov	r3, r0
 801999c:	2b01      	cmp	r3, #1
 801999e:	d101      	bne.n	80199a4 <HAL_UART_Init+0x78>
  {
    return HAL_ERROR;
 80199a0:	2301      	movs	r3, #1
 80199a2:	e01b      	b.n	80199dc <HAL_UART_Init+0xb0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80199a4:	687b      	ldr	r3, [r7, #4]
 80199a6:	681b      	ldr	r3, [r3, #0]
 80199a8:	685a      	ldr	r2, [r3, #4]
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	681b      	ldr	r3, [r3, #0]
 80199ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80199b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80199b4:	687b      	ldr	r3, [r7, #4]
 80199b6:	681b      	ldr	r3, [r3, #0]
 80199b8:	689a      	ldr	r2, [r3, #8]
 80199ba:	687b      	ldr	r3, [r7, #4]
 80199bc:	681b      	ldr	r3, [r3, #0]
 80199be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80199c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80199c4:	687b      	ldr	r3, [r7, #4]
 80199c6:	681b      	ldr	r3, [r3, #0]
 80199c8:	681a      	ldr	r2, [r3, #0]
 80199ca:	687b      	ldr	r3, [r7, #4]
 80199cc:	681b      	ldr	r3, [r3, #0]
 80199ce:	f042 0201 	orr.w	r2, r2, #1
 80199d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80199d4:	6878      	ldr	r0, [r7, #4]
 80199d6:	f000 fd55 	bl	801a484 <UART_CheckIdleState>
 80199da:	4603      	mov	r3, r0
}
 80199dc:	4618      	mov	r0, r3
 80199de:	3708      	adds	r7, #8
 80199e0:	46bd      	mov	sp, r7
 80199e2:	bd80      	pop	{r7, pc}
 80199e4:	08012b21 	.word	0x08012b21

080199e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80199e8:	b580      	push	{r7, lr}
 80199ea:	b08a      	sub	sp, #40	@ 0x28
 80199ec:	af02      	add	r7, sp, #8
 80199ee:	60f8      	str	r0, [r7, #12]
 80199f0:	60b9      	str	r1, [r7, #8]
 80199f2:	603b      	str	r3, [r7, #0]
 80199f4:	4613      	mov	r3, r2
 80199f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80199f8:	68fb      	ldr	r3, [r7, #12]
 80199fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80199fc:	2b20      	cmp	r3, #32
 80199fe:	d177      	bne.n	8019af0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8019a00:	68bb      	ldr	r3, [r7, #8]
 8019a02:	2b00      	cmp	r3, #0
 8019a04:	d002      	beq.n	8019a0c <HAL_UART_Transmit+0x24>
 8019a06:	88fb      	ldrh	r3, [r7, #6]
 8019a08:	2b00      	cmp	r3, #0
 8019a0a:	d101      	bne.n	8019a10 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8019a0c:	2301      	movs	r3, #1
 8019a0e:	e070      	b.n	8019af2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019a10:	68fb      	ldr	r3, [r7, #12]
 8019a12:	2200      	movs	r2, #0
 8019a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8019a18:	68fb      	ldr	r3, [r7, #12]
 8019a1a:	2221      	movs	r2, #33	@ 0x21
 8019a1c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8019a1e:	f7f9 fccf 	bl	80133c0 <HAL_GetTick>
 8019a22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8019a24:	68fb      	ldr	r3, [r7, #12]
 8019a26:	88fa      	ldrh	r2, [r7, #6]
 8019a28:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8019a2c:	68fb      	ldr	r3, [r7, #12]
 8019a2e:	88fa      	ldrh	r2, [r7, #6]
 8019a30:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8019a34:	68fb      	ldr	r3, [r7, #12]
 8019a36:	689b      	ldr	r3, [r3, #8]
 8019a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019a3c:	d108      	bne.n	8019a50 <HAL_UART_Transmit+0x68>
 8019a3e:	68fb      	ldr	r3, [r7, #12]
 8019a40:	691b      	ldr	r3, [r3, #16]
 8019a42:	2b00      	cmp	r3, #0
 8019a44:	d104      	bne.n	8019a50 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8019a46:	2300      	movs	r3, #0
 8019a48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8019a4a:	68bb      	ldr	r3, [r7, #8]
 8019a4c:	61bb      	str	r3, [r7, #24]
 8019a4e:	e003      	b.n	8019a58 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8019a50:	68bb      	ldr	r3, [r7, #8]
 8019a52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8019a54:	2300      	movs	r3, #0
 8019a56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8019a58:	e02f      	b.n	8019aba <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8019a5a:	683b      	ldr	r3, [r7, #0]
 8019a5c:	9300      	str	r3, [sp, #0]
 8019a5e:	697b      	ldr	r3, [r7, #20]
 8019a60:	2200      	movs	r2, #0
 8019a62:	2180      	movs	r1, #128	@ 0x80
 8019a64:	68f8      	ldr	r0, [r7, #12]
 8019a66:	f000 fdb5 	bl	801a5d4 <UART_WaitOnFlagUntilTimeout>
 8019a6a:	4603      	mov	r3, r0
 8019a6c:	2b00      	cmp	r3, #0
 8019a6e:	d004      	beq.n	8019a7a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8019a70:	68fb      	ldr	r3, [r7, #12]
 8019a72:	2220      	movs	r2, #32
 8019a74:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8019a76:	2303      	movs	r3, #3
 8019a78:	e03b      	b.n	8019af2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8019a7a:	69fb      	ldr	r3, [r7, #28]
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d10b      	bne.n	8019a98 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8019a80:	69bb      	ldr	r3, [r7, #24]
 8019a82:	881a      	ldrh	r2, [r3, #0]
 8019a84:	68fb      	ldr	r3, [r7, #12]
 8019a86:	681b      	ldr	r3, [r3, #0]
 8019a88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8019a8c:	b292      	uxth	r2, r2
 8019a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8019a90:	69bb      	ldr	r3, [r7, #24]
 8019a92:	3302      	adds	r3, #2
 8019a94:	61bb      	str	r3, [r7, #24]
 8019a96:	e007      	b.n	8019aa8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8019a98:	69fb      	ldr	r3, [r7, #28]
 8019a9a:	781a      	ldrb	r2, [r3, #0]
 8019a9c:	68fb      	ldr	r3, [r7, #12]
 8019a9e:	681b      	ldr	r3, [r3, #0]
 8019aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8019aa2:	69fb      	ldr	r3, [r7, #28]
 8019aa4:	3301      	adds	r3, #1
 8019aa6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8019aa8:	68fb      	ldr	r3, [r7, #12]
 8019aaa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8019aae:	b29b      	uxth	r3, r3
 8019ab0:	3b01      	subs	r3, #1
 8019ab2:	b29a      	uxth	r2, r3
 8019ab4:	68fb      	ldr	r3, [r7, #12]
 8019ab6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8019aba:	68fb      	ldr	r3, [r7, #12]
 8019abc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8019ac0:	b29b      	uxth	r3, r3
 8019ac2:	2b00      	cmp	r3, #0
 8019ac4:	d1c9      	bne.n	8019a5a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8019ac6:	683b      	ldr	r3, [r7, #0]
 8019ac8:	9300      	str	r3, [sp, #0]
 8019aca:	697b      	ldr	r3, [r7, #20]
 8019acc:	2200      	movs	r2, #0
 8019ace:	2140      	movs	r1, #64	@ 0x40
 8019ad0:	68f8      	ldr	r0, [r7, #12]
 8019ad2:	f000 fd7f 	bl	801a5d4 <UART_WaitOnFlagUntilTimeout>
 8019ad6:	4603      	mov	r3, r0
 8019ad8:	2b00      	cmp	r3, #0
 8019ada:	d004      	beq.n	8019ae6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8019adc:	68fb      	ldr	r3, [r7, #12]
 8019ade:	2220      	movs	r2, #32
 8019ae0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8019ae2:	2303      	movs	r3, #3
 8019ae4:	e005      	b.n	8019af2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8019ae6:	68fb      	ldr	r3, [r7, #12]
 8019ae8:	2220      	movs	r2, #32
 8019aea:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8019aec:	2300      	movs	r3, #0
 8019aee:	e000      	b.n	8019af2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8019af0:	2302      	movs	r3, #2
  }
}
 8019af2:	4618      	mov	r0, r3
 8019af4:	3720      	adds	r7, #32
 8019af6:	46bd      	mov	sp, r7
 8019af8:	bd80      	pop	{r7, pc}

08019afa <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8019afa:	b580      	push	{r7, lr}
 8019afc:	b08a      	sub	sp, #40	@ 0x28
 8019afe:	af02      	add	r7, sp, #8
 8019b00:	60f8      	str	r0, [r7, #12]
 8019b02:	60b9      	str	r1, [r7, #8]
 8019b04:	603b      	str	r3, [r7, #0]
 8019b06:	4613      	mov	r3, r2
 8019b08:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8019b0a:	68fb      	ldr	r3, [r7, #12]
 8019b0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8019b10:	2b20      	cmp	r3, #32
 8019b12:	f040 80b6 	bne.w	8019c82 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8019b16:	68bb      	ldr	r3, [r7, #8]
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	d002      	beq.n	8019b22 <HAL_UART_Receive+0x28>
 8019b1c:	88fb      	ldrh	r3, [r7, #6]
 8019b1e:	2b00      	cmp	r3, #0
 8019b20:	d101      	bne.n	8019b26 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8019b22:	2301      	movs	r3, #1
 8019b24:	e0ae      	b.n	8019c84 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8019b26:	68fb      	ldr	r3, [r7, #12]
 8019b28:	2200      	movs	r2, #0
 8019b2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8019b2e:	68fb      	ldr	r3, [r7, #12]
 8019b30:	2222      	movs	r2, #34	@ 0x22
 8019b32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8019b36:	68fb      	ldr	r3, [r7, #12]
 8019b38:	2200      	movs	r2, #0
 8019b3a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8019b3c:	f7f9 fc40 	bl	80133c0 <HAL_GetTick>
 8019b40:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8019b42:	68fb      	ldr	r3, [r7, #12]
 8019b44:	88fa      	ldrh	r2, [r7, #6]
 8019b46:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8019b4a:	68fb      	ldr	r3, [r7, #12]
 8019b4c:	88fa      	ldrh	r2, [r7, #6]
 8019b4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8019b52:	68fb      	ldr	r3, [r7, #12]
 8019b54:	689b      	ldr	r3, [r3, #8]
 8019b56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019b5a:	d10e      	bne.n	8019b7a <HAL_UART_Receive+0x80>
 8019b5c:	68fb      	ldr	r3, [r7, #12]
 8019b5e:	691b      	ldr	r3, [r3, #16]
 8019b60:	2b00      	cmp	r3, #0
 8019b62:	d105      	bne.n	8019b70 <HAL_UART_Receive+0x76>
 8019b64:	68fb      	ldr	r3, [r7, #12]
 8019b66:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8019b6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019b6e:	e02d      	b.n	8019bcc <HAL_UART_Receive+0xd2>
 8019b70:	68fb      	ldr	r3, [r7, #12]
 8019b72:	22ff      	movs	r2, #255	@ 0xff
 8019b74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019b78:	e028      	b.n	8019bcc <HAL_UART_Receive+0xd2>
 8019b7a:	68fb      	ldr	r3, [r7, #12]
 8019b7c:	689b      	ldr	r3, [r3, #8]
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	d10d      	bne.n	8019b9e <HAL_UART_Receive+0xa4>
 8019b82:	68fb      	ldr	r3, [r7, #12]
 8019b84:	691b      	ldr	r3, [r3, #16]
 8019b86:	2b00      	cmp	r3, #0
 8019b88:	d104      	bne.n	8019b94 <HAL_UART_Receive+0x9a>
 8019b8a:	68fb      	ldr	r3, [r7, #12]
 8019b8c:	22ff      	movs	r2, #255	@ 0xff
 8019b8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019b92:	e01b      	b.n	8019bcc <HAL_UART_Receive+0xd2>
 8019b94:	68fb      	ldr	r3, [r7, #12]
 8019b96:	227f      	movs	r2, #127	@ 0x7f
 8019b98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019b9c:	e016      	b.n	8019bcc <HAL_UART_Receive+0xd2>
 8019b9e:	68fb      	ldr	r3, [r7, #12]
 8019ba0:	689b      	ldr	r3, [r3, #8]
 8019ba2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019ba6:	d10d      	bne.n	8019bc4 <HAL_UART_Receive+0xca>
 8019ba8:	68fb      	ldr	r3, [r7, #12]
 8019baa:	691b      	ldr	r3, [r3, #16]
 8019bac:	2b00      	cmp	r3, #0
 8019bae:	d104      	bne.n	8019bba <HAL_UART_Receive+0xc0>
 8019bb0:	68fb      	ldr	r3, [r7, #12]
 8019bb2:	227f      	movs	r2, #127	@ 0x7f
 8019bb4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019bb8:	e008      	b.n	8019bcc <HAL_UART_Receive+0xd2>
 8019bba:	68fb      	ldr	r3, [r7, #12]
 8019bbc:	223f      	movs	r2, #63	@ 0x3f
 8019bbe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8019bc2:	e003      	b.n	8019bcc <HAL_UART_Receive+0xd2>
 8019bc4:	68fb      	ldr	r3, [r7, #12]
 8019bc6:	2200      	movs	r2, #0
 8019bc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8019bcc:	68fb      	ldr	r3, [r7, #12]
 8019bce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8019bd2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8019bd4:	68fb      	ldr	r3, [r7, #12]
 8019bd6:	689b      	ldr	r3, [r3, #8]
 8019bd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8019bdc:	d108      	bne.n	8019bf0 <HAL_UART_Receive+0xf6>
 8019bde:	68fb      	ldr	r3, [r7, #12]
 8019be0:	691b      	ldr	r3, [r3, #16]
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	d104      	bne.n	8019bf0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8019be6:	2300      	movs	r3, #0
 8019be8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8019bea:	68bb      	ldr	r3, [r7, #8]
 8019bec:	61bb      	str	r3, [r7, #24]
 8019bee:	e003      	b.n	8019bf8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8019bf0:	68bb      	ldr	r3, [r7, #8]
 8019bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8019bf4:	2300      	movs	r3, #0
 8019bf6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8019bf8:	e037      	b.n	8019c6a <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8019bfa:	683b      	ldr	r3, [r7, #0]
 8019bfc:	9300      	str	r3, [sp, #0]
 8019bfe:	697b      	ldr	r3, [r7, #20]
 8019c00:	2200      	movs	r2, #0
 8019c02:	2120      	movs	r1, #32
 8019c04:	68f8      	ldr	r0, [r7, #12]
 8019c06:	f000 fce5 	bl	801a5d4 <UART_WaitOnFlagUntilTimeout>
 8019c0a:	4603      	mov	r3, r0
 8019c0c:	2b00      	cmp	r3, #0
 8019c0e:	d005      	beq.n	8019c1c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8019c10:	68fb      	ldr	r3, [r7, #12]
 8019c12:	2220      	movs	r2, #32
 8019c14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8019c18:	2303      	movs	r3, #3
 8019c1a:	e033      	b.n	8019c84 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8019c1c:	69fb      	ldr	r3, [r7, #28]
 8019c1e:	2b00      	cmp	r3, #0
 8019c20:	d10c      	bne.n	8019c3c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8019c22:	68fb      	ldr	r3, [r7, #12]
 8019c24:	681b      	ldr	r3, [r3, #0]
 8019c26:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019c28:	b29a      	uxth	r2, r3
 8019c2a:	8a7b      	ldrh	r3, [r7, #18]
 8019c2c:	4013      	ands	r3, r2
 8019c2e:	b29a      	uxth	r2, r3
 8019c30:	69bb      	ldr	r3, [r7, #24]
 8019c32:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8019c34:	69bb      	ldr	r3, [r7, #24]
 8019c36:	3302      	adds	r3, #2
 8019c38:	61bb      	str	r3, [r7, #24]
 8019c3a:	e00d      	b.n	8019c58 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8019c3c:	68fb      	ldr	r3, [r7, #12]
 8019c3e:	681b      	ldr	r3, [r3, #0]
 8019c40:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8019c42:	b29b      	uxth	r3, r3
 8019c44:	b2da      	uxtb	r2, r3
 8019c46:	8a7b      	ldrh	r3, [r7, #18]
 8019c48:	b2db      	uxtb	r3, r3
 8019c4a:	4013      	ands	r3, r2
 8019c4c:	b2da      	uxtb	r2, r3
 8019c4e:	69fb      	ldr	r3, [r7, #28]
 8019c50:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8019c52:	69fb      	ldr	r3, [r7, #28]
 8019c54:	3301      	adds	r3, #1
 8019c56:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8019c5e:	b29b      	uxth	r3, r3
 8019c60:	3b01      	subs	r3, #1
 8019c62:	b29a      	uxth	r2, r3
 8019c64:	68fb      	ldr	r3, [r7, #12]
 8019c66:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8019c6a:	68fb      	ldr	r3, [r7, #12]
 8019c6c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8019c70:	b29b      	uxth	r3, r3
 8019c72:	2b00      	cmp	r3, #0
 8019c74:	d1c1      	bne.n	8019bfa <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8019c76:	68fb      	ldr	r3, [r7, #12]
 8019c78:	2220      	movs	r2, #32
 8019c7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8019c7e:	2300      	movs	r3, #0
 8019c80:	e000      	b.n	8019c84 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8019c82:	2302      	movs	r3, #2
  }
}
 8019c84:	4618      	mov	r0, r3
 8019c86:	3720      	adds	r7, #32
 8019c88:	46bd      	mov	sp, r7
 8019c8a:	bd80      	pop	{r7, pc}

08019c8c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8019c8c:	b480      	push	{r7}
 8019c8e:	b083      	sub	sp, #12
 8019c90:	af00      	add	r7, sp, #0
 8019c92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8019c94:	bf00      	nop
 8019c96:	370c      	adds	r7, #12
 8019c98:	46bd      	mov	sp, r7
 8019c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c9e:	4770      	bx	lr

08019ca0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8019ca0:	b480      	push	{r7}
 8019ca2:	b083      	sub	sp, #12
 8019ca4:	af00      	add	r7, sp, #0
 8019ca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8019ca8:	bf00      	nop
 8019caa:	370c      	adds	r7, #12
 8019cac:	46bd      	mov	sp, r7
 8019cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cb2:	4770      	bx	lr

08019cb4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8019cb4:	b480      	push	{r7}
 8019cb6:	b083      	sub	sp, #12
 8019cb8:	af00      	add	r7, sp, #0
 8019cba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8019cbc:	bf00      	nop
 8019cbe:	370c      	adds	r7, #12
 8019cc0:	46bd      	mov	sp, r7
 8019cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cc6:	4770      	bx	lr

08019cc8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8019cc8:	b480      	push	{r7}
 8019cca:	b083      	sub	sp, #12
 8019ccc:	af00      	add	r7, sp, #0
 8019cce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8019cd0:	bf00      	nop
 8019cd2:	370c      	adds	r7, #12
 8019cd4:	46bd      	mov	sp, r7
 8019cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cda:	4770      	bx	lr

08019cdc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8019cdc:	b480      	push	{r7}
 8019cde:	b083      	sub	sp, #12
 8019ce0:	af00      	add	r7, sp, #0
 8019ce2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8019ce4:	bf00      	nop
 8019ce6:	370c      	adds	r7, #12
 8019ce8:	46bd      	mov	sp, r7
 8019cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cee:	4770      	bx	lr

08019cf0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8019cf0:	b480      	push	{r7}
 8019cf2:	b083      	sub	sp, #12
 8019cf4:	af00      	add	r7, sp, #0
 8019cf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8019cf8:	bf00      	nop
 8019cfa:	370c      	adds	r7, #12
 8019cfc:	46bd      	mov	sp, r7
 8019cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d02:	4770      	bx	lr

08019d04 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8019d04:	b480      	push	{r7}
 8019d06:	b083      	sub	sp, #12
 8019d08:	af00      	add	r7, sp, #0
 8019d0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8019d0c:	bf00      	nop
 8019d0e:	370c      	adds	r7, #12
 8019d10:	46bd      	mov	sp, r7
 8019d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d16:	4770      	bx	lr

08019d18 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8019d18:	b480      	push	{r7}
 8019d1a:	b083      	sub	sp, #12
 8019d1c:	af00      	add	r7, sp, #0
 8019d1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8019d20:	bf00      	nop
 8019d22:	370c      	adds	r7, #12
 8019d24:	46bd      	mov	sp, r7
 8019d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d2a:	4770      	bx	lr

08019d2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8019d2c:	b480      	push	{r7}
 8019d2e:	b083      	sub	sp, #12
 8019d30:	af00      	add	r7, sp, #0
 8019d32:	6078      	str	r0, [r7, #4]
 8019d34:	460b      	mov	r3, r1
 8019d36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8019d38:	bf00      	nop
 8019d3a:	370c      	adds	r7, #12
 8019d3c:	46bd      	mov	sp, r7
 8019d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d42:	4770      	bx	lr

08019d44 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8019d44:	b480      	push	{r7}
 8019d46:	b083      	sub	sp, #12
 8019d48:	af00      	add	r7, sp, #0
 8019d4a:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8019d4c:	687b      	ldr	r3, [r7, #4]
 8019d4e:	4a16      	ldr	r2, [pc, #88]	@ (8019da8 <UART_InitCallbacksToDefault+0x64>)
 8019d50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8019d54:	687b      	ldr	r3, [r7, #4]
 8019d56:	4a15      	ldr	r2, [pc, #84]	@ (8019dac <UART_InitCallbacksToDefault+0x68>)
 8019d58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8019d5c:	687b      	ldr	r3, [r7, #4]
 8019d5e:	4a14      	ldr	r2, [pc, #80]	@ (8019db0 <UART_InitCallbacksToDefault+0x6c>)
 8019d60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8019d64:	687b      	ldr	r3, [r7, #4]
 8019d66:	4a13      	ldr	r2, [pc, #76]	@ (8019db4 <UART_InitCallbacksToDefault+0x70>)
 8019d68:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8019d6c:	687b      	ldr	r3, [r7, #4]
 8019d6e:	4a12      	ldr	r2, [pc, #72]	@ (8019db8 <UART_InitCallbacksToDefault+0x74>)
 8019d70:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	4a11      	ldr	r2, [pc, #68]	@ (8019dbc <UART_InitCallbacksToDefault+0x78>)
 8019d78:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8019d7c:	687b      	ldr	r3, [r7, #4]
 8019d7e:	4a10      	ldr	r2, [pc, #64]	@ (8019dc0 <UART_InitCallbacksToDefault+0x7c>)
 8019d80:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8019d84:	687b      	ldr	r3, [r7, #4]
 8019d86:	4a0f      	ldr	r2, [pc, #60]	@ (8019dc4 <UART_InitCallbacksToDefault+0x80>)
 8019d88:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8019d8c:	687b      	ldr	r3, [r7, #4]
 8019d8e:	4a0e      	ldr	r2, [pc, #56]	@ (8019dc8 <UART_InitCallbacksToDefault+0x84>)
 8019d90:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
#if defined(USART_CR1_FIFOEN)
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
#endif /* USART_CR1_FIFOEN */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	4a0d      	ldr	r2, [pc, #52]	@ (8019dcc <UART_InitCallbacksToDefault+0x88>)
 8019d98:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

}
 8019d9c:	bf00      	nop
 8019d9e:	370c      	adds	r7, #12
 8019da0:	46bd      	mov	sp, r7
 8019da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019da6:	4770      	bx	lr
 8019da8:	08019ca1 	.word	0x08019ca1
 8019dac:	08019c8d 	.word	0x08019c8d
 8019db0:	08019cc9 	.word	0x08019cc9
 8019db4:	08019cb5 	.word	0x08019cb5
 8019db8:	08019cdd 	.word	0x08019cdd
 8019dbc:	08019cf1 	.word	0x08019cf1
 8019dc0:	08019d05 	.word	0x08019d05
 8019dc4:	08019d19 	.word	0x08019d19
 8019dc8:	0801a777 	.word	0x0801a777
 8019dcc:	08019d2d 	.word	0x08019d2d

08019dd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8019dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8019dd4:	b08a      	sub	sp, #40	@ 0x28
 8019dd6:	af00      	add	r7, sp, #0
 8019dd8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8019dda:	2300      	movs	r3, #0
 8019ddc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8019de0:	68fb      	ldr	r3, [r7, #12]
 8019de2:	689a      	ldr	r2, [r3, #8]
 8019de4:	68fb      	ldr	r3, [r7, #12]
 8019de6:	691b      	ldr	r3, [r3, #16]
 8019de8:	431a      	orrs	r2, r3
 8019dea:	68fb      	ldr	r3, [r7, #12]
 8019dec:	695b      	ldr	r3, [r3, #20]
 8019dee:	431a      	orrs	r2, r3
 8019df0:	68fb      	ldr	r3, [r7, #12]
 8019df2:	69db      	ldr	r3, [r3, #28]
 8019df4:	4313      	orrs	r3, r2
 8019df6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8019df8:	68fb      	ldr	r3, [r7, #12]
 8019dfa:	681b      	ldr	r3, [r3, #0]
 8019dfc:	681a      	ldr	r2, [r3, #0]
 8019dfe:	4ba4      	ldr	r3, [pc, #656]	@ (801a090 <UART_SetConfig+0x2c0>)
 8019e00:	4013      	ands	r3, r2
 8019e02:	68fa      	ldr	r2, [r7, #12]
 8019e04:	6812      	ldr	r2, [r2, #0]
 8019e06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019e08:	430b      	orrs	r3, r1
 8019e0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8019e0c:	68fb      	ldr	r3, [r7, #12]
 8019e0e:	681b      	ldr	r3, [r3, #0]
 8019e10:	685b      	ldr	r3, [r3, #4]
 8019e12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8019e16:	68fb      	ldr	r3, [r7, #12]
 8019e18:	68da      	ldr	r2, [r3, #12]
 8019e1a:	68fb      	ldr	r3, [r7, #12]
 8019e1c:	681b      	ldr	r3, [r3, #0]
 8019e1e:	430a      	orrs	r2, r1
 8019e20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8019e22:	68fb      	ldr	r3, [r7, #12]
 8019e24:	699b      	ldr	r3, [r3, #24]
 8019e26:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8019e28:	68fb      	ldr	r3, [r7, #12]
 8019e2a:	681b      	ldr	r3, [r3, #0]
 8019e2c:	4a99      	ldr	r2, [pc, #612]	@ (801a094 <UART_SetConfig+0x2c4>)
 8019e2e:	4293      	cmp	r3, r2
 8019e30:	d004      	beq.n	8019e3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8019e32:	68fb      	ldr	r3, [r7, #12]
 8019e34:	6a1b      	ldr	r3, [r3, #32]
 8019e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019e38:	4313      	orrs	r3, r2
 8019e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8019e3c:	68fb      	ldr	r3, [r7, #12]
 8019e3e:	681b      	ldr	r3, [r3, #0]
 8019e40:	689b      	ldr	r3, [r3, #8]
 8019e42:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8019e46:	68fb      	ldr	r3, [r7, #12]
 8019e48:	681b      	ldr	r3, [r3, #0]
 8019e4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019e4c:	430a      	orrs	r2, r1
 8019e4e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8019e50:	68fb      	ldr	r3, [r7, #12]
 8019e52:	681b      	ldr	r3, [r3, #0]
 8019e54:	4a90      	ldr	r2, [pc, #576]	@ (801a098 <UART_SetConfig+0x2c8>)
 8019e56:	4293      	cmp	r3, r2
 8019e58:	d126      	bne.n	8019ea8 <UART_SetConfig+0xd8>
 8019e5a:	4b90      	ldr	r3, [pc, #576]	@ (801a09c <UART_SetConfig+0x2cc>)
 8019e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019e60:	f003 0303 	and.w	r3, r3, #3
 8019e64:	2b03      	cmp	r3, #3
 8019e66:	d81b      	bhi.n	8019ea0 <UART_SetConfig+0xd0>
 8019e68:	a201      	add	r2, pc, #4	@ (adr r2, 8019e70 <UART_SetConfig+0xa0>)
 8019e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019e6e:	bf00      	nop
 8019e70:	08019e81 	.word	0x08019e81
 8019e74:	08019e91 	.word	0x08019e91
 8019e78:	08019e89 	.word	0x08019e89
 8019e7c:	08019e99 	.word	0x08019e99
 8019e80:	2301      	movs	r3, #1
 8019e82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019e86:	e116      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019e88:	2302      	movs	r3, #2
 8019e8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019e8e:	e112      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019e90:	2304      	movs	r3, #4
 8019e92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019e96:	e10e      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019e98:	2308      	movs	r3, #8
 8019e9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019e9e:	e10a      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019ea0:	2310      	movs	r3, #16
 8019ea2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019ea6:	e106      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019ea8:	68fb      	ldr	r3, [r7, #12]
 8019eaa:	681b      	ldr	r3, [r3, #0]
 8019eac:	4a7c      	ldr	r2, [pc, #496]	@ (801a0a0 <UART_SetConfig+0x2d0>)
 8019eae:	4293      	cmp	r3, r2
 8019eb0:	d138      	bne.n	8019f24 <UART_SetConfig+0x154>
 8019eb2:	4b7a      	ldr	r3, [pc, #488]	@ (801a09c <UART_SetConfig+0x2cc>)
 8019eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019eb8:	f003 030c 	and.w	r3, r3, #12
 8019ebc:	2b0c      	cmp	r3, #12
 8019ebe:	d82d      	bhi.n	8019f1c <UART_SetConfig+0x14c>
 8019ec0:	a201      	add	r2, pc, #4	@ (adr r2, 8019ec8 <UART_SetConfig+0xf8>)
 8019ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019ec6:	bf00      	nop
 8019ec8:	08019efd 	.word	0x08019efd
 8019ecc:	08019f1d 	.word	0x08019f1d
 8019ed0:	08019f1d 	.word	0x08019f1d
 8019ed4:	08019f1d 	.word	0x08019f1d
 8019ed8:	08019f0d 	.word	0x08019f0d
 8019edc:	08019f1d 	.word	0x08019f1d
 8019ee0:	08019f1d 	.word	0x08019f1d
 8019ee4:	08019f1d 	.word	0x08019f1d
 8019ee8:	08019f05 	.word	0x08019f05
 8019eec:	08019f1d 	.word	0x08019f1d
 8019ef0:	08019f1d 	.word	0x08019f1d
 8019ef4:	08019f1d 	.word	0x08019f1d
 8019ef8:	08019f15 	.word	0x08019f15
 8019efc:	2300      	movs	r3, #0
 8019efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f02:	e0d8      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f04:	2302      	movs	r3, #2
 8019f06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f0a:	e0d4      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f0c:	2304      	movs	r3, #4
 8019f0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f12:	e0d0      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f14:	2308      	movs	r3, #8
 8019f16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f1a:	e0cc      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f1c:	2310      	movs	r3, #16
 8019f1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f22:	e0c8      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f24:	68fb      	ldr	r3, [r7, #12]
 8019f26:	681b      	ldr	r3, [r3, #0]
 8019f28:	4a5e      	ldr	r2, [pc, #376]	@ (801a0a4 <UART_SetConfig+0x2d4>)
 8019f2a:	4293      	cmp	r3, r2
 8019f2c:	d125      	bne.n	8019f7a <UART_SetConfig+0x1aa>
 8019f2e:	4b5b      	ldr	r3, [pc, #364]	@ (801a09c <UART_SetConfig+0x2cc>)
 8019f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019f34:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8019f38:	2b30      	cmp	r3, #48	@ 0x30
 8019f3a:	d016      	beq.n	8019f6a <UART_SetConfig+0x19a>
 8019f3c:	2b30      	cmp	r3, #48	@ 0x30
 8019f3e:	d818      	bhi.n	8019f72 <UART_SetConfig+0x1a2>
 8019f40:	2b20      	cmp	r3, #32
 8019f42:	d00a      	beq.n	8019f5a <UART_SetConfig+0x18a>
 8019f44:	2b20      	cmp	r3, #32
 8019f46:	d814      	bhi.n	8019f72 <UART_SetConfig+0x1a2>
 8019f48:	2b00      	cmp	r3, #0
 8019f4a:	d002      	beq.n	8019f52 <UART_SetConfig+0x182>
 8019f4c:	2b10      	cmp	r3, #16
 8019f4e:	d008      	beq.n	8019f62 <UART_SetConfig+0x192>
 8019f50:	e00f      	b.n	8019f72 <UART_SetConfig+0x1a2>
 8019f52:	2300      	movs	r3, #0
 8019f54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f58:	e0ad      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f5a:	2302      	movs	r3, #2
 8019f5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f60:	e0a9      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f62:	2304      	movs	r3, #4
 8019f64:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f68:	e0a5      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f6a:	2308      	movs	r3, #8
 8019f6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f70:	e0a1      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f72:	2310      	movs	r3, #16
 8019f74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019f78:	e09d      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019f7a:	68fb      	ldr	r3, [r7, #12]
 8019f7c:	681b      	ldr	r3, [r3, #0]
 8019f7e:	4a4a      	ldr	r2, [pc, #296]	@ (801a0a8 <UART_SetConfig+0x2d8>)
 8019f80:	4293      	cmp	r3, r2
 8019f82:	d125      	bne.n	8019fd0 <UART_SetConfig+0x200>
 8019f84:	4b45      	ldr	r3, [pc, #276]	@ (801a09c <UART_SetConfig+0x2cc>)
 8019f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019f8a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8019f8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8019f90:	d016      	beq.n	8019fc0 <UART_SetConfig+0x1f0>
 8019f92:	2bc0      	cmp	r3, #192	@ 0xc0
 8019f94:	d818      	bhi.n	8019fc8 <UART_SetConfig+0x1f8>
 8019f96:	2b80      	cmp	r3, #128	@ 0x80
 8019f98:	d00a      	beq.n	8019fb0 <UART_SetConfig+0x1e0>
 8019f9a:	2b80      	cmp	r3, #128	@ 0x80
 8019f9c:	d814      	bhi.n	8019fc8 <UART_SetConfig+0x1f8>
 8019f9e:	2b00      	cmp	r3, #0
 8019fa0:	d002      	beq.n	8019fa8 <UART_SetConfig+0x1d8>
 8019fa2:	2b40      	cmp	r3, #64	@ 0x40
 8019fa4:	d008      	beq.n	8019fb8 <UART_SetConfig+0x1e8>
 8019fa6:	e00f      	b.n	8019fc8 <UART_SetConfig+0x1f8>
 8019fa8:	2300      	movs	r3, #0
 8019faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019fae:	e082      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019fb0:	2302      	movs	r3, #2
 8019fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019fb6:	e07e      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019fb8:	2304      	movs	r3, #4
 8019fba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019fbe:	e07a      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019fc0:	2308      	movs	r3, #8
 8019fc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019fc6:	e076      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019fc8:	2310      	movs	r3, #16
 8019fca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8019fce:	e072      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 8019fd0:	68fb      	ldr	r3, [r7, #12]
 8019fd2:	681b      	ldr	r3, [r3, #0]
 8019fd4:	4a35      	ldr	r2, [pc, #212]	@ (801a0ac <UART_SetConfig+0x2dc>)
 8019fd6:	4293      	cmp	r3, r2
 8019fd8:	d12a      	bne.n	801a030 <UART_SetConfig+0x260>
 8019fda:	4b30      	ldr	r3, [pc, #192]	@ (801a09c <UART_SetConfig+0x2cc>)
 8019fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019fe0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8019fe4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8019fe8:	d01a      	beq.n	801a020 <UART_SetConfig+0x250>
 8019fea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8019fee:	d81b      	bhi.n	801a028 <UART_SetConfig+0x258>
 8019ff0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019ff4:	d00c      	beq.n	801a010 <UART_SetConfig+0x240>
 8019ff6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019ffa:	d815      	bhi.n	801a028 <UART_SetConfig+0x258>
 8019ffc:	2b00      	cmp	r3, #0
 8019ffe:	d003      	beq.n	801a008 <UART_SetConfig+0x238>
 801a000:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801a004:	d008      	beq.n	801a018 <UART_SetConfig+0x248>
 801a006:	e00f      	b.n	801a028 <UART_SetConfig+0x258>
 801a008:	2300      	movs	r3, #0
 801a00a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a00e:	e052      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a010:	2302      	movs	r3, #2
 801a012:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a016:	e04e      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a018:	2304      	movs	r3, #4
 801a01a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a01e:	e04a      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a020:	2308      	movs	r3, #8
 801a022:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a026:	e046      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a028:	2310      	movs	r3, #16
 801a02a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a02e:	e042      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a030:	68fb      	ldr	r3, [r7, #12]
 801a032:	681b      	ldr	r3, [r3, #0]
 801a034:	4a17      	ldr	r2, [pc, #92]	@ (801a094 <UART_SetConfig+0x2c4>)
 801a036:	4293      	cmp	r3, r2
 801a038:	d13a      	bne.n	801a0b0 <UART_SetConfig+0x2e0>
 801a03a:	4b18      	ldr	r3, [pc, #96]	@ (801a09c <UART_SetConfig+0x2cc>)
 801a03c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801a040:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801a044:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801a048:	d01a      	beq.n	801a080 <UART_SetConfig+0x2b0>
 801a04a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801a04e:	d81b      	bhi.n	801a088 <UART_SetConfig+0x2b8>
 801a050:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801a054:	d00c      	beq.n	801a070 <UART_SetConfig+0x2a0>
 801a056:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801a05a:	d815      	bhi.n	801a088 <UART_SetConfig+0x2b8>
 801a05c:	2b00      	cmp	r3, #0
 801a05e:	d003      	beq.n	801a068 <UART_SetConfig+0x298>
 801a060:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801a064:	d008      	beq.n	801a078 <UART_SetConfig+0x2a8>
 801a066:	e00f      	b.n	801a088 <UART_SetConfig+0x2b8>
 801a068:	2300      	movs	r3, #0
 801a06a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a06e:	e022      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a070:	2302      	movs	r3, #2
 801a072:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a076:	e01e      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a078:	2304      	movs	r3, #4
 801a07a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a07e:	e01a      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a080:	2308      	movs	r3, #8
 801a082:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a086:	e016      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a088:	2310      	movs	r3, #16
 801a08a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 801a08e:	e012      	b.n	801a0b6 <UART_SetConfig+0x2e6>
 801a090:	efff69f3 	.word	0xefff69f3
 801a094:	40008000 	.word	0x40008000
 801a098:	40013800 	.word	0x40013800
 801a09c:	40021000 	.word	0x40021000
 801a0a0:	40004400 	.word	0x40004400
 801a0a4:	40004800 	.word	0x40004800
 801a0a8:	40004c00 	.word	0x40004c00
 801a0ac:	40005000 	.word	0x40005000
 801a0b0:	2310      	movs	r3, #16
 801a0b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801a0b6:	68fb      	ldr	r3, [r7, #12]
 801a0b8:	681b      	ldr	r3, [r3, #0]
 801a0ba:	4a9f      	ldr	r2, [pc, #636]	@ (801a338 <UART_SetConfig+0x568>)
 801a0bc:	4293      	cmp	r3, r2
 801a0be:	d17a      	bne.n	801a1b6 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801a0c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801a0c4:	2b08      	cmp	r3, #8
 801a0c6:	d824      	bhi.n	801a112 <UART_SetConfig+0x342>
 801a0c8:	a201      	add	r2, pc, #4	@ (adr r2, 801a0d0 <UART_SetConfig+0x300>)
 801a0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a0ce:	bf00      	nop
 801a0d0:	0801a0f5 	.word	0x0801a0f5
 801a0d4:	0801a113 	.word	0x0801a113
 801a0d8:	0801a0fd 	.word	0x0801a0fd
 801a0dc:	0801a113 	.word	0x0801a113
 801a0e0:	0801a103 	.word	0x0801a103
 801a0e4:	0801a113 	.word	0x0801a113
 801a0e8:	0801a113 	.word	0x0801a113
 801a0ec:	0801a113 	.word	0x0801a113
 801a0f0:	0801a10b 	.word	0x0801a10b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801a0f4:	f7fd fcec 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 801a0f8:	61f8      	str	r0, [r7, #28]
        break;
 801a0fa:	e010      	b.n	801a11e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801a0fc:	4b8f      	ldr	r3, [pc, #572]	@ (801a33c <UART_SetConfig+0x56c>)
 801a0fe:	61fb      	str	r3, [r7, #28]
        break;
 801a100:	e00d      	b.n	801a11e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801a102:	f7fd fc4d 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801a106:	61f8      	str	r0, [r7, #28]
        break;
 801a108:	e009      	b.n	801a11e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801a10a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a10e:	61fb      	str	r3, [r7, #28]
        break;
 801a110:	e005      	b.n	801a11e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 801a112:	2300      	movs	r3, #0
 801a114:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801a116:	2301      	movs	r3, #1
 801a118:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801a11c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801a11e:	69fb      	ldr	r3, [r7, #28]
 801a120:	2b00      	cmp	r3, #0
 801a122:	f000 80fb 	beq.w	801a31c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 801a126:	68fb      	ldr	r3, [r7, #12]
 801a128:	685a      	ldr	r2, [r3, #4]
 801a12a:	4613      	mov	r3, r2
 801a12c:	005b      	lsls	r3, r3, #1
 801a12e:	4413      	add	r3, r2
 801a130:	69fa      	ldr	r2, [r7, #28]
 801a132:	429a      	cmp	r2, r3
 801a134:	d305      	bcc.n	801a142 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 801a136:	68fb      	ldr	r3, [r7, #12]
 801a138:	685b      	ldr	r3, [r3, #4]
 801a13a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 801a13c:	69fa      	ldr	r2, [r7, #28]
 801a13e:	429a      	cmp	r2, r3
 801a140:	d903      	bls.n	801a14a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 801a142:	2301      	movs	r3, #1
 801a144:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801a148:	e0e8      	b.n	801a31c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 801a14a:	69fb      	ldr	r3, [r7, #28]
 801a14c:	2200      	movs	r2, #0
 801a14e:	461c      	mov	r4, r3
 801a150:	4615      	mov	r5, r2
 801a152:	f04f 0200 	mov.w	r2, #0
 801a156:	f04f 0300 	mov.w	r3, #0
 801a15a:	022b      	lsls	r3, r5, #8
 801a15c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 801a160:	0222      	lsls	r2, r4, #8
 801a162:	68f9      	ldr	r1, [r7, #12]
 801a164:	6849      	ldr	r1, [r1, #4]
 801a166:	0849      	lsrs	r1, r1, #1
 801a168:	2000      	movs	r0, #0
 801a16a:	4688      	mov	r8, r1
 801a16c:	4681      	mov	r9, r0
 801a16e:	eb12 0a08 	adds.w	sl, r2, r8
 801a172:	eb43 0b09 	adc.w	fp, r3, r9
 801a176:	68fb      	ldr	r3, [r7, #12]
 801a178:	685b      	ldr	r3, [r3, #4]
 801a17a:	2200      	movs	r2, #0
 801a17c:	603b      	str	r3, [r7, #0]
 801a17e:	607a      	str	r2, [r7, #4]
 801a180:	e9d7 2300 	ldrd	r2, r3, [r7]
 801a184:	4650      	mov	r0, sl
 801a186:	4659      	mov	r1, fp
 801a188:	f7f6 fb80 	bl	801088c <__aeabi_uldivmod>
 801a18c:	4602      	mov	r2, r0
 801a18e:	460b      	mov	r3, r1
 801a190:	4613      	mov	r3, r2
 801a192:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801a194:	69bb      	ldr	r3, [r7, #24]
 801a196:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 801a19a:	d308      	bcc.n	801a1ae <UART_SetConfig+0x3de>
 801a19c:	69bb      	ldr	r3, [r7, #24]
 801a19e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a1a2:	d204      	bcs.n	801a1ae <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 801a1a4:	68fb      	ldr	r3, [r7, #12]
 801a1a6:	681b      	ldr	r3, [r3, #0]
 801a1a8:	69ba      	ldr	r2, [r7, #24]
 801a1aa:	60da      	str	r2, [r3, #12]
 801a1ac:	e0b6      	b.n	801a31c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 801a1ae:	2301      	movs	r3, #1
 801a1b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801a1b4:	e0b2      	b.n	801a31c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801a1b6:	68fb      	ldr	r3, [r7, #12]
 801a1b8:	69db      	ldr	r3, [r3, #28]
 801a1ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801a1be:	d15e      	bne.n	801a27e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 801a1c0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801a1c4:	2b08      	cmp	r3, #8
 801a1c6:	d828      	bhi.n	801a21a <UART_SetConfig+0x44a>
 801a1c8:	a201      	add	r2, pc, #4	@ (adr r2, 801a1d0 <UART_SetConfig+0x400>)
 801a1ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a1ce:	bf00      	nop
 801a1d0:	0801a1f5 	.word	0x0801a1f5
 801a1d4:	0801a1fd 	.word	0x0801a1fd
 801a1d8:	0801a205 	.word	0x0801a205
 801a1dc:	0801a21b 	.word	0x0801a21b
 801a1e0:	0801a20b 	.word	0x0801a20b
 801a1e4:	0801a21b 	.word	0x0801a21b
 801a1e8:	0801a21b 	.word	0x0801a21b
 801a1ec:	0801a21b 	.word	0x0801a21b
 801a1f0:	0801a213 	.word	0x0801a213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801a1f4:	f7fd fc6c 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 801a1f8:	61f8      	str	r0, [r7, #28]
        break;
 801a1fa:	e014      	b.n	801a226 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801a1fc:	f7fd fc7e 	bl	8017afc <HAL_RCC_GetPCLK2Freq>
 801a200:	61f8      	str	r0, [r7, #28]
        break;
 801a202:	e010      	b.n	801a226 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801a204:	4b4d      	ldr	r3, [pc, #308]	@ (801a33c <UART_SetConfig+0x56c>)
 801a206:	61fb      	str	r3, [r7, #28]
        break;
 801a208:	e00d      	b.n	801a226 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801a20a:	f7fd fbc9 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801a20e:	61f8      	str	r0, [r7, #28]
        break;
 801a210:	e009      	b.n	801a226 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801a212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a216:	61fb      	str	r3, [r7, #28]
        break;
 801a218:	e005      	b.n	801a226 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 801a21a:	2300      	movs	r3, #0
 801a21c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801a21e:	2301      	movs	r3, #1
 801a220:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801a224:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801a226:	69fb      	ldr	r3, [r7, #28]
 801a228:	2b00      	cmp	r3, #0
 801a22a:	d077      	beq.n	801a31c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 801a22c:	69fb      	ldr	r3, [r7, #28]
 801a22e:	005a      	lsls	r2, r3, #1
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	685b      	ldr	r3, [r3, #4]
 801a234:	085b      	lsrs	r3, r3, #1
 801a236:	441a      	add	r2, r3
 801a238:	68fb      	ldr	r3, [r7, #12]
 801a23a:	685b      	ldr	r3, [r3, #4]
 801a23c:	fbb2 f3f3 	udiv	r3, r2, r3
 801a240:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a242:	69bb      	ldr	r3, [r7, #24]
 801a244:	2b0f      	cmp	r3, #15
 801a246:	d916      	bls.n	801a276 <UART_SetConfig+0x4a6>
 801a248:	69bb      	ldr	r3, [r7, #24]
 801a24a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a24e:	d212      	bcs.n	801a276 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801a250:	69bb      	ldr	r3, [r7, #24]
 801a252:	b29b      	uxth	r3, r3
 801a254:	f023 030f 	bic.w	r3, r3, #15
 801a258:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801a25a:	69bb      	ldr	r3, [r7, #24]
 801a25c:	085b      	lsrs	r3, r3, #1
 801a25e:	b29b      	uxth	r3, r3
 801a260:	f003 0307 	and.w	r3, r3, #7
 801a264:	b29a      	uxth	r2, r3
 801a266:	8afb      	ldrh	r3, [r7, #22]
 801a268:	4313      	orrs	r3, r2
 801a26a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 801a26c:	68fb      	ldr	r3, [r7, #12]
 801a26e:	681b      	ldr	r3, [r3, #0]
 801a270:	8afa      	ldrh	r2, [r7, #22]
 801a272:	60da      	str	r2, [r3, #12]
 801a274:	e052      	b.n	801a31c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 801a276:	2301      	movs	r3, #1
 801a278:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 801a27c:	e04e      	b.n	801a31c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 801a27e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801a282:	2b08      	cmp	r3, #8
 801a284:	d827      	bhi.n	801a2d6 <UART_SetConfig+0x506>
 801a286:	a201      	add	r2, pc, #4	@ (adr r2, 801a28c <UART_SetConfig+0x4bc>)
 801a288:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a28c:	0801a2b1 	.word	0x0801a2b1
 801a290:	0801a2b9 	.word	0x0801a2b9
 801a294:	0801a2c1 	.word	0x0801a2c1
 801a298:	0801a2d7 	.word	0x0801a2d7
 801a29c:	0801a2c7 	.word	0x0801a2c7
 801a2a0:	0801a2d7 	.word	0x0801a2d7
 801a2a4:	0801a2d7 	.word	0x0801a2d7
 801a2a8:	0801a2d7 	.word	0x0801a2d7
 801a2ac:	0801a2cf 	.word	0x0801a2cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801a2b0:	f7fd fc0e 	bl	8017ad0 <HAL_RCC_GetPCLK1Freq>
 801a2b4:	61f8      	str	r0, [r7, #28]
        break;
 801a2b6:	e014      	b.n	801a2e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801a2b8:	f7fd fc20 	bl	8017afc <HAL_RCC_GetPCLK2Freq>
 801a2bc:	61f8      	str	r0, [r7, #28]
        break;
 801a2be:	e010      	b.n	801a2e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801a2c0:	4b1e      	ldr	r3, [pc, #120]	@ (801a33c <UART_SetConfig+0x56c>)
 801a2c2:	61fb      	str	r3, [r7, #28]
        break;
 801a2c4:	e00d      	b.n	801a2e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801a2c6:	f7fd fb6b 	bl	80179a0 <HAL_RCC_GetSysClockFreq>
 801a2ca:	61f8      	str	r0, [r7, #28]
        break;
 801a2cc:	e009      	b.n	801a2e2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801a2ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801a2d2:	61fb      	str	r3, [r7, #28]
        break;
 801a2d4:	e005      	b.n	801a2e2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 801a2d6:	2300      	movs	r3, #0
 801a2d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 801a2da:	2301      	movs	r3, #1
 801a2dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 801a2e0:	bf00      	nop
    }

    if (pclk != 0U)
 801a2e2:	69fb      	ldr	r3, [r7, #28]
 801a2e4:	2b00      	cmp	r3, #0
 801a2e6:	d019      	beq.n	801a31c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801a2e8:	68fb      	ldr	r3, [r7, #12]
 801a2ea:	685b      	ldr	r3, [r3, #4]
 801a2ec:	085a      	lsrs	r2, r3, #1
 801a2ee:	69fb      	ldr	r3, [r7, #28]
 801a2f0:	441a      	add	r2, r3
 801a2f2:	68fb      	ldr	r3, [r7, #12]
 801a2f4:	685b      	ldr	r3, [r3, #4]
 801a2f6:	fbb2 f3f3 	udiv	r3, r2, r3
 801a2fa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801a2fc:	69bb      	ldr	r3, [r7, #24]
 801a2fe:	2b0f      	cmp	r3, #15
 801a300:	d909      	bls.n	801a316 <UART_SetConfig+0x546>
 801a302:	69bb      	ldr	r3, [r7, #24]
 801a304:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801a308:	d205      	bcs.n	801a316 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 801a30a:	69bb      	ldr	r3, [r7, #24]
 801a30c:	b29a      	uxth	r2, r3
 801a30e:	68fb      	ldr	r3, [r7, #12]
 801a310:	681b      	ldr	r3, [r3, #0]
 801a312:	60da      	str	r2, [r3, #12]
 801a314:	e002      	b.n	801a31c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 801a316:	2301      	movs	r3, #1
 801a318:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801a31c:	68fb      	ldr	r3, [r7, #12]
 801a31e:	2200      	movs	r2, #0
 801a320:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 801a322:	68fb      	ldr	r3, [r7, #12]
 801a324:	2200      	movs	r2, #0
 801a326:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 801a328:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 801a32c:	4618      	mov	r0, r3
 801a32e:	3728      	adds	r7, #40	@ 0x28
 801a330:	46bd      	mov	sp, r7
 801a332:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801a336:	bf00      	nop
 801a338:	40008000 	.word	0x40008000
 801a33c:	00f42400 	.word	0x00f42400

0801a340 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801a340:	b480      	push	{r7}
 801a342:	b083      	sub	sp, #12
 801a344:	af00      	add	r7, sp, #0
 801a346:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801a348:	687b      	ldr	r3, [r7, #4]
 801a34a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a34c:	f003 0308 	and.w	r3, r3, #8
 801a350:	2b00      	cmp	r3, #0
 801a352:	d00a      	beq.n	801a36a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801a354:	687b      	ldr	r3, [r7, #4]
 801a356:	681b      	ldr	r3, [r3, #0]
 801a358:	685b      	ldr	r3, [r3, #4]
 801a35a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801a35e:	687b      	ldr	r3, [r7, #4]
 801a360:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801a362:	687b      	ldr	r3, [r7, #4]
 801a364:	681b      	ldr	r3, [r3, #0]
 801a366:	430a      	orrs	r2, r1
 801a368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801a36a:	687b      	ldr	r3, [r7, #4]
 801a36c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a36e:	f003 0301 	and.w	r3, r3, #1
 801a372:	2b00      	cmp	r3, #0
 801a374:	d00a      	beq.n	801a38c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801a376:	687b      	ldr	r3, [r7, #4]
 801a378:	681b      	ldr	r3, [r3, #0]
 801a37a:	685b      	ldr	r3, [r3, #4]
 801a37c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 801a380:	687b      	ldr	r3, [r7, #4]
 801a382:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801a384:	687b      	ldr	r3, [r7, #4]
 801a386:	681b      	ldr	r3, [r3, #0]
 801a388:	430a      	orrs	r2, r1
 801a38a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801a38c:	687b      	ldr	r3, [r7, #4]
 801a38e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a390:	f003 0302 	and.w	r3, r3, #2
 801a394:	2b00      	cmp	r3, #0
 801a396:	d00a      	beq.n	801a3ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801a398:	687b      	ldr	r3, [r7, #4]
 801a39a:	681b      	ldr	r3, [r3, #0]
 801a39c:	685b      	ldr	r3, [r3, #4]
 801a39e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801a3a2:	687b      	ldr	r3, [r7, #4]
 801a3a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801a3a6:	687b      	ldr	r3, [r7, #4]
 801a3a8:	681b      	ldr	r3, [r3, #0]
 801a3aa:	430a      	orrs	r2, r1
 801a3ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801a3ae:	687b      	ldr	r3, [r7, #4]
 801a3b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a3b2:	f003 0304 	and.w	r3, r3, #4
 801a3b6:	2b00      	cmp	r3, #0
 801a3b8:	d00a      	beq.n	801a3d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801a3ba:	687b      	ldr	r3, [r7, #4]
 801a3bc:	681b      	ldr	r3, [r3, #0]
 801a3be:	685b      	ldr	r3, [r3, #4]
 801a3c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801a3c4:	687b      	ldr	r3, [r7, #4]
 801a3c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801a3c8:	687b      	ldr	r3, [r7, #4]
 801a3ca:	681b      	ldr	r3, [r3, #0]
 801a3cc:	430a      	orrs	r2, r1
 801a3ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801a3d0:	687b      	ldr	r3, [r7, #4]
 801a3d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a3d4:	f003 0310 	and.w	r3, r3, #16
 801a3d8:	2b00      	cmp	r3, #0
 801a3da:	d00a      	beq.n	801a3f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801a3dc:	687b      	ldr	r3, [r7, #4]
 801a3de:	681b      	ldr	r3, [r3, #0]
 801a3e0:	689b      	ldr	r3, [r3, #8]
 801a3e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801a3e6:	687b      	ldr	r3, [r7, #4]
 801a3e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a3ea:	687b      	ldr	r3, [r7, #4]
 801a3ec:	681b      	ldr	r3, [r3, #0]
 801a3ee:	430a      	orrs	r2, r1
 801a3f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801a3f2:	687b      	ldr	r3, [r7, #4]
 801a3f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a3f6:	f003 0320 	and.w	r3, r3, #32
 801a3fa:	2b00      	cmp	r3, #0
 801a3fc:	d00a      	beq.n	801a414 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801a3fe:	687b      	ldr	r3, [r7, #4]
 801a400:	681b      	ldr	r3, [r3, #0]
 801a402:	689b      	ldr	r3, [r3, #8]
 801a404:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801a408:	687b      	ldr	r3, [r7, #4]
 801a40a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801a40c:	687b      	ldr	r3, [r7, #4]
 801a40e:	681b      	ldr	r3, [r3, #0]
 801a410:	430a      	orrs	r2, r1
 801a412:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801a414:	687b      	ldr	r3, [r7, #4]
 801a416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a418:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801a41c:	2b00      	cmp	r3, #0
 801a41e:	d01a      	beq.n	801a456 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801a420:	687b      	ldr	r3, [r7, #4]
 801a422:	681b      	ldr	r3, [r3, #0]
 801a424:	685b      	ldr	r3, [r3, #4]
 801a426:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801a42a:	687b      	ldr	r3, [r7, #4]
 801a42c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a42e:	687b      	ldr	r3, [r7, #4]
 801a430:	681b      	ldr	r3, [r3, #0]
 801a432:	430a      	orrs	r2, r1
 801a434:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801a436:	687b      	ldr	r3, [r7, #4]
 801a438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a43a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a43e:	d10a      	bne.n	801a456 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801a440:	687b      	ldr	r3, [r7, #4]
 801a442:	681b      	ldr	r3, [r3, #0]
 801a444:	685b      	ldr	r3, [r3, #4]
 801a446:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801a44a:	687b      	ldr	r3, [r7, #4]
 801a44c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801a44e:	687b      	ldr	r3, [r7, #4]
 801a450:	681b      	ldr	r3, [r3, #0]
 801a452:	430a      	orrs	r2, r1
 801a454:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801a456:	687b      	ldr	r3, [r7, #4]
 801a458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a45a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801a45e:	2b00      	cmp	r3, #0
 801a460:	d00a      	beq.n	801a478 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801a462:	687b      	ldr	r3, [r7, #4]
 801a464:	681b      	ldr	r3, [r3, #0]
 801a466:	685b      	ldr	r3, [r3, #4]
 801a468:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 801a46c:	687b      	ldr	r3, [r7, #4]
 801a46e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801a470:	687b      	ldr	r3, [r7, #4]
 801a472:	681b      	ldr	r3, [r3, #0]
 801a474:	430a      	orrs	r2, r1
 801a476:	605a      	str	r2, [r3, #4]
  }
}
 801a478:	bf00      	nop
 801a47a:	370c      	adds	r7, #12
 801a47c:	46bd      	mov	sp, r7
 801a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a482:	4770      	bx	lr

0801a484 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801a484:	b580      	push	{r7, lr}
 801a486:	b098      	sub	sp, #96	@ 0x60
 801a488:	af02      	add	r7, sp, #8
 801a48a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801a48c:	687b      	ldr	r3, [r7, #4]
 801a48e:	2200      	movs	r2, #0
 801a490:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801a494:	f7f8 ff94 	bl	80133c0 <HAL_GetTick>
 801a498:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801a49a:	687b      	ldr	r3, [r7, #4]
 801a49c:	681b      	ldr	r3, [r3, #0]
 801a49e:	681b      	ldr	r3, [r3, #0]
 801a4a0:	f003 0308 	and.w	r3, r3, #8
 801a4a4:	2b08      	cmp	r3, #8
 801a4a6:	d12e      	bne.n	801a506 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801a4a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801a4ac:	9300      	str	r3, [sp, #0]
 801a4ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a4b0:	2200      	movs	r2, #0
 801a4b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801a4b6:	6878      	ldr	r0, [r7, #4]
 801a4b8:	f000 f88c 	bl	801a5d4 <UART_WaitOnFlagUntilTimeout>
 801a4bc:	4603      	mov	r3, r0
 801a4be:	2b00      	cmp	r3, #0
 801a4c0:	d021      	beq.n	801a506 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 801a4c2:	687b      	ldr	r3, [r7, #4]
 801a4c4:	681b      	ldr	r3, [r3, #0]
 801a4c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a4ca:	e853 3f00 	ldrex	r3, [r3]
 801a4ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801a4d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a4d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801a4d6:	653b      	str	r3, [r7, #80]	@ 0x50
 801a4d8:	687b      	ldr	r3, [r7, #4]
 801a4da:	681b      	ldr	r3, [r3, #0]
 801a4dc:	461a      	mov	r2, r3
 801a4de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801a4e0:	647b      	str	r3, [r7, #68]	@ 0x44
 801a4e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a4e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801a4e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a4e8:	e841 2300 	strex	r3, r2, [r1]
 801a4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801a4ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a4f0:	2b00      	cmp	r3, #0
 801a4f2:	d1e6      	bne.n	801a4c2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 801a4f4:	687b      	ldr	r3, [r7, #4]
 801a4f6:	2220      	movs	r2, #32
 801a4f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 801a4fa:	687b      	ldr	r3, [r7, #4]
 801a4fc:	2200      	movs	r2, #0
 801a4fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801a502:	2303      	movs	r3, #3
 801a504:	e062      	b.n	801a5cc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801a506:	687b      	ldr	r3, [r7, #4]
 801a508:	681b      	ldr	r3, [r3, #0]
 801a50a:	681b      	ldr	r3, [r3, #0]
 801a50c:	f003 0304 	and.w	r3, r3, #4
 801a510:	2b04      	cmp	r3, #4
 801a512:	d149      	bne.n	801a5a8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801a514:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801a518:	9300      	str	r3, [sp, #0]
 801a51a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a51c:	2200      	movs	r2, #0
 801a51e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801a522:	6878      	ldr	r0, [r7, #4]
 801a524:	f000 f856 	bl	801a5d4 <UART_WaitOnFlagUntilTimeout>
 801a528:	4603      	mov	r3, r0
 801a52a:	2b00      	cmp	r3, #0
 801a52c:	d03c      	beq.n	801a5a8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801a52e:	687b      	ldr	r3, [r7, #4]
 801a530:	681b      	ldr	r3, [r3, #0]
 801a532:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a536:	e853 3f00 	ldrex	r3, [r3]
 801a53a:	623b      	str	r3, [r7, #32]
   return(result);
 801a53c:	6a3b      	ldr	r3, [r7, #32]
 801a53e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801a542:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a544:	687b      	ldr	r3, [r7, #4]
 801a546:	681b      	ldr	r3, [r3, #0]
 801a548:	461a      	mov	r2, r3
 801a54a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a54c:	633b      	str	r3, [r7, #48]	@ 0x30
 801a54e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a550:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a554:	e841 2300 	strex	r3, r2, [r1]
 801a558:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801a55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a55c:	2b00      	cmp	r3, #0
 801a55e:	d1e6      	bne.n	801a52e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a560:	687b      	ldr	r3, [r7, #4]
 801a562:	681b      	ldr	r3, [r3, #0]
 801a564:	3308      	adds	r3, #8
 801a566:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a568:	693b      	ldr	r3, [r7, #16]
 801a56a:	e853 3f00 	ldrex	r3, [r3]
 801a56e:	60fb      	str	r3, [r7, #12]
   return(result);
 801a570:	68fb      	ldr	r3, [r7, #12]
 801a572:	f023 0301 	bic.w	r3, r3, #1
 801a576:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a578:	687b      	ldr	r3, [r7, #4]
 801a57a:	681b      	ldr	r3, [r3, #0]
 801a57c:	3308      	adds	r3, #8
 801a57e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801a580:	61fa      	str	r2, [r7, #28]
 801a582:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a584:	69b9      	ldr	r1, [r7, #24]
 801a586:	69fa      	ldr	r2, [r7, #28]
 801a588:	e841 2300 	strex	r3, r2, [r1]
 801a58c:	617b      	str	r3, [r7, #20]
   return(result);
 801a58e:	697b      	ldr	r3, [r7, #20]
 801a590:	2b00      	cmp	r3, #0
 801a592:	d1e5      	bne.n	801a560 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 801a594:	687b      	ldr	r3, [r7, #4]
 801a596:	2220      	movs	r2, #32
 801a598:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 801a59c:	687b      	ldr	r3, [r7, #4]
 801a59e:	2200      	movs	r2, #0
 801a5a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801a5a4:	2303      	movs	r3, #3
 801a5a6:	e011      	b.n	801a5cc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801a5a8:	687b      	ldr	r3, [r7, #4]
 801a5aa:	2220      	movs	r2, #32
 801a5ac:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 801a5ae:	687b      	ldr	r3, [r7, #4]
 801a5b0:	2220      	movs	r2, #32
 801a5b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a5b6:	687b      	ldr	r3, [r7, #4]
 801a5b8:	2200      	movs	r2, #0
 801a5ba:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801a5bc:	687b      	ldr	r3, [r7, #4]
 801a5be:	2200      	movs	r2, #0
 801a5c0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 801a5c2:	687b      	ldr	r3, [r7, #4]
 801a5c4:	2200      	movs	r2, #0
 801a5c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 801a5ca:	2300      	movs	r3, #0
}
 801a5cc:	4618      	mov	r0, r3
 801a5ce:	3758      	adds	r7, #88	@ 0x58
 801a5d0:	46bd      	mov	sp, r7
 801a5d2:	bd80      	pop	{r7, pc}

0801a5d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801a5d4:	b580      	push	{r7, lr}
 801a5d6:	b084      	sub	sp, #16
 801a5d8:	af00      	add	r7, sp, #0
 801a5da:	60f8      	str	r0, [r7, #12]
 801a5dc:	60b9      	str	r1, [r7, #8]
 801a5de:	603b      	str	r3, [r7, #0]
 801a5e0:	4613      	mov	r3, r2
 801a5e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a5e4:	e04f      	b.n	801a686 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801a5e6:	69bb      	ldr	r3, [r7, #24]
 801a5e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a5ec:	d04b      	beq.n	801a686 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801a5ee:	f7f8 fee7 	bl	80133c0 <HAL_GetTick>
 801a5f2:	4602      	mov	r2, r0
 801a5f4:	683b      	ldr	r3, [r7, #0]
 801a5f6:	1ad3      	subs	r3, r2, r3
 801a5f8:	69ba      	ldr	r2, [r7, #24]
 801a5fa:	429a      	cmp	r2, r3
 801a5fc:	d302      	bcc.n	801a604 <UART_WaitOnFlagUntilTimeout+0x30>
 801a5fe:	69bb      	ldr	r3, [r7, #24]
 801a600:	2b00      	cmp	r3, #0
 801a602:	d101      	bne.n	801a608 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 801a604:	2303      	movs	r3, #3
 801a606:	e04e      	b.n	801a6a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 801a608:	68fb      	ldr	r3, [r7, #12]
 801a60a:	681b      	ldr	r3, [r3, #0]
 801a60c:	681b      	ldr	r3, [r3, #0]
 801a60e:	f003 0304 	and.w	r3, r3, #4
 801a612:	2b00      	cmp	r3, #0
 801a614:	d037      	beq.n	801a686 <UART_WaitOnFlagUntilTimeout+0xb2>
 801a616:	68bb      	ldr	r3, [r7, #8]
 801a618:	2b80      	cmp	r3, #128	@ 0x80
 801a61a:	d034      	beq.n	801a686 <UART_WaitOnFlagUntilTimeout+0xb2>
 801a61c:	68bb      	ldr	r3, [r7, #8]
 801a61e:	2b40      	cmp	r3, #64	@ 0x40
 801a620:	d031      	beq.n	801a686 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801a622:	68fb      	ldr	r3, [r7, #12]
 801a624:	681b      	ldr	r3, [r3, #0]
 801a626:	69db      	ldr	r3, [r3, #28]
 801a628:	f003 0308 	and.w	r3, r3, #8
 801a62c:	2b08      	cmp	r3, #8
 801a62e:	d110      	bne.n	801a652 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801a630:	68fb      	ldr	r3, [r7, #12]
 801a632:	681b      	ldr	r3, [r3, #0]
 801a634:	2208      	movs	r2, #8
 801a636:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a638:	68f8      	ldr	r0, [r7, #12]
 801a63a:	f000 f838 	bl	801a6ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801a63e:	68fb      	ldr	r3, [r7, #12]
 801a640:	2208      	movs	r2, #8
 801a642:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a646:	68fb      	ldr	r3, [r7, #12]
 801a648:	2200      	movs	r2, #0
 801a64a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 801a64e:	2301      	movs	r3, #1
 801a650:	e029      	b.n	801a6a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801a652:	68fb      	ldr	r3, [r7, #12]
 801a654:	681b      	ldr	r3, [r3, #0]
 801a656:	69db      	ldr	r3, [r3, #28]
 801a658:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a65c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801a660:	d111      	bne.n	801a686 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801a662:	68fb      	ldr	r3, [r7, #12]
 801a664:	681b      	ldr	r3, [r3, #0]
 801a666:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801a66a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801a66c:	68f8      	ldr	r0, [r7, #12]
 801a66e:	f000 f81e 	bl	801a6ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801a672:	68fb      	ldr	r3, [r7, #12]
 801a674:	2220      	movs	r2, #32
 801a676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801a67a:	68fb      	ldr	r3, [r7, #12]
 801a67c:	2200      	movs	r2, #0
 801a67e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 801a682:	2303      	movs	r3, #3
 801a684:	e00f      	b.n	801a6a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801a686:	68fb      	ldr	r3, [r7, #12]
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	69da      	ldr	r2, [r3, #28]
 801a68c:	68bb      	ldr	r3, [r7, #8]
 801a68e:	4013      	ands	r3, r2
 801a690:	68ba      	ldr	r2, [r7, #8]
 801a692:	429a      	cmp	r2, r3
 801a694:	bf0c      	ite	eq
 801a696:	2301      	moveq	r3, #1
 801a698:	2300      	movne	r3, #0
 801a69a:	b2db      	uxtb	r3, r3
 801a69c:	461a      	mov	r2, r3
 801a69e:	79fb      	ldrb	r3, [r7, #7]
 801a6a0:	429a      	cmp	r2, r3
 801a6a2:	d0a0      	beq.n	801a5e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801a6a4:	2300      	movs	r3, #0
}
 801a6a6:	4618      	mov	r0, r3
 801a6a8:	3710      	adds	r7, #16
 801a6aa:	46bd      	mov	sp, r7
 801a6ac:	bd80      	pop	{r7, pc}

0801a6ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801a6ae:	b480      	push	{r7}
 801a6b0:	b095      	sub	sp, #84	@ 0x54
 801a6b2:	af00      	add	r7, sp, #0
 801a6b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 801a6b6:	687b      	ldr	r3, [r7, #4]
 801a6b8:	681b      	ldr	r3, [r3, #0]
 801a6ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a6bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6be:	e853 3f00 	ldrex	r3, [r3]
 801a6c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 801a6c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a6c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801a6ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a6cc:	687b      	ldr	r3, [r7, #4]
 801a6ce:	681b      	ldr	r3, [r3, #0]
 801a6d0:	461a      	mov	r2, r3
 801a6d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a6d4:	643b      	str	r3, [r7, #64]	@ 0x40
 801a6d6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a6d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801a6da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801a6dc:	e841 2300 	strex	r3, r2, [r1]
 801a6e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801a6e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a6e4:	2b00      	cmp	r3, #0
 801a6e6:	d1e6      	bne.n	801a6b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801a6e8:	687b      	ldr	r3, [r7, #4]
 801a6ea:	681b      	ldr	r3, [r3, #0]
 801a6ec:	3308      	adds	r3, #8
 801a6ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a6f0:	6a3b      	ldr	r3, [r7, #32]
 801a6f2:	e853 3f00 	ldrex	r3, [r3]
 801a6f6:	61fb      	str	r3, [r7, #28]
   return(result);
 801a6f8:	69fb      	ldr	r3, [r7, #28]
 801a6fa:	f023 0301 	bic.w	r3, r3, #1
 801a6fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a700:	687b      	ldr	r3, [r7, #4]
 801a702:	681b      	ldr	r3, [r3, #0]
 801a704:	3308      	adds	r3, #8
 801a706:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801a708:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801a70a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a70c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801a70e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a710:	e841 2300 	strex	r3, r2, [r1]
 801a714:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801a716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a718:	2b00      	cmp	r3, #0
 801a71a:	d1e5      	bne.n	801a6e8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801a71c:	687b      	ldr	r3, [r7, #4]
 801a71e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801a720:	2b01      	cmp	r3, #1
 801a722:	d118      	bne.n	801a756 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801a724:	687b      	ldr	r3, [r7, #4]
 801a726:	681b      	ldr	r3, [r3, #0]
 801a728:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801a72a:	68fb      	ldr	r3, [r7, #12]
 801a72c:	e853 3f00 	ldrex	r3, [r3]
 801a730:	60bb      	str	r3, [r7, #8]
   return(result);
 801a732:	68bb      	ldr	r3, [r7, #8]
 801a734:	f023 0310 	bic.w	r3, r3, #16
 801a738:	647b      	str	r3, [r7, #68]	@ 0x44
 801a73a:	687b      	ldr	r3, [r7, #4]
 801a73c:	681b      	ldr	r3, [r3, #0]
 801a73e:	461a      	mov	r2, r3
 801a740:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a742:	61bb      	str	r3, [r7, #24]
 801a744:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801a746:	6979      	ldr	r1, [r7, #20]
 801a748:	69ba      	ldr	r2, [r7, #24]
 801a74a:	e841 2300 	strex	r3, r2, [r1]
 801a74e:	613b      	str	r3, [r7, #16]
   return(result);
 801a750:	693b      	ldr	r3, [r7, #16]
 801a752:	2b00      	cmp	r3, #0
 801a754:	d1e6      	bne.n	801a724 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801a756:	687b      	ldr	r3, [r7, #4]
 801a758:	2220      	movs	r2, #32
 801a75a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	2200      	movs	r2, #0
 801a762:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801a764:	687b      	ldr	r3, [r7, #4]
 801a766:	2200      	movs	r2, #0
 801a768:	669a      	str	r2, [r3, #104]	@ 0x68
}
 801a76a:	bf00      	nop
 801a76c:	3754      	adds	r7, #84	@ 0x54
 801a76e:	46bd      	mov	sp, r7
 801a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a774:	4770      	bx	lr

0801a776 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801a776:	b480      	push	{r7}
 801a778:	b083      	sub	sp, #12
 801a77a:	af00      	add	r7, sp, #0
 801a77c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801a77e:	bf00      	nop
 801a780:	370c      	adds	r7, #12
 801a782:	46bd      	mov	sp, r7
 801a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a788:	4770      	bx	lr
	...

0801a78c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    const FMC_NORSRAM_InitTypeDef *Init)
{
 801a78c:	b480      	push	{r7}
 801a78e:	b087      	sub	sp, #28
 801a790:	af00      	add	r7, sp, #0
 801a792:	6078      	str	r0, [r7, #4]
 801a794:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 801a796:	683b      	ldr	r3, [r7, #0]
 801a798:	681a      	ldr	r2, [r3, #0]
 801a79a:	687b      	ldr	r3, [r7, #4]
 801a79c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a7a0:	683a      	ldr	r2, [r7, #0]
 801a7a2:	6812      	ldr	r2, [r2, #0]
 801a7a4:	f023 0101 	bic.w	r1, r3, #1
 801a7a8:	687b      	ldr	r3, [r7, #4]
 801a7aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 801a7ae:	683b      	ldr	r3, [r7, #0]
 801a7b0:	689b      	ldr	r3, [r3, #8]
 801a7b2:	2b08      	cmp	r3, #8
 801a7b4:	d102      	bne.n	801a7bc <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 801a7b6:	2340      	movs	r3, #64	@ 0x40
 801a7b8:	617b      	str	r3, [r7, #20]
 801a7ba:	e001      	b.n	801a7c0 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 801a7bc:	2300      	movs	r3, #0
 801a7be:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 801a7c0:	683b      	ldr	r3, [r7, #0]
 801a7c2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 801a7c4:	697b      	ldr	r3, [r7, #20]
 801a7c6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 801a7c8:	683b      	ldr	r3, [r7, #0]
 801a7ca:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 801a7cc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 801a7ce:	683b      	ldr	r3, [r7, #0]
 801a7d0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 801a7d2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 801a7d4:	683b      	ldr	r3, [r7, #0]
 801a7d6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 801a7d8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 801a7da:	683b      	ldr	r3, [r7, #0]
 801a7dc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 801a7de:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 801a7e0:	683b      	ldr	r3, [r7, #0]
 801a7e2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 801a7e4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 801a7e6:	683b      	ldr	r3, [r7, #0]
 801a7e8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 801a7ea:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 801a7ec:	683b      	ldr	r3, [r7, #0]
 801a7ee:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 801a7f0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 801a7f2:	683b      	ldr	r3, [r7, #0]
 801a7f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WaitSignal              | \
 801a7f6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 801a7f8:	683b      	ldr	r3, [r7, #0]
 801a7fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->ExtendedMode            | \
 801a7fc:	431a      	orrs	r2, r3
              Init->WriteBurst);
 801a7fe:	683b      	ldr	r3, [r7, #0]
 801a800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  btcr_reg = (flashaccess                   | \
 801a802:	4313      	orrs	r3, r2
 801a804:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 801a806:	683b      	ldr	r3, [r7, #0]
 801a808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a80a:	693a      	ldr	r2, [r7, #16]
 801a80c:	4313      	orrs	r3, r2
 801a80e:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 801a810:	683b      	ldr	r3, [r7, #0]
 801a812:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a814:	693a      	ldr	r2, [r7, #16]
 801a816:	4313      	orrs	r3, r2
 801a818:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 801a81a:	683b      	ldr	r3, [r7, #0]
 801a81c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a81e:	693a      	ldr	r2, [r7, #16]
 801a820:	4313      	orrs	r3, r2
 801a822:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 801a824:	4b20      	ldr	r3, [pc, #128]	@ (801a8a8 <FMC_NORSRAM_Init+0x11c>)
 801a826:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 801a828:	68fb      	ldr	r3, [r7, #12]
 801a82a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a82e:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 801a830:	68fb      	ldr	r3, [r7, #12]
 801a832:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801a836:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 801a838:	68fb      	ldr	r3, [r7, #12]
 801a83a:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 801a83e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 801a840:	683b      	ldr	r3, [r7, #0]
 801a842:	681a      	ldr	r2, [r3, #0]
 801a844:	687b      	ldr	r3, [r7, #4]
 801a846:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801a84a:	68fb      	ldr	r3, [r7, #12]
 801a84c:	43db      	mvns	r3, r3
 801a84e:	ea02 0103 	and.w	r1, r2, r3
 801a852:	683b      	ldr	r3, [r7, #0]
 801a854:	681a      	ldr	r2, [r3, #0]
 801a856:	693b      	ldr	r3, [r7, #16]
 801a858:	4319      	orrs	r1, r3
 801a85a:	687b      	ldr	r3, [r7, #4]
 801a85c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 801a860:	683b      	ldr	r3, [r7, #0]
 801a862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a864:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a868:	d10c      	bne.n	801a884 <FMC_NORSRAM_Init+0xf8>
 801a86a:	683b      	ldr	r3, [r7, #0]
 801a86c:	681b      	ldr	r3, [r3, #0]
 801a86e:	2b00      	cmp	r3, #0
 801a870:	d008      	beq.n	801a884 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 801a872:	687b      	ldr	r3, [r7, #4]
 801a874:	681b      	ldr	r3, [r3, #0]
 801a876:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 801a87a:	683b      	ldr	r3, [r7, #0]
 801a87c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801a87e:	431a      	orrs	r2, r3
 801a880:	687b      	ldr	r3, [r7, #4]
 801a882:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 801a884:	683b      	ldr	r3, [r7, #0]
 801a886:	681b      	ldr	r3, [r3, #0]
 801a888:	2b00      	cmp	r3, #0
 801a88a:	d006      	beq.n	801a89a <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	681a      	ldr	r2, [r3, #0]
 801a890:	683b      	ldr	r3, [r7, #0]
 801a892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a894:	431a      	orrs	r2, r3
 801a896:	687b      	ldr	r3, [r7, #4]
 801a898:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 801a89a:	2300      	movs	r3, #0
}
 801a89c:	4618      	mov	r0, r3
 801a89e:	371c      	adds	r7, #28
 801a8a0:	46bd      	mov	sp, r7
 801a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8a6:	4770      	bx	lr
 801a8a8:	0008fb7f 	.word	0x0008fb7f

0801a8ac <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 801a8ac:	b480      	push	{r7}
 801a8ae:	b087      	sub	sp, #28
 801a8b0:	af00      	add	r7, sp, #0
 801a8b2:	60f8      	str	r0, [r7, #12]
 801a8b4:	60b9      	str	r1, [r7, #8]
 801a8b6:	607a      	str	r2, [r7, #4]
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
    Timing->AccessMode;
#else /* FMC_BTRx_DATAHLD */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 801a8b8:	68bb      	ldr	r3, [r7, #8]
 801a8ba:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 801a8bc:	68bb      	ldr	r3, [r7, #8]
 801a8be:	685b      	ldr	r3, [r3, #4]
 801a8c0:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FMC_BTRx_ADDSET_Pos) |
 801a8c2:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 801a8c4:	68bb      	ldr	r3, [r7, #8]
 801a8c6:	689b      	ldr	r3, [r3, #8]
 801a8c8:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FMC_BTRx_ADDHLD_Pos) |
 801a8ca:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 801a8cc:	68bb      	ldr	r3, [r7, #8]
 801a8ce:	691b      	ldr	r3, [r3, #16]
 801a8d0:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FMC_BTRx_DATAST_Pos) |
 801a8d2:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 801a8d4:	68bb      	ldr	r3, [r7, #8]
 801a8d6:	695b      	ldr	r3, [r3, #20]
 801a8d8:	3b01      	subs	r3, #1
 801a8da:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FMC_BTRx_BUSTURN_Pos) |
 801a8dc:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 801a8de:	68bb      	ldr	r3, [r7, #8]
 801a8e0:	699b      	ldr	r3, [r3, #24]
 801a8e2:	3b02      	subs	r3, #2
 801a8e4:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FMC_BTRx_CLKDIV_Pos) |
 801a8e6:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 801a8ea:	68bb      	ldr	r3, [r7, #8]
 801a8ec:	69db      	ldr	r3, [r3, #28]
  Device->BTCR[Bank + 1U] =
 801a8ee:	687a      	ldr	r2, [r7, #4]
 801a8f0:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FMC_BTRx_DATLAT_Pos) |
 801a8f2:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 801a8f4:	68fb      	ldr	r3, [r7, #12]
 801a8f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 801a8fa:	68fb      	ldr	r3, [r7, #12]
 801a8fc:	681b      	ldr	r3, [r3, #0]
 801a8fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801a902:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801a906:	d113      	bne.n	801a930 <FMC_NORSRAM_Timing_Init+0x84>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 801a908:	68fb      	ldr	r3, [r7, #12]
 801a90a:	685b      	ldr	r3, [r3, #4]
 801a90c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801a910:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 801a912:	68bb      	ldr	r3, [r7, #8]
 801a914:	695b      	ldr	r3, [r3, #20]
 801a916:	3b01      	subs	r3, #1
 801a918:	051b      	lsls	r3, r3, #20
 801a91a:	697a      	ldr	r2, [r7, #20]
 801a91c:	4313      	orrs	r3, r2
 801a91e:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 801a920:	68fb      	ldr	r3, [r7, #12]
 801a922:	685b      	ldr	r3, [r3, #4]
 801a924:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 801a928:	697b      	ldr	r3, [r7, #20]
 801a92a:	431a      	orrs	r2, r3
 801a92c:	68fb      	ldr	r3, [r7, #12]
 801a92e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 801a930:	2300      	movs	r3, #0
}
 801a932:	4618      	mov	r0, r3
 801a934:	371c      	adds	r7, #28
 801a936:	46bd      	mov	sp, r7
 801a938:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a93c:	4770      	bx	lr
	...

0801a940 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   const FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 801a940:	b480      	push	{r7}
 801a942:	b085      	sub	sp, #20
 801a944:	af00      	add	r7, sp, #0
 801a946:	60f8      	str	r0, [r7, #12]
 801a948:	60b9      	str	r1, [r7, #8]
 801a94a:	607a      	str	r2, [r7, #4]
 801a94c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 801a94e:	683b      	ldr	r3, [r7, #0]
 801a950:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a954:	d11d      	bne.n	801a992 <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 801a956:	68fb      	ldr	r3, [r7, #12]
 801a958:	687a      	ldr	r2, [r7, #4]
 801a95a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801a95e:	4b13      	ldr	r3, [pc, #76]	@ (801a9ac <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 801a960:	4013      	ands	r3, r2
 801a962:	68ba      	ldr	r2, [r7, #8]
 801a964:	6811      	ldr	r1, [r2, #0]
 801a966:	68ba      	ldr	r2, [r7, #8]
 801a968:	6852      	ldr	r2, [r2, #4]
 801a96a:	0112      	lsls	r2, r2, #4
 801a96c:	4311      	orrs	r1, r2
 801a96e:	68ba      	ldr	r2, [r7, #8]
 801a970:	6892      	ldr	r2, [r2, #8]
 801a972:	0212      	lsls	r2, r2, #8
 801a974:	4311      	orrs	r1, r2
 801a976:	68ba      	ldr	r2, [r7, #8]
 801a978:	69d2      	ldr	r2, [r2, #28]
 801a97a:	4311      	orrs	r1, r2
 801a97c:	68ba      	ldr	r2, [r7, #8]
 801a97e:	6912      	ldr	r2, [r2, #16]
 801a980:	0412      	lsls	r2, r2, #16
 801a982:	430a      	orrs	r2, r1
 801a984:	ea43 0102 	orr.w	r1, r3, r2
 801a988:	68fb      	ldr	r3, [r7, #12]
 801a98a:	687a      	ldr	r2, [r7, #4]
 801a98c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801a990:	e005      	b.n	801a99e <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 801a992:	68fb      	ldr	r3, [r7, #12]
 801a994:	687a      	ldr	r2, [r7, #4]
 801a996:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 801a99a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 801a99e:	2300      	movs	r3, #0
}
 801a9a0:	4618      	mov	r0, r3
 801a9a2:	3714      	adds	r7, #20
 801a9a4:	46bd      	mov	sp, r7
 801a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9aa:	4770      	bx	lr
 801a9ac:	cff00000 	.word	0xcff00000

0801a9b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801a9b0:	b084      	sub	sp, #16
 801a9b2:	b580      	push	{r7, lr}
 801a9b4:	b084      	sub	sp, #16
 801a9b6:	af00      	add	r7, sp, #0
 801a9b8:	6078      	str	r0, [r7, #4]
 801a9ba:	f107 001c 	add.w	r0, r7, #28
 801a9be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801a9c2:	687b      	ldr	r3, [r7, #4]
 801a9c4:	68db      	ldr	r3, [r3, #12]
 801a9c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a9ca:	687b      	ldr	r3, [r7, #4]
 801a9cc:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 801a9ce:	6878      	ldr	r0, [r7, #4]
 801a9d0:	f001 fa26 	bl	801be20 <USB_CoreReset>
 801a9d4:	4603      	mov	r3, r0
 801a9d6:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 801a9d8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a9dc:	2b00      	cmp	r3, #0
 801a9de:	d106      	bne.n	801a9ee <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801a9e0:	687b      	ldr	r3, [r7, #4]
 801a9e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a9e4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801a9e8:	687b      	ldr	r3, [r7, #4]
 801a9ea:	639a      	str	r2, [r3, #56]	@ 0x38
 801a9ec:	e005      	b.n	801a9fa <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801a9ee:	687b      	ldr	r3, [r7, #4]
 801a9f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a9f2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801a9f6:	687b      	ldr	r3, [r7, #4]
 801a9f8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 801a9fa:	7bfb      	ldrb	r3, [r7, #15]
}
 801a9fc:	4618      	mov	r0, r3
 801a9fe:	3710      	adds	r7, #16
 801aa00:	46bd      	mov	sp, r7
 801aa02:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801aa06:	b004      	add	sp, #16
 801aa08:	4770      	bx	lr
	...

0801aa0c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 801aa0c:	b480      	push	{r7}
 801aa0e:	b087      	sub	sp, #28
 801aa10:	af00      	add	r7, sp, #0
 801aa12:	60f8      	str	r0, [r7, #12]
 801aa14:	60b9      	str	r1, [r7, #8]
 801aa16:	4613      	mov	r3, r2
 801aa18:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801aa1a:	79fb      	ldrb	r3, [r7, #7]
 801aa1c:	2b02      	cmp	r3, #2
 801aa1e:	d165      	bne.n	801aaec <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801aa20:	68bb      	ldr	r3, [r7, #8]
 801aa22:	4a3e      	ldr	r2, [pc, #248]	@ (801ab1c <USB_SetTurnaroundTime+0x110>)
 801aa24:	4293      	cmp	r3, r2
 801aa26:	d906      	bls.n	801aa36 <USB_SetTurnaroundTime+0x2a>
 801aa28:	68bb      	ldr	r3, [r7, #8]
 801aa2a:	4a3d      	ldr	r2, [pc, #244]	@ (801ab20 <USB_SetTurnaroundTime+0x114>)
 801aa2c:	4293      	cmp	r3, r2
 801aa2e:	d202      	bcs.n	801aa36 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801aa30:	230f      	movs	r3, #15
 801aa32:	617b      	str	r3, [r7, #20]
 801aa34:	e05c      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801aa36:	68bb      	ldr	r3, [r7, #8]
 801aa38:	4a39      	ldr	r2, [pc, #228]	@ (801ab20 <USB_SetTurnaroundTime+0x114>)
 801aa3a:	4293      	cmp	r3, r2
 801aa3c:	d306      	bcc.n	801aa4c <USB_SetTurnaroundTime+0x40>
 801aa3e:	68bb      	ldr	r3, [r7, #8]
 801aa40:	4a38      	ldr	r2, [pc, #224]	@ (801ab24 <USB_SetTurnaroundTime+0x118>)
 801aa42:	4293      	cmp	r3, r2
 801aa44:	d202      	bcs.n	801aa4c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801aa46:	230e      	movs	r3, #14
 801aa48:	617b      	str	r3, [r7, #20]
 801aa4a:	e051      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801aa4c:	68bb      	ldr	r3, [r7, #8]
 801aa4e:	4a35      	ldr	r2, [pc, #212]	@ (801ab24 <USB_SetTurnaroundTime+0x118>)
 801aa50:	4293      	cmp	r3, r2
 801aa52:	d306      	bcc.n	801aa62 <USB_SetTurnaroundTime+0x56>
 801aa54:	68bb      	ldr	r3, [r7, #8]
 801aa56:	4a34      	ldr	r2, [pc, #208]	@ (801ab28 <USB_SetTurnaroundTime+0x11c>)
 801aa58:	4293      	cmp	r3, r2
 801aa5a:	d202      	bcs.n	801aa62 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 801aa5c:	230d      	movs	r3, #13
 801aa5e:	617b      	str	r3, [r7, #20]
 801aa60:	e046      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801aa62:	68bb      	ldr	r3, [r7, #8]
 801aa64:	4a30      	ldr	r2, [pc, #192]	@ (801ab28 <USB_SetTurnaroundTime+0x11c>)
 801aa66:	4293      	cmp	r3, r2
 801aa68:	d306      	bcc.n	801aa78 <USB_SetTurnaroundTime+0x6c>
 801aa6a:	68bb      	ldr	r3, [r7, #8]
 801aa6c:	4a2f      	ldr	r2, [pc, #188]	@ (801ab2c <USB_SetTurnaroundTime+0x120>)
 801aa6e:	4293      	cmp	r3, r2
 801aa70:	d802      	bhi.n	801aa78 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801aa72:	230c      	movs	r3, #12
 801aa74:	617b      	str	r3, [r7, #20]
 801aa76:	e03b      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801aa78:	68bb      	ldr	r3, [r7, #8]
 801aa7a:	4a2c      	ldr	r2, [pc, #176]	@ (801ab2c <USB_SetTurnaroundTime+0x120>)
 801aa7c:	4293      	cmp	r3, r2
 801aa7e:	d906      	bls.n	801aa8e <USB_SetTurnaroundTime+0x82>
 801aa80:	68bb      	ldr	r3, [r7, #8]
 801aa82:	4a2b      	ldr	r2, [pc, #172]	@ (801ab30 <USB_SetTurnaroundTime+0x124>)
 801aa84:	4293      	cmp	r3, r2
 801aa86:	d802      	bhi.n	801aa8e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801aa88:	230b      	movs	r3, #11
 801aa8a:	617b      	str	r3, [r7, #20]
 801aa8c:	e030      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801aa8e:	68bb      	ldr	r3, [r7, #8]
 801aa90:	4a27      	ldr	r2, [pc, #156]	@ (801ab30 <USB_SetTurnaroundTime+0x124>)
 801aa92:	4293      	cmp	r3, r2
 801aa94:	d906      	bls.n	801aaa4 <USB_SetTurnaroundTime+0x98>
 801aa96:	68bb      	ldr	r3, [r7, #8]
 801aa98:	4a26      	ldr	r2, [pc, #152]	@ (801ab34 <USB_SetTurnaroundTime+0x128>)
 801aa9a:	4293      	cmp	r3, r2
 801aa9c:	d802      	bhi.n	801aaa4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801aa9e:	230a      	movs	r3, #10
 801aaa0:	617b      	str	r3, [r7, #20]
 801aaa2:	e025      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801aaa4:	68bb      	ldr	r3, [r7, #8]
 801aaa6:	4a23      	ldr	r2, [pc, #140]	@ (801ab34 <USB_SetTurnaroundTime+0x128>)
 801aaa8:	4293      	cmp	r3, r2
 801aaaa:	d906      	bls.n	801aaba <USB_SetTurnaroundTime+0xae>
 801aaac:	68bb      	ldr	r3, [r7, #8]
 801aaae:	4a22      	ldr	r2, [pc, #136]	@ (801ab38 <USB_SetTurnaroundTime+0x12c>)
 801aab0:	4293      	cmp	r3, r2
 801aab2:	d202      	bcs.n	801aaba <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801aab4:	2309      	movs	r3, #9
 801aab6:	617b      	str	r3, [r7, #20]
 801aab8:	e01a      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801aaba:	68bb      	ldr	r3, [r7, #8]
 801aabc:	4a1e      	ldr	r2, [pc, #120]	@ (801ab38 <USB_SetTurnaroundTime+0x12c>)
 801aabe:	4293      	cmp	r3, r2
 801aac0:	d306      	bcc.n	801aad0 <USB_SetTurnaroundTime+0xc4>
 801aac2:	68bb      	ldr	r3, [r7, #8]
 801aac4:	4a1d      	ldr	r2, [pc, #116]	@ (801ab3c <USB_SetTurnaroundTime+0x130>)
 801aac6:	4293      	cmp	r3, r2
 801aac8:	d802      	bhi.n	801aad0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801aaca:	2308      	movs	r3, #8
 801aacc:	617b      	str	r3, [r7, #20]
 801aace:	e00f      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801aad0:	68bb      	ldr	r3, [r7, #8]
 801aad2:	4a1a      	ldr	r2, [pc, #104]	@ (801ab3c <USB_SetTurnaroundTime+0x130>)
 801aad4:	4293      	cmp	r3, r2
 801aad6:	d906      	bls.n	801aae6 <USB_SetTurnaroundTime+0xda>
 801aad8:	68bb      	ldr	r3, [r7, #8]
 801aada:	4a19      	ldr	r2, [pc, #100]	@ (801ab40 <USB_SetTurnaroundTime+0x134>)
 801aadc:	4293      	cmp	r3, r2
 801aade:	d202      	bcs.n	801aae6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 801aae0:	2307      	movs	r3, #7
 801aae2:	617b      	str	r3, [r7, #20]
 801aae4:	e004      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801aae6:	2306      	movs	r3, #6
 801aae8:	617b      	str	r3, [r7, #20]
 801aaea:	e001      	b.n	801aaf0 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801aaec:	2309      	movs	r3, #9
 801aaee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801aaf0:	68fb      	ldr	r3, [r7, #12]
 801aaf2:	68db      	ldr	r3, [r3, #12]
 801aaf4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801aaf8:	68fb      	ldr	r3, [r7, #12]
 801aafa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801aafc:	68fb      	ldr	r3, [r7, #12]
 801aafe:	68da      	ldr	r2, [r3, #12]
 801ab00:	697b      	ldr	r3, [r7, #20]
 801ab02:	029b      	lsls	r3, r3, #10
 801ab04:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801ab08:	431a      	orrs	r2, r3
 801ab0a:	68fb      	ldr	r3, [r7, #12]
 801ab0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801ab0e:	2300      	movs	r3, #0
}
 801ab10:	4618      	mov	r0, r3
 801ab12:	371c      	adds	r7, #28
 801ab14:	46bd      	mov	sp, r7
 801ab16:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab1a:	4770      	bx	lr
 801ab1c:	00d8acbf 	.word	0x00d8acbf
 801ab20:	00e4e1c0 	.word	0x00e4e1c0
 801ab24:	00f42400 	.word	0x00f42400
 801ab28:	01067380 	.word	0x01067380
 801ab2c:	011a499f 	.word	0x011a499f
 801ab30:	01312cff 	.word	0x01312cff
 801ab34:	014ca43f 	.word	0x014ca43f
 801ab38:	016e3600 	.word	0x016e3600
 801ab3c:	01a6ab1f 	.word	0x01a6ab1f
 801ab40:	01e84800 	.word	0x01e84800

0801ab44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801ab44:	b480      	push	{r7}
 801ab46:	b083      	sub	sp, #12
 801ab48:	af00      	add	r7, sp, #0
 801ab4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801ab4c:	687b      	ldr	r3, [r7, #4]
 801ab4e:	689b      	ldr	r3, [r3, #8]
 801ab50:	f043 0201 	orr.w	r2, r3, #1
 801ab54:	687b      	ldr	r3, [r7, #4]
 801ab56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801ab58:	2300      	movs	r3, #0
}
 801ab5a:	4618      	mov	r0, r3
 801ab5c:	370c      	adds	r7, #12
 801ab5e:	46bd      	mov	sp, r7
 801ab60:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab64:	4770      	bx	lr

0801ab66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801ab66:	b480      	push	{r7}
 801ab68:	b083      	sub	sp, #12
 801ab6a:	af00      	add	r7, sp, #0
 801ab6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801ab6e:	687b      	ldr	r3, [r7, #4]
 801ab70:	689b      	ldr	r3, [r3, #8]
 801ab72:	f023 0201 	bic.w	r2, r3, #1
 801ab76:	687b      	ldr	r3, [r7, #4]
 801ab78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801ab7a:	2300      	movs	r3, #0
}
 801ab7c:	4618      	mov	r0, r3
 801ab7e:	370c      	adds	r7, #12
 801ab80:	46bd      	mov	sp, r7
 801ab82:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab86:	4770      	bx	lr

0801ab88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 801ab88:	b580      	push	{r7, lr}
 801ab8a:	b084      	sub	sp, #16
 801ab8c:	af00      	add	r7, sp, #0
 801ab8e:	6078      	str	r0, [r7, #4]
 801ab90:	460b      	mov	r3, r1
 801ab92:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801ab94:	2300      	movs	r3, #0
 801ab96:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801ab98:	687b      	ldr	r3, [r7, #4]
 801ab9a:	68db      	ldr	r3, [r3, #12]
 801ab9c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801aba0:	687b      	ldr	r3, [r7, #4]
 801aba2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 801aba4:	78fb      	ldrb	r3, [r7, #3]
 801aba6:	2b01      	cmp	r3, #1
 801aba8:	d115      	bne.n	801abd6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801abaa:	687b      	ldr	r3, [r7, #4]
 801abac:	68db      	ldr	r3, [r3, #12]
 801abae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801abb2:	687b      	ldr	r3, [r7, #4]
 801abb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801abb6:	200a      	movs	r0, #10
 801abb8:	f7f8 fc0e 	bl	80133d8 <HAL_Delay>
      ms += 10U;
 801abbc:	68fb      	ldr	r3, [r7, #12]
 801abbe:	330a      	adds	r3, #10
 801abc0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801abc2:	6878      	ldr	r0, [r7, #4]
 801abc4:	f001 f8b3 	bl	801bd2e <USB_GetMode>
 801abc8:	4603      	mov	r3, r0
 801abca:	2b01      	cmp	r3, #1
 801abcc:	d01e      	beq.n	801ac0c <USB_SetCurrentMode+0x84>
 801abce:	68fb      	ldr	r3, [r7, #12]
 801abd0:	2bc7      	cmp	r3, #199	@ 0xc7
 801abd2:	d9f0      	bls.n	801abb6 <USB_SetCurrentMode+0x2e>
 801abd4:	e01a      	b.n	801ac0c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801abd6:	78fb      	ldrb	r3, [r7, #3]
 801abd8:	2b00      	cmp	r3, #0
 801abda:	d115      	bne.n	801ac08 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	68db      	ldr	r3, [r3, #12]
 801abe0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801abe4:	687b      	ldr	r3, [r7, #4]
 801abe6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801abe8:	200a      	movs	r0, #10
 801abea:	f7f8 fbf5 	bl	80133d8 <HAL_Delay>
      ms += 10U;
 801abee:	68fb      	ldr	r3, [r7, #12]
 801abf0:	330a      	adds	r3, #10
 801abf2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801abf4:	6878      	ldr	r0, [r7, #4]
 801abf6:	f001 f89a 	bl	801bd2e <USB_GetMode>
 801abfa:	4603      	mov	r3, r0
 801abfc:	2b00      	cmp	r3, #0
 801abfe:	d005      	beq.n	801ac0c <USB_SetCurrentMode+0x84>
 801ac00:	68fb      	ldr	r3, [r7, #12]
 801ac02:	2bc7      	cmp	r3, #199	@ 0xc7
 801ac04:	d9f0      	bls.n	801abe8 <USB_SetCurrentMode+0x60>
 801ac06:	e001      	b.n	801ac0c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801ac08:	2301      	movs	r3, #1
 801ac0a:	e005      	b.n	801ac18 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801ac0c:	68fb      	ldr	r3, [r7, #12]
 801ac0e:	2bc8      	cmp	r3, #200	@ 0xc8
 801ac10:	d101      	bne.n	801ac16 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801ac12:	2301      	movs	r3, #1
 801ac14:	e000      	b.n	801ac18 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801ac16:	2300      	movs	r3, #0
}
 801ac18:	4618      	mov	r0, r3
 801ac1a:	3710      	adds	r7, #16
 801ac1c:	46bd      	mov	sp, r7
 801ac1e:	bd80      	pop	{r7, pc}

0801ac20 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801ac20:	b084      	sub	sp, #16
 801ac22:	b580      	push	{r7, lr}
 801ac24:	b086      	sub	sp, #24
 801ac26:	af00      	add	r7, sp, #0
 801ac28:	6078      	str	r0, [r7, #4]
 801ac2a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801ac2e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801ac32:	2300      	movs	r3, #0
 801ac34:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801ac3a:	2300      	movs	r3, #0
 801ac3c:	613b      	str	r3, [r7, #16]
 801ac3e:	e009      	b.n	801ac54 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801ac40:	687a      	ldr	r2, [r7, #4]
 801ac42:	693b      	ldr	r3, [r7, #16]
 801ac44:	3340      	adds	r3, #64	@ 0x40
 801ac46:	009b      	lsls	r3, r3, #2
 801ac48:	4413      	add	r3, r2
 801ac4a:	2200      	movs	r2, #0
 801ac4c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801ac4e:	693b      	ldr	r3, [r7, #16]
 801ac50:	3301      	adds	r3, #1
 801ac52:	613b      	str	r3, [r7, #16]
 801ac54:	693b      	ldr	r3, [r7, #16]
 801ac56:	2b0e      	cmp	r3, #14
 801ac58:	d9f2      	bls.n	801ac40 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801ac5a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801ac5e:	2b00      	cmp	r3, #0
 801ac60:	d11c      	bne.n	801ac9c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801ac62:	68fb      	ldr	r3, [r7, #12]
 801ac64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ac68:	685b      	ldr	r3, [r3, #4]
 801ac6a:	68fa      	ldr	r2, [r7, #12]
 801ac6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801ac70:	f043 0302 	orr.w	r3, r3, #2
 801ac74:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801ac76:	687b      	ldr	r3, [r7, #4]
 801ac78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ac7a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801ac7e:	687b      	ldr	r3, [r7, #4]
 801ac80:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801ac82:	687b      	ldr	r3, [r7, #4]
 801ac84:	681b      	ldr	r3, [r3, #0]
 801ac86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801ac8a:	687b      	ldr	r3, [r7, #4]
 801ac8c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801ac8e:	687b      	ldr	r3, [r7, #4]
 801ac90:	681b      	ldr	r3, [r3, #0]
 801ac92:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801ac96:	687b      	ldr	r3, [r7, #4]
 801ac98:	601a      	str	r2, [r3, #0]
 801ac9a:	e005      	b.n	801aca8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801ac9c:	687b      	ldr	r3, [r7, #4]
 801ac9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801aca0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 801aca4:	687b      	ldr	r3, [r7, #4]
 801aca6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801aca8:	68fb      	ldr	r3, [r7, #12]
 801acaa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801acae:	461a      	mov	r2, r3
 801acb0:	2300      	movs	r3, #0
 801acb2:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801acb4:	2103      	movs	r1, #3
 801acb6:	6878      	ldr	r0, [r7, #4]
 801acb8:	f000 f95a 	bl	801af70 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801acbc:	2110      	movs	r1, #16
 801acbe:	6878      	ldr	r0, [r7, #4]
 801acc0:	f000 f8f6 	bl	801aeb0 <USB_FlushTxFifo>
 801acc4:	4603      	mov	r3, r0
 801acc6:	2b00      	cmp	r3, #0
 801acc8:	d001      	beq.n	801acce <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 801acca:	2301      	movs	r3, #1
 801accc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801acce:	6878      	ldr	r0, [r7, #4]
 801acd0:	f000 f920 	bl	801af14 <USB_FlushRxFifo>
 801acd4:	4603      	mov	r3, r0
 801acd6:	2b00      	cmp	r3, #0
 801acd8:	d001      	beq.n	801acde <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 801acda:	2301      	movs	r3, #1
 801acdc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801acde:	68fb      	ldr	r3, [r7, #12]
 801ace0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ace4:	461a      	mov	r2, r3
 801ace6:	2300      	movs	r3, #0
 801ace8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801acea:	68fb      	ldr	r3, [r7, #12]
 801acec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801acf0:	461a      	mov	r2, r3
 801acf2:	2300      	movs	r3, #0
 801acf4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801acf6:	68fb      	ldr	r3, [r7, #12]
 801acf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801acfc:	461a      	mov	r2, r3
 801acfe:	2300      	movs	r3, #0
 801ad00:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801ad02:	2300      	movs	r3, #0
 801ad04:	613b      	str	r3, [r7, #16]
 801ad06:	e043      	b.n	801ad90 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801ad08:	693b      	ldr	r3, [r7, #16]
 801ad0a:	015a      	lsls	r2, r3, #5
 801ad0c:	68fb      	ldr	r3, [r7, #12]
 801ad0e:	4413      	add	r3, r2
 801ad10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad14:	681b      	ldr	r3, [r3, #0]
 801ad16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801ad1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801ad1e:	d118      	bne.n	801ad52 <USB_DevInit+0x132>
    {
      if (i == 0U)
 801ad20:	693b      	ldr	r3, [r7, #16]
 801ad22:	2b00      	cmp	r3, #0
 801ad24:	d10a      	bne.n	801ad3c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801ad26:	693b      	ldr	r3, [r7, #16]
 801ad28:	015a      	lsls	r2, r3, #5
 801ad2a:	68fb      	ldr	r3, [r7, #12]
 801ad2c:	4413      	add	r3, r2
 801ad2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad32:	461a      	mov	r2, r3
 801ad34:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801ad38:	6013      	str	r3, [r2, #0]
 801ad3a:	e013      	b.n	801ad64 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801ad3c:	693b      	ldr	r3, [r7, #16]
 801ad3e:	015a      	lsls	r2, r3, #5
 801ad40:	68fb      	ldr	r3, [r7, #12]
 801ad42:	4413      	add	r3, r2
 801ad44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad48:	461a      	mov	r2, r3
 801ad4a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801ad4e:	6013      	str	r3, [r2, #0]
 801ad50:	e008      	b.n	801ad64 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801ad52:	693b      	ldr	r3, [r7, #16]
 801ad54:	015a      	lsls	r2, r3, #5
 801ad56:	68fb      	ldr	r3, [r7, #12]
 801ad58:	4413      	add	r3, r2
 801ad5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad5e:	461a      	mov	r2, r3
 801ad60:	2300      	movs	r3, #0
 801ad62:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801ad64:	693b      	ldr	r3, [r7, #16]
 801ad66:	015a      	lsls	r2, r3, #5
 801ad68:	68fb      	ldr	r3, [r7, #12]
 801ad6a:	4413      	add	r3, r2
 801ad6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad70:	461a      	mov	r2, r3
 801ad72:	2300      	movs	r3, #0
 801ad74:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801ad76:	693b      	ldr	r3, [r7, #16]
 801ad78:	015a      	lsls	r2, r3, #5
 801ad7a:	68fb      	ldr	r3, [r7, #12]
 801ad7c:	4413      	add	r3, r2
 801ad7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad82:	461a      	mov	r2, r3
 801ad84:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801ad88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801ad8a:	693b      	ldr	r3, [r7, #16]
 801ad8c:	3301      	adds	r3, #1
 801ad8e:	613b      	str	r3, [r7, #16]
 801ad90:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801ad94:	461a      	mov	r2, r3
 801ad96:	693b      	ldr	r3, [r7, #16]
 801ad98:	4293      	cmp	r3, r2
 801ad9a:	d3b5      	bcc.n	801ad08 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801ad9c:	2300      	movs	r3, #0
 801ad9e:	613b      	str	r3, [r7, #16]
 801ada0:	e043      	b.n	801ae2a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801ada2:	693b      	ldr	r3, [r7, #16]
 801ada4:	015a      	lsls	r2, r3, #5
 801ada6:	68fb      	ldr	r3, [r7, #12]
 801ada8:	4413      	add	r3, r2
 801adaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801adae:	681b      	ldr	r3, [r3, #0]
 801adb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801adb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801adb8:	d118      	bne.n	801adec <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 801adba:	693b      	ldr	r3, [r7, #16]
 801adbc:	2b00      	cmp	r3, #0
 801adbe:	d10a      	bne.n	801add6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801adc0:	693b      	ldr	r3, [r7, #16]
 801adc2:	015a      	lsls	r2, r3, #5
 801adc4:	68fb      	ldr	r3, [r7, #12]
 801adc6:	4413      	add	r3, r2
 801adc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801adcc:	461a      	mov	r2, r3
 801adce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801add2:	6013      	str	r3, [r2, #0]
 801add4:	e013      	b.n	801adfe <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801add6:	693b      	ldr	r3, [r7, #16]
 801add8:	015a      	lsls	r2, r3, #5
 801adda:	68fb      	ldr	r3, [r7, #12]
 801addc:	4413      	add	r3, r2
 801adde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ade2:	461a      	mov	r2, r3
 801ade4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801ade8:	6013      	str	r3, [r2, #0]
 801adea:	e008      	b.n	801adfe <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801adec:	693b      	ldr	r3, [r7, #16]
 801adee:	015a      	lsls	r2, r3, #5
 801adf0:	68fb      	ldr	r3, [r7, #12]
 801adf2:	4413      	add	r3, r2
 801adf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801adf8:	461a      	mov	r2, r3
 801adfa:	2300      	movs	r3, #0
 801adfc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801adfe:	693b      	ldr	r3, [r7, #16]
 801ae00:	015a      	lsls	r2, r3, #5
 801ae02:	68fb      	ldr	r3, [r7, #12]
 801ae04:	4413      	add	r3, r2
 801ae06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ae0a:	461a      	mov	r2, r3
 801ae0c:	2300      	movs	r3, #0
 801ae0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801ae10:	693b      	ldr	r3, [r7, #16]
 801ae12:	015a      	lsls	r2, r3, #5
 801ae14:	68fb      	ldr	r3, [r7, #12]
 801ae16:	4413      	add	r3, r2
 801ae18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ae1c:	461a      	mov	r2, r3
 801ae1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801ae22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801ae24:	693b      	ldr	r3, [r7, #16]
 801ae26:	3301      	adds	r3, #1
 801ae28:	613b      	str	r3, [r7, #16]
 801ae2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801ae2e:	461a      	mov	r2, r3
 801ae30:	693b      	ldr	r3, [r7, #16]
 801ae32:	4293      	cmp	r3, r2
 801ae34:	d3b5      	bcc.n	801ada2 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801ae36:	68fb      	ldr	r3, [r7, #12]
 801ae38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae3c:	691b      	ldr	r3, [r3, #16]
 801ae3e:	68fa      	ldr	r2, [r7, #12]
 801ae40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801ae44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801ae48:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801ae4a:	687b      	ldr	r3, [r7, #4]
 801ae4c:	2200      	movs	r2, #0
 801ae4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801ae50:	687b      	ldr	r3, [r7, #4]
 801ae52:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801ae56:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801ae58:	687b      	ldr	r3, [r7, #4]
 801ae5a:	699b      	ldr	r3, [r3, #24]
 801ae5c:	f043 0210 	orr.w	r2, r3, #16
 801ae60:	687b      	ldr	r3, [r7, #4]
 801ae62:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801ae64:	687b      	ldr	r3, [r7, #4]
 801ae66:	699a      	ldr	r2, [r3, #24]
 801ae68:	4b10      	ldr	r3, [pc, #64]	@ (801aeac <USB_DevInit+0x28c>)
 801ae6a:	4313      	orrs	r3, r2
 801ae6c:	687a      	ldr	r2, [r7, #4]
 801ae6e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801ae70:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801ae74:	2b00      	cmp	r3, #0
 801ae76:	d005      	beq.n	801ae84 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801ae78:	687b      	ldr	r3, [r7, #4]
 801ae7a:	699b      	ldr	r3, [r3, #24]
 801ae7c:	f043 0208 	orr.w	r2, r3, #8
 801ae80:	687b      	ldr	r3, [r7, #4]
 801ae82:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801ae84:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801ae88:	2b01      	cmp	r3, #1
 801ae8a:	d107      	bne.n	801ae9c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801ae8c:	687b      	ldr	r3, [r7, #4]
 801ae8e:	699b      	ldr	r3, [r3, #24]
 801ae90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ae94:	f043 0304 	orr.w	r3, r3, #4
 801ae98:	687a      	ldr	r2, [r7, #4]
 801ae9a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801ae9c:	7dfb      	ldrb	r3, [r7, #23]
}
 801ae9e:	4618      	mov	r0, r3
 801aea0:	3718      	adds	r7, #24
 801aea2:	46bd      	mov	sp, r7
 801aea4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801aea8:	b004      	add	sp, #16
 801aeaa:	4770      	bx	lr
 801aeac:	803c3800 	.word	0x803c3800

0801aeb0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801aeb0:	b480      	push	{r7}
 801aeb2:	b085      	sub	sp, #20
 801aeb4:	af00      	add	r7, sp, #0
 801aeb6:	6078      	str	r0, [r7, #4]
 801aeb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801aeba:	2300      	movs	r3, #0
 801aebc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801aebe:	68fb      	ldr	r3, [r7, #12]
 801aec0:	3301      	adds	r3, #1
 801aec2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801aec4:	68fb      	ldr	r3, [r7, #12]
 801aec6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801aeca:	d901      	bls.n	801aed0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801aecc:	2303      	movs	r3, #3
 801aece:	e01b      	b.n	801af08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801aed0:	687b      	ldr	r3, [r7, #4]
 801aed2:	691b      	ldr	r3, [r3, #16]
 801aed4:	2b00      	cmp	r3, #0
 801aed6:	daf2      	bge.n	801aebe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801aed8:	2300      	movs	r3, #0
 801aeda:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801aedc:	683b      	ldr	r3, [r7, #0]
 801aede:	019b      	lsls	r3, r3, #6
 801aee0:	f043 0220 	orr.w	r2, r3, #32
 801aee4:	687b      	ldr	r3, [r7, #4]
 801aee6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801aee8:	68fb      	ldr	r3, [r7, #12]
 801aeea:	3301      	adds	r3, #1
 801aeec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801aeee:	68fb      	ldr	r3, [r7, #12]
 801aef0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801aef4:	d901      	bls.n	801aefa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801aef6:	2303      	movs	r3, #3
 801aef8:	e006      	b.n	801af08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801aefa:	687b      	ldr	r3, [r7, #4]
 801aefc:	691b      	ldr	r3, [r3, #16]
 801aefe:	f003 0320 	and.w	r3, r3, #32
 801af02:	2b20      	cmp	r3, #32
 801af04:	d0f0      	beq.n	801aee8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801af06:	2300      	movs	r3, #0
}
 801af08:	4618      	mov	r0, r3
 801af0a:	3714      	adds	r7, #20
 801af0c:	46bd      	mov	sp, r7
 801af0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af12:	4770      	bx	lr

0801af14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801af14:	b480      	push	{r7}
 801af16:	b085      	sub	sp, #20
 801af18:	af00      	add	r7, sp, #0
 801af1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801af1c:	2300      	movs	r3, #0
 801af1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801af20:	68fb      	ldr	r3, [r7, #12]
 801af22:	3301      	adds	r3, #1
 801af24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801af26:	68fb      	ldr	r3, [r7, #12]
 801af28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801af2c:	d901      	bls.n	801af32 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801af2e:	2303      	movs	r3, #3
 801af30:	e018      	b.n	801af64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801af32:	687b      	ldr	r3, [r7, #4]
 801af34:	691b      	ldr	r3, [r3, #16]
 801af36:	2b00      	cmp	r3, #0
 801af38:	daf2      	bge.n	801af20 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801af3a:	2300      	movs	r3, #0
 801af3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801af3e:	687b      	ldr	r3, [r7, #4]
 801af40:	2210      	movs	r2, #16
 801af42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801af44:	68fb      	ldr	r3, [r7, #12]
 801af46:	3301      	adds	r3, #1
 801af48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801af4a:	68fb      	ldr	r3, [r7, #12]
 801af4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801af50:	d901      	bls.n	801af56 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801af52:	2303      	movs	r3, #3
 801af54:	e006      	b.n	801af64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801af56:	687b      	ldr	r3, [r7, #4]
 801af58:	691b      	ldr	r3, [r3, #16]
 801af5a:	f003 0310 	and.w	r3, r3, #16
 801af5e:	2b10      	cmp	r3, #16
 801af60:	d0f0      	beq.n	801af44 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801af62:	2300      	movs	r3, #0
}
 801af64:	4618      	mov	r0, r3
 801af66:	3714      	adds	r7, #20
 801af68:	46bd      	mov	sp, r7
 801af6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801af6e:	4770      	bx	lr

0801af70 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801af70:	b480      	push	{r7}
 801af72:	b085      	sub	sp, #20
 801af74:	af00      	add	r7, sp, #0
 801af76:	6078      	str	r0, [r7, #4]
 801af78:	460b      	mov	r3, r1
 801af7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801af7c:	687b      	ldr	r3, [r7, #4]
 801af7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801af80:	68fb      	ldr	r3, [r7, #12]
 801af82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801af86:	681a      	ldr	r2, [r3, #0]
 801af88:	78fb      	ldrb	r3, [r7, #3]
 801af8a:	68f9      	ldr	r1, [r7, #12]
 801af8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801af90:	4313      	orrs	r3, r2
 801af92:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801af94:	2300      	movs	r3, #0
}
 801af96:	4618      	mov	r0, r3
 801af98:	3714      	adds	r7, #20
 801af9a:	46bd      	mov	sp, r7
 801af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801afa0:	4770      	bx	lr

0801afa2 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801afa2:	b480      	push	{r7}
 801afa4:	b087      	sub	sp, #28
 801afa6:	af00      	add	r7, sp, #0
 801afa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801afaa:	687b      	ldr	r3, [r7, #4]
 801afac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801afae:	693b      	ldr	r3, [r7, #16]
 801afb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801afb4:	689b      	ldr	r3, [r3, #8]
 801afb6:	f003 0306 	and.w	r3, r3, #6
 801afba:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801afbc:	68fb      	ldr	r3, [r7, #12]
 801afbe:	2b02      	cmp	r3, #2
 801afc0:	d002      	beq.n	801afc8 <USB_GetDevSpeed+0x26>
 801afc2:	68fb      	ldr	r3, [r7, #12]
 801afc4:	2b06      	cmp	r3, #6
 801afc6:	d102      	bne.n	801afce <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801afc8:	2302      	movs	r3, #2
 801afca:	75fb      	strb	r3, [r7, #23]
 801afcc:	e001      	b.n	801afd2 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 801afce:	230f      	movs	r3, #15
 801afd0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801afd2:	7dfb      	ldrb	r3, [r7, #23]
}
 801afd4:	4618      	mov	r0, r3
 801afd6:	371c      	adds	r7, #28
 801afd8:	46bd      	mov	sp, r7
 801afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 801afde:	4770      	bx	lr

0801afe0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801afe0:	b480      	push	{r7}
 801afe2:	b085      	sub	sp, #20
 801afe4:	af00      	add	r7, sp, #0
 801afe6:	6078      	str	r0, [r7, #4]
 801afe8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801afea:	687b      	ldr	r3, [r7, #4]
 801afec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801afee:	683b      	ldr	r3, [r7, #0]
 801aff0:	781b      	ldrb	r3, [r3, #0]
 801aff2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801aff4:	683b      	ldr	r3, [r7, #0]
 801aff6:	785b      	ldrb	r3, [r3, #1]
 801aff8:	2b01      	cmp	r3, #1
 801affa:	d13a      	bne.n	801b072 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801affc:	68fb      	ldr	r3, [r7, #12]
 801affe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b002:	69da      	ldr	r2, [r3, #28]
 801b004:	683b      	ldr	r3, [r7, #0]
 801b006:	781b      	ldrb	r3, [r3, #0]
 801b008:	f003 030f 	and.w	r3, r3, #15
 801b00c:	2101      	movs	r1, #1
 801b00e:	fa01 f303 	lsl.w	r3, r1, r3
 801b012:	b29b      	uxth	r3, r3
 801b014:	68f9      	ldr	r1, [r7, #12]
 801b016:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b01a:	4313      	orrs	r3, r2
 801b01c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801b01e:	68bb      	ldr	r3, [r7, #8]
 801b020:	015a      	lsls	r2, r3, #5
 801b022:	68fb      	ldr	r3, [r7, #12]
 801b024:	4413      	add	r3, r2
 801b026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b02a:	681b      	ldr	r3, [r3, #0]
 801b02c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b030:	2b00      	cmp	r3, #0
 801b032:	d155      	bne.n	801b0e0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801b034:	68bb      	ldr	r3, [r7, #8]
 801b036:	015a      	lsls	r2, r3, #5
 801b038:	68fb      	ldr	r3, [r7, #12]
 801b03a:	4413      	add	r3, r2
 801b03c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b040:	681a      	ldr	r2, [r3, #0]
 801b042:	683b      	ldr	r3, [r7, #0]
 801b044:	689b      	ldr	r3, [r3, #8]
 801b046:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801b04a:	683b      	ldr	r3, [r7, #0]
 801b04c:	791b      	ldrb	r3, [r3, #4]
 801b04e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801b050:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801b052:	68bb      	ldr	r3, [r7, #8]
 801b054:	059b      	lsls	r3, r3, #22
 801b056:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801b058:	4313      	orrs	r3, r2
 801b05a:	68ba      	ldr	r2, [r7, #8]
 801b05c:	0151      	lsls	r1, r2, #5
 801b05e:	68fa      	ldr	r2, [r7, #12]
 801b060:	440a      	add	r2, r1
 801b062:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b066:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b06a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801b06e:	6013      	str	r3, [r2, #0]
 801b070:	e036      	b.n	801b0e0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801b072:	68fb      	ldr	r3, [r7, #12]
 801b074:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b078:	69da      	ldr	r2, [r3, #28]
 801b07a:	683b      	ldr	r3, [r7, #0]
 801b07c:	781b      	ldrb	r3, [r3, #0]
 801b07e:	f003 030f 	and.w	r3, r3, #15
 801b082:	2101      	movs	r1, #1
 801b084:	fa01 f303 	lsl.w	r3, r1, r3
 801b088:	041b      	lsls	r3, r3, #16
 801b08a:	68f9      	ldr	r1, [r7, #12]
 801b08c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b090:	4313      	orrs	r3, r2
 801b092:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801b094:	68bb      	ldr	r3, [r7, #8]
 801b096:	015a      	lsls	r2, r3, #5
 801b098:	68fb      	ldr	r3, [r7, #12]
 801b09a:	4413      	add	r3, r2
 801b09c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b0a0:	681b      	ldr	r3, [r3, #0]
 801b0a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801b0a6:	2b00      	cmp	r3, #0
 801b0a8:	d11a      	bne.n	801b0e0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801b0aa:	68bb      	ldr	r3, [r7, #8]
 801b0ac:	015a      	lsls	r2, r3, #5
 801b0ae:	68fb      	ldr	r3, [r7, #12]
 801b0b0:	4413      	add	r3, r2
 801b0b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b0b6:	681a      	ldr	r2, [r3, #0]
 801b0b8:	683b      	ldr	r3, [r7, #0]
 801b0ba:	689b      	ldr	r3, [r3, #8]
 801b0bc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801b0c0:	683b      	ldr	r3, [r7, #0]
 801b0c2:	791b      	ldrb	r3, [r3, #4]
 801b0c4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801b0c6:	430b      	orrs	r3, r1
 801b0c8:	4313      	orrs	r3, r2
 801b0ca:	68ba      	ldr	r2, [r7, #8]
 801b0cc:	0151      	lsls	r1, r2, #5
 801b0ce:	68fa      	ldr	r2, [r7, #12]
 801b0d0:	440a      	add	r2, r1
 801b0d2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b0d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b0da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801b0de:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801b0e0:	2300      	movs	r3, #0
}
 801b0e2:	4618      	mov	r0, r3
 801b0e4:	3714      	adds	r7, #20
 801b0e6:	46bd      	mov	sp, r7
 801b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b0ec:	4770      	bx	lr
	...

0801b0f0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801b0f0:	b480      	push	{r7}
 801b0f2:	b085      	sub	sp, #20
 801b0f4:	af00      	add	r7, sp, #0
 801b0f6:	6078      	str	r0, [r7, #4]
 801b0f8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b0fa:	687b      	ldr	r3, [r7, #4]
 801b0fc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801b0fe:	683b      	ldr	r3, [r7, #0]
 801b100:	781b      	ldrb	r3, [r3, #0]
 801b102:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801b104:	683b      	ldr	r3, [r7, #0]
 801b106:	785b      	ldrb	r3, [r3, #1]
 801b108:	2b01      	cmp	r3, #1
 801b10a:	d161      	bne.n	801b1d0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801b10c:	68bb      	ldr	r3, [r7, #8]
 801b10e:	015a      	lsls	r2, r3, #5
 801b110:	68fb      	ldr	r3, [r7, #12]
 801b112:	4413      	add	r3, r2
 801b114:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b118:	681b      	ldr	r3, [r3, #0]
 801b11a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b11e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b122:	d11f      	bne.n	801b164 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801b124:	68bb      	ldr	r3, [r7, #8]
 801b126:	015a      	lsls	r2, r3, #5
 801b128:	68fb      	ldr	r3, [r7, #12]
 801b12a:	4413      	add	r3, r2
 801b12c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b130:	681b      	ldr	r3, [r3, #0]
 801b132:	68ba      	ldr	r2, [r7, #8]
 801b134:	0151      	lsls	r1, r2, #5
 801b136:	68fa      	ldr	r2, [r7, #12]
 801b138:	440a      	add	r2, r1
 801b13a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b13e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b142:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801b144:	68bb      	ldr	r3, [r7, #8]
 801b146:	015a      	lsls	r2, r3, #5
 801b148:	68fb      	ldr	r3, [r7, #12]
 801b14a:	4413      	add	r3, r2
 801b14c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b150:	681b      	ldr	r3, [r3, #0]
 801b152:	68ba      	ldr	r2, [r7, #8]
 801b154:	0151      	lsls	r1, r2, #5
 801b156:	68fa      	ldr	r2, [r7, #12]
 801b158:	440a      	add	r2, r1
 801b15a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b15e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b162:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801b164:	68fb      	ldr	r3, [r7, #12]
 801b166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b16a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801b16c:	683b      	ldr	r3, [r7, #0]
 801b16e:	781b      	ldrb	r3, [r3, #0]
 801b170:	f003 030f 	and.w	r3, r3, #15
 801b174:	2101      	movs	r1, #1
 801b176:	fa01 f303 	lsl.w	r3, r1, r3
 801b17a:	b29b      	uxth	r3, r3
 801b17c:	43db      	mvns	r3, r3
 801b17e:	68f9      	ldr	r1, [r7, #12]
 801b180:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b184:	4013      	ands	r3, r2
 801b186:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b18e:	69da      	ldr	r2, [r3, #28]
 801b190:	683b      	ldr	r3, [r7, #0]
 801b192:	781b      	ldrb	r3, [r3, #0]
 801b194:	f003 030f 	and.w	r3, r3, #15
 801b198:	2101      	movs	r1, #1
 801b19a:	fa01 f303 	lsl.w	r3, r1, r3
 801b19e:	b29b      	uxth	r3, r3
 801b1a0:	43db      	mvns	r3, r3
 801b1a2:	68f9      	ldr	r1, [r7, #12]
 801b1a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b1a8:	4013      	ands	r3, r2
 801b1aa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801b1ac:	68bb      	ldr	r3, [r7, #8]
 801b1ae:	015a      	lsls	r2, r3, #5
 801b1b0:	68fb      	ldr	r3, [r7, #12]
 801b1b2:	4413      	add	r3, r2
 801b1b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b1b8:	681a      	ldr	r2, [r3, #0]
 801b1ba:	68bb      	ldr	r3, [r7, #8]
 801b1bc:	0159      	lsls	r1, r3, #5
 801b1be:	68fb      	ldr	r3, [r7, #12]
 801b1c0:	440b      	add	r3, r1
 801b1c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b1c6:	4619      	mov	r1, r3
 801b1c8:	4b35      	ldr	r3, [pc, #212]	@ (801b2a0 <USB_DeactivateEndpoint+0x1b0>)
 801b1ca:	4013      	ands	r3, r2
 801b1cc:	600b      	str	r3, [r1, #0]
 801b1ce:	e060      	b.n	801b292 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801b1d0:	68bb      	ldr	r3, [r7, #8]
 801b1d2:	015a      	lsls	r2, r3, #5
 801b1d4:	68fb      	ldr	r3, [r7, #12]
 801b1d6:	4413      	add	r3, r2
 801b1d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1dc:	681b      	ldr	r3, [r3, #0]
 801b1de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b1e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b1e6:	d11f      	bne.n	801b228 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801b1e8:	68bb      	ldr	r3, [r7, #8]
 801b1ea:	015a      	lsls	r2, r3, #5
 801b1ec:	68fb      	ldr	r3, [r7, #12]
 801b1ee:	4413      	add	r3, r2
 801b1f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1f4:	681b      	ldr	r3, [r3, #0]
 801b1f6:	68ba      	ldr	r2, [r7, #8]
 801b1f8:	0151      	lsls	r1, r2, #5
 801b1fa:	68fa      	ldr	r2, [r7, #12]
 801b1fc:	440a      	add	r2, r1
 801b1fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b202:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b206:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801b208:	68bb      	ldr	r3, [r7, #8]
 801b20a:	015a      	lsls	r2, r3, #5
 801b20c:	68fb      	ldr	r3, [r7, #12]
 801b20e:	4413      	add	r3, r2
 801b210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b214:	681b      	ldr	r3, [r3, #0]
 801b216:	68ba      	ldr	r2, [r7, #8]
 801b218:	0151      	lsls	r1, r2, #5
 801b21a:	68fa      	ldr	r2, [r7, #12]
 801b21c:	440a      	add	r2, r1
 801b21e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b222:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b226:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801b228:	68fb      	ldr	r3, [r7, #12]
 801b22a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b22e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801b230:	683b      	ldr	r3, [r7, #0]
 801b232:	781b      	ldrb	r3, [r3, #0]
 801b234:	f003 030f 	and.w	r3, r3, #15
 801b238:	2101      	movs	r1, #1
 801b23a:	fa01 f303 	lsl.w	r3, r1, r3
 801b23e:	041b      	lsls	r3, r3, #16
 801b240:	43db      	mvns	r3, r3
 801b242:	68f9      	ldr	r1, [r7, #12]
 801b244:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b248:	4013      	ands	r3, r2
 801b24a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801b24c:	68fb      	ldr	r3, [r7, #12]
 801b24e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b252:	69da      	ldr	r2, [r3, #28]
 801b254:	683b      	ldr	r3, [r7, #0]
 801b256:	781b      	ldrb	r3, [r3, #0]
 801b258:	f003 030f 	and.w	r3, r3, #15
 801b25c:	2101      	movs	r1, #1
 801b25e:	fa01 f303 	lsl.w	r3, r1, r3
 801b262:	041b      	lsls	r3, r3, #16
 801b264:	43db      	mvns	r3, r3
 801b266:	68f9      	ldr	r1, [r7, #12]
 801b268:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b26c:	4013      	ands	r3, r2
 801b26e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801b270:	68bb      	ldr	r3, [r7, #8]
 801b272:	015a      	lsls	r2, r3, #5
 801b274:	68fb      	ldr	r3, [r7, #12]
 801b276:	4413      	add	r3, r2
 801b278:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b27c:	681a      	ldr	r2, [r3, #0]
 801b27e:	68bb      	ldr	r3, [r7, #8]
 801b280:	0159      	lsls	r1, r3, #5
 801b282:	68fb      	ldr	r3, [r7, #12]
 801b284:	440b      	add	r3, r1
 801b286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b28a:	4619      	mov	r1, r3
 801b28c:	4b05      	ldr	r3, [pc, #20]	@ (801b2a4 <USB_DeactivateEndpoint+0x1b4>)
 801b28e:	4013      	ands	r3, r2
 801b290:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801b292:	2300      	movs	r3, #0
}
 801b294:	4618      	mov	r0, r3
 801b296:	3714      	adds	r7, #20
 801b298:	46bd      	mov	sp, r7
 801b29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b29e:	4770      	bx	lr
 801b2a0:	ec337800 	.word	0xec337800
 801b2a4:	eff37800 	.word	0xeff37800

0801b2a8 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801b2a8:	b580      	push	{r7, lr}
 801b2aa:	b086      	sub	sp, #24
 801b2ac:	af00      	add	r7, sp, #0
 801b2ae:	6078      	str	r0, [r7, #4]
 801b2b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b2b2:	687b      	ldr	r3, [r7, #4]
 801b2b4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 801b2b6:	683b      	ldr	r3, [r7, #0]
 801b2b8:	781b      	ldrb	r3, [r3, #0]
 801b2ba:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801b2bc:	683b      	ldr	r3, [r7, #0]
 801b2be:	785b      	ldrb	r3, [r3, #1]
 801b2c0:	2b01      	cmp	r3, #1
 801b2c2:	f040 812d 	bne.w	801b520 <USB_EPStartXfer+0x278>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801b2c6:	683b      	ldr	r3, [r7, #0]
 801b2c8:	691b      	ldr	r3, [r3, #16]
 801b2ca:	2b00      	cmp	r3, #0
 801b2cc:	d132      	bne.n	801b334 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801b2ce:	693b      	ldr	r3, [r7, #16]
 801b2d0:	015a      	lsls	r2, r3, #5
 801b2d2:	697b      	ldr	r3, [r7, #20]
 801b2d4:	4413      	add	r3, r2
 801b2d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b2da:	691b      	ldr	r3, [r3, #16]
 801b2dc:	693a      	ldr	r2, [r7, #16]
 801b2de:	0151      	lsls	r1, r2, #5
 801b2e0:	697a      	ldr	r2, [r7, #20]
 801b2e2:	440a      	add	r2, r1
 801b2e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b2e8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801b2ec:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 801b2f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801b2f2:	693b      	ldr	r3, [r7, #16]
 801b2f4:	015a      	lsls	r2, r3, #5
 801b2f6:	697b      	ldr	r3, [r7, #20]
 801b2f8:	4413      	add	r3, r2
 801b2fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b2fe:	691b      	ldr	r3, [r3, #16]
 801b300:	693a      	ldr	r2, [r7, #16]
 801b302:	0151      	lsls	r1, r2, #5
 801b304:	697a      	ldr	r2, [r7, #20]
 801b306:	440a      	add	r2, r1
 801b308:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b30c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b310:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801b312:	693b      	ldr	r3, [r7, #16]
 801b314:	015a      	lsls	r2, r3, #5
 801b316:	697b      	ldr	r3, [r7, #20]
 801b318:	4413      	add	r3, r2
 801b31a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b31e:	691b      	ldr	r3, [r3, #16]
 801b320:	693a      	ldr	r2, [r7, #16]
 801b322:	0151      	lsls	r1, r2, #5
 801b324:	697a      	ldr	r2, [r7, #20]
 801b326:	440a      	add	r2, r1
 801b328:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b32c:	0cdb      	lsrs	r3, r3, #19
 801b32e:	04db      	lsls	r3, r3, #19
 801b330:	6113      	str	r3, [r2, #16]
 801b332:	e097      	b.n	801b464 <USB_EPStartXfer+0x1bc>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801b334:	693b      	ldr	r3, [r7, #16]
 801b336:	015a      	lsls	r2, r3, #5
 801b338:	697b      	ldr	r3, [r7, #20]
 801b33a:	4413      	add	r3, r2
 801b33c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b340:	691b      	ldr	r3, [r3, #16]
 801b342:	693a      	ldr	r2, [r7, #16]
 801b344:	0151      	lsls	r1, r2, #5
 801b346:	697a      	ldr	r2, [r7, #20]
 801b348:	440a      	add	r2, r1
 801b34a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b34e:	0cdb      	lsrs	r3, r3, #19
 801b350:	04db      	lsls	r3, r3, #19
 801b352:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801b354:	693b      	ldr	r3, [r7, #16]
 801b356:	015a      	lsls	r2, r3, #5
 801b358:	697b      	ldr	r3, [r7, #20]
 801b35a:	4413      	add	r3, r2
 801b35c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b360:	691b      	ldr	r3, [r3, #16]
 801b362:	693a      	ldr	r2, [r7, #16]
 801b364:	0151      	lsls	r1, r2, #5
 801b366:	697a      	ldr	r2, [r7, #20]
 801b368:	440a      	add	r2, r1
 801b36a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b36e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801b372:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 801b376:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 801b378:	693b      	ldr	r3, [r7, #16]
 801b37a:	2b00      	cmp	r3, #0
 801b37c:	d11a      	bne.n	801b3b4 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 801b37e:	683b      	ldr	r3, [r7, #0]
 801b380:	691a      	ldr	r2, [r3, #16]
 801b382:	683b      	ldr	r3, [r7, #0]
 801b384:	689b      	ldr	r3, [r3, #8]
 801b386:	429a      	cmp	r2, r3
 801b388:	d903      	bls.n	801b392 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 801b38a:	683b      	ldr	r3, [r7, #0]
 801b38c:	689a      	ldr	r2, [r3, #8]
 801b38e:	683b      	ldr	r3, [r7, #0]
 801b390:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801b392:	693b      	ldr	r3, [r7, #16]
 801b394:	015a      	lsls	r2, r3, #5
 801b396:	697b      	ldr	r3, [r7, #20]
 801b398:	4413      	add	r3, r2
 801b39a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b39e:	691b      	ldr	r3, [r3, #16]
 801b3a0:	693a      	ldr	r2, [r7, #16]
 801b3a2:	0151      	lsls	r1, r2, #5
 801b3a4:	697a      	ldr	r2, [r7, #20]
 801b3a6:	440a      	add	r2, r1
 801b3a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b3ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b3b0:	6113      	str	r3, [r2, #16]
 801b3b2:	e044      	b.n	801b43e <USB_EPStartXfer+0x196>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801b3b4:	683b      	ldr	r3, [r7, #0]
 801b3b6:	691a      	ldr	r2, [r3, #16]
 801b3b8:	683b      	ldr	r3, [r7, #0]
 801b3ba:	689b      	ldr	r3, [r3, #8]
 801b3bc:	4413      	add	r3, r2
 801b3be:	1e5a      	subs	r2, r3, #1
 801b3c0:	683b      	ldr	r3, [r7, #0]
 801b3c2:	689b      	ldr	r3, [r3, #8]
 801b3c4:	fbb2 f3f3 	udiv	r3, r2, r3
 801b3c8:	81fb      	strh	r3, [r7, #14]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 801b3ca:	693b      	ldr	r3, [r7, #16]
 801b3cc:	015a      	lsls	r2, r3, #5
 801b3ce:	697b      	ldr	r3, [r7, #20]
 801b3d0:	4413      	add	r3, r2
 801b3d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b3d6:	691a      	ldr	r2, [r3, #16]
 801b3d8:	89fb      	ldrh	r3, [r7, #14]
 801b3da:	04d9      	lsls	r1, r3, #19
 801b3dc:	4b8f      	ldr	r3, [pc, #572]	@ (801b61c <USB_EPStartXfer+0x374>)
 801b3de:	400b      	ands	r3, r1
 801b3e0:	6939      	ldr	r1, [r7, #16]
 801b3e2:	0148      	lsls	r0, r1, #5
 801b3e4:	6979      	ldr	r1, [r7, #20]
 801b3e6:	4401      	add	r1, r0
 801b3e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801b3ec:	4313      	orrs	r3, r2
 801b3ee:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 801b3f0:	683b      	ldr	r3, [r7, #0]
 801b3f2:	791b      	ldrb	r3, [r3, #4]
 801b3f4:	2b01      	cmp	r3, #1
 801b3f6:	d122      	bne.n	801b43e <USB_EPStartXfer+0x196>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801b3f8:	693b      	ldr	r3, [r7, #16]
 801b3fa:	015a      	lsls	r2, r3, #5
 801b3fc:	697b      	ldr	r3, [r7, #20]
 801b3fe:	4413      	add	r3, r2
 801b400:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b404:	691b      	ldr	r3, [r3, #16]
 801b406:	693a      	ldr	r2, [r7, #16]
 801b408:	0151      	lsls	r1, r2, #5
 801b40a:	697a      	ldr	r2, [r7, #20]
 801b40c:	440a      	add	r2, r1
 801b40e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b412:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801b416:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 801b418:	693b      	ldr	r3, [r7, #16]
 801b41a:	015a      	lsls	r2, r3, #5
 801b41c:	697b      	ldr	r3, [r7, #20]
 801b41e:	4413      	add	r3, r2
 801b420:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b424:	691a      	ldr	r2, [r3, #16]
 801b426:	89fb      	ldrh	r3, [r7, #14]
 801b428:	075b      	lsls	r3, r3, #29
 801b42a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801b42e:	6939      	ldr	r1, [r7, #16]
 801b430:	0148      	lsls	r0, r1, #5
 801b432:	6979      	ldr	r1, [r7, #20]
 801b434:	4401      	add	r1, r0
 801b436:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801b43a:	4313      	orrs	r3, r2
 801b43c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801b43e:	693b      	ldr	r3, [r7, #16]
 801b440:	015a      	lsls	r2, r3, #5
 801b442:	697b      	ldr	r3, [r7, #20]
 801b444:	4413      	add	r3, r2
 801b446:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b44a:	691a      	ldr	r2, [r3, #16]
 801b44c:	683b      	ldr	r3, [r7, #0]
 801b44e:	691b      	ldr	r3, [r3, #16]
 801b450:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b454:	6939      	ldr	r1, [r7, #16]
 801b456:	0148      	lsls	r0, r1, #5
 801b458:	6979      	ldr	r1, [r7, #20]
 801b45a:	4401      	add	r1, r0
 801b45c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801b460:	4313      	orrs	r3, r2
 801b462:	610b      	str	r3, [r1, #16]
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801b464:	693b      	ldr	r3, [r7, #16]
 801b466:	015a      	lsls	r2, r3, #5
 801b468:	697b      	ldr	r3, [r7, #20]
 801b46a:	4413      	add	r3, r2
 801b46c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b470:	681b      	ldr	r3, [r3, #0]
 801b472:	693a      	ldr	r2, [r7, #16]
 801b474:	0151      	lsls	r1, r2, #5
 801b476:	697a      	ldr	r2, [r7, #20]
 801b478:	440a      	add	r2, r1
 801b47a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b47e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801b482:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 801b484:	683b      	ldr	r3, [r7, #0]
 801b486:	791b      	ldrb	r3, [r3, #4]
 801b488:	2b01      	cmp	r3, #1
 801b48a:	d015      	beq.n	801b4b8 <USB_EPStartXfer+0x210>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 801b48c:	683b      	ldr	r3, [r7, #0]
 801b48e:	691b      	ldr	r3, [r3, #16]
 801b490:	2b00      	cmp	r3, #0
 801b492:	f000 813a 	beq.w	801b70a <USB_EPStartXfer+0x462>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801b496:	697b      	ldr	r3, [r7, #20]
 801b498:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b49c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801b49e:	683b      	ldr	r3, [r7, #0]
 801b4a0:	781b      	ldrb	r3, [r3, #0]
 801b4a2:	f003 030f 	and.w	r3, r3, #15
 801b4a6:	2101      	movs	r1, #1
 801b4a8:	fa01 f303 	lsl.w	r3, r1, r3
 801b4ac:	6979      	ldr	r1, [r7, #20]
 801b4ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b4b2:	4313      	orrs	r3, r2
 801b4b4:	634b      	str	r3, [r1, #52]	@ 0x34
 801b4b6:	e128      	b.n	801b70a <USB_EPStartXfer+0x462>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801b4b8:	697b      	ldr	r3, [r7, #20]
 801b4ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b4be:	689b      	ldr	r3, [r3, #8]
 801b4c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b4c4:	2b00      	cmp	r3, #0
 801b4c6:	d110      	bne.n	801b4ea <USB_EPStartXfer+0x242>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801b4c8:	693b      	ldr	r3, [r7, #16]
 801b4ca:	015a      	lsls	r2, r3, #5
 801b4cc:	697b      	ldr	r3, [r7, #20]
 801b4ce:	4413      	add	r3, r2
 801b4d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b4d4:	681b      	ldr	r3, [r3, #0]
 801b4d6:	693a      	ldr	r2, [r7, #16]
 801b4d8:	0151      	lsls	r1, r2, #5
 801b4da:	697a      	ldr	r2, [r7, #20]
 801b4dc:	440a      	add	r2, r1
 801b4de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b4e2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b4e6:	6013      	str	r3, [r2, #0]
 801b4e8:	e00f      	b.n	801b50a <USB_EPStartXfer+0x262>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801b4ea:	693b      	ldr	r3, [r7, #16]
 801b4ec:	015a      	lsls	r2, r3, #5
 801b4ee:	697b      	ldr	r3, [r7, #20]
 801b4f0:	4413      	add	r3, r2
 801b4f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b4f6:	681b      	ldr	r3, [r3, #0]
 801b4f8:	693a      	ldr	r2, [r7, #16]
 801b4fa:	0151      	lsls	r1, r2, #5
 801b4fc:	697a      	ldr	r2, [r7, #20]
 801b4fe:	440a      	add	r2, r1
 801b500:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b504:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b508:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 801b50a:	683b      	ldr	r3, [r7, #0]
 801b50c:	68d9      	ldr	r1, [r3, #12]
 801b50e:	683b      	ldr	r3, [r7, #0]
 801b510:	781a      	ldrb	r2, [r3, #0]
 801b512:	683b      	ldr	r3, [r7, #0]
 801b514:	691b      	ldr	r3, [r3, #16]
 801b516:	b29b      	uxth	r3, r3
 801b518:	6878      	ldr	r0, [r7, #4]
 801b51a:	f000 f9a7 	bl	801b86c <USB_WritePacket>
 801b51e:	e0f4      	b.n	801b70a <USB_EPStartXfer+0x462>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801b520:	693b      	ldr	r3, [r7, #16]
 801b522:	015a      	lsls	r2, r3, #5
 801b524:	697b      	ldr	r3, [r7, #20]
 801b526:	4413      	add	r3, r2
 801b528:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b52c:	691b      	ldr	r3, [r3, #16]
 801b52e:	693a      	ldr	r2, [r7, #16]
 801b530:	0151      	lsls	r1, r2, #5
 801b532:	697a      	ldr	r2, [r7, #20]
 801b534:	440a      	add	r2, r1
 801b536:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b53a:	0cdb      	lsrs	r3, r3, #19
 801b53c:	04db      	lsls	r3, r3, #19
 801b53e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801b540:	693b      	ldr	r3, [r7, #16]
 801b542:	015a      	lsls	r2, r3, #5
 801b544:	697b      	ldr	r3, [r7, #20]
 801b546:	4413      	add	r3, r2
 801b548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b54c:	691b      	ldr	r3, [r3, #16]
 801b54e:	693a      	ldr	r2, [r7, #16]
 801b550:	0151      	lsls	r1, r2, #5
 801b552:	697a      	ldr	r2, [r7, #20]
 801b554:	440a      	add	r2, r1
 801b556:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b55a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801b55e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 801b562:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 801b564:	693b      	ldr	r3, [r7, #16]
 801b566:	2b00      	cmp	r3, #0
 801b568:	d12f      	bne.n	801b5ca <USB_EPStartXfer+0x322>
    {
      if (ep->xfer_len > 0U)
 801b56a:	683b      	ldr	r3, [r7, #0]
 801b56c:	691b      	ldr	r3, [r3, #16]
 801b56e:	2b00      	cmp	r3, #0
 801b570:	d003      	beq.n	801b57a <USB_EPStartXfer+0x2d2>
      {
        ep->xfer_len = ep->maxpacket;
 801b572:	683b      	ldr	r3, [r7, #0]
 801b574:	689a      	ldr	r2, [r3, #8]
 801b576:	683b      	ldr	r3, [r7, #0]
 801b578:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801b57a:	683b      	ldr	r3, [r7, #0]
 801b57c:	689a      	ldr	r2, [r3, #8]
 801b57e:	683b      	ldr	r3, [r7, #0]
 801b580:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801b582:	693b      	ldr	r3, [r7, #16]
 801b584:	015a      	lsls	r2, r3, #5
 801b586:	697b      	ldr	r3, [r7, #20]
 801b588:	4413      	add	r3, r2
 801b58a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b58e:	691a      	ldr	r2, [r3, #16]
 801b590:	683b      	ldr	r3, [r7, #0]
 801b592:	6a1b      	ldr	r3, [r3, #32]
 801b594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b598:	6939      	ldr	r1, [r7, #16]
 801b59a:	0148      	lsls	r0, r1, #5
 801b59c:	6979      	ldr	r1, [r7, #20]
 801b59e:	4401      	add	r1, r0
 801b5a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801b5a4:	4313      	orrs	r3, r2
 801b5a6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801b5a8:	693b      	ldr	r3, [r7, #16]
 801b5aa:	015a      	lsls	r2, r3, #5
 801b5ac:	697b      	ldr	r3, [r7, #20]
 801b5ae:	4413      	add	r3, r2
 801b5b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b5b4:	691b      	ldr	r3, [r3, #16]
 801b5b6:	693a      	ldr	r2, [r7, #16]
 801b5b8:	0151      	lsls	r1, r2, #5
 801b5ba:	697a      	ldr	r2, [r7, #20]
 801b5bc:	440a      	add	r2, r1
 801b5be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b5c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b5c6:	6113      	str	r3, [r2, #16]
 801b5c8:	e062      	b.n	801b690 <USB_EPStartXfer+0x3e8>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801b5ca:	683b      	ldr	r3, [r7, #0]
 801b5cc:	691b      	ldr	r3, [r3, #16]
 801b5ce:	2b00      	cmp	r3, #0
 801b5d0:	d126      	bne.n	801b620 <USB_EPStartXfer+0x378>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801b5d2:	693b      	ldr	r3, [r7, #16]
 801b5d4:	015a      	lsls	r2, r3, #5
 801b5d6:	697b      	ldr	r3, [r7, #20]
 801b5d8:	4413      	add	r3, r2
 801b5da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b5de:	691a      	ldr	r2, [r3, #16]
 801b5e0:	683b      	ldr	r3, [r7, #0]
 801b5e2:	689b      	ldr	r3, [r3, #8]
 801b5e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b5e8:	6939      	ldr	r1, [r7, #16]
 801b5ea:	0148      	lsls	r0, r1, #5
 801b5ec:	6979      	ldr	r1, [r7, #20]
 801b5ee:	4401      	add	r1, r0
 801b5f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801b5f4:	4313      	orrs	r3, r2
 801b5f6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801b5f8:	693b      	ldr	r3, [r7, #16]
 801b5fa:	015a      	lsls	r2, r3, #5
 801b5fc:	697b      	ldr	r3, [r7, #20]
 801b5fe:	4413      	add	r3, r2
 801b600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b604:	691b      	ldr	r3, [r3, #16]
 801b606:	693a      	ldr	r2, [r7, #16]
 801b608:	0151      	lsls	r1, r2, #5
 801b60a:	697a      	ldr	r2, [r7, #20]
 801b60c:	440a      	add	r2, r1
 801b60e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b612:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b616:	6113      	str	r3, [r2, #16]
 801b618:	e03a      	b.n	801b690 <USB_EPStartXfer+0x3e8>
 801b61a:	bf00      	nop
 801b61c:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801b620:	683b      	ldr	r3, [r7, #0]
 801b622:	691a      	ldr	r2, [r3, #16]
 801b624:	683b      	ldr	r3, [r7, #0]
 801b626:	689b      	ldr	r3, [r3, #8]
 801b628:	4413      	add	r3, r2
 801b62a:	1e5a      	subs	r2, r3, #1
 801b62c:	683b      	ldr	r3, [r7, #0]
 801b62e:	689b      	ldr	r3, [r3, #8]
 801b630:	fbb2 f3f3 	udiv	r3, r2, r3
 801b634:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 801b636:	683b      	ldr	r3, [r7, #0]
 801b638:	689b      	ldr	r3, [r3, #8]
 801b63a:	89fa      	ldrh	r2, [r7, #14]
 801b63c:	fb03 f202 	mul.w	r2, r3, r2
 801b640:	683b      	ldr	r3, [r7, #0]
 801b642:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801b644:	693b      	ldr	r3, [r7, #16]
 801b646:	015a      	lsls	r2, r3, #5
 801b648:	697b      	ldr	r3, [r7, #20]
 801b64a:	4413      	add	r3, r2
 801b64c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b650:	691a      	ldr	r2, [r3, #16]
 801b652:	89fb      	ldrh	r3, [r7, #14]
 801b654:	04d9      	lsls	r1, r3, #19
 801b656:	4b2f      	ldr	r3, [pc, #188]	@ (801b714 <USB_EPStartXfer+0x46c>)
 801b658:	400b      	ands	r3, r1
 801b65a:	6939      	ldr	r1, [r7, #16]
 801b65c:	0148      	lsls	r0, r1, #5
 801b65e:	6979      	ldr	r1, [r7, #20]
 801b660:	4401      	add	r1, r0
 801b662:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801b666:	4313      	orrs	r3, r2
 801b668:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801b66a:	693b      	ldr	r3, [r7, #16]
 801b66c:	015a      	lsls	r2, r3, #5
 801b66e:	697b      	ldr	r3, [r7, #20]
 801b670:	4413      	add	r3, r2
 801b672:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b676:	691a      	ldr	r2, [r3, #16]
 801b678:	683b      	ldr	r3, [r7, #0]
 801b67a:	6a1b      	ldr	r3, [r3, #32]
 801b67c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b680:	6939      	ldr	r1, [r7, #16]
 801b682:	0148      	lsls	r0, r1, #5
 801b684:	6979      	ldr	r1, [r7, #20]
 801b686:	4401      	add	r1, r0
 801b688:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801b68c:	4313      	orrs	r3, r2
 801b68e:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801b690:	683b      	ldr	r3, [r7, #0]
 801b692:	791b      	ldrb	r3, [r3, #4]
 801b694:	2b01      	cmp	r3, #1
 801b696:	d128      	bne.n	801b6ea <USB_EPStartXfer+0x442>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801b698:	697b      	ldr	r3, [r7, #20]
 801b69a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b69e:	689b      	ldr	r3, [r3, #8]
 801b6a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b6a4:	2b00      	cmp	r3, #0
 801b6a6:	d110      	bne.n	801b6ca <USB_EPStartXfer+0x422>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801b6a8:	693b      	ldr	r3, [r7, #16]
 801b6aa:	015a      	lsls	r2, r3, #5
 801b6ac:	697b      	ldr	r3, [r7, #20]
 801b6ae:	4413      	add	r3, r2
 801b6b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b6b4:	681b      	ldr	r3, [r3, #0]
 801b6b6:	693a      	ldr	r2, [r7, #16]
 801b6b8:	0151      	lsls	r1, r2, #5
 801b6ba:	697a      	ldr	r2, [r7, #20]
 801b6bc:	440a      	add	r2, r1
 801b6be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b6c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b6c6:	6013      	str	r3, [r2, #0]
 801b6c8:	e00f      	b.n	801b6ea <USB_EPStartXfer+0x442>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801b6ca:	693b      	ldr	r3, [r7, #16]
 801b6cc:	015a      	lsls	r2, r3, #5
 801b6ce:	697b      	ldr	r3, [r7, #20]
 801b6d0:	4413      	add	r3, r2
 801b6d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b6d6:	681b      	ldr	r3, [r3, #0]
 801b6d8:	693a      	ldr	r2, [r7, #16]
 801b6da:	0151      	lsls	r1, r2, #5
 801b6dc:	697a      	ldr	r2, [r7, #20]
 801b6de:	440a      	add	r2, r1
 801b6e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b6e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b6e8:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801b6ea:	693b      	ldr	r3, [r7, #16]
 801b6ec:	015a      	lsls	r2, r3, #5
 801b6ee:	697b      	ldr	r3, [r7, #20]
 801b6f0:	4413      	add	r3, r2
 801b6f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b6f6:	681b      	ldr	r3, [r3, #0]
 801b6f8:	693a      	ldr	r2, [r7, #16]
 801b6fa:	0151      	lsls	r1, r2, #5
 801b6fc:	697a      	ldr	r2, [r7, #20]
 801b6fe:	440a      	add	r2, r1
 801b700:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b704:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801b708:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801b70a:	2300      	movs	r3, #0
}
 801b70c:	4618      	mov	r0, r3
 801b70e:	3718      	adds	r7, #24
 801b710:	46bd      	mov	sp, r7
 801b712:	bd80      	pop	{r7, pc}
 801b714:	1ff80000 	.word	0x1ff80000

0801b718 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801b718:	b480      	push	{r7}
 801b71a:	b087      	sub	sp, #28
 801b71c:	af00      	add	r7, sp, #0
 801b71e:	6078      	str	r0, [r7, #4]
 801b720:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801b722:	2300      	movs	r3, #0
 801b724:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801b726:	2300      	movs	r3, #0
 801b728:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b72a:	687b      	ldr	r3, [r7, #4]
 801b72c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801b72e:	683b      	ldr	r3, [r7, #0]
 801b730:	785b      	ldrb	r3, [r3, #1]
 801b732:	2b01      	cmp	r3, #1
 801b734:	d14a      	bne.n	801b7cc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801b736:	683b      	ldr	r3, [r7, #0]
 801b738:	781b      	ldrb	r3, [r3, #0]
 801b73a:	015a      	lsls	r2, r3, #5
 801b73c:	693b      	ldr	r3, [r7, #16]
 801b73e:	4413      	add	r3, r2
 801b740:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b744:	681b      	ldr	r3, [r3, #0]
 801b746:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b74a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b74e:	f040 8086 	bne.w	801b85e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801b752:	683b      	ldr	r3, [r7, #0]
 801b754:	781b      	ldrb	r3, [r3, #0]
 801b756:	015a      	lsls	r2, r3, #5
 801b758:	693b      	ldr	r3, [r7, #16]
 801b75a:	4413      	add	r3, r2
 801b75c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b760:	681b      	ldr	r3, [r3, #0]
 801b762:	683a      	ldr	r2, [r7, #0]
 801b764:	7812      	ldrb	r2, [r2, #0]
 801b766:	0151      	lsls	r1, r2, #5
 801b768:	693a      	ldr	r2, [r7, #16]
 801b76a:	440a      	add	r2, r1
 801b76c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b770:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b774:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801b776:	683b      	ldr	r3, [r7, #0]
 801b778:	781b      	ldrb	r3, [r3, #0]
 801b77a:	015a      	lsls	r2, r3, #5
 801b77c:	693b      	ldr	r3, [r7, #16]
 801b77e:	4413      	add	r3, r2
 801b780:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b784:	681b      	ldr	r3, [r3, #0]
 801b786:	683a      	ldr	r2, [r7, #0]
 801b788:	7812      	ldrb	r2, [r2, #0]
 801b78a:	0151      	lsls	r1, r2, #5
 801b78c:	693a      	ldr	r2, [r7, #16]
 801b78e:	440a      	add	r2, r1
 801b790:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b794:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b798:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801b79a:	68fb      	ldr	r3, [r7, #12]
 801b79c:	3301      	adds	r3, #1
 801b79e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801b7a0:	68fb      	ldr	r3, [r7, #12]
 801b7a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 801b7a6:	4293      	cmp	r3, r2
 801b7a8:	d902      	bls.n	801b7b0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801b7aa:	2301      	movs	r3, #1
 801b7ac:	75fb      	strb	r3, [r7, #23]
          break;
 801b7ae:	e056      	b.n	801b85e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801b7b0:	683b      	ldr	r3, [r7, #0]
 801b7b2:	781b      	ldrb	r3, [r3, #0]
 801b7b4:	015a      	lsls	r2, r3, #5
 801b7b6:	693b      	ldr	r3, [r7, #16]
 801b7b8:	4413      	add	r3, r2
 801b7ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b7be:	681b      	ldr	r3, [r3, #0]
 801b7c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b7c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b7c8:	d0e7      	beq.n	801b79a <USB_EPStopXfer+0x82>
 801b7ca:	e048      	b.n	801b85e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801b7cc:	683b      	ldr	r3, [r7, #0]
 801b7ce:	781b      	ldrb	r3, [r3, #0]
 801b7d0:	015a      	lsls	r2, r3, #5
 801b7d2:	693b      	ldr	r3, [r7, #16]
 801b7d4:	4413      	add	r3, r2
 801b7d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7da:	681b      	ldr	r3, [r3, #0]
 801b7dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b7e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b7e4:	d13b      	bne.n	801b85e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801b7e6:	683b      	ldr	r3, [r7, #0]
 801b7e8:	781b      	ldrb	r3, [r3, #0]
 801b7ea:	015a      	lsls	r2, r3, #5
 801b7ec:	693b      	ldr	r3, [r7, #16]
 801b7ee:	4413      	add	r3, r2
 801b7f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7f4:	681b      	ldr	r3, [r3, #0]
 801b7f6:	683a      	ldr	r2, [r7, #0]
 801b7f8:	7812      	ldrb	r2, [r2, #0]
 801b7fa:	0151      	lsls	r1, r2, #5
 801b7fc:	693a      	ldr	r2, [r7, #16]
 801b7fe:	440a      	add	r2, r1
 801b800:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b804:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b808:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801b80a:	683b      	ldr	r3, [r7, #0]
 801b80c:	781b      	ldrb	r3, [r3, #0]
 801b80e:	015a      	lsls	r2, r3, #5
 801b810:	693b      	ldr	r3, [r7, #16]
 801b812:	4413      	add	r3, r2
 801b814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b818:	681b      	ldr	r3, [r3, #0]
 801b81a:	683a      	ldr	r2, [r7, #0]
 801b81c:	7812      	ldrb	r2, [r2, #0]
 801b81e:	0151      	lsls	r1, r2, #5
 801b820:	693a      	ldr	r2, [r7, #16]
 801b822:	440a      	add	r2, r1
 801b824:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b828:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b82c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801b82e:	68fb      	ldr	r3, [r7, #12]
 801b830:	3301      	adds	r3, #1
 801b832:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801b834:	68fb      	ldr	r3, [r7, #12]
 801b836:	f242 7210 	movw	r2, #10000	@ 0x2710
 801b83a:	4293      	cmp	r3, r2
 801b83c:	d902      	bls.n	801b844 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801b83e:	2301      	movs	r3, #1
 801b840:	75fb      	strb	r3, [r7, #23]
          break;
 801b842:	e00c      	b.n	801b85e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801b844:	683b      	ldr	r3, [r7, #0]
 801b846:	781b      	ldrb	r3, [r3, #0]
 801b848:	015a      	lsls	r2, r3, #5
 801b84a:	693b      	ldr	r3, [r7, #16]
 801b84c:	4413      	add	r3, r2
 801b84e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b852:	681b      	ldr	r3, [r3, #0]
 801b854:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b858:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b85c:	d0e7      	beq.n	801b82e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801b85e:	7dfb      	ldrb	r3, [r7, #23]
}
 801b860:	4618      	mov	r0, r3
 801b862:	371c      	adds	r7, #28
 801b864:	46bd      	mov	sp, r7
 801b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b86a:	4770      	bx	lr

0801b86c <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 801b86c:	b480      	push	{r7}
 801b86e:	b089      	sub	sp, #36	@ 0x24
 801b870:	af00      	add	r7, sp, #0
 801b872:	60f8      	str	r0, [r7, #12]
 801b874:	60b9      	str	r1, [r7, #8]
 801b876:	4611      	mov	r1, r2
 801b878:	461a      	mov	r2, r3
 801b87a:	460b      	mov	r3, r1
 801b87c:	71fb      	strb	r3, [r7, #7]
 801b87e:	4613      	mov	r3, r2
 801b880:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b882:	68fb      	ldr	r3, [r7, #12]
 801b884:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801b886:	68bb      	ldr	r3, [r7, #8]
 801b888:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 801b88a:	88bb      	ldrh	r3, [r7, #4]
 801b88c:	3303      	adds	r3, #3
 801b88e:	089b      	lsrs	r3, r3, #2
 801b890:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 801b892:	2300      	movs	r3, #0
 801b894:	61bb      	str	r3, [r7, #24]
 801b896:	e018      	b.n	801b8ca <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801b898:	79fb      	ldrb	r3, [r7, #7]
 801b89a:	031a      	lsls	r2, r3, #12
 801b89c:	697b      	ldr	r3, [r7, #20]
 801b89e:	4413      	add	r3, r2
 801b8a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b8a4:	461a      	mov	r2, r3
 801b8a6:	69fb      	ldr	r3, [r7, #28]
 801b8a8:	681b      	ldr	r3, [r3, #0]
 801b8aa:	6013      	str	r3, [r2, #0]
    pSrc++;
 801b8ac:	69fb      	ldr	r3, [r7, #28]
 801b8ae:	3301      	adds	r3, #1
 801b8b0:	61fb      	str	r3, [r7, #28]
    pSrc++;
 801b8b2:	69fb      	ldr	r3, [r7, #28]
 801b8b4:	3301      	adds	r3, #1
 801b8b6:	61fb      	str	r3, [r7, #28]
    pSrc++;
 801b8b8:	69fb      	ldr	r3, [r7, #28]
 801b8ba:	3301      	adds	r3, #1
 801b8bc:	61fb      	str	r3, [r7, #28]
    pSrc++;
 801b8be:	69fb      	ldr	r3, [r7, #28]
 801b8c0:	3301      	adds	r3, #1
 801b8c2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 801b8c4:	69bb      	ldr	r3, [r7, #24]
 801b8c6:	3301      	adds	r3, #1
 801b8c8:	61bb      	str	r3, [r7, #24]
 801b8ca:	69ba      	ldr	r2, [r7, #24]
 801b8cc:	693b      	ldr	r3, [r7, #16]
 801b8ce:	429a      	cmp	r2, r3
 801b8d0:	d3e2      	bcc.n	801b898 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 801b8d2:	2300      	movs	r3, #0
}
 801b8d4:	4618      	mov	r0, r3
 801b8d6:	3724      	adds	r7, #36	@ 0x24
 801b8d8:	46bd      	mov	sp, r7
 801b8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8de:	4770      	bx	lr

0801b8e0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801b8e0:	b480      	push	{r7}
 801b8e2:	b08b      	sub	sp, #44	@ 0x2c
 801b8e4:	af00      	add	r7, sp, #0
 801b8e6:	60f8      	str	r0, [r7, #12]
 801b8e8:	60b9      	str	r1, [r7, #8]
 801b8ea:	4613      	mov	r3, r2
 801b8ec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b8ee:	68fb      	ldr	r3, [r7, #12]
 801b8f0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801b8f2:	68bb      	ldr	r3, [r7, #8]
 801b8f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801b8f6:	88fb      	ldrh	r3, [r7, #6]
 801b8f8:	089b      	lsrs	r3, r3, #2
 801b8fa:	b29b      	uxth	r3, r3
 801b8fc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801b8fe:	88fb      	ldrh	r3, [r7, #6]
 801b900:	f003 0303 	and.w	r3, r3, #3
 801b904:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801b906:	2300      	movs	r3, #0
 801b908:	623b      	str	r3, [r7, #32]
 801b90a:	e014      	b.n	801b936 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801b90c:	69bb      	ldr	r3, [r7, #24]
 801b90e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b912:	681a      	ldr	r2, [r3, #0]
 801b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b916:	601a      	str	r2, [r3, #0]
    pDest++;
 801b918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b91a:	3301      	adds	r3, #1
 801b91c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801b91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b920:	3301      	adds	r3, #1
 801b922:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801b924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b926:	3301      	adds	r3, #1
 801b928:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801b92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b92c:	3301      	adds	r3, #1
 801b92e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 801b930:	6a3b      	ldr	r3, [r7, #32]
 801b932:	3301      	adds	r3, #1
 801b934:	623b      	str	r3, [r7, #32]
 801b936:	6a3a      	ldr	r2, [r7, #32]
 801b938:	697b      	ldr	r3, [r7, #20]
 801b93a:	429a      	cmp	r2, r3
 801b93c:	d3e6      	bcc.n	801b90c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801b93e:	8bfb      	ldrh	r3, [r7, #30]
 801b940:	2b00      	cmp	r3, #0
 801b942:	d01e      	beq.n	801b982 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801b944:	2300      	movs	r3, #0
 801b946:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801b948:	69bb      	ldr	r3, [r7, #24]
 801b94a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b94e:	461a      	mov	r2, r3
 801b950:	f107 0310 	add.w	r3, r7, #16
 801b954:	6812      	ldr	r2, [r2, #0]
 801b956:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801b958:	693a      	ldr	r2, [r7, #16]
 801b95a:	6a3b      	ldr	r3, [r7, #32]
 801b95c:	b2db      	uxtb	r3, r3
 801b95e:	00db      	lsls	r3, r3, #3
 801b960:	fa22 f303 	lsr.w	r3, r2, r3
 801b964:	b2da      	uxtb	r2, r3
 801b966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b968:	701a      	strb	r2, [r3, #0]
      i++;
 801b96a:	6a3b      	ldr	r3, [r7, #32]
 801b96c:	3301      	adds	r3, #1
 801b96e:	623b      	str	r3, [r7, #32]
      pDest++;
 801b970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b972:	3301      	adds	r3, #1
 801b974:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801b976:	8bfb      	ldrh	r3, [r7, #30]
 801b978:	3b01      	subs	r3, #1
 801b97a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801b97c:	8bfb      	ldrh	r3, [r7, #30]
 801b97e:	2b00      	cmp	r3, #0
 801b980:	d1ea      	bne.n	801b958 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801b982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801b984:	4618      	mov	r0, r3
 801b986:	372c      	adds	r7, #44	@ 0x2c
 801b988:	46bd      	mov	sp, r7
 801b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b98e:	4770      	bx	lr

0801b990 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801b990:	b480      	push	{r7}
 801b992:	b085      	sub	sp, #20
 801b994:	af00      	add	r7, sp, #0
 801b996:	6078      	str	r0, [r7, #4]
 801b998:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b99a:	687b      	ldr	r3, [r7, #4]
 801b99c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801b99e:	683b      	ldr	r3, [r7, #0]
 801b9a0:	781b      	ldrb	r3, [r3, #0]
 801b9a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801b9a4:	683b      	ldr	r3, [r7, #0]
 801b9a6:	785b      	ldrb	r3, [r3, #1]
 801b9a8:	2b01      	cmp	r3, #1
 801b9aa:	d12c      	bne.n	801ba06 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801b9ac:	68bb      	ldr	r3, [r7, #8]
 801b9ae:	015a      	lsls	r2, r3, #5
 801b9b0:	68fb      	ldr	r3, [r7, #12]
 801b9b2:	4413      	add	r3, r2
 801b9b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b9b8:	681b      	ldr	r3, [r3, #0]
 801b9ba:	2b00      	cmp	r3, #0
 801b9bc:	db12      	blt.n	801b9e4 <USB_EPSetStall+0x54>
 801b9be:	68bb      	ldr	r3, [r7, #8]
 801b9c0:	2b00      	cmp	r3, #0
 801b9c2:	d00f      	beq.n	801b9e4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801b9c4:	68bb      	ldr	r3, [r7, #8]
 801b9c6:	015a      	lsls	r2, r3, #5
 801b9c8:	68fb      	ldr	r3, [r7, #12]
 801b9ca:	4413      	add	r3, r2
 801b9cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b9d0:	681b      	ldr	r3, [r3, #0]
 801b9d2:	68ba      	ldr	r2, [r7, #8]
 801b9d4:	0151      	lsls	r1, r2, #5
 801b9d6:	68fa      	ldr	r2, [r7, #12]
 801b9d8:	440a      	add	r2, r1
 801b9da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b9de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801b9e2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801b9e4:	68bb      	ldr	r3, [r7, #8]
 801b9e6:	015a      	lsls	r2, r3, #5
 801b9e8:	68fb      	ldr	r3, [r7, #12]
 801b9ea:	4413      	add	r3, r2
 801b9ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b9f0:	681b      	ldr	r3, [r3, #0]
 801b9f2:	68ba      	ldr	r2, [r7, #8]
 801b9f4:	0151      	lsls	r1, r2, #5
 801b9f6:	68fa      	ldr	r2, [r7, #12]
 801b9f8:	440a      	add	r2, r1
 801b9fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b9fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801ba02:	6013      	str	r3, [r2, #0]
 801ba04:	e02b      	b.n	801ba5e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801ba06:	68bb      	ldr	r3, [r7, #8]
 801ba08:	015a      	lsls	r2, r3, #5
 801ba0a:	68fb      	ldr	r3, [r7, #12]
 801ba0c:	4413      	add	r3, r2
 801ba0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba12:	681b      	ldr	r3, [r3, #0]
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	db12      	blt.n	801ba3e <USB_EPSetStall+0xae>
 801ba18:	68bb      	ldr	r3, [r7, #8]
 801ba1a:	2b00      	cmp	r3, #0
 801ba1c:	d00f      	beq.n	801ba3e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801ba1e:	68bb      	ldr	r3, [r7, #8]
 801ba20:	015a      	lsls	r2, r3, #5
 801ba22:	68fb      	ldr	r3, [r7, #12]
 801ba24:	4413      	add	r3, r2
 801ba26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba2a:	681b      	ldr	r3, [r3, #0]
 801ba2c:	68ba      	ldr	r2, [r7, #8]
 801ba2e:	0151      	lsls	r1, r2, #5
 801ba30:	68fa      	ldr	r2, [r7, #12]
 801ba32:	440a      	add	r2, r1
 801ba34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ba38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801ba3c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801ba3e:	68bb      	ldr	r3, [r7, #8]
 801ba40:	015a      	lsls	r2, r3, #5
 801ba42:	68fb      	ldr	r3, [r7, #12]
 801ba44:	4413      	add	r3, r2
 801ba46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ba4a:	681b      	ldr	r3, [r3, #0]
 801ba4c:	68ba      	ldr	r2, [r7, #8]
 801ba4e:	0151      	lsls	r1, r2, #5
 801ba50:	68fa      	ldr	r2, [r7, #12]
 801ba52:	440a      	add	r2, r1
 801ba54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ba58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801ba5c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801ba5e:	2300      	movs	r3, #0
}
 801ba60:	4618      	mov	r0, r3
 801ba62:	3714      	adds	r7, #20
 801ba64:	46bd      	mov	sp, r7
 801ba66:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ba6a:	4770      	bx	lr

0801ba6c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801ba6c:	b480      	push	{r7}
 801ba6e:	b085      	sub	sp, #20
 801ba70:	af00      	add	r7, sp, #0
 801ba72:	6078      	str	r0, [r7, #4]
 801ba74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801ba76:	687b      	ldr	r3, [r7, #4]
 801ba78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801ba7a:	683b      	ldr	r3, [r7, #0]
 801ba7c:	781b      	ldrb	r3, [r3, #0]
 801ba7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801ba80:	683b      	ldr	r3, [r7, #0]
 801ba82:	785b      	ldrb	r3, [r3, #1]
 801ba84:	2b01      	cmp	r3, #1
 801ba86:	d128      	bne.n	801bada <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801ba88:	68bb      	ldr	r3, [r7, #8]
 801ba8a:	015a      	lsls	r2, r3, #5
 801ba8c:	68fb      	ldr	r3, [r7, #12]
 801ba8e:	4413      	add	r3, r2
 801ba90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ba94:	681b      	ldr	r3, [r3, #0]
 801ba96:	68ba      	ldr	r2, [r7, #8]
 801ba98:	0151      	lsls	r1, r2, #5
 801ba9a:	68fa      	ldr	r2, [r7, #12]
 801ba9c:	440a      	add	r2, r1
 801ba9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801baa2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801baa6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801baa8:	683b      	ldr	r3, [r7, #0]
 801baaa:	791b      	ldrb	r3, [r3, #4]
 801baac:	2b03      	cmp	r3, #3
 801baae:	d003      	beq.n	801bab8 <USB_EPClearStall+0x4c>
 801bab0:	683b      	ldr	r3, [r7, #0]
 801bab2:	791b      	ldrb	r3, [r3, #4]
 801bab4:	2b02      	cmp	r3, #2
 801bab6:	d138      	bne.n	801bb2a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801bab8:	68bb      	ldr	r3, [r7, #8]
 801baba:	015a      	lsls	r2, r3, #5
 801babc:	68fb      	ldr	r3, [r7, #12]
 801babe:	4413      	add	r3, r2
 801bac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bac4:	681b      	ldr	r3, [r3, #0]
 801bac6:	68ba      	ldr	r2, [r7, #8]
 801bac8:	0151      	lsls	r1, r2, #5
 801baca:	68fa      	ldr	r2, [r7, #12]
 801bacc:	440a      	add	r2, r1
 801bace:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801bad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801bad6:	6013      	str	r3, [r2, #0]
 801bad8:	e027      	b.n	801bb2a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801bada:	68bb      	ldr	r3, [r7, #8]
 801badc:	015a      	lsls	r2, r3, #5
 801bade:	68fb      	ldr	r3, [r7, #12]
 801bae0:	4413      	add	r3, r2
 801bae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bae6:	681b      	ldr	r3, [r3, #0]
 801bae8:	68ba      	ldr	r2, [r7, #8]
 801baea:	0151      	lsls	r1, r2, #5
 801baec:	68fa      	ldr	r2, [r7, #12]
 801baee:	440a      	add	r2, r1
 801baf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801baf4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801baf8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801bafa:	683b      	ldr	r3, [r7, #0]
 801bafc:	791b      	ldrb	r3, [r3, #4]
 801bafe:	2b03      	cmp	r3, #3
 801bb00:	d003      	beq.n	801bb0a <USB_EPClearStall+0x9e>
 801bb02:	683b      	ldr	r3, [r7, #0]
 801bb04:	791b      	ldrb	r3, [r3, #4]
 801bb06:	2b02      	cmp	r3, #2
 801bb08:	d10f      	bne.n	801bb2a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801bb0a:	68bb      	ldr	r3, [r7, #8]
 801bb0c:	015a      	lsls	r2, r3, #5
 801bb0e:	68fb      	ldr	r3, [r7, #12]
 801bb10:	4413      	add	r3, r2
 801bb12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bb16:	681b      	ldr	r3, [r3, #0]
 801bb18:	68ba      	ldr	r2, [r7, #8]
 801bb1a:	0151      	lsls	r1, r2, #5
 801bb1c:	68fa      	ldr	r2, [r7, #12]
 801bb1e:	440a      	add	r2, r1
 801bb20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bb24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801bb28:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801bb2a:	2300      	movs	r3, #0
}
 801bb2c:	4618      	mov	r0, r3
 801bb2e:	3714      	adds	r7, #20
 801bb30:	46bd      	mov	sp, r7
 801bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb36:	4770      	bx	lr

0801bb38 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801bb38:	b480      	push	{r7}
 801bb3a:	b085      	sub	sp, #20
 801bb3c:	af00      	add	r7, sp, #0
 801bb3e:	6078      	str	r0, [r7, #4]
 801bb40:	460b      	mov	r3, r1
 801bb42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bb44:	687b      	ldr	r3, [r7, #4]
 801bb46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801bb48:	68fb      	ldr	r3, [r7, #12]
 801bb4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bb4e:	681b      	ldr	r3, [r3, #0]
 801bb50:	68fa      	ldr	r2, [r7, #12]
 801bb52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801bb56:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801bb5a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801bb5c:	68fb      	ldr	r3, [r7, #12]
 801bb5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bb62:	681a      	ldr	r2, [r3, #0]
 801bb64:	78fb      	ldrb	r3, [r7, #3]
 801bb66:	011b      	lsls	r3, r3, #4
 801bb68:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801bb6c:	68f9      	ldr	r1, [r7, #12]
 801bb6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801bb72:	4313      	orrs	r3, r2
 801bb74:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801bb76:	2300      	movs	r3, #0
}
 801bb78:	4618      	mov	r0, r3
 801bb7a:	3714      	adds	r7, #20
 801bb7c:	46bd      	mov	sp, r7
 801bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb82:	4770      	bx	lr

0801bb84 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801bb84:	b480      	push	{r7}
 801bb86:	b085      	sub	sp, #20
 801bb88:	af00      	add	r7, sp, #0
 801bb8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bb8c:	687b      	ldr	r3, [r7, #4]
 801bb8e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801bb90:	68fb      	ldr	r3, [r7, #12]
 801bb92:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801bb96:	681b      	ldr	r3, [r3, #0]
 801bb98:	68fa      	ldr	r2, [r7, #12]
 801bb9a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801bb9e:	f023 0303 	bic.w	r3, r3, #3
 801bba2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801bba4:	68fb      	ldr	r3, [r7, #12]
 801bba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bbaa:	685b      	ldr	r3, [r3, #4]
 801bbac:	68fa      	ldr	r2, [r7, #12]
 801bbae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801bbb2:	f023 0302 	bic.w	r3, r3, #2
 801bbb6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801bbb8:	2300      	movs	r3, #0
}
 801bbba:	4618      	mov	r0, r3
 801bbbc:	3714      	adds	r7, #20
 801bbbe:	46bd      	mov	sp, r7
 801bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bbc4:	4770      	bx	lr

0801bbc6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801bbc6:	b480      	push	{r7}
 801bbc8:	b085      	sub	sp, #20
 801bbca:	af00      	add	r7, sp, #0
 801bbcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bbce:	687b      	ldr	r3, [r7, #4]
 801bbd0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801bbd2:	68fb      	ldr	r3, [r7, #12]
 801bbd4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801bbd8:	681b      	ldr	r3, [r3, #0]
 801bbda:	68fa      	ldr	r2, [r7, #12]
 801bbdc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801bbe0:	f023 0303 	bic.w	r3, r3, #3
 801bbe4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801bbe6:	68fb      	ldr	r3, [r7, #12]
 801bbe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bbec:	685b      	ldr	r3, [r3, #4]
 801bbee:	68fa      	ldr	r2, [r7, #12]
 801bbf0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801bbf4:	f043 0302 	orr.w	r3, r3, #2
 801bbf8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801bbfa:	2300      	movs	r3, #0
}
 801bbfc:	4618      	mov	r0, r3
 801bbfe:	3714      	adds	r7, #20
 801bc00:	46bd      	mov	sp, r7
 801bc02:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc06:	4770      	bx	lr

0801bc08 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801bc08:	b480      	push	{r7}
 801bc0a:	b085      	sub	sp, #20
 801bc0c:	af00      	add	r7, sp, #0
 801bc0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801bc10:	687b      	ldr	r3, [r7, #4]
 801bc12:	695b      	ldr	r3, [r3, #20]
 801bc14:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801bc16:	687b      	ldr	r3, [r7, #4]
 801bc18:	699b      	ldr	r3, [r3, #24]
 801bc1a:	68fa      	ldr	r2, [r7, #12]
 801bc1c:	4013      	ands	r3, r2
 801bc1e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801bc20:	68fb      	ldr	r3, [r7, #12]
}
 801bc22:	4618      	mov	r0, r3
 801bc24:	3714      	adds	r7, #20
 801bc26:	46bd      	mov	sp, r7
 801bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc2c:	4770      	bx	lr

0801bc2e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801bc2e:	b480      	push	{r7}
 801bc30:	b085      	sub	sp, #20
 801bc32:	af00      	add	r7, sp, #0
 801bc34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bc36:	687b      	ldr	r3, [r7, #4]
 801bc38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801bc3a:	68fb      	ldr	r3, [r7, #12]
 801bc3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bc40:	699b      	ldr	r3, [r3, #24]
 801bc42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801bc44:	68fb      	ldr	r3, [r7, #12]
 801bc46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bc4a:	69db      	ldr	r3, [r3, #28]
 801bc4c:	68ba      	ldr	r2, [r7, #8]
 801bc4e:	4013      	ands	r3, r2
 801bc50:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801bc52:	68bb      	ldr	r3, [r7, #8]
 801bc54:	0c1b      	lsrs	r3, r3, #16
}
 801bc56:	4618      	mov	r0, r3
 801bc58:	3714      	adds	r7, #20
 801bc5a:	46bd      	mov	sp, r7
 801bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc60:	4770      	bx	lr

0801bc62 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801bc62:	b480      	push	{r7}
 801bc64:	b085      	sub	sp, #20
 801bc66:	af00      	add	r7, sp, #0
 801bc68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bc6a:	687b      	ldr	r3, [r7, #4]
 801bc6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801bc6e:	68fb      	ldr	r3, [r7, #12]
 801bc70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bc74:	699b      	ldr	r3, [r3, #24]
 801bc76:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801bc78:	68fb      	ldr	r3, [r7, #12]
 801bc7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bc7e:	69db      	ldr	r3, [r3, #28]
 801bc80:	68ba      	ldr	r2, [r7, #8]
 801bc82:	4013      	ands	r3, r2
 801bc84:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801bc86:	68bb      	ldr	r3, [r7, #8]
 801bc88:	b29b      	uxth	r3, r3
}
 801bc8a:	4618      	mov	r0, r3
 801bc8c:	3714      	adds	r7, #20
 801bc8e:	46bd      	mov	sp, r7
 801bc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bc94:	4770      	bx	lr

0801bc96 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801bc96:	b480      	push	{r7}
 801bc98:	b085      	sub	sp, #20
 801bc9a:	af00      	add	r7, sp, #0
 801bc9c:	6078      	str	r0, [r7, #4]
 801bc9e:	460b      	mov	r3, r1
 801bca0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bca2:	687b      	ldr	r3, [r7, #4]
 801bca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801bca6:	78fb      	ldrb	r3, [r7, #3]
 801bca8:	015a      	lsls	r2, r3, #5
 801bcaa:	68fb      	ldr	r3, [r7, #12]
 801bcac:	4413      	add	r3, r2
 801bcae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bcb2:	689b      	ldr	r3, [r3, #8]
 801bcb4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801bcb6:	68fb      	ldr	r3, [r7, #12]
 801bcb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bcbc:	695b      	ldr	r3, [r3, #20]
 801bcbe:	68ba      	ldr	r2, [r7, #8]
 801bcc0:	4013      	ands	r3, r2
 801bcc2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801bcc4:	68bb      	ldr	r3, [r7, #8]
}
 801bcc6:	4618      	mov	r0, r3
 801bcc8:	3714      	adds	r7, #20
 801bcca:	46bd      	mov	sp, r7
 801bccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bcd0:	4770      	bx	lr

0801bcd2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801bcd2:	b480      	push	{r7}
 801bcd4:	b087      	sub	sp, #28
 801bcd6:	af00      	add	r7, sp, #0
 801bcd8:	6078      	str	r0, [r7, #4]
 801bcda:	460b      	mov	r3, r1
 801bcdc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bcde:	687b      	ldr	r3, [r7, #4]
 801bce0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801bce2:	697b      	ldr	r3, [r7, #20]
 801bce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bce8:	691b      	ldr	r3, [r3, #16]
 801bcea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801bcec:	697b      	ldr	r3, [r7, #20]
 801bcee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bcf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801bcf4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801bcf6:	78fb      	ldrb	r3, [r7, #3]
 801bcf8:	f003 030f 	and.w	r3, r3, #15
 801bcfc:	68fa      	ldr	r2, [r7, #12]
 801bcfe:	fa22 f303 	lsr.w	r3, r2, r3
 801bd02:	01db      	lsls	r3, r3, #7
 801bd04:	b2db      	uxtb	r3, r3
 801bd06:	693a      	ldr	r2, [r7, #16]
 801bd08:	4313      	orrs	r3, r2
 801bd0a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801bd0c:	78fb      	ldrb	r3, [r7, #3]
 801bd0e:	015a      	lsls	r2, r3, #5
 801bd10:	697b      	ldr	r3, [r7, #20]
 801bd12:	4413      	add	r3, r2
 801bd14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bd18:	689b      	ldr	r3, [r3, #8]
 801bd1a:	693a      	ldr	r2, [r7, #16]
 801bd1c:	4013      	ands	r3, r2
 801bd1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801bd20:	68bb      	ldr	r3, [r7, #8]
}
 801bd22:	4618      	mov	r0, r3
 801bd24:	371c      	adds	r7, #28
 801bd26:	46bd      	mov	sp, r7
 801bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd2c:	4770      	bx	lr

0801bd2e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801bd2e:	b480      	push	{r7}
 801bd30:	b083      	sub	sp, #12
 801bd32:	af00      	add	r7, sp, #0
 801bd34:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801bd36:	687b      	ldr	r3, [r7, #4]
 801bd38:	695b      	ldr	r3, [r3, #20]
 801bd3a:	f003 0301 	and.w	r3, r3, #1
}
 801bd3e:	4618      	mov	r0, r3
 801bd40:	370c      	adds	r7, #12
 801bd42:	46bd      	mov	sp, r7
 801bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd48:	4770      	bx	lr

0801bd4a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801bd4a:	b480      	push	{r7}
 801bd4c:	b085      	sub	sp, #20
 801bd4e:	af00      	add	r7, sp, #0
 801bd50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bd52:	687b      	ldr	r3, [r7, #4]
 801bd54:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801bd56:	68fb      	ldr	r3, [r7, #12]
 801bd58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801bd5c:	681b      	ldr	r3, [r3, #0]
 801bd5e:	68fa      	ldr	r2, [r7, #12]
 801bd60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801bd64:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 801bd68:	f023 0307 	bic.w	r3, r3, #7
 801bd6c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801bd6e:	68fb      	ldr	r3, [r7, #12]
 801bd70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801bd74:	685b      	ldr	r3, [r3, #4]
 801bd76:	68fa      	ldr	r2, [r7, #12]
 801bd78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801bd7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801bd80:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801bd82:	2300      	movs	r3, #0
}
 801bd84:	4618      	mov	r0, r3
 801bd86:	3714      	adds	r7, #20
 801bd88:	46bd      	mov	sp, r7
 801bd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bd8e:	4770      	bx	lr

0801bd90 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, const uint8_t *psetup)
{
 801bd90:	b480      	push	{r7}
 801bd92:	b085      	sub	sp, #20
 801bd94:	af00      	add	r7, sp, #0
 801bd96:	6078      	str	r0, [r7, #4]
 801bd98:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801bd9a:	687b      	ldr	r3, [r7, #4]
 801bd9c:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801bd9e:	687b      	ldr	r3, [r7, #4]
 801bda0:	333c      	adds	r3, #60	@ 0x3c
 801bda2:	3304      	adds	r3, #4
 801bda4:	681b      	ldr	r3, [r3, #0]
 801bda6:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801bda8:	68bb      	ldr	r3, [r7, #8]
 801bdaa:	4a1c      	ldr	r2, [pc, #112]	@ (801be1c <USB_EP0_OutStart+0x8c>)
 801bdac:	4293      	cmp	r3, r2
 801bdae:	d90a      	bls.n	801bdc6 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801bdb0:	68fb      	ldr	r3, [r7, #12]
 801bdb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bdb6:	681b      	ldr	r3, [r3, #0]
 801bdb8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801bdbc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801bdc0:	d101      	bne.n	801bdc6 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 801bdc2:	2300      	movs	r3, #0
 801bdc4:	e024      	b.n	801be10 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801bdc6:	68fb      	ldr	r3, [r7, #12]
 801bdc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bdcc:	461a      	mov	r2, r3
 801bdce:	2300      	movs	r3, #0
 801bdd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801bdd2:	68fb      	ldr	r3, [r7, #12]
 801bdd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bdd8:	691b      	ldr	r3, [r3, #16]
 801bdda:	68fa      	ldr	r2, [r7, #12]
 801bddc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bde0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801bde4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801bde6:	68fb      	ldr	r3, [r7, #12]
 801bde8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801bdec:	691b      	ldr	r3, [r3, #16]
 801bdee:	68fa      	ldr	r2, [r7, #12]
 801bdf0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801bdf4:	f043 0318 	orr.w	r3, r3, #24
 801bdf8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801bdfa:	68fb      	ldr	r3, [r7, #12]
 801bdfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801be00:	691b      	ldr	r3, [r3, #16]
 801be02:	68fa      	ldr	r2, [r7, #12]
 801be04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801be08:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801be0c:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 801be0e:	2300      	movs	r3, #0
}
 801be10:	4618      	mov	r0, r3
 801be12:	3714      	adds	r7, #20
 801be14:	46bd      	mov	sp, r7
 801be16:	f85d 7b04 	ldr.w	r7, [sp], #4
 801be1a:	4770      	bx	lr
 801be1c:	4f54300a 	.word	0x4f54300a

0801be20 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801be20:	b480      	push	{r7}
 801be22:	b085      	sub	sp, #20
 801be24:	af00      	add	r7, sp, #0
 801be26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801be28:	2300      	movs	r3, #0
 801be2a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801be2c:	68fb      	ldr	r3, [r7, #12]
 801be2e:	3301      	adds	r3, #1
 801be30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801be32:	68fb      	ldr	r3, [r7, #12]
 801be34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801be38:	d901      	bls.n	801be3e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801be3a:	2303      	movs	r3, #3
 801be3c:	e01b      	b.n	801be76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801be3e:	687b      	ldr	r3, [r7, #4]
 801be40:	691b      	ldr	r3, [r3, #16]
 801be42:	2b00      	cmp	r3, #0
 801be44:	daf2      	bge.n	801be2c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801be46:	2300      	movs	r3, #0
 801be48:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801be4a:	687b      	ldr	r3, [r7, #4]
 801be4c:	691b      	ldr	r3, [r3, #16]
 801be4e:	f043 0201 	orr.w	r2, r3, #1
 801be52:	687b      	ldr	r3, [r7, #4]
 801be54:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801be56:	68fb      	ldr	r3, [r7, #12]
 801be58:	3301      	adds	r3, #1
 801be5a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801be5c:	68fb      	ldr	r3, [r7, #12]
 801be5e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801be62:	d901      	bls.n	801be68 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801be64:	2303      	movs	r3, #3
 801be66:	e006      	b.n	801be76 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801be68:	687b      	ldr	r3, [r7, #4]
 801be6a:	691b      	ldr	r3, [r3, #16]
 801be6c:	f003 0301 	and.w	r3, r3, #1
 801be70:	2b01      	cmp	r3, #1
 801be72:	d0f0      	beq.n	801be56 <USB_CoreReset+0x36>

  return HAL_OK;
 801be74:	2300      	movs	r3, #0
}
 801be76:	4618      	mov	r0, r3
 801be78:	3714      	adds	r7, #20
 801be7a:	46bd      	mov	sp, r7
 801be7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801be80:	4770      	bx	lr
	...

0801be84 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801be84:	b580      	push	{r7, lr}
 801be86:	b084      	sub	sp, #16
 801be88:	af00      	add	r7, sp, #0
 801be8a:	6078      	str	r0, [r7, #4]
 801be8c:	460b      	mov	r3, r1
 801be8e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801be90:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801be94:	f002 fdba 	bl	801ea0c <USBD_static_malloc>
 801be98:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801be9a:	68fb      	ldr	r3, [r7, #12]
 801be9c:	2b00      	cmp	r3, #0
 801be9e:	d109      	bne.n	801beb4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801bea0:	687b      	ldr	r3, [r7, #4]
 801bea2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bea6:	687b      	ldr	r3, [r7, #4]
 801bea8:	32b0      	adds	r2, #176	@ 0xb0
 801beaa:	2100      	movs	r1, #0
 801beac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801beb0:	2302      	movs	r3, #2
 801beb2:	e0d4      	b.n	801c05e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801beb4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 801beb8:	2100      	movs	r1, #0
 801beba:	68f8      	ldr	r0, [r7, #12]
 801bebc:	f015 ff90 	bl	8031de0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801bec0:	687b      	ldr	r3, [r7, #4]
 801bec2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bec6:	687b      	ldr	r3, [r7, #4]
 801bec8:	32b0      	adds	r2, #176	@ 0xb0
 801beca:	68f9      	ldr	r1, [r7, #12]
 801becc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801bed0:	687b      	ldr	r3, [r7, #4]
 801bed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bed6:	687b      	ldr	r3, [r7, #4]
 801bed8:	32b0      	adds	r2, #176	@ 0xb0
 801beda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801bede:	687b      	ldr	r3, [r7, #4]
 801bee0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801bee4:	687b      	ldr	r3, [r7, #4]
 801bee6:	7c1b      	ldrb	r3, [r3, #16]
 801bee8:	2b00      	cmp	r3, #0
 801beea:	d138      	bne.n	801bf5e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801beec:	4b5e      	ldr	r3, [pc, #376]	@ (801c068 <USBD_CDC_Init+0x1e4>)
 801beee:	7819      	ldrb	r1, [r3, #0]
 801bef0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801bef4:	2202      	movs	r2, #2
 801bef6:	6878      	ldr	r0, [r7, #4]
 801bef8:	f002 fb74 	bl	801e5e4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801befc:	4b5a      	ldr	r3, [pc, #360]	@ (801c068 <USBD_CDC_Init+0x1e4>)
 801befe:	781b      	ldrb	r3, [r3, #0]
 801bf00:	f003 020f 	and.w	r2, r3, #15
 801bf04:	6879      	ldr	r1, [r7, #4]
 801bf06:	4613      	mov	r3, r2
 801bf08:	009b      	lsls	r3, r3, #2
 801bf0a:	4413      	add	r3, r2
 801bf0c:	009b      	lsls	r3, r3, #2
 801bf0e:	440b      	add	r3, r1
 801bf10:	3324      	adds	r3, #36	@ 0x24
 801bf12:	2201      	movs	r2, #1
 801bf14:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801bf16:	4b55      	ldr	r3, [pc, #340]	@ (801c06c <USBD_CDC_Init+0x1e8>)
 801bf18:	7819      	ldrb	r1, [r3, #0]
 801bf1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801bf1e:	2202      	movs	r2, #2
 801bf20:	6878      	ldr	r0, [r7, #4]
 801bf22:	f002 fb5f 	bl	801e5e4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801bf26:	4b51      	ldr	r3, [pc, #324]	@ (801c06c <USBD_CDC_Init+0x1e8>)
 801bf28:	781b      	ldrb	r3, [r3, #0]
 801bf2a:	f003 020f 	and.w	r2, r3, #15
 801bf2e:	6879      	ldr	r1, [r7, #4]
 801bf30:	4613      	mov	r3, r2
 801bf32:	009b      	lsls	r3, r3, #2
 801bf34:	4413      	add	r3, r2
 801bf36:	009b      	lsls	r3, r3, #2
 801bf38:	440b      	add	r3, r1
 801bf3a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801bf3e:	2201      	movs	r2, #1
 801bf40:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801bf42:	4b4b      	ldr	r3, [pc, #300]	@ (801c070 <USBD_CDC_Init+0x1ec>)
 801bf44:	781b      	ldrb	r3, [r3, #0]
 801bf46:	f003 020f 	and.w	r2, r3, #15
 801bf4a:	6879      	ldr	r1, [r7, #4]
 801bf4c:	4613      	mov	r3, r2
 801bf4e:	009b      	lsls	r3, r3, #2
 801bf50:	4413      	add	r3, r2
 801bf52:	009b      	lsls	r3, r3, #2
 801bf54:	440b      	add	r3, r1
 801bf56:	3326      	adds	r3, #38	@ 0x26
 801bf58:	2210      	movs	r2, #16
 801bf5a:	801a      	strh	r2, [r3, #0]
 801bf5c:	e035      	b.n	801bfca <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801bf5e:	4b42      	ldr	r3, [pc, #264]	@ (801c068 <USBD_CDC_Init+0x1e4>)
 801bf60:	7819      	ldrb	r1, [r3, #0]
 801bf62:	2340      	movs	r3, #64	@ 0x40
 801bf64:	2202      	movs	r2, #2
 801bf66:	6878      	ldr	r0, [r7, #4]
 801bf68:	f002 fb3c 	bl	801e5e4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801bf6c:	4b3e      	ldr	r3, [pc, #248]	@ (801c068 <USBD_CDC_Init+0x1e4>)
 801bf6e:	781b      	ldrb	r3, [r3, #0]
 801bf70:	f003 020f 	and.w	r2, r3, #15
 801bf74:	6879      	ldr	r1, [r7, #4]
 801bf76:	4613      	mov	r3, r2
 801bf78:	009b      	lsls	r3, r3, #2
 801bf7a:	4413      	add	r3, r2
 801bf7c:	009b      	lsls	r3, r3, #2
 801bf7e:	440b      	add	r3, r1
 801bf80:	3324      	adds	r3, #36	@ 0x24
 801bf82:	2201      	movs	r2, #1
 801bf84:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801bf86:	4b39      	ldr	r3, [pc, #228]	@ (801c06c <USBD_CDC_Init+0x1e8>)
 801bf88:	7819      	ldrb	r1, [r3, #0]
 801bf8a:	2340      	movs	r3, #64	@ 0x40
 801bf8c:	2202      	movs	r2, #2
 801bf8e:	6878      	ldr	r0, [r7, #4]
 801bf90:	f002 fb28 	bl	801e5e4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801bf94:	4b35      	ldr	r3, [pc, #212]	@ (801c06c <USBD_CDC_Init+0x1e8>)
 801bf96:	781b      	ldrb	r3, [r3, #0]
 801bf98:	f003 020f 	and.w	r2, r3, #15
 801bf9c:	6879      	ldr	r1, [r7, #4]
 801bf9e:	4613      	mov	r3, r2
 801bfa0:	009b      	lsls	r3, r3, #2
 801bfa2:	4413      	add	r3, r2
 801bfa4:	009b      	lsls	r3, r3, #2
 801bfa6:	440b      	add	r3, r1
 801bfa8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801bfac:	2201      	movs	r2, #1
 801bfae:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801bfb0:	4b2f      	ldr	r3, [pc, #188]	@ (801c070 <USBD_CDC_Init+0x1ec>)
 801bfb2:	781b      	ldrb	r3, [r3, #0]
 801bfb4:	f003 020f 	and.w	r2, r3, #15
 801bfb8:	6879      	ldr	r1, [r7, #4]
 801bfba:	4613      	mov	r3, r2
 801bfbc:	009b      	lsls	r3, r3, #2
 801bfbe:	4413      	add	r3, r2
 801bfc0:	009b      	lsls	r3, r3, #2
 801bfc2:	440b      	add	r3, r1
 801bfc4:	3326      	adds	r3, #38	@ 0x26
 801bfc6:	2210      	movs	r2, #16
 801bfc8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801bfca:	4b29      	ldr	r3, [pc, #164]	@ (801c070 <USBD_CDC_Init+0x1ec>)
 801bfcc:	7819      	ldrb	r1, [r3, #0]
 801bfce:	2308      	movs	r3, #8
 801bfd0:	2203      	movs	r2, #3
 801bfd2:	6878      	ldr	r0, [r7, #4]
 801bfd4:	f002 fb06 	bl	801e5e4 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801bfd8:	4b25      	ldr	r3, [pc, #148]	@ (801c070 <USBD_CDC_Init+0x1ec>)
 801bfda:	781b      	ldrb	r3, [r3, #0]
 801bfdc:	f003 020f 	and.w	r2, r3, #15
 801bfe0:	6879      	ldr	r1, [r7, #4]
 801bfe2:	4613      	mov	r3, r2
 801bfe4:	009b      	lsls	r3, r3, #2
 801bfe6:	4413      	add	r3, r2
 801bfe8:	009b      	lsls	r3, r3, #2
 801bfea:	440b      	add	r3, r1
 801bfec:	3324      	adds	r3, #36	@ 0x24
 801bfee:	2201      	movs	r2, #1
 801bff0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801bff2:	68fb      	ldr	r3, [r7, #12]
 801bff4:	2200      	movs	r2, #0
 801bff6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801bffa:	687b      	ldr	r3, [r7, #4]
 801bffc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c000:	687a      	ldr	r2, [r7, #4]
 801c002:	33b0      	adds	r3, #176	@ 0xb0
 801c004:	009b      	lsls	r3, r3, #2
 801c006:	4413      	add	r3, r2
 801c008:	685b      	ldr	r3, [r3, #4]
 801c00a:	681b      	ldr	r3, [r3, #0]
 801c00c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801c00e:	68fb      	ldr	r3, [r7, #12]
 801c010:	2200      	movs	r2, #0
 801c012:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801c016:	68fb      	ldr	r3, [r7, #12]
 801c018:	2200      	movs	r2, #0
 801c01a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801c01e:	68fb      	ldr	r3, [r7, #12]
 801c020:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 801c024:	2b00      	cmp	r3, #0
 801c026:	d101      	bne.n	801c02c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801c028:	2302      	movs	r3, #2
 801c02a:	e018      	b.n	801c05e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c02c:	687b      	ldr	r3, [r7, #4]
 801c02e:	7c1b      	ldrb	r3, [r3, #16]
 801c030:	2b00      	cmp	r3, #0
 801c032:	d10a      	bne.n	801c04a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c034:	4b0d      	ldr	r3, [pc, #52]	@ (801c06c <USBD_CDC_Init+0x1e8>)
 801c036:	7819      	ldrb	r1, [r3, #0]
 801c038:	68fb      	ldr	r3, [r7, #12]
 801c03a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c03e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801c042:	6878      	ldr	r0, [r7, #4]
 801c044:	f002 fc48 	bl	801e8d8 <USBD_LL_PrepareReceive>
 801c048:	e008      	b.n	801c05c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c04a:	4b08      	ldr	r3, [pc, #32]	@ (801c06c <USBD_CDC_Init+0x1e8>)
 801c04c:	7819      	ldrb	r1, [r3, #0]
 801c04e:	68fb      	ldr	r3, [r7, #12]
 801c050:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c054:	2340      	movs	r3, #64	@ 0x40
 801c056:	6878      	ldr	r0, [r7, #4]
 801c058:	f002 fc3e 	bl	801e8d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801c05c:	2300      	movs	r3, #0
}
 801c05e:	4618      	mov	r0, r3
 801c060:	3710      	adds	r7, #16
 801c062:	46bd      	mov	sp, r7
 801c064:	bd80      	pop	{r7, pc}
 801c066:	bf00      	nop
 801c068:	20000093 	.word	0x20000093
 801c06c:	20000094 	.word	0x20000094
 801c070:	20000095 	.word	0x20000095

0801c074 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c074:	b580      	push	{r7, lr}
 801c076:	b082      	sub	sp, #8
 801c078:	af00      	add	r7, sp, #0
 801c07a:	6078      	str	r0, [r7, #4]
 801c07c:	460b      	mov	r3, r1
 801c07e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801c080:	4b3a      	ldr	r3, [pc, #232]	@ (801c16c <USBD_CDC_DeInit+0xf8>)
 801c082:	781b      	ldrb	r3, [r3, #0]
 801c084:	4619      	mov	r1, r3
 801c086:	6878      	ldr	r0, [r7, #4]
 801c088:	f002 faea 	bl	801e660 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801c08c:	4b37      	ldr	r3, [pc, #220]	@ (801c16c <USBD_CDC_DeInit+0xf8>)
 801c08e:	781b      	ldrb	r3, [r3, #0]
 801c090:	f003 020f 	and.w	r2, r3, #15
 801c094:	6879      	ldr	r1, [r7, #4]
 801c096:	4613      	mov	r3, r2
 801c098:	009b      	lsls	r3, r3, #2
 801c09a:	4413      	add	r3, r2
 801c09c:	009b      	lsls	r3, r3, #2
 801c09e:	440b      	add	r3, r1
 801c0a0:	3324      	adds	r3, #36	@ 0x24
 801c0a2:	2200      	movs	r2, #0
 801c0a4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801c0a6:	4b32      	ldr	r3, [pc, #200]	@ (801c170 <USBD_CDC_DeInit+0xfc>)
 801c0a8:	781b      	ldrb	r3, [r3, #0]
 801c0aa:	4619      	mov	r1, r3
 801c0ac:	6878      	ldr	r0, [r7, #4]
 801c0ae:	f002 fad7 	bl	801e660 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801c0b2:	4b2f      	ldr	r3, [pc, #188]	@ (801c170 <USBD_CDC_DeInit+0xfc>)
 801c0b4:	781b      	ldrb	r3, [r3, #0]
 801c0b6:	f003 020f 	and.w	r2, r3, #15
 801c0ba:	6879      	ldr	r1, [r7, #4]
 801c0bc:	4613      	mov	r3, r2
 801c0be:	009b      	lsls	r3, r3, #2
 801c0c0:	4413      	add	r3, r2
 801c0c2:	009b      	lsls	r3, r3, #2
 801c0c4:	440b      	add	r3, r1
 801c0c6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801c0ca:	2200      	movs	r2, #0
 801c0cc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801c0ce:	4b29      	ldr	r3, [pc, #164]	@ (801c174 <USBD_CDC_DeInit+0x100>)
 801c0d0:	781b      	ldrb	r3, [r3, #0]
 801c0d2:	4619      	mov	r1, r3
 801c0d4:	6878      	ldr	r0, [r7, #4]
 801c0d6:	f002 fac3 	bl	801e660 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801c0da:	4b26      	ldr	r3, [pc, #152]	@ (801c174 <USBD_CDC_DeInit+0x100>)
 801c0dc:	781b      	ldrb	r3, [r3, #0]
 801c0de:	f003 020f 	and.w	r2, r3, #15
 801c0e2:	6879      	ldr	r1, [r7, #4]
 801c0e4:	4613      	mov	r3, r2
 801c0e6:	009b      	lsls	r3, r3, #2
 801c0e8:	4413      	add	r3, r2
 801c0ea:	009b      	lsls	r3, r3, #2
 801c0ec:	440b      	add	r3, r1
 801c0ee:	3324      	adds	r3, #36	@ 0x24
 801c0f0:	2200      	movs	r2, #0
 801c0f2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801c0f4:	4b1f      	ldr	r3, [pc, #124]	@ (801c174 <USBD_CDC_DeInit+0x100>)
 801c0f6:	781b      	ldrb	r3, [r3, #0]
 801c0f8:	f003 020f 	and.w	r2, r3, #15
 801c0fc:	6879      	ldr	r1, [r7, #4]
 801c0fe:	4613      	mov	r3, r2
 801c100:	009b      	lsls	r3, r3, #2
 801c102:	4413      	add	r3, r2
 801c104:	009b      	lsls	r3, r3, #2
 801c106:	440b      	add	r3, r1
 801c108:	3326      	adds	r3, #38	@ 0x26
 801c10a:	2200      	movs	r2, #0
 801c10c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c114:	687b      	ldr	r3, [r7, #4]
 801c116:	32b0      	adds	r2, #176	@ 0xb0
 801c118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d01f      	beq.n	801c160 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c126:	687a      	ldr	r2, [r7, #4]
 801c128:	33b0      	adds	r3, #176	@ 0xb0
 801c12a:	009b      	lsls	r3, r3, #2
 801c12c:	4413      	add	r3, r2
 801c12e:	685b      	ldr	r3, [r3, #4]
 801c130:	685b      	ldr	r3, [r3, #4]
 801c132:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801c134:	687b      	ldr	r3, [r7, #4]
 801c136:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c13a:	687b      	ldr	r3, [r7, #4]
 801c13c:	32b0      	adds	r2, #176	@ 0xb0
 801c13e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c142:	4618      	mov	r0, r3
 801c144:	f002 fc70 	bl	801ea28 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801c148:	687b      	ldr	r3, [r7, #4]
 801c14a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c14e:	687b      	ldr	r3, [r7, #4]
 801c150:	32b0      	adds	r2, #176	@ 0xb0
 801c152:	2100      	movs	r1, #0
 801c154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801c158:	687b      	ldr	r3, [r7, #4]
 801c15a:	2200      	movs	r2, #0
 801c15c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801c160:	2300      	movs	r3, #0
}
 801c162:	4618      	mov	r0, r3
 801c164:	3708      	adds	r7, #8
 801c166:	46bd      	mov	sp, r7
 801c168:	bd80      	pop	{r7, pc}
 801c16a:	bf00      	nop
 801c16c:	20000093 	.word	0x20000093
 801c170:	20000094 	.word	0x20000094
 801c174:	20000095 	.word	0x20000095

0801c178 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801c178:	b580      	push	{r7, lr}
 801c17a:	b086      	sub	sp, #24
 801c17c:	af00      	add	r7, sp, #0
 801c17e:	6078      	str	r0, [r7, #4]
 801c180:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c182:	687b      	ldr	r3, [r7, #4]
 801c184:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c188:	687b      	ldr	r3, [r7, #4]
 801c18a:	32b0      	adds	r2, #176	@ 0xb0
 801c18c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c190:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801c192:	2300      	movs	r3, #0
 801c194:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801c196:	2300      	movs	r3, #0
 801c198:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801c19a:	2300      	movs	r3, #0
 801c19c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801c19e:	693b      	ldr	r3, [r7, #16]
 801c1a0:	2b00      	cmp	r3, #0
 801c1a2:	d101      	bne.n	801c1a8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801c1a4:	2303      	movs	r3, #3
 801c1a6:	e0bf      	b.n	801c328 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801c1a8:	683b      	ldr	r3, [r7, #0]
 801c1aa:	781b      	ldrb	r3, [r3, #0]
 801c1ac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801c1b0:	2b00      	cmp	r3, #0
 801c1b2:	d050      	beq.n	801c256 <USBD_CDC_Setup+0xde>
 801c1b4:	2b20      	cmp	r3, #32
 801c1b6:	f040 80af 	bne.w	801c318 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801c1ba:	683b      	ldr	r3, [r7, #0]
 801c1bc:	88db      	ldrh	r3, [r3, #6]
 801c1be:	2b00      	cmp	r3, #0
 801c1c0:	d03a      	beq.n	801c238 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801c1c2:	683b      	ldr	r3, [r7, #0]
 801c1c4:	781b      	ldrb	r3, [r3, #0]
 801c1c6:	b25b      	sxtb	r3, r3
 801c1c8:	2b00      	cmp	r3, #0
 801c1ca:	da1b      	bge.n	801c204 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801c1cc:	687b      	ldr	r3, [r7, #4]
 801c1ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c1d2:	687a      	ldr	r2, [r7, #4]
 801c1d4:	33b0      	adds	r3, #176	@ 0xb0
 801c1d6:	009b      	lsls	r3, r3, #2
 801c1d8:	4413      	add	r3, r2
 801c1da:	685b      	ldr	r3, [r3, #4]
 801c1dc:	689b      	ldr	r3, [r3, #8]
 801c1de:	683a      	ldr	r2, [r7, #0]
 801c1e0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801c1e2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801c1e4:	683a      	ldr	r2, [r7, #0]
 801c1e6:	88d2      	ldrh	r2, [r2, #6]
 801c1e8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801c1ea:	683b      	ldr	r3, [r7, #0]
 801c1ec:	88db      	ldrh	r3, [r3, #6]
 801c1ee:	2b07      	cmp	r3, #7
 801c1f0:	bf28      	it	cs
 801c1f2:	2307      	movcs	r3, #7
 801c1f4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801c1f6:	693b      	ldr	r3, [r7, #16]
 801c1f8:	89fa      	ldrh	r2, [r7, #14]
 801c1fa:	4619      	mov	r1, r3
 801c1fc:	6878      	ldr	r0, [r7, #4]
 801c1fe:	f001 fd7d 	bl	801dcfc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801c202:	e090      	b.n	801c326 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801c204:	683b      	ldr	r3, [r7, #0]
 801c206:	785a      	ldrb	r2, [r3, #1]
 801c208:	693b      	ldr	r3, [r7, #16]
 801c20a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801c20e:	683b      	ldr	r3, [r7, #0]
 801c210:	88db      	ldrh	r3, [r3, #6]
 801c212:	2b3f      	cmp	r3, #63	@ 0x3f
 801c214:	d803      	bhi.n	801c21e <USBD_CDC_Setup+0xa6>
 801c216:	683b      	ldr	r3, [r7, #0]
 801c218:	88db      	ldrh	r3, [r3, #6]
 801c21a:	b2da      	uxtb	r2, r3
 801c21c:	e000      	b.n	801c220 <USBD_CDC_Setup+0xa8>
 801c21e:	2240      	movs	r2, #64	@ 0x40
 801c220:	693b      	ldr	r3, [r7, #16]
 801c222:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801c226:	6939      	ldr	r1, [r7, #16]
 801c228:	693b      	ldr	r3, [r7, #16]
 801c22a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801c22e:	461a      	mov	r2, r3
 801c230:	6878      	ldr	r0, [r7, #4]
 801c232:	f001 fd8f 	bl	801dd54 <USBD_CtlPrepareRx>
      break;
 801c236:	e076      	b.n	801c326 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801c238:	687b      	ldr	r3, [r7, #4]
 801c23a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c23e:	687a      	ldr	r2, [r7, #4]
 801c240:	33b0      	adds	r3, #176	@ 0xb0
 801c242:	009b      	lsls	r3, r3, #2
 801c244:	4413      	add	r3, r2
 801c246:	685b      	ldr	r3, [r3, #4]
 801c248:	689b      	ldr	r3, [r3, #8]
 801c24a:	683a      	ldr	r2, [r7, #0]
 801c24c:	7850      	ldrb	r0, [r2, #1]
 801c24e:	2200      	movs	r2, #0
 801c250:	6839      	ldr	r1, [r7, #0]
 801c252:	4798      	blx	r3
      break;
 801c254:	e067      	b.n	801c326 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801c256:	683b      	ldr	r3, [r7, #0]
 801c258:	785b      	ldrb	r3, [r3, #1]
 801c25a:	2b0b      	cmp	r3, #11
 801c25c:	d851      	bhi.n	801c302 <USBD_CDC_Setup+0x18a>
 801c25e:	a201      	add	r2, pc, #4	@ (adr r2, 801c264 <USBD_CDC_Setup+0xec>)
 801c260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c264:	0801c295 	.word	0x0801c295
 801c268:	0801c311 	.word	0x0801c311
 801c26c:	0801c303 	.word	0x0801c303
 801c270:	0801c303 	.word	0x0801c303
 801c274:	0801c303 	.word	0x0801c303
 801c278:	0801c303 	.word	0x0801c303
 801c27c:	0801c303 	.word	0x0801c303
 801c280:	0801c303 	.word	0x0801c303
 801c284:	0801c303 	.word	0x0801c303
 801c288:	0801c303 	.word	0x0801c303
 801c28c:	0801c2bf 	.word	0x0801c2bf
 801c290:	0801c2e9 	.word	0x0801c2e9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c294:	687b      	ldr	r3, [r7, #4]
 801c296:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c29a:	b2db      	uxtb	r3, r3
 801c29c:	2b03      	cmp	r3, #3
 801c29e:	d107      	bne.n	801c2b0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801c2a0:	f107 030a 	add.w	r3, r7, #10
 801c2a4:	2202      	movs	r2, #2
 801c2a6:	4619      	mov	r1, r3
 801c2a8:	6878      	ldr	r0, [r7, #4]
 801c2aa:	f001 fd27 	bl	801dcfc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801c2ae:	e032      	b.n	801c316 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801c2b0:	6839      	ldr	r1, [r7, #0]
 801c2b2:	6878      	ldr	r0, [r7, #4]
 801c2b4:	f001 fca5 	bl	801dc02 <USBD_CtlError>
            ret = USBD_FAIL;
 801c2b8:	2303      	movs	r3, #3
 801c2ba:	75fb      	strb	r3, [r7, #23]
          break;
 801c2bc:	e02b      	b.n	801c316 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c2be:	687b      	ldr	r3, [r7, #4]
 801c2c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c2c4:	b2db      	uxtb	r3, r3
 801c2c6:	2b03      	cmp	r3, #3
 801c2c8:	d107      	bne.n	801c2da <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801c2ca:	f107 030d 	add.w	r3, r7, #13
 801c2ce:	2201      	movs	r2, #1
 801c2d0:	4619      	mov	r1, r3
 801c2d2:	6878      	ldr	r0, [r7, #4]
 801c2d4:	f001 fd12 	bl	801dcfc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801c2d8:	e01d      	b.n	801c316 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801c2da:	6839      	ldr	r1, [r7, #0]
 801c2dc:	6878      	ldr	r0, [r7, #4]
 801c2de:	f001 fc90 	bl	801dc02 <USBD_CtlError>
            ret = USBD_FAIL;
 801c2e2:	2303      	movs	r3, #3
 801c2e4:	75fb      	strb	r3, [r7, #23]
          break;
 801c2e6:	e016      	b.n	801c316 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801c2e8:	687b      	ldr	r3, [r7, #4]
 801c2ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c2ee:	b2db      	uxtb	r3, r3
 801c2f0:	2b03      	cmp	r3, #3
 801c2f2:	d00f      	beq.n	801c314 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801c2f4:	6839      	ldr	r1, [r7, #0]
 801c2f6:	6878      	ldr	r0, [r7, #4]
 801c2f8:	f001 fc83 	bl	801dc02 <USBD_CtlError>
            ret = USBD_FAIL;
 801c2fc:	2303      	movs	r3, #3
 801c2fe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801c300:	e008      	b.n	801c314 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801c302:	6839      	ldr	r1, [r7, #0]
 801c304:	6878      	ldr	r0, [r7, #4]
 801c306:	f001 fc7c 	bl	801dc02 <USBD_CtlError>
          ret = USBD_FAIL;
 801c30a:	2303      	movs	r3, #3
 801c30c:	75fb      	strb	r3, [r7, #23]
          break;
 801c30e:	e002      	b.n	801c316 <USBD_CDC_Setup+0x19e>
          break;
 801c310:	bf00      	nop
 801c312:	e008      	b.n	801c326 <USBD_CDC_Setup+0x1ae>
          break;
 801c314:	bf00      	nop
      }
      break;
 801c316:	e006      	b.n	801c326 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801c318:	6839      	ldr	r1, [r7, #0]
 801c31a:	6878      	ldr	r0, [r7, #4]
 801c31c:	f001 fc71 	bl	801dc02 <USBD_CtlError>
      ret = USBD_FAIL;
 801c320:	2303      	movs	r3, #3
 801c322:	75fb      	strb	r3, [r7, #23]
      break;
 801c324:	bf00      	nop
  }

  return (uint8_t)ret;
 801c326:	7dfb      	ldrb	r3, [r7, #23]
}
 801c328:	4618      	mov	r0, r3
 801c32a:	3718      	adds	r7, #24
 801c32c:	46bd      	mov	sp, r7
 801c32e:	bd80      	pop	{r7, pc}

0801c330 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801c330:	b580      	push	{r7, lr}
 801c332:	b084      	sub	sp, #16
 801c334:	af00      	add	r7, sp, #0
 801c336:	6078      	str	r0, [r7, #4]
 801c338:	460b      	mov	r3, r1
 801c33a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801c33c:	687b      	ldr	r3, [r7, #4]
 801c33e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801c342:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801c344:	687b      	ldr	r3, [r7, #4]
 801c346:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c34a:	687b      	ldr	r3, [r7, #4]
 801c34c:	32b0      	adds	r2, #176	@ 0xb0
 801c34e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c352:	2b00      	cmp	r3, #0
 801c354:	d101      	bne.n	801c35a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801c356:	2303      	movs	r3, #3
 801c358:	e065      	b.n	801c426 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c35a:	687b      	ldr	r3, [r7, #4]
 801c35c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c360:	687b      	ldr	r3, [r7, #4]
 801c362:	32b0      	adds	r2, #176	@ 0xb0
 801c364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c368:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801c36a:	78fb      	ldrb	r3, [r7, #3]
 801c36c:	f003 020f 	and.w	r2, r3, #15
 801c370:	6879      	ldr	r1, [r7, #4]
 801c372:	4613      	mov	r3, r2
 801c374:	009b      	lsls	r3, r3, #2
 801c376:	4413      	add	r3, r2
 801c378:	009b      	lsls	r3, r3, #2
 801c37a:	440b      	add	r3, r1
 801c37c:	3318      	adds	r3, #24
 801c37e:	681b      	ldr	r3, [r3, #0]
 801c380:	2b00      	cmp	r3, #0
 801c382:	d02f      	beq.n	801c3e4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801c384:	78fb      	ldrb	r3, [r7, #3]
 801c386:	f003 020f 	and.w	r2, r3, #15
 801c38a:	6879      	ldr	r1, [r7, #4]
 801c38c:	4613      	mov	r3, r2
 801c38e:	009b      	lsls	r3, r3, #2
 801c390:	4413      	add	r3, r2
 801c392:	009b      	lsls	r3, r3, #2
 801c394:	440b      	add	r3, r1
 801c396:	3318      	adds	r3, #24
 801c398:	681a      	ldr	r2, [r3, #0]
 801c39a:	78fb      	ldrb	r3, [r7, #3]
 801c39c:	f003 010f 	and.w	r1, r3, #15
 801c3a0:	68f8      	ldr	r0, [r7, #12]
 801c3a2:	460b      	mov	r3, r1
 801c3a4:	00db      	lsls	r3, r3, #3
 801c3a6:	440b      	add	r3, r1
 801c3a8:	009b      	lsls	r3, r3, #2
 801c3aa:	4403      	add	r3, r0
 801c3ac:	331c      	adds	r3, #28
 801c3ae:	681b      	ldr	r3, [r3, #0]
 801c3b0:	fbb2 f1f3 	udiv	r1, r2, r3
 801c3b4:	fb01 f303 	mul.w	r3, r1, r3
 801c3b8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d112      	bne.n	801c3e4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801c3be:	78fb      	ldrb	r3, [r7, #3]
 801c3c0:	f003 020f 	and.w	r2, r3, #15
 801c3c4:	6879      	ldr	r1, [r7, #4]
 801c3c6:	4613      	mov	r3, r2
 801c3c8:	009b      	lsls	r3, r3, #2
 801c3ca:	4413      	add	r3, r2
 801c3cc:	009b      	lsls	r3, r3, #2
 801c3ce:	440b      	add	r3, r1
 801c3d0:	3318      	adds	r3, #24
 801c3d2:	2200      	movs	r2, #0
 801c3d4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801c3d6:	78f9      	ldrb	r1, [r7, #3]
 801c3d8:	2300      	movs	r3, #0
 801c3da:	2200      	movs	r2, #0
 801c3dc:	6878      	ldr	r0, [r7, #4]
 801c3de:	f002 fa43 	bl	801e868 <USBD_LL_Transmit>
 801c3e2:	e01f      	b.n	801c424 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801c3e4:	68bb      	ldr	r3, [r7, #8]
 801c3e6:	2200      	movs	r2, #0
 801c3e8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801c3ec:	687b      	ldr	r3, [r7, #4]
 801c3ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c3f2:	687a      	ldr	r2, [r7, #4]
 801c3f4:	33b0      	adds	r3, #176	@ 0xb0
 801c3f6:	009b      	lsls	r3, r3, #2
 801c3f8:	4413      	add	r3, r2
 801c3fa:	685b      	ldr	r3, [r3, #4]
 801c3fc:	691b      	ldr	r3, [r3, #16]
 801c3fe:	2b00      	cmp	r3, #0
 801c400:	d010      	beq.n	801c424 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801c402:	687b      	ldr	r3, [r7, #4]
 801c404:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c408:	687a      	ldr	r2, [r7, #4]
 801c40a:	33b0      	adds	r3, #176	@ 0xb0
 801c40c:	009b      	lsls	r3, r3, #2
 801c40e:	4413      	add	r3, r2
 801c410:	685b      	ldr	r3, [r3, #4]
 801c412:	691b      	ldr	r3, [r3, #16]
 801c414:	68ba      	ldr	r2, [r7, #8]
 801c416:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801c41a:	68ba      	ldr	r2, [r7, #8]
 801c41c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801c420:	78fa      	ldrb	r2, [r7, #3]
 801c422:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801c424:	2300      	movs	r3, #0
}
 801c426:	4618      	mov	r0, r3
 801c428:	3710      	adds	r7, #16
 801c42a:	46bd      	mov	sp, r7
 801c42c:	bd80      	pop	{r7, pc}

0801c42e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801c42e:	b580      	push	{r7, lr}
 801c430:	b084      	sub	sp, #16
 801c432:	af00      	add	r7, sp, #0
 801c434:	6078      	str	r0, [r7, #4]
 801c436:	460b      	mov	r3, r1
 801c438:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c43a:	687b      	ldr	r3, [r7, #4]
 801c43c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c440:	687b      	ldr	r3, [r7, #4]
 801c442:	32b0      	adds	r2, #176	@ 0xb0
 801c444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c448:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801c44a:	687b      	ldr	r3, [r7, #4]
 801c44c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c450:	687b      	ldr	r3, [r7, #4]
 801c452:	32b0      	adds	r2, #176	@ 0xb0
 801c454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c458:	2b00      	cmp	r3, #0
 801c45a:	d101      	bne.n	801c460 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801c45c:	2303      	movs	r3, #3
 801c45e:	e01a      	b.n	801c496 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801c460:	78fb      	ldrb	r3, [r7, #3]
 801c462:	4619      	mov	r1, r3
 801c464:	6878      	ldr	r0, [r7, #4]
 801c466:	f002 fa6f 	bl	801e948 <USBD_LL_GetRxDataSize>
 801c46a:	4602      	mov	r2, r0
 801c46c:	68fb      	ldr	r3, [r7, #12]
 801c46e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801c472:	687b      	ldr	r3, [r7, #4]
 801c474:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c478:	687a      	ldr	r2, [r7, #4]
 801c47a:	33b0      	adds	r3, #176	@ 0xb0
 801c47c:	009b      	lsls	r3, r3, #2
 801c47e:	4413      	add	r3, r2
 801c480:	685b      	ldr	r3, [r3, #4]
 801c482:	68db      	ldr	r3, [r3, #12]
 801c484:	68fa      	ldr	r2, [r7, #12]
 801c486:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801c48a:	68fa      	ldr	r2, [r7, #12]
 801c48c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801c490:	4611      	mov	r1, r2
 801c492:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801c494:	2300      	movs	r3, #0
}
 801c496:	4618      	mov	r0, r3
 801c498:	3710      	adds	r7, #16
 801c49a:	46bd      	mov	sp, r7
 801c49c:	bd80      	pop	{r7, pc}

0801c49e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801c49e:	b580      	push	{r7, lr}
 801c4a0:	b084      	sub	sp, #16
 801c4a2:	af00      	add	r7, sp, #0
 801c4a4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c4a6:	687b      	ldr	r3, [r7, #4]
 801c4a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c4ac:	687b      	ldr	r3, [r7, #4]
 801c4ae:	32b0      	adds	r2, #176	@ 0xb0
 801c4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c4b4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801c4b6:	68fb      	ldr	r3, [r7, #12]
 801c4b8:	2b00      	cmp	r3, #0
 801c4ba:	d101      	bne.n	801c4c0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801c4bc:	2303      	movs	r3, #3
 801c4be:	e024      	b.n	801c50a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c4c6:	687a      	ldr	r2, [r7, #4]
 801c4c8:	33b0      	adds	r3, #176	@ 0xb0
 801c4ca:	009b      	lsls	r3, r3, #2
 801c4cc:	4413      	add	r3, r2
 801c4ce:	685b      	ldr	r3, [r3, #4]
 801c4d0:	2b00      	cmp	r3, #0
 801c4d2:	d019      	beq.n	801c508 <USBD_CDC_EP0_RxReady+0x6a>
 801c4d4:	68fb      	ldr	r3, [r7, #12]
 801c4d6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801c4da:	2bff      	cmp	r3, #255	@ 0xff
 801c4dc:	d014      	beq.n	801c508 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801c4de:	687b      	ldr	r3, [r7, #4]
 801c4e0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c4e4:	687a      	ldr	r2, [r7, #4]
 801c4e6:	33b0      	adds	r3, #176	@ 0xb0
 801c4e8:	009b      	lsls	r3, r3, #2
 801c4ea:	4413      	add	r3, r2
 801c4ec:	685b      	ldr	r3, [r3, #4]
 801c4ee:	689b      	ldr	r3, [r3, #8]
 801c4f0:	68fa      	ldr	r2, [r7, #12]
 801c4f2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801c4f6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801c4f8:	68fa      	ldr	r2, [r7, #12]
 801c4fa:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801c4fe:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801c500:	68fb      	ldr	r3, [r7, #12]
 801c502:	22ff      	movs	r2, #255	@ 0xff
 801c504:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801c508:	2300      	movs	r3, #0
}
 801c50a:	4618      	mov	r0, r3
 801c50c:	3710      	adds	r7, #16
 801c50e:	46bd      	mov	sp, r7
 801c510:	bd80      	pop	{r7, pc}
	...

0801c514 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801c514:	b580      	push	{r7, lr}
 801c516:	b086      	sub	sp, #24
 801c518:	af00      	add	r7, sp, #0
 801c51a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801c51c:	2182      	movs	r1, #130	@ 0x82
 801c51e:	4818      	ldr	r0, [pc, #96]	@ (801c580 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801c520:	f000 fd0f 	bl	801cf42 <USBD_GetEpDesc>
 801c524:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801c526:	2101      	movs	r1, #1
 801c528:	4815      	ldr	r0, [pc, #84]	@ (801c580 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801c52a:	f000 fd0a 	bl	801cf42 <USBD_GetEpDesc>
 801c52e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801c530:	2181      	movs	r1, #129	@ 0x81
 801c532:	4813      	ldr	r0, [pc, #76]	@ (801c580 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801c534:	f000 fd05 	bl	801cf42 <USBD_GetEpDesc>
 801c538:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801c53a:	697b      	ldr	r3, [r7, #20]
 801c53c:	2b00      	cmp	r3, #0
 801c53e:	d002      	beq.n	801c546 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801c540:	697b      	ldr	r3, [r7, #20]
 801c542:	2210      	movs	r2, #16
 801c544:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801c546:	693b      	ldr	r3, [r7, #16]
 801c548:	2b00      	cmp	r3, #0
 801c54a:	d006      	beq.n	801c55a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801c54c:	693b      	ldr	r3, [r7, #16]
 801c54e:	2200      	movs	r2, #0
 801c550:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c554:	711a      	strb	r2, [r3, #4]
 801c556:	2200      	movs	r2, #0
 801c558:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801c55a:	68fb      	ldr	r3, [r7, #12]
 801c55c:	2b00      	cmp	r3, #0
 801c55e:	d006      	beq.n	801c56e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801c560:	68fb      	ldr	r3, [r7, #12]
 801c562:	2200      	movs	r2, #0
 801c564:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c568:	711a      	strb	r2, [r3, #4]
 801c56a:	2200      	movs	r2, #0
 801c56c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801c56e:	687b      	ldr	r3, [r7, #4]
 801c570:	2243      	movs	r2, #67	@ 0x43
 801c572:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801c574:	4b02      	ldr	r3, [pc, #8]	@ (801c580 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801c576:	4618      	mov	r0, r3
 801c578:	3718      	adds	r7, #24
 801c57a:	46bd      	mov	sp, r7
 801c57c:	bd80      	pop	{r7, pc}
 801c57e:	bf00      	nop
 801c580:	20000050 	.word	0x20000050

0801c584 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801c584:	b580      	push	{r7, lr}
 801c586:	b086      	sub	sp, #24
 801c588:	af00      	add	r7, sp, #0
 801c58a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801c58c:	2182      	movs	r1, #130	@ 0x82
 801c58e:	4818      	ldr	r0, [pc, #96]	@ (801c5f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801c590:	f000 fcd7 	bl	801cf42 <USBD_GetEpDesc>
 801c594:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801c596:	2101      	movs	r1, #1
 801c598:	4815      	ldr	r0, [pc, #84]	@ (801c5f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801c59a:	f000 fcd2 	bl	801cf42 <USBD_GetEpDesc>
 801c59e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801c5a0:	2181      	movs	r1, #129	@ 0x81
 801c5a2:	4813      	ldr	r0, [pc, #76]	@ (801c5f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801c5a4:	f000 fccd 	bl	801cf42 <USBD_GetEpDesc>
 801c5a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801c5aa:	697b      	ldr	r3, [r7, #20]
 801c5ac:	2b00      	cmp	r3, #0
 801c5ae:	d002      	beq.n	801c5b6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 801c5b0:	697b      	ldr	r3, [r7, #20]
 801c5b2:	2210      	movs	r2, #16
 801c5b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801c5b6:	693b      	ldr	r3, [r7, #16]
 801c5b8:	2b00      	cmp	r3, #0
 801c5ba:	d006      	beq.n	801c5ca <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801c5bc:	693b      	ldr	r3, [r7, #16]
 801c5be:	2200      	movs	r2, #0
 801c5c0:	711a      	strb	r2, [r3, #4]
 801c5c2:	2200      	movs	r2, #0
 801c5c4:	f042 0202 	orr.w	r2, r2, #2
 801c5c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801c5ca:	68fb      	ldr	r3, [r7, #12]
 801c5cc:	2b00      	cmp	r3, #0
 801c5ce:	d006      	beq.n	801c5de <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801c5d0:	68fb      	ldr	r3, [r7, #12]
 801c5d2:	2200      	movs	r2, #0
 801c5d4:	711a      	strb	r2, [r3, #4]
 801c5d6:	2200      	movs	r2, #0
 801c5d8:	f042 0202 	orr.w	r2, r2, #2
 801c5dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801c5de:	687b      	ldr	r3, [r7, #4]
 801c5e0:	2243      	movs	r2, #67	@ 0x43
 801c5e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801c5e4:	4b02      	ldr	r3, [pc, #8]	@ (801c5f0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801c5e6:	4618      	mov	r0, r3
 801c5e8:	3718      	adds	r7, #24
 801c5ea:	46bd      	mov	sp, r7
 801c5ec:	bd80      	pop	{r7, pc}
 801c5ee:	bf00      	nop
 801c5f0:	20000050 	.word	0x20000050

0801c5f4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801c5f4:	b580      	push	{r7, lr}
 801c5f6:	b086      	sub	sp, #24
 801c5f8:	af00      	add	r7, sp, #0
 801c5fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801c5fc:	2182      	movs	r1, #130	@ 0x82
 801c5fe:	4818      	ldr	r0, [pc, #96]	@ (801c660 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801c600:	f000 fc9f 	bl	801cf42 <USBD_GetEpDesc>
 801c604:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801c606:	2101      	movs	r1, #1
 801c608:	4815      	ldr	r0, [pc, #84]	@ (801c660 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801c60a:	f000 fc9a 	bl	801cf42 <USBD_GetEpDesc>
 801c60e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801c610:	2181      	movs	r1, #129	@ 0x81
 801c612:	4813      	ldr	r0, [pc, #76]	@ (801c660 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801c614:	f000 fc95 	bl	801cf42 <USBD_GetEpDesc>
 801c618:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801c61a:	697b      	ldr	r3, [r7, #20]
 801c61c:	2b00      	cmp	r3, #0
 801c61e:	d002      	beq.n	801c626 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801c620:	697b      	ldr	r3, [r7, #20]
 801c622:	2210      	movs	r2, #16
 801c624:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801c626:	693b      	ldr	r3, [r7, #16]
 801c628:	2b00      	cmp	r3, #0
 801c62a:	d006      	beq.n	801c63a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801c62c:	693b      	ldr	r3, [r7, #16]
 801c62e:	2200      	movs	r2, #0
 801c630:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c634:	711a      	strb	r2, [r3, #4]
 801c636:	2200      	movs	r2, #0
 801c638:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801c63a:	68fb      	ldr	r3, [r7, #12]
 801c63c:	2b00      	cmp	r3, #0
 801c63e:	d006      	beq.n	801c64e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801c640:	68fb      	ldr	r3, [r7, #12]
 801c642:	2200      	movs	r2, #0
 801c644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c648:	711a      	strb	r2, [r3, #4]
 801c64a:	2200      	movs	r2, #0
 801c64c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801c64e:	687b      	ldr	r3, [r7, #4]
 801c650:	2243      	movs	r2, #67	@ 0x43
 801c652:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801c654:	4b02      	ldr	r3, [pc, #8]	@ (801c660 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801c656:	4618      	mov	r0, r3
 801c658:	3718      	adds	r7, #24
 801c65a:	46bd      	mov	sp, r7
 801c65c:	bd80      	pop	{r7, pc}
 801c65e:	bf00      	nop
 801c660:	20000050 	.word	0x20000050

0801c664 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801c664:	b480      	push	{r7}
 801c666:	b083      	sub	sp, #12
 801c668:	af00      	add	r7, sp, #0
 801c66a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801c66c:	687b      	ldr	r3, [r7, #4]
 801c66e:	220a      	movs	r2, #10
 801c670:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801c672:	4b03      	ldr	r3, [pc, #12]	@ (801c680 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801c674:	4618      	mov	r0, r3
 801c676:	370c      	adds	r7, #12
 801c678:	46bd      	mov	sp, r7
 801c67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c67e:	4770      	bx	lr
 801c680:	2000000c 	.word	0x2000000c

0801c684 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801c684:	b480      	push	{r7}
 801c686:	b083      	sub	sp, #12
 801c688:	af00      	add	r7, sp, #0
 801c68a:	6078      	str	r0, [r7, #4]
 801c68c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801c68e:	683b      	ldr	r3, [r7, #0]
 801c690:	2b00      	cmp	r3, #0
 801c692:	d101      	bne.n	801c698 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801c694:	2303      	movs	r3, #3
 801c696:	e009      	b.n	801c6ac <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801c698:	687b      	ldr	r3, [r7, #4]
 801c69a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c69e:	687a      	ldr	r2, [r7, #4]
 801c6a0:	33b0      	adds	r3, #176	@ 0xb0
 801c6a2:	009b      	lsls	r3, r3, #2
 801c6a4:	4413      	add	r3, r2
 801c6a6:	683a      	ldr	r2, [r7, #0]
 801c6a8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801c6aa:	2300      	movs	r3, #0
}
 801c6ac:	4618      	mov	r0, r3
 801c6ae:	370c      	adds	r7, #12
 801c6b0:	46bd      	mov	sp, r7
 801c6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6b6:	4770      	bx	lr

0801c6b8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801c6b8:	b480      	push	{r7}
 801c6ba:	b087      	sub	sp, #28
 801c6bc:	af00      	add	r7, sp, #0
 801c6be:	60f8      	str	r0, [r7, #12]
 801c6c0:	60b9      	str	r1, [r7, #8]
 801c6c2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c6c4:	68fb      	ldr	r3, [r7, #12]
 801c6c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c6ca:	68fb      	ldr	r3, [r7, #12]
 801c6cc:	32b0      	adds	r2, #176	@ 0xb0
 801c6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c6d2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801c6d4:	697b      	ldr	r3, [r7, #20]
 801c6d6:	2b00      	cmp	r3, #0
 801c6d8:	d101      	bne.n	801c6de <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801c6da:	2303      	movs	r3, #3
 801c6dc:	e008      	b.n	801c6f0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801c6de:	697b      	ldr	r3, [r7, #20]
 801c6e0:	68ba      	ldr	r2, [r7, #8]
 801c6e2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801c6e6:	697b      	ldr	r3, [r7, #20]
 801c6e8:	687a      	ldr	r2, [r7, #4]
 801c6ea:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801c6ee:	2300      	movs	r3, #0
}
 801c6f0:	4618      	mov	r0, r3
 801c6f2:	371c      	adds	r7, #28
 801c6f4:	46bd      	mov	sp, r7
 801c6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c6fa:	4770      	bx	lr

0801c6fc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801c6fc:	b480      	push	{r7}
 801c6fe:	b085      	sub	sp, #20
 801c700:	af00      	add	r7, sp, #0
 801c702:	6078      	str	r0, [r7, #4]
 801c704:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c706:	687b      	ldr	r3, [r7, #4]
 801c708:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c70c:	687b      	ldr	r3, [r7, #4]
 801c70e:	32b0      	adds	r2, #176	@ 0xb0
 801c710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c714:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801c716:	68fb      	ldr	r3, [r7, #12]
 801c718:	2b00      	cmp	r3, #0
 801c71a:	d101      	bne.n	801c720 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801c71c:	2303      	movs	r3, #3
 801c71e:	e004      	b.n	801c72a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801c720:	68fb      	ldr	r3, [r7, #12]
 801c722:	683a      	ldr	r2, [r7, #0]
 801c724:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801c728:	2300      	movs	r3, #0
}
 801c72a:	4618      	mov	r0, r3
 801c72c:	3714      	adds	r7, #20
 801c72e:	46bd      	mov	sp, r7
 801c730:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c734:	4770      	bx	lr
	...

0801c738 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801c738:	b580      	push	{r7, lr}
 801c73a:	b084      	sub	sp, #16
 801c73c:	af00      	add	r7, sp, #0
 801c73e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c740:	687b      	ldr	r3, [r7, #4]
 801c742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c746:	687b      	ldr	r3, [r7, #4]
 801c748:	32b0      	adds	r2, #176	@ 0xb0
 801c74a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c74e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801c750:	687b      	ldr	r3, [r7, #4]
 801c752:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c756:	687b      	ldr	r3, [r7, #4]
 801c758:	32b0      	adds	r2, #176	@ 0xb0
 801c75a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c75e:	2b00      	cmp	r3, #0
 801c760:	d101      	bne.n	801c766 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801c762:	2303      	movs	r3, #3
 801c764:	e018      	b.n	801c798 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c766:	687b      	ldr	r3, [r7, #4]
 801c768:	7c1b      	ldrb	r3, [r3, #16]
 801c76a:	2b00      	cmp	r3, #0
 801c76c:	d10a      	bne.n	801c784 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c76e:	4b0c      	ldr	r3, [pc, #48]	@ (801c7a0 <USBD_CDC_ReceivePacket+0x68>)
 801c770:	7819      	ldrb	r1, [r3, #0]
 801c772:	68fb      	ldr	r3, [r7, #12]
 801c774:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801c77c:	6878      	ldr	r0, [r7, #4]
 801c77e:	f002 f8ab 	bl	801e8d8 <USBD_LL_PrepareReceive>
 801c782:	e008      	b.n	801c796 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c784:	4b06      	ldr	r3, [pc, #24]	@ (801c7a0 <USBD_CDC_ReceivePacket+0x68>)
 801c786:	7819      	ldrb	r1, [r3, #0]
 801c788:	68fb      	ldr	r3, [r7, #12]
 801c78a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c78e:	2340      	movs	r3, #64	@ 0x40
 801c790:	6878      	ldr	r0, [r7, #4]
 801c792:	f002 f8a1 	bl	801e8d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801c796:	2300      	movs	r3, #0
}
 801c798:	4618      	mov	r0, r3
 801c79a:	3710      	adds	r7, #16
 801c79c:	46bd      	mov	sp, r7
 801c79e:	bd80      	pop	{r7, pc}
 801c7a0:	20000094 	.word	0x20000094

0801c7a4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801c7a4:	b580      	push	{r7, lr}
 801c7a6:	b086      	sub	sp, #24
 801c7a8:	af00      	add	r7, sp, #0
 801c7aa:	60f8      	str	r0, [r7, #12]
 801c7ac:	60b9      	str	r1, [r7, #8]
 801c7ae:	4613      	mov	r3, r2
 801c7b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801c7b2:	68fb      	ldr	r3, [r7, #12]
 801c7b4:	2b00      	cmp	r3, #0
 801c7b6:	d101      	bne.n	801c7bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801c7b8:	2303      	movs	r3, #3
 801c7ba:	e01f      	b.n	801c7fc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801c7bc:	68fb      	ldr	r3, [r7, #12]
 801c7be:	2200      	movs	r2, #0
 801c7c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801c7c4:	68fb      	ldr	r3, [r7, #12]
 801c7c6:	2200      	movs	r2, #0
 801c7c8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801c7cc:	68fb      	ldr	r3, [r7, #12]
 801c7ce:	2200      	movs	r2, #0
 801c7d0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801c7d4:	68bb      	ldr	r3, [r7, #8]
 801c7d6:	2b00      	cmp	r3, #0
 801c7d8:	d003      	beq.n	801c7e2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801c7da:	68fb      	ldr	r3, [r7, #12]
 801c7dc:	68ba      	ldr	r2, [r7, #8]
 801c7de:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801c7e2:	68fb      	ldr	r3, [r7, #12]
 801c7e4:	2201      	movs	r2, #1
 801c7e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801c7ea:	68fb      	ldr	r3, [r7, #12]
 801c7ec:	79fa      	ldrb	r2, [r7, #7]
 801c7ee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801c7f0:	68f8      	ldr	r0, [r7, #12]
 801c7f2:	f001 fe79 	bl	801e4e8 <USBD_LL_Init>
 801c7f6:	4603      	mov	r3, r0
 801c7f8:	75fb      	strb	r3, [r7, #23]

  return ret;
 801c7fa:	7dfb      	ldrb	r3, [r7, #23]
}
 801c7fc:	4618      	mov	r0, r3
 801c7fe:	3718      	adds	r7, #24
 801c800:	46bd      	mov	sp, r7
 801c802:	bd80      	pop	{r7, pc}

0801c804 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801c804:	b580      	push	{r7, lr}
 801c806:	b084      	sub	sp, #16
 801c808:	af00      	add	r7, sp, #0
 801c80a:	6078      	str	r0, [r7, #4]
 801c80c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801c80e:	2300      	movs	r3, #0
 801c810:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801c812:	683b      	ldr	r3, [r7, #0]
 801c814:	2b00      	cmp	r3, #0
 801c816:	d101      	bne.n	801c81c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801c818:	2303      	movs	r3, #3
 801c81a:	e025      	b.n	801c868 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801c81c:	687b      	ldr	r3, [r7, #4]
 801c81e:	683a      	ldr	r2, [r7, #0]
 801c820:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801c824:	687b      	ldr	r3, [r7, #4]
 801c826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c82a:	687b      	ldr	r3, [r7, #4]
 801c82c:	32ae      	adds	r2, #174	@ 0xae
 801c82e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c834:	2b00      	cmp	r3, #0
 801c836:	d00f      	beq.n	801c858 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801c838:	687b      	ldr	r3, [r7, #4]
 801c83a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c83e:	687b      	ldr	r3, [r7, #4]
 801c840:	32ae      	adds	r2, #174	@ 0xae
 801c842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c848:	f107 020e 	add.w	r2, r7, #14
 801c84c:	4610      	mov	r0, r2
 801c84e:	4798      	blx	r3
 801c850:	4602      	mov	r2, r0
 801c852:	687b      	ldr	r3, [r7, #4]
 801c854:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801c858:	687b      	ldr	r3, [r7, #4]
 801c85a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801c85e:	1c5a      	adds	r2, r3, #1
 801c860:	687b      	ldr	r3, [r7, #4]
 801c862:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801c866:	2300      	movs	r3, #0
}
 801c868:	4618      	mov	r0, r3
 801c86a:	3710      	adds	r7, #16
 801c86c:	46bd      	mov	sp, r7
 801c86e:	bd80      	pop	{r7, pc}

0801c870 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801c870:	b580      	push	{r7, lr}
 801c872:	b082      	sub	sp, #8
 801c874:	af00      	add	r7, sp, #0
 801c876:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801c878:	6878      	ldr	r0, [r7, #4]
 801c87a:	f001 fe81 	bl	801e580 <USBD_LL_Start>
 801c87e:	4603      	mov	r3, r0
}
 801c880:	4618      	mov	r0, r3
 801c882:	3708      	adds	r7, #8
 801c884:	46bd      	mov	sp, r7
 801c886:	bd80      	pop	{r7, pc}

0801c888 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801c888:	b480      	push	{r7}
 801c88a:	b083      	sub	sp, #12
 801c88c:	af00      	add	r7, sp, #0
 801c88e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801c890:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801c892:	4618      	mov	r0, r3
 801c894:	370c      	adds	r7, #12
 801c896:	46bd      	mov	sp, r7
 801c898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c89c:	4770      	bx	lr

0801c89e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c89e:	b580      	push	{r7, lr}
 801c8a0:	b084      	sub	sp, #16
 801c8a2:	af00      	add	r7, sp, #0
 801c8a4:	6078      	str	r0, [r7, #4]
 801c8a6:	460b      	mov	r3, r1
 801c8a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801c8aa:	2300      	movs	r3, #0
 801c8ac:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801c8ae:	687b      	ldr	r3, [r7, #4]
 801c8b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c8b4:	2b00      	cmp	r3, #0
 801c8b6:	d009      	beq.n	801c8cc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801c8b8:	687b      	ldr	r3, [r7, #4]
 801c8ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c8be:	681b      	ldr	r3, [r3, #0]
 801c8c0:	78fa      	ldrb	r2, [r7, #3]
 801c8c2:	4611      	mov	r1, r2
 801c8c4:	6878      	ldr	r0, [r7, #4]
 801c8c6:	4798      	blx	r3
 801c8c8:	4603      	mov	r3, r0
 801c8ca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801c8cc:	7bfb      	ldrb	r3, [r7, #15]
}
 801c8ce:	4618      	mov	r0, r3
 801c8d0:	3710      	adds	r7, #16
 801c8d2:	46bd      	mov	sp, r7
 801c8d4:	bd80      	pop	{r7, pc}

0801c8d6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c8d6:	b580      	push	{r7, lr}
 801c8d8:	b084      	sub	sp, #16
 801c8da:	af00      	add	r7, sp, #0
 801c8dc:	6078      	str	r0, [r7, #4]
 801c8de:	460b      	mov	r3, r1
 801c8e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801c8e2:	2300      	movs	r3, #0
 801c8e4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801c8e6:	687b      	ldr	r3, [r7, #4]
 801c8e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c8ec:	685b      	ldr	r3, [r3, #4]
 801c8ee:	78fa      	ldrb	r2, [r7, #3]
 801c8f0:	4611      	mov	r1, r2
 801c8f2:	6878      	ldr	r0, [r7, #4]
 801c8f4:	4798      	blx	r3
 801c8f6:	4603      	mov	r3, r0
 801c8f8:	2b00      	cmp	r3, #0
 801c8fa:	d001      	beq.n	801c900 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801c8fc:	2303      	movs	r3, #3
 801c8fe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801c900:	7bfb      	ldrb	r3, [r7, #15]
}
 801c902:	4618      	mov	r0, r3
 801c904:	3710      	adds	r7, #16
 801c906:	46bd      	mov	sp, r7
 801c908:	bd80      	pop	{r7, pc}

0801c90a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801c90a:	b580      	push	{r7, lr}
 801c90c:	b084      	sub	sp, #16
 801c90e:	af00      	add	r7, sp, #0
 801c910:	6078      	str	r0, [r7, #4]
 801c912:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801c914:	687b      	ldr	r3, [r7, #4]
 801c916:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c91a:	6839      	ldr	r1, [r7, #0]
 801c91c:	4618      	mov	r0, r3
 801c91e:	f001 f936 	bl	801db8e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801c922:	687b      	ldr	r3, [r7, #4]
 801c924:	2201      	movs	r2, #1
 801c926:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801c92a:	687b      	ldr	r3, [r7, #4]
 801c92c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801c930:	461a      	mov	r2, r3
 801c932:	687b      	ldr	r3, [r7, #4]
 801c934:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801c938:	687b      	ldr	r3, [r7, #4]
 801c93a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801c93e:	f003 031f 	and.w	r3, r3, #31
 801c942:	2b02      	cmp	r3, #2
 801c944:	d01a      	beq.n	801c97c <USBD_LL_SetupStage+0x72>
 801c946:	2b02      	cmp	r3, #2
 801c948:	d822      	bhi.n	801c990 <USBD_LL_SetupStage+0x86>
 801c94a:	2b00      	cmp	r3, #0
 801c94c:	d002      	beq.n	801c954 <USBD_LL_SetupStage+0x4a>
 801c94e:	2b01      	cmp	r3, #1
 801c950:	d00a      	beq.n	801c968 <USBD_LL_SetupStage+0x5e>
 801c952:	e01d      	b.n	801c990 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801c954:	687b      	ldr	r3, [r7, #4]
 801c956:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c95a:	4619      	mov	r1, r3
 801c95c:	6878      	ldr	r0, [r7, #4]
 801c95e:	f000 fb63 	bl	801d028 <USBD_StdDevReq>
 801c962:	4603      	mov	r3, r0
 801c964:	73fb      	strb	r3, [r7, #15]
      break;
 801c966:	e020      	b.n	801c9aa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801c968:	687b      	ldr	r3, [r7, #4]
 801c96a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c96e:	4619      	mov	r1, r3
 801c970:	6878      	ldr	r0, [r7, #4]
 801c972:	f000 fbcb 	bl	801d10c <USBD_StdItfReq>
 801c976:	4603      	mov	r3, r0
 801c978:	73fb      	strb	r3, [r7, #15]
      break;
 801c97a:	e016      	b.n	801c9aa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801c97c:	687b      	ldr	r3, [r7, #4]
 801c97e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c982:	4619      	mov	r1, r3
 801c984:	6878      	ldr	r0, [r7, #4]
 801c986:	f000 fc2d 	bl	801d1e4 <USBD_StdEPReq>
 801c98a:	4603      	mov	r3, r0
 801c98c:	73fb      	strb	r3, [r7, #15]
      break;
 801c98e:	e00c      	b.n	801c9aa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801c990:	687b      	ldr	r3, [r7, #4]
 801c992:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801c996:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801c99a:	b2db      	uxtb	r3, r3
 801c99c:	4619      	mov	r1, r3
 801c99e:	6878      	ldr	r0, [r7, #4]
 801c9a0:	f001 fe94 	bl	801e6cc <USBD_LL_StallEP>
 801c9a4:	4603      	mov	r3, r0
 801c9a6:	73fb      	strb	r3, [r7, #15]
      break;
 801c9a8:	bf00      	nop
  }

  return ret;
 801c9aa:	7bfb      	ldrb	r3, [r7, #15]
}
 801c9ac:	4618      	mov	r0, r3
 801c9ae:	3710      	adds	r7, #16
 801c9b0:	46bd      	mov	sp, r7
 801c9b2:	bd80      	pop	{r7, pc}

0801c9b4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801c9b4:	b580      	push	{r7, lr}
 801c9b6:	b086      	sub	sp, #24
 801c9b8:	af00      	add	r7, sp, #0
 801c9ba:	60f8      	str	r0, [r7, #12]
 801c9bc:	460b      	mov	r3, r1
 801c9be:	607a      	str	r2, [r7, #4]
 801c9c0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801c9c2:	2300      	movs	r3, #0
 801c9c4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801c9c6:	7afb      	ldrb	r3, [r7, #11]
 801c9c8:	2b00      	cmp	r3, #0
 801c9ca:	d16e      	bne.n	801caaa <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801c9cc:	68fb      	ldr	r3, [r7, #12]
 801c9ce:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801c9d2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801c9d4:	68fb      	ldr	r3, [r7, #12]
 801c9d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801c9da:	2b03      	cmp	r3, #3
 801c9dc:	f040 8098 	bne.w	801cb10 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801c9e0:	693b      	ldr	r3, [r7, #16]
 801c9e2:	689a      	ldr	r2, [r3, #8]
 801c9e4:	693b      	ldr	r3, [r7, #16]
 801c9e6:	68db      	ldr	r3, [r3, #12]
 801c9e8:	429a      	cmp	r2, r3
 801c9ea:	d913      	bls.n	801ca14 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801c9ec:	693b      	ldr	r3, [r7, #16]
 801c9ee:	689a      	ldr	r2, [r3, #8]
 801c9f0:	693b      	ldr	r3, [r7, #16]
 801c9f2:	68db      	ldr	r3, [r3, #12]
 801c9f4:	1ad2      	subs	r2, r2, r3
 801c9f6:	693b      	ldr	r3, [r7, #16]
 801c9f8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801c9fa:	693b      	ldr	r3, [r7, #16]
 801c9fc:	68da      	ldr	r2, [r3, #12]
 801c9fe:	693b      	ldr	r3, [r7, #16]
 801ca00:	689b      	ldr	r3, [r3, #8]
 801ca02:	4293      	cmp	r3, r2
 801ca04:	bf28      	it	cs
 801ca06:	4613      	movcs	r3, r2
 801ca08:	461a      	mov	r2, r3
 801ca0a:	6879      	ldr	r1, [r7, #4]
 801ca0c:	68f8      	ldr	r0, [r7, #12]
 801ca0e:	f001 f9be 	bl	801dd8e <USBD_CtlContinueRx>
 801ca12:	e07d      	b.n	801cb10 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801ca14:	68fb      	ldr	r3, [r7, #12]
 801ca16:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801ca1a:	f003 031f 	and.w	r3, r3, #31
 801ca1e:	2b02      	cmp	r3, #2
 801ca20:	d014      	beq.n	801ca4c <USBD_LL_DataOutStage+0x98>
 801ca22:	2b02      	cmp	r3, #2
 801ca24:	d81d      	bhi.n	801ca62 <USBD_LL_DataOutStage+0xae>
 801ca26:	2b00      	cmp	r3, #0
 801ca28:	d002      	beq.n	801ca30 <USBD_LL_DataOutStage+0x7c>
 801ca2a:	2b01      	cmp	r3, #1
 801ca2c:	d003      	beq.n	801ca36 <USBD_LL_DataOutStage+0x82>
 801ca2e:	e018      	b.n	801ca62 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801ca30:	2300      	movs	r3, #0
 801ca32:	75bb      	strb	r3, [r7, #22]
            break;
 801ca34:	e018      	b.n	801ca68 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801ca36:	68fb      	ldr	r3, [r7, #12]
 801ca38:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801ca3c:	b2db      	uxtb	r3, r3
 801ca3e:	4619      	mov	r1, r3
 801ca40:	68f8      	ldr	r0, [r7, #12]
 801ca42:	f000 fa64 	bl	801cf0e <USBD_CoreFindIF>
 801ca46:	4603      	mov	r3, r0
 801ca48:	75bb      	strb	r3, [r7, #22]
            break;
 801ca4a:	e00d      	b.n	801ca68 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801ca4c:	68fb      	ldr	r3, [r7, #12]
 801ca4e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801ca52:	b2db      	uxtb	r3, r3
 801ca54:	4619      	mov	r1, r3
 801ca56:	68f8      	ldr	r0, [r7, #12]
 801ca58:	f000 fa66 	bl	801cf28 <USBD_CoreFindEP>
 801ca5c:	4603      	mov	r3, r0
 801ca5e:	75bb      	strb	r3, [r7, #22]
            break;
 801ca60:	e002      	b.n	801ca68 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801ca62:	2300      	movs	r3, #0
 801ca64:	75bb      	strb	r3, [r7, #22]
            break;
 801ca66:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801ca68:	7dbb      	ldrb	r3, [r7, #22]
 801ca6a:	2b00      	cmp	r3, #0
 801ca6c:	d119      	bne.n	801caa2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801ca6e:	68fb      	ldr	r3, [r7, #12]
 801ca70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801ca74:	b2db      	uxtb	r3, r3
 801ca76:	2b03      	cmp	r3, #3
 801ca78:	d113      	bne.n	801caa2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801ca7a:	7dba      	ldrb	r2, [r7, #22]
 801ca7c:	68fb      	ldr	r3, [r7, #12]
 801ca7e:	32ae      	adds	r2, #174	@ 0xae
 801ca80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ca84:	691b      	ldr	r3, [r3, #16]
 801ca86:	2b00      	cmp	r3, #0
 801ca88:	d00b      	beq.n	801caa2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801ca8a:	7dba      	ldrb	r2, [r7, #22]
 801ca8c:	68fb      	ldr	r3, [r7, #12]
 801ca8e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801ca92:	7dba      	ldrb	r2, [r7, #22]
 801ca94:	68fb      	ldr	r3, [r7, #12]
 801ca96:	32ae      	adds	r2, #174	@ 0xae
 801ca98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ca9c:	691b      	ldr	r3, [r3, #16]
 801ca9e:	68f8      	ldr	r0, [r7, #12]
 801caa0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801caa2:	68f8      	ldr	r0, [r7, #12]
 801caa4:	f001 f984 	bl	801ddb0 <USBD_CtlSendStatus>
 801caa8:	e032      	b.n	801cb10 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801caaa:	7afb      	ldrb	r3, [r7, #11]
 801caac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cab0:	b2db      	uxtb	r3, r3
 801cab2:	4619      	mov	r1, r3
 801cab4:	68f8      	ldr	r0, [r7, #12]
 801cab6:	f000 fa37 	bl	801cf28 <USBD_CoreFindEP>
 801caba:	4603      	mov	r3, r0
 801cabc:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801cabe:	7dbb      	ldrb	r3, [r7, #22]
 801cac0:	2bff      	cmp	r3, #255	@ 0xff
 801cac2:	d025      	beq.n	801cb10 <USBD_LL_DataOutStage+0x15c>
 801cac4:	7dbb      	ldrb	r3, [r7, #22]
 801cac6:	2b00      	cmp	r3, #0
 801cac8:	d122      	bne.n	801cb10 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801caca:	68fb      	ldr	r3, [r7, #12]
 801cacc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cad0:	b2db      	uxtb	r3, r3
 801cad2:	2b03      	cmp	r3, #3
 801cad4:	d117      	bne.n	801cb06 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801cad6:	7dba      	ldrb	r2, [r7, #22]
 801cad8:	68fb      	ldr	r3, [r7, #12]
 801cada:	32ae      	adds	r2, #174	@ 0xae
 801cadc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cae0:	699b      	ldr	r3, [r3, #24]
 801cae2:	2b00      	cmp	r3, #0
 801cae4:	d00f      	beq.n	801cb06 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801cae6:	7dba      	ldrb	r2, [r7, #22]
 801cae8:	68fb      	ldr	r3, [r7, #12]
 801caea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801caee:	7dba      	ldrb	r2, [r7, #22]
 801caf0:	68fb      	ldr	r3, [r7, #12]
 801caf2:	32ae      	adds	r2, #174	@ 0xae
 801caf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801caf8:	699b      	ldr	r3, [r3, #24]
 801cafa:	7afa      	ldrb	r2, [r7, #11]
 801cafc:	4611      	mov	r1, r2
 801cafe:	68f8      	ldr	r0, [r7, #12]
 801cb00:	4798      	blx	r3
 801cb02:	4603      	mov	r3, r0
 801cb04:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801cb06:	7dfb      	ldrb	r3, [r7, #23]
 801cb08:	2b00      	cmp	r3, #0
 801cb0a:	d001      	beq.n	801cb10 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801cb0c:	7dfb      	ldrb	r3, [r7, #23]
 801cb0e:	e000      	b.n	801cb12 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801cb10:	2300      	movs	r3, #0
}
 801cb12:	4618      	mov	r0, r3
 801cb14:	3718      	adds	r7, #24
 801cb16:	46bd      	mov	sp, r7
 801cb18:	bd80      	pop	{r7, pc}

0801cb1a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801cb1a:	b580      	push	{r7, lr}
 801cb1c:	b086      	sub	sp, #24
 801cb1e:	af00      	add	r7, sp, #0
 801cb20:	60f8      	str	r0, [r7, #12]
 801cb22:	460b      	mov	r3, r1
 801cb24:	607a      	str	r2, [r7, #4]
 801cb26:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801cb28:	7afb      	ldrb	r3, [r7, #11]
 801cb2a:	2b00      	cmp	r3, #0
 801cb2c:	d16f      	bne.n	801cc0e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801cb2e:	68fb      	ldr	r3, [r7, #12]
 801cb30:	3314      	adds	r3, #20
 801cb32:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801cb34:	68fb      	ldr	r3, [r7, #12]
 801cb36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801cb3a:	2b02      	cmp	r3, #2
 801cb3c:	d15a      	bne.n	801cbf4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801cb3e:	693b      	ldr	r3, [r7, #16]
 801cb40:	689a      	ldr	r2, [r3, #8]
 801cb42:	693b      	ldr	r3, [r7, #16]
 801cb44:	68db      	ldr	r3, [r3, #12]
 801cb46:	429a      	cmp	r2, r3
 801cb48:	d914      	bls.n	801cb74 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801cb4a:	693b      	ldr	r3, [r7, #16]
 801cb4c:	689a      	ldr	r2, [r3, #8]
 801cb4e:	693b      	ldr	r3, [r7, #16]
 801cb50:	68db      	ldr	r3, [r3, #12]
 801cb52:	1ad2      	subs	r2, r2, r3
 801cb54:	693b      	ldr	r3, [r7, #16]
 801cb56:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801cb58:	693b      	ldr	r3, [r7, #16]
 801cb5a:	689b      	ldr	r3, [r3, #8]
 801cb5c:	461a      	mov	r2, r3
 801cb5e:	6879      	ldr	r1, [r7, #4]
 801cb60:	68f8      	ldr	r0, [r7, #12]
 801cb62:	f001 f8e6 	bl	801dd32 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801cb66:	2300      	movs	r3, #0
 801cb68:	2200      	movs	r2, #0
 801cb6a:	2100      	movs	r1, #0
 801cb6c:	68f8      	ldr	r0, [r7, #12]
 801cb6e:	f001 feb3 	bl	801e8d8 <USBD_LL_PrepareReceive>
 801cb72:	e03f      	b.n	801cbf4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801cb74:	693b      	ldr	r3, [r7, #16]
 801cb76:	68da      	ldr	r2, [r3, #12]
 801cb78:	693b      	ldr	r3, [r7, #16]
 801cb7a:	689b      	ldr	r3, [r3, #8]
 801cb7c:	429a      	cmp	r2, r3
 801cb7e:	d11c      	bne.n	801cbba <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801cb80:	693b      	ldr	r3, [r7, #16]
 801cb82:	685a      	ldr	r2, [r3, #4]
 801cb84:	693b      	ldr	r3, [r7, #16]
 801cb86:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801cb88:	429a      	cmp	r2, r3
 801cb8a:	d316      	bcc.n	801cbba <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801cb8c:	693b      	ldr	r3, [r7, #16]
 801cb8e:	685a      	ldr	r2, [r3, #4]
 801cb90:	68fb      	ldr	r3, [r7, #12]
 801cb92:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801cb96:	429a      	cmp	r2, r3
 801cb98:	d20f      	bcs.n	801cbba <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801cb9a:	2200      	movs	r2, #0
 801cb9c:	2100      	movs	r1, #0
 801cb9e:	68f8      	ldr	r0, [r7, #12]
 801cba0:	f001 f8c7 	bl	801dd32 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801cba4:	68fb      	ldr	r3, [r7, #12]
 801cba6:	2200      	movs	r2, #0
 801cba8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801cbac:	2300      	movs	r3, #0
 801cbae:	2200      	movs	r2, #0
 801cbb0:	2100      	movs	r1, #0
 801cbb2:	68f8      	ldr	r0, [r7, #12]
 801cbb4:	f001 fe90 	bl	801e8d8 <USBD_LL_PrepareReceive>
 801cbb8:	e01c      	b.n	801cbf4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cbba:	68fb      	ldr	r3, [r7, #12]
 801cbbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cbc0:	b2db      	uxtb	r3, r3
 801cbc2:	2b03      	cmp	r3, #3
 801cbc4:	d10f      	bne.n	801cbe6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801cbc6:	68fb      	ldr	r3, [r7, #12]
 801cbc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cbcc:	68db      	ldr	r3, [r3, #12]
 801cbce:	2b00      	cmp	r3, #0
 801cbd0:	d009      	beq.n	801cbe6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801cbd2:	68fb      	ldr	r3, [r7, #12]
 801cbd4:	2200      	movs	r2, #0
 801cbd6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801cbda:	68fb      	ldr	r3, [r7, #12]
 801cbdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cbe0:	68db      	ldr	r3, [r3, #12]
 801cbe2:	68f8      	ldr	r0, [r7, #12]
 801cbe4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801cbe6:	2180      	movs	r1, #128	@ 0x80
 801cbe8:	68f8      	ldr	r0, [r7, #12]
 801cbea:	f001 fd6f 	bl	801e6cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801cbee:	68f8      	ldr	r0, [r7, #12]
 801cbf0:	f001 f8f1 	bl	801ddd6 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801cbf4:	68fb      	ldr	r3, [r7, #12]
 801cbf6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801cbfa:	2b00      	cmp	r3, #0
 801cbfc:	d03a      	beq.n	801cc74 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801cbfe:	68f8      	ldr	r0, [r7, #12]
 801cc00:	f7ff fe42 	bl	801c888 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801cc04:	68fb      	ldr	r3, [r7, #12]
 801cc06:	2200      	movs	r2, #0
 801cc08:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801cc0c:	e032      	b.n	801cc74 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801cc0e:	7afb      	ldrb	r3, [r7, #11]
 801cc10:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801cc14:	b2db      	uxtb	r3, r3
 801cc16:	4619      	mov	r1, r3
 801cc18:	68f8      	ldr	r0, [r7, #12]
 801cc1a:	f000 f985 	bl	801cf28 <USBD_CoreFindEP>
 801cc1e:	4603      	mov	r3, r0
 801cc20:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801cc22:	7dfb      	ldrb	r3, [r7, #23]
 801cc24:	2bff      	cmp	r3, #255	@ 0xff
 801cc26:	d025      	beq.n	801cc74 <USBD_LL_DataInStage+0x15a>
 801cc28:	7dfb      	ldrb	r3, [r7, #23]
 801cc2a:	2b00      	cmp	r3, #0
 801cc2c:	d122      	bne.n	801cc74 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cc2e:	68fb      	ldr	r3, [r7, #12]
 801cc30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cc34:	b2db      	uxtb	r3, r3
 801cc36:	2b03      	cmp	r3, #3
 801cc38:	d11c      	bne.n	801cc74 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801cc3a:	7dfa      	ldrb	r2, [r7, #23]
 801cc3c:	68fb      	ldr	r3, [r7, #12]
 801cc3e:	32ae      	adds	r2, #174	@ 0xae
 801cc40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cc44:	695b      	ldr	r3, [r3, #20]
 801cc46:	2b00      	cmp	r3, #0
 801cc48:	d014      	beq.n	801cc74 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801cc4a:	7dfa      	ldrb	r2, [r7, #23]
 801cc4c:	68fb      	ldr	r3, [r7, #12]
 801cc4e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801cc52:	7dfa      	ldrb	r2, [r7, #23]
 801cc54:	68fb      	ldr	r3, [r7, #12]
 801cc56:	32ae      	adds	r2, #174	@ 0xae
 801cc58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cc5c:	695b      	ldr	r3, [r3, #20]
 801cc5e:	7afa      	ldrb	r2, [r7, #11]
 801cc60:	4611      	mov	r1, r2
 801cc62:	68f8      	ldr	r0, [r7, #12]
 801cc64:	4798      	blx	r3
 801cc66:	4603      	mov	r3, r0
 801cc68:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801cc6a:	7dbb      	ldrb	r3, [r7, #22]
 801cc6c:	2b00      	cmp	r3, #0
 801cc6e:	d001      	beq.n	801cc74 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801cc70:	7dbb      	ldrb	r3, [r7, #22]
 801cc72:	e000      	b.n	801cc76 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801cc74:	2300      	movs	r3, #0
}
 801cc76:	4618      	mov	r0, r3
 801cc78:	3718      	adds	r7, #24
 801cc7a:	46bd      	mov	sp, r7
 801cc7c:	bd80      	pop	{r7, pc}

0801cc7e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801cc7e:	b580      	push	{r7, lr}
 801cc80:	b084      	sub	sp, #16
 801cc82:	af00      	add	r7, sp, #0
 801cc84:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801cc86:	2300      	movs	r3, #0
 801cc88:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801cc8a:	687b      	ldr	r3, [r7, #4]
 801cc8c:	2201      	movs	r2, #1
 801cc8e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801cc92:	687b      	ldr	r3, [r7, #4]
 801cc94:	2200      	movs	r2, #0
 801cc96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801cc9a:	687b      	ldr	r3, [r7, #4]
 801cc9c:	2200      	movs	r2, #0
 801cc9e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801cca0:	687b      	ldr	r3, [r7, #4]
 801cca2:	2200      	movs	r2, #0
 801cca4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801cca8:	687b      	ldr	r3, [r7, #4]
 801ccaa:	2200      	movs	r2, #0
 801ccac:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801ccb0:	687b      	ldr	r3, [r7, #4]
 801ccb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801ccb6:	2b00      	cmp	r3, #0
 801ccb8:	d014      	beq.n	801cce4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801ccba:	687b      	ldr	r3, [r7, #4]
 801ccbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801ccc0:	685b      	ldr	r3, [r3, #4]
 801ccc2:	2b00      	cmp	r3, #0
 801ccc4:	d00e      	beq.n	801cce4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801ccc6:	687b      	ldr	r3, [r7, #4]
 801ccc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cccc:	685b      	ldr	r3, [r3, #4]
 801ccce:	687a      	ldr	r2, [r7, #4]
 801ccd0:	6852      	ldr	r2, [r2, #4]
 801ccd2:	b2d2      	uxtb	r2, r2
 801ccd4:	4611      	mov	r1, r2
 801ccd6:	6878      	ldr	r0, [r7, #4]
 801ccd8:	4798      	blx	r3
 801ccda:	4603      	mov	r3, r0
 801ccdc:	2b00      	cmp	r3, #0
 801ccde:	d001      	beq.n	801cce4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 801cce0:	2303      	movs	r3, #3
 801cce2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801cce4:	2340      	movs	r3, #64	@ 0x40
 801cce6:	2200      	movs	r2, #0
 801cce8:	2100      	movs	r1, #0
 801ccea:	6878      	ldr	r0, [r7, #4]
 801ccec:	f001 fc7a 	bl	801e5e4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801ccf0:	687b      	ldr	r3, [r7, #4]
 801ccf2:	2201      	movs	r2, #1
 801ccf4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801ccf8:	687b      	ldr	r3, [r7, #4]
 801ccfa:	2240      	movs	r2, #64	@ 0x40
 801ccfc:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801cd00:	2340      	movs	r3, #64	@ 0x40
 801cd02:	2200      	movs	r2, #0
 801cd04:	2180      	movs	r1, #128	@ 0x80
 801cd06:	6878      	ldr	r0, [r7, #4]
 801cd08:	f001 fc6c 	bl	801e5e4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801cd0c:	687b      	ldr	r3, [r7, #4]
 801cd0e:	2201      	movs	r2, #1
 801cd10:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801cd12:	687b      	ldr	r3, [r7, #4]
 801cd14:	2240      	movs	r2, #64	@ 0x40
 801cd16:	621a      	str	r2, [r3, #32]

  return ret;
 801cd18:	7bfb      	ldrb	r3, [r7, #15]
}
 801cd1a:	4618      	mov	r0, r3
 801cd1c:	3710      	adds	r7, #16
 801cd1e:	46bd      	mov	sp, r7
 801cd20:	bd80      	pop	{r7, pc}

0801cd22 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801cd22:	b480      	push	{r7}
 801cd24:	b083      	sub	sp, #12
 801cd26:	af00      	add	r7, sp, #0
 801cd28:	6078      	str	r0, [r7, #4]
 801cd2a:	460b      	mov	r3, r1
 801cd2c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801cd2e:	687b      	ldr	r3, [r7, #4]
 801cd30:	78fa      	ldrb	r2, [r7, #3]
 801cd32:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801cd34:	2300      	movs	r3, #0
}
 801cd36:	4618      	mov	r0, r3
 801cd38:	370c      	adds	r7, #12
 801cd3a:	46bd      	mov	sp, r7
 801cd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd40:	4770      	bx	lr

0801cd42 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801cd42:	b480      	push	{r7}
 801cd44:	b083      	sub	sp, #12
 801cd46:	af00      	add	r7, sp, #0
 801cd48:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801cd4a:	687b      	ldr	r3, [r7, #4]
 801cd4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cd50:	b2db      	uxtb	r3, r3
 801cd52:	2b04      	cmp	r3, #4
 801cd54:	d006      	beq.n	801cd64 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801cd56:	687b      	ldr	r3, [r7, #4]
 801cd58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cd5c:	b2da      	uxtb	r2, r3
 801cd5e:	687b      	ldr	r3, [r7, #4]
 801cd60:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801cd64:	687b      	ldr	r3, [r7, #4]
 801cd66:	2204      	movs	r2, #4
 801cd68:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801cd6c:	2300      	movs	r3, #0
}
 801cd6e:	4618      	mov	r0, r3
 801cd70:	370c      	adds	r7, #12
 801cd72:	46bd      	mov	sp, r7
 801cd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd78:	4770      	bx	lr

0801cd7a <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801cd7a:	b480      	push	{r7}
 801cd7c:	b083      	sub	sp, #12
 801cd7e:	af00      	add	r7, sp, #0
 801cd80:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801cd82:	687b      	ldr	r3, [r7, #4]
 801cd84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cd88:	b2db      	uxtb	r3, r3
 801cd8a:	2b04      	cmp	r3, #4
 801cd8c:	d106      	bne.n	801cd9c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801cd8e:	687b      	ldr	r3, [r7, #4]
 801cd90:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801cd94:	b2da      	uxtb	r2, r3
 801cd96:	687b      	ldr	r3, [r7, #4]
 801cd98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801cd9c:	2300      	movs	r3, #0
}
 801cd9e:	4618      	mov	r0, r3
 801cda0:	370c      	adds	r7, #12
 801cda2:	46bd      	mov	sp, r7
 801cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cda8:	4770      	bx	lr

0801cdaa <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801cdaa:	b580      	push	{r7, lr}
 801cdac:	b082      	sub	sp, #8
 801cdae:	af00      	add	r7, sp, #0
 801cdb0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801cdb2:	687b      	ldr	r3, [r7, #4]
 801cdb4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cdb8:	b2db      	uxtb	r3, r3
 801cdba:	2b03      	cmp	r3, #3
 801cdbc:	d110      	bne.n	801cde0 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801cdbe:	687b      	ldr	r3, [r7, #4]
 801cdc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cdc4:	2b00      	cmp	r3, #0
 801cdc6:	d00b      	beq.n	801cde0 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801cdc8:	687b      	ldr	r3, [r7, #4]
 801cdca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cdce:	69db      	ldr	r3, [r3, #28]
 801cdd0:	2b00      	cmp	r3, #0
 801cdd2:	d005      	beq.n	801cde0 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801cdd4:	687b      	ldr	r3, [r7, #4]
 801cdd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cdda:	69db      	ldr	r3, [r3, #28]
 801cddc:	6878      	ldr	r0, [r7, #4]
 801cdde:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 801cde0:	2300      	movs	r3, #0
}
 801cde2:	4618      	mov	r0, r3
 801cde4:	3708      	adds	r7, #8
 801cde6:	46bd      	mov	sp, r7
 801cde8:	bd80      	pop	{r7, pc}

0801cdea <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801cdea:	b580      	push	{r7, lr}
 801cdec:	b082      	sub	sp, #8
 801cdee:	af00      	add	r7, sp, #0
 801cdf0:	6078      	str	r0, [r7, #4]
 801cdf2:	460b      	mov	r3, r1
 801cdf4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801cdf6:	687b      	ldr	r3, [r7, #4]
 801cdf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cdfc:	687b      	ldr	r3, [r7, #4]
 801cdfe:	32ae      	adds	r2, #174	@ 0xae
 801ce00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce04:	2b00      	cmp	r3, #0
 801ce06:	d101      	bne.n	801ce0c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801ce08:	2303      	movs	r3, #3
 801ce0a:	e01c      	b.n	801ce46 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801ce0c:	687b      	ldr	r3, [r7, #4]
 801ce0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801ce12:	b2db      	uxtb	r3, r3
 801ce14:	2b03      	cmp	r3, #3
 801ce16:	d115      	bne.n	801ce44 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801ce18:	687b      	ldr	r3, [r7, #4]
 801ce1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801ce1e:	687b      	ldr	r3, [r7, #4]
 801ce20:	32ae      	adds	r2, #174	@ 0xae
 801ce22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce26:	6a1b      	ldr	r3, [r3, #32]
 801ce28:	2b00      	cmp	r3, #0
 801ce2a:	d00b      	beq.n	801ce44 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801ce2c:	687b      	ldr	r3, [r7, #4]
 801ce2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801ce32:	687b      	ldr	r3, [r7, #4]
 801ce34:	32ae      	adds	r2, #174	@ 0xae
 801ce36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce3a:	6a1b      	ldr	r3, [r3, #32]
 801ce3c:	78fa      	ldrb	r2, [r7, #3]
 801ce3e:	4611      	mov	r1, r2
 801ce40:	6878      	ldr	r0, [r7, #4]
 801ce42:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801ce44:	2300      	movs	r3, #0
}
 801ce46:	4618      	mov	r0, r3
 801ce48:	3708      	adds	r7, #8
 801ce4a:	46bd      	mov	sp, r7
 801ce4c:	bd80      	pop	{r7, pc}

0801ce4e <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801ce4e:	b580      	push	{r7, lr}
 801ce50:	b082      	sub	sp, #8
 801ce52:	af00      	add	r7, sp, #0
 801ce54:	6078      	str	r0, [r7, #4]
 801ce56:	460b      	mov	r3, r1
 801ce58:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801ce5a:	687b      	ldr	r3, [r7, #4]
 801ce5c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801ce60:	687b      	ldr	r3, [r7, #4]
 801ce62:	32ae      	adds	r2, #174	@ 0xae
 801ce64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce68:	2b00      	cmp	r3, #0
 801ce6a:	d101      	bne.n	801ce70 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801ce6c:	2303      	movs	r3, #3
 801ce6e:	e01c      	b.n	801ceaa <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801ce70:	687b      	ldr	r3, [r7, #4]
 801ce72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801ce76:	b2db      	uxtb	r3, r3
 801ce78:	2b03      	cmp	r3, #3
 801ce7a:	d115      	bne.n	801cea8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801ce7c:	687b      	ldr	r3, [r7, #4]
 801ce7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801ce82:	687b      	ldr	r3, [r7, #4]
 801ce84:	32ae      	adds	r2, #174	@ 0xae
 801ce86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ce8c:	2b00      	cmp	r3, #0
 801ce8e:	d00b      	beq.n	801cea8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801ce90:	687b      	ldr	r3, [r7, #4]
 801ce92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801ce96:	687b      	ldr	r3, [r7, #4]
 801ce98:	32ae      	adds	r2, #174	@ 0xae
 801ce9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cea0:	78fa      	ldrb	r2, [r7, #3]
 801cea2:	4611      	mov	r1, r2
 801cea4:	6878      	ldr	r0, [r7, #4]
 801cea6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801cea8:	2300      	movs	r3, #0
}
 801ceaa:	4618      	mov	r0, r3
 801ceac:	3708      	adds	r7, #8
 801ceae:	46bd      	mov	sp, r7
 801ceb0:	bd80      	pop	{r7, pc}

0801ceb2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801ceb2:	b480      	push	{r7}
 801ceb4:	b083      	sub	sp, #12
 801ceb6:	af00      	add	r7, sp, #0
 801ceb8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801ceba:	2300      	movs	r3, #0
}
 801cebc:	4618      	mov	r0, r3
 801cebe:	370c      	adds	r7, #12
 801cec0:	46bd      	mov	sp, r7
 801cec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cec6:	4770      	bx	lr

0801cec8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801cec8:	b580      	push	{r7, lr}
 801ceca:	b084      	sub	sp, #16
 801cecc:	af00      	add	r7, sp, #0
 801cece:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 801ced0:	2300      	movs	r3, #0
 801ced2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801ced4:	687b      	ldr	r3, [r7, #4]
 801ced6:	2201      	movs	r2, #1
 801ced8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801cedc:	687b      	ldr	r3, [r7, #4]
 801cede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801cee2:	2b00      	cmp	r3, #0
 801cee4:	d00e      	beq.n	801cf04 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801cee6:	687b      	ldr	r3, [r7, #4]
 801cee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801ceec:	685b      	ldr	r3, [r3, #4]
 801ceee:	687a      	ldr	r2, [r7, #4]
 801cef0:	6852      	ldr	r2, [r2, #4]
 801cef2:	b2d2      	uxtb	r2, r2
 801cef4:	4611      	mov	r1, r2
 801cef6:	6878      	ldr	r0, [r7, #4]
 801cef8:	4798      	blx	r3
 801cefa:	4603      	mov	r3, r0
 801cefc:	2b00      	cmp	r3, #0
 801cefe:	d001      	beq.n	801cf04 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801cf00:	2303      	movs	r3, #3
 801cf02:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801cf04:	7bfb      	ldrb	r3, [r7, #15]
}
 801cf06:	4618      	mov	r0, r3
 801cf08:	3710      	adds	r7, #16
 801cf0a:	46bd      	mov	sp, r7
 801cf0c:	bd80      	pop	{r7, pc}

0801cf0e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801cf0e:	b480      	push	{r7}
 801cf10:	b083      	sub	sp, #12
 801cf12:	af00      	add	r7, sp, #0
 801cf14:	6078      	str	r0, [r7, #4]
 801cf16:	460b      	mov	r3, r1
 801cf18:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801cf1a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801cf1c:	4618      	mov	r0, r3
 801cf1e:	370c      	adds	r7, #12
 801cf20:	46bd      	mov	sp, r7
 801cf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf26:	4770      	bx	lr

0801cf28 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801cf28:	b480      	push	{r7}
 801cf2a:	b083      	sub	sp, #12
 801cf2c:	af00      	add	r7, sp, #0
 801cf2e:	6078      	str	r0, [r7, #4]
 801cf30:	460b      	mov	r3, r1
 801cf32:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801cf34:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801cf36:	4618      	mov	r0, r3
 801cf38:	370c      	adds	r7, #12
 801cf3a:	46bd      	mov	sp, r7
 801cf3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cf40:	4770      	bx	lr

0801cf42 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801cf42:	b580      	push	{r7, lr}
 801cf44:	b086      	sub	sp, #24
 801cf46:	af00      	add	r7, sp, #0
 801cf48:	6078      	str	r0, [r7, #4]
 801cf4a:	460b      	mov	r3, r1
 801cf4c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801cf4e:	687b      	ldr	r3, [r7, #4]
 801cf50:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801cf52:	687b      	ldr	r3, [r7, #4]
 801cf54:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801cf56:	2300      	movs	r3, #0
 801cf58:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801cf5a:	68fb      	ldr	r3, [r7, #12]
 801cf5c:	885b      	ldrh	r3, [r3, #2]
 801cf5e:	b29b      	uxth	r3, r3
 801cf60:	68fa      	ldr	r2, [r7, #12]
 801cf62:	7812      	ldrb	r2, [r2, #0]
 801cf64:	4293      	cmp	r3, r2
 801cf66:	d91f      	bls.n	801cfa8 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801cf68:	68fb      	ldr	r3, [r7, #12]
 801cf6a:	781b      	ldrb	r3, [r3, #0]
 801cf6c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801cf6e:	e013      	b.n	801cf98 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801cf70:	f107 030a 	add.w	r3, r7, #10
 801cf74:	4619      	mov	r1, r3
 801cf76:	6978      	ldr	r0, [r7, #20]
 801cf78:	f000 f81b 	bl	801cfb2 <USBD_GetNextDesc>
 801cf7c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801cf7e:	697b      	ldr	r3, [r7, #20]
 801cf80:	785b      	ldrb	r3, [r3, #1]
 801cf82:	2b05      	cmp	r3, #5
 801cf84:	d108      	bne.n	801cf98 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801cf86:	697b      	ldr	r3, [r7, #20]
 801cf88:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801cf8a:	693b      	ldr	r3, [r7, #16]
 801cf8c:	789b      	ldrb	r3, [r3, #2]
 801cf8e:	78fa      	ldrb	r2, [r7, #3]
 801cf90:	429a      	cmp	r2, r3
 801cf92:	d008      	beq.n	801cfa6 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801cf94:	2300      	movs	r3, #0
 801cf96:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801cf98:	68fb      	ldr	r3, [r7, #12]
 801cf9a:	885b      	ldrh	r3, [r3, #2]
 801cf9c:	b29a      	uxth	r2, r3
 801cf9e:	897b      	ldrh	r3, [r7, #10]
 801cfa0:	429a      	cmp	r2, r3
 801cfa2:	d8e5      	bhi.n	801cf70 <USBD_GetEpDesc+0x2e>
 801cfa4:	e000      	b.n	801cfa8 <USBD_GetEpDesc+0x66>
          break;
 801cfa6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801cfa8:	693b      	ldr	r3, [r7, #16]
}
 801cfaa:	4618      	mov	r0, r3
 801cfac:	3718      	adds	r7, #24
 801cfae:	46bd      	mov	sp, r7
 801cfb0:	bd80      	pop	{r7, pc}

0801cfb2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801cfb2:	b480      	push	{r7}
 801cfb4:	b085      	sub	sp, #20
 801cfb6:	af00      	add	r7, sp, #0
 801cfb8:	6078      	str	r0, [r7, #4]
 801cfba:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801cfbc:	687b      	ldr	r3, [r7, #4]
 801cfbe:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 801cfc0:	683b      	ldr	r3, [r7, #0]
 801cfc2:	881b      	ldrh	r3, [r3, #0]
 801cfc4:	68fa      	ldr	r2, [r7, #12]
 801cfc6:	7812      	ldrb	r2, [r2, #0]
 801cfc8:	4413      	add	r3, r2
 801cfca:	b29a      	uxth	r2, r3
 801cfcc:	683b      	ldr	r3, [r7, #0]
 801cfce:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 801cfd0:	68fb      	ldr	r3, [r7, #12]
 801cfd2:	781b      	ldrb	r3, [r3, #0]
 801cfd4:	461a      	mov	r2, r3
 801cfd6:	687b      	ldr	r3, [r7, #4]
 801cfd8:	4413      	add	r3, r2
 801cfda:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801cfdc:	68fb      	ldr	r3, [r7, #12]
}
 801cfde:	4618      	mov	r0, r3
 801cfe0:	3714      	adds	r7, #20
 801cfe2:	46bd      	mov	sp, r7
 801cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cfe8:	4770      	bx	lr

0801cfea <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801cfea:	b480      	push	{r7}
 801cfec:	b087      	sub	sp, #28
 801cfee:	af00      	add	r7, sp, #0
 801cff0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801cff2:	687b      	ldr	r3, [r7, #4]
 801cff4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801cff6:	697b      	ldr	r3, [r7, #20]
 801cff8:	781b      	ldrb	r3, [r3, #0]
 801cffa:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801cffc:	697b      	ldr	r3, [r7, #20]
 801cffe:	3301      	adds	r3, #1
 801d000:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801d002:	697b      	ldr	r3, [r7, #20]
 801d004:	781b      	ldrb	r3, [r3, #0]
 801d006:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801d008:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801d00c:	021b      	lsls	r3, r3, #8
 801d00e:	b21a      	sxth	r2, r3
 801d010:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801d014:	4313      	orrs	r3, r2
 801d016:	b21b      	sxth	r3, r3
 801d018:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801d01a:	89fb      	ldrh	r3, [r7, #14]
}
 801d01c:	4618      	mov	r0, r3
 801d01e:	371c      	adds	r7, #28
 801d020:	46bd      	mov	sp, r7
 801d022:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d026:	4770      	bx	lr

0801d028 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d028:	b580      	push	{r7, lr}
 801d02a:	b084      	sub	sp, #16
 801d02c:	af00      	add	r7, sp, #0
 801d02e:	6078      	str	r0, [r7, #4]
 801d030:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801d032:	2300      	movs	r3, #0
 801d034:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801d036:	683b      	ldr	r3, [r7, #0]
 801d038:	781b      	ldrb	r3, [r3, #0]
 801d03a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801d03e:	2b40      	cmp	r3, #64	@ 0x40
 801d040:	d005      	beq.n	801d04e <USBD_StdDevReq+0x26>
 801d042:	2b40      	cmp	r3, #64	@ 0x40
 801d044:	d857      	bhi.n	801d0f6 <USBD_StdDevReq+0xce>
 801d046:	2b00      	cmp	r3, #0
 801d048:	d00f      	beq.n	801d06a <USBD_StdDevReq+0x42>
 801d04a:	2b20      	cmp	r3, #32
 801d04c:	d153      	bne.n	801d0f6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801d04e:	687b      	ldr	r3, [r7, #4]
 801d050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801d054:	687b      	ldr	r3, [r7, #4]
 801d056:	32ae      	adds	r2, #174	@ 0xae
 801d058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d05c:	689b      	ldr	r3, [r3, #8]
 801d05e:	6839      	ldr	r1, [r7, #0]
 801d060:	6878      	ldr	r0, [r7, #4]
 801d062:	4798      	blx	r3
 801d064:	4603      	mov	r3, r0
 801d066:	73fb      	strb	r3, [r7, #15]
      break;
 801d068:	e04a      	b.n	801d100 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801d06a:	683b      	ldr	r3, [r7, #0]
 801d06c:	785b      	ldrb	r3, [r3, #1]
 801d06e:	2b09      	cmp	r3, #9
 801d070:	d83b      	bhi.n	801d0ea <USBD_StdDevReq+0xc2>
 801d072:	a201      	add	r2, pc, #4	@ (adr r2, 801d078 <USBD_StdDevReq+0x50>)
 801d074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d078:	0801d0cd 	.word	0x0801d0cd
 801d07c:	0801d0e1 	.word	0x0801d0e1
 801d080:	0801d0eb 	.word	0x0801d0eb
 801d084:	0801d0d7 	.word	0x0801d0d7
 801d088:	0801d0eb 	.word	0x0801d0eb
 801d08c:	0801d0ab 	.word	0x0801d0ab
 801d090:	0801d0a1 	.word	0x0801d0a1
 801d094:	0801d0eb 	.word	0x0801d0eb
 801d098:	0801d0c3 	.word	0x0801d0c3
 801d09c:	0801d0b5 	.word	0x0801d0b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801d0a0:	6839      	ldr	r1, [r7, #0]
 801d0a2:	6878      	ldr	r0, [r7, #4]
 801d0a4:	f000 fa3c 	bl	801d520 <USBD_GetDescriptor>
          break;
 801d0a8:	e024      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801d0aa:	6839      	ldr	r1, [r7, #0]
 801d0ac:	6878      	ldr	r0, [r7, #4]
 801d0ae:	f000 fbcb 	bl	801d848 <USBD_SetAddress>
          break;
 801d0b2:	e01f      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801d0b4:	6839      	ldr	r1, [r7, #0]
 801d0b6:	6878      	ldr	r0, [r7, #4]
 801d0b8:	f000 fc0a 	bl	801d8d0 <USBD_SetConfig>
 801d0bc:	4603      	mov	r3, r0
 801d0be:	73fb      	strb	r3, [r7, #15]
          break;
 801d0c0:	e018      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801d0c2:	6839      	ldr	r1, [r7, #0]
 801d0c4:	6878      	ldr	r0, [r7, #4]
 801d0c6:	f000 fcad 	bl	801da24 <USBD_GetConfig>
          break;
 801d0ca:	e013      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801d0cc:	6839      	ldr	r1, [r7, #0]
 801d0ce:	6878      	ldr	r0, [r7, #4]
 801d0d0:	f000 fcde 	bl	801da90 <USBD_GetStatus>
          break;
 801d0d4:	e00e      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801d0d6:	6839      	ldr	r1, [r7, #0]
 801d0d8:	6878      	ldr	r0, [r7, #4]
 801d0da:	f000 fd0d 	bl	801daf8 <USBD_SetFeature>
          break;
 801d0de:	e009      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801d0e0:	6839      	ldr	r1, [r7, #0]
 801d0e2:	6878      	ldr	r0, [r7, #4]
 801d0e4:	f000 fd31 	bl	801db4a <USBD_ClrFeature>
          break;
 801d0e8:	e004      	b.n	801d0f4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801d0ea:	6839      	ldr	r1, [r7, #0]
 801d0ec:	6878      	ldr	r0, [r7, #4]
 801d0ee:	f000 fd88 	bl	801dc02 <USBD_CtlError>
          break;
 801d0f2:	bf00      	nop
      }
      break;
 801d0f4:	e004      	b.n	801d100 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801d0f6:	6839      	ldr	r1, [r7, #0]
 801d0f8:	6878      	ldr	r0, [r7, #4]
 801d0fa:	f000 fd82 	bl	801dc02 <USBD_CtlError>
      break;
 801d0fe:	bf00      	nop
  }

  return ret;
 801d100:	7bfb      	ldrb	r3, [r7, #15]
}
 801d102:	4618      	mov	r0, r3
 801d104:	3710      	adds	r7, #16
 801d106:	46bd      	mov	sp, r7
 801d108:	bd80      	pop	{r7, pc}
 801d10a:	bf00      	nop

0801d10c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d10c:	b580      	push	{r7, lr}
 801d10e:	b084      	sub	sp, #16
 801d110:	af00      	add	r7, sp, #0
 801d112:	6078      	str	r0, [r7, #4]
 801d114:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801d116:	2300      	movs	r3, #0
 801d118:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801d11a:	683b      	ldr	r3, [r7, #0]
 801d11c:	781b      	ldrb	r3, [r3, #0]
 801d11e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801d122:	2b40      	cmp	r3, #64	@ 0x40
 801d124:	d005      	beq.n	801d132 <USBD_StdItfReq+0x26>
 801d126:	2b40      	cmp	r3, #64	@ 0x40
 801d128:	d852      	bhi.n	801d1d0 <USBD_StdItfReq+0xc4>
 801d12a:	2b00      	cmp	r3, #0
 801d12c:	d001      	beq.n	801d132 <USBD_StdItfReq+0x26>
 801d12e:	2b20      	cmp	r3, #32
 801d130:	d14e      	bne.n	801d1d0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801d132:	687b      	ldr	r3, [r7, #4]
 801d134:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d138:	b2db      	uxtb	r3, r3
 801d13a:	3b01      	subs	r3, #1
 801d13c:	2b02      	cmp	r3, #2
 801d13e:	d840      	bhi.n	801d1c2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801d140:	683b      	ldr	r3, [r7, #0]
 801d142:	889b      	ldrh	r3, [r3, #4]
 801d144:	b2db      	uxtb	r3, r3
 801d146:	2b01      	cmp	r3, #1
 801d148:	d836      	bhi.n	801d1b8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801d14a:	683b      	ldr	r3, [r7, #0]
 801d14c:	889b      	ldrh	r3, [r3, #4]
 801d14e:	b2db      	uxtb	r3, r3
 801d150:	4619      	mov	r1, r3
 801d152:	6878      	ldr	r0, [r7, #4]
 801d154:	f7ff fedb 	bl	801cf0e <USBD_CoreFindIF>
 801d158:	4603      	mov	r3, r0
 801d15a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d15c:	7bbb      	ldrb	r3, [r7, #14]
 801d15e:	2bff      	cmp	r3, #255	@ 0xff
 801d160:	d01d      	beq.n	801d19e <USBD_StdItfReq+0x92>
 801d162:	7bbb      	ldrb	r3, [r7, #14]
 801d164:	2b00      	cmp	r3, #0
 801d166:	d11a      	bne.n	801d19e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801d168:	7bba      	ldrb	r2, [r7, #14]
 801d16a:	687b      	ldr	r3, [r7, #4]
 801d16c:	32ae      	adds	r2, #174	@ 0xae
 801d16e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d172:	689b      	ldr	r3, [r3, #8]
 801d174:	2b00      	cmp	r3, #0
 801d176:	d00f      	beq.n	801d198 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801d178:	7bba      	ldrb	r2, [r7, #14]
 801d17a:	687b      	ldr	r3, [r7, #4]
 801d17c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801d180:	7bba      	ldrb	r2, [r7, #14]
 801d182:	687b      	ldr	r3, [r7, #4]
 801d184:	32ae      	adds	r2, #174	@ 0xae
 801d186:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d18a:	689b      	ldr	r3, [r3, #8]
 801d18c:	6839      	ldr	r1, [r7, #0]
 801d18e:	6878      	ldr	r0, [r7, #4]
 801d190:	4798      	blx	r3
 801d192:	4603      	mov	r3, r0
 801d194:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801d196:	e004      	b.n	801d1a2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801d198:	2303      	movs	r3, #3
 801d19a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801d19c:	e001      	b.n	801d1a2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801d19e:	2303      	movs	r3, #3
 801d1a0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801d1a2:	683b      	ldr	r3, [r7, #0]
 801d1a4:	88db      	ldrh	r3, [r3, #6]
 801d1a6:	2b00      	cmp	r3, #0
 801d1a8:	d110      	bne.n	801d1cc <USBD_StdItfReq+0xc0>
 801d1aa:	7bfb      	ldrb	r3, [r7, #15]
 801d1ac:	2b00      	cmp	r3, #0
 801d1ae:	d10d      	bne.n	801d1cc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801d1b0:	6878      	ldr	r0, [r7, #4]
 801d1b2:	f000 fdfd 	bl	801ddb0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801d1b6:	e009      	b.n	801d1cc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801d1b8:	6839      	ldr	r1, [r7, #0]
 801d1ba:	6878      	ldr	r0, [r7, #4]
 801d1bc:	f000 fd21 	bl	801dc02 <USBD_CtlError>
          break;
 801d1c0:	e004      	b.n	801d1cc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801d1c2:	6839      	ldr	r1, [r7, #0]
 801d1c4:	6878      	ldr	r0, [r7, #4]
 801d1c6:	f000 fd1c 	bl	801dc02 <USBD_CtlError>
          break;
 801d1ca:	e000      	b.n	801d1ce <USBD_StdItfReq+0xc2>
          break;
 801d1cc:	bf00      	nop
      }
      break;
 801d1ce:	e004      	b.n	801d1da <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801d1d0:	6839      	ldr	r1, [r7, #0]
 801d1d2:	6878      	ldr	r0, [r7, #4]
 801d1d4:	f000 fd15 	bl	801dc02 <USBD_CtlError>
      break;
 801d1d8:	bf00      	nop
  }

  return ret;
 801d1da:	7bfb      	ldrb	r3, [r7, #15]
}
 801d1dc:	4618      	mov	r0, r3
 801d1de:	3710      	adds	r7, #16
 801d1e0:	46bd      	mov	sp, r7
 801d1e2:	bd80      	pop	{r7, pc}

0801d1e4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d1e4:	b580      	push	{r7, lr}
 801d1e6:	b084      	sub	sp, #16
 801d1e8:	af00      	add	r7, sp, #0
 801d1ea:	6078      	str	r0, [r7, #4]
 801d1ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801d1ee:	2300      	movs	r3, #0
 801d1f0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801d1f2:	683b      	ldr	r3, [r7, #0]
 801d1f4:	889b      	ldrh	r3, [r3, #4]
 801d1f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801d1f8:	683b      	ldr	r3, [r7, #0]
 801d1fa:	781b      	ldrb	r3, [r3, #0]
 801d1fc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801d200:	2b40      	cmp	r3, #64	@ 0x40
 801d202:	d007      	beq.n	801d214 <USBD_StdEPReq+0x30>
 801d204:	2b40      	cmp	r3, #64	@ 0x40
 801d206:	f200 817f 	bhi.w	801d508 <USBD_StdEPReq+0x324>
 801d20a:	2b00      	cmp	r3, #0
 801d20c:	d02a      	beq.n	801d264 <USBD_StdEPReq+0x80>
 801d20e:	2b20      	cmp	r3, #32
 801d210:	f040 817a 	bne.w	801d508 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801d214:	7bbb      	ldrb	r3, [r7, #14]
 801d216:	4619      	mov	r1, r3
 801d218:	6878      	ldr	r0, [r7, #4]
 801d21a:	f7ff fe85 	bl	801cf28 <USBD_CoreFindEP>
 801d21e:	4603      	mov	r3, r0
 801d220:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d222:	7b7b      	ldrb	r3, [r7, #13]
 801d224:	2bff      	cmp	r3, #255	@ 0xff
 801d226:	f000 8174 	beq.w	801d512 <USBD_StdEPReq+0x32e>
 801d22a:	7b7b      	ldrb	r3, [r7, #13]
 801d22c:	2b00      	cmp	r3, #0
 801d22e:	f040 8170 	bne.w	801d512 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801d232:	7b7a      	ldrb	r2, [r7, #13]
 801d234:	687b      	ldr	r3, [r7, #4]
 801d236:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801d23a:	7b7a      	ldrb	r2, [r7, #13]
 801d23c:	687b      	ldr	r3, [r7, #4]
 801d23e:	32ae      	adds	r2, #174	@ 0xae
 801d240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d244:	689b      	ldr	r3, [r3, #8]
 801d246:	2b00      	cmp	r3, #0
 801d248:	f000 8163 	beq.w	801d512 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801d24c:	7b7a      	ldrb	r2, [r7, #13]
 801d24e:	687b      	ldr	r3, [r7, #4]
 801d250:	32ae      	adds	r2, #174	@ 0xae
 801d252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d256:	689b      	ldr	r3, [r3, #8]
 801d258:	6839      	ldr	r1, [r7, #0]
 801d25a:	6878      	ldr	r0, [r7, #4]
 801d25c:	4798      	blx	r3
 801d25e:	4603      	mov	r3, r0
 801d260:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801d262:	e156      	b.n	801d512 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801d264:	683b      	ldr	r3, [r7, #0]
 801d266:	785b      	ldrb	r3, [r3, #1]
 801d268:	2b03      	cmp	r3, #3
 801d26a:	d008      	beq.n	801d27e <USBD_StdEPReq+0x9a>
 801d26c:	2b03      	cmp	r3, #3
 801d26e:	f300 8145 	bgt.w	801d4fc <USBD_StdEPReq+0x318>
 801d272:	2b00      	cmp	r3, #0
 801d274:	f000 809b 	beq.w	801d3ae <USBD_StdEPReq+0x1ca>
 801d278:	2b01      	cmp	r3, #1
 801d27a:	d03c      	beq.n	801d2f6 <USBD_StdEPReq+0x112>
 801d27c:	e13e      	b.n	801d4fc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801d27e:	687b      	ldr	r3, [r7, #4]
 801d280:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d284:	b2db      	uxtb	r3, r3
 801d286:	2b02      	cmp	r3, #2
 801d288:	d002      	beq.n	801d290 <USBD_StdEPReq+0xac>
 801d28a:	2b03      	cmp	r3, #3
 801d28c:	d016      	beq.n	801d2bc <USBD_StdEPReq+0xd8>
 801d28e:	e02c      	b.n	801d2ea <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801d290:	7bbb      	ldrb	r3, [r7, #14]
 801d292:	2b00      	cmp	r3, #0
 801d294:	d00d      	beq.n	801d2b2 <USBD_StdEPReq+0xce>
 801d296:	7bbb      	ldrb	r3, [r7, #14]
 801d298:	2b80      	cmp	r3, #128	@ 0x80
 801d29a:	d00a      	beq.n	801d2b2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801d29c:	7bbb      	ldrb	r3, [r7, #14]
 801d29e:	4619      	mov	r1, r3
 801d2a0:	6878      	ldr	r0, [r7, #4]
 801d2a2:	f001 fa13 	bl	801e6cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801d2a6:	2180      	movs	r1, #128	@ 0x80
 801d2a8:	6878      	ldr	r0, [r7, #4]
 801d2aa:	f001 fa0f 	bl	801e6cc <USBD_LL_StallEP>
 801d2ae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801d2b0:	e020      	b.n	801d2f4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801d2b2:	6839      	ldr	r1, [r7, #0]
 801d2b4:	6878      	ldr	r0, [r7, #4]
 801d2b6:	f000 fca4 	bl	801dc02 <USBD_CtlError>
              break;
 801d2ba:	e01b      	b.n	801d2f4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801d2bc:	683b      	ldr	r3, [r7, #0]
 801d2be:	885b      	ldrh	r3, [r3, #2]
 801d2c0:	2b00      	cmp	r3, #0
 801d2c2:	d10e      	bne.n	801d2e2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801d2c4:	7bbb      	ldrb	r3, [r7, #14]
 801d2c6:	2b00      	cmp	r3, #0
 801d2c8:	d00b      	beq.n	801d2e2 <USBD_StdEPReq+0xfe>
 801d2ca:	7bbb      	ldrb	r3, [r7, #14]
 801d2cc:	2b80      	cmp	r3, #128	@ 0x80
 801d2ce:	d008      	beq.n	801d2e2 <USBD_StdEPReq+0xfe>
 801d2d0:	683b      	ldr	r3, [r7, #0]
 801d2d2:	88db      	ldrh	r3, [r3, #6]
 801d2d4:	2b00      	cmp	r3, #0
 801d2d6:	d104      	bne.n	801d2e2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801d2d8:	7bbb      	ldrb	r3, [r7, #14]
 801d2da:	4619      	mov	r1, r3
 801d2dc:	6878      	ldr	r0, [r7, #4]
 801d2de:	f001 f9f5 	bl	801e6cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801d2e2:	6878      	ldr	r0, [r7, #4]
 801d2e4:	f000 fd64 	bl	801ddb0 <USBD_CtlSendStatus>

              break;
 801d2e8:	e004      	b.n	801d2f4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801d2ea:	6839      	ldr	r1, [r7, #0]
 801d2ec:	6878      	ldr	r0, [r7, #4]
 801d2ee:	f000 fc88 	bl	801dc02 <USBD_CtlError>
              break;
 801d2f2:	bf00      	nop
          }
          break;
 801d2f4:	e107      	b.n	801d506 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801d2f6:	687b      	ldr	r3, [r7, #4]
 801d2f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d2fc:	b2db      	uxtb	r3, r3
 801d2fe:	2b02      	cmp	r3, #2
 801d300:	d002      	beq.n	801d308 <USBD_StdEPReq+0x124>
 801d302:	2b03      	cmp	r3, #3
 801d304:	d016      	beq.n	801d334 <USBD_StdEPReq+0x150>
 801d306:	e04b      	b.n	801d3a0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801d308:	7bbb      	ldrb	r3, [r7, #14]
 801d30a:	2b00      	cmp	r3, #0
 801d30c:	d00d      	beq.n	801d32a <USBD_StdEPReq+0x146>
 801d30e:	7bbb      	ldrb	r3, [r7, #14]
 801d310:	2b80      	cmp	r3, #128	@ 0x80
 801d312:	d00a      	beq.n	801d32a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801d314:	7bbb      	ldrb	r3, [r7, #14]
 801d316:	4619      	mov	r1, r3
 801d318:	6878      	ldr	r0, [r7, #4]
 801d31a:	f001 f9d7 	bl	801e6cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801d31e:	2180      	movs	r1, #128	@ 0x80
 801d320:	6878      	ldr	r0, [r7, #4]
 801d322:	f001 f9d3 	bl	801e6cc <USBD_LL_StallEP>
 801d326:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801d328:	e040      	b.n	801d3ac <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801d32a:	6839      	ldr	r1, [r7, #0]
 801d32c:	6878      	ldr	r0, [r7, #4]
 801d32e:	f000 fc68 	bl	801dc02 <USBD_CtlError>
              break;
 801d332:	e03b      	b.n	801d3ac <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801d334:	683b      	ldr	r3, [r7, #0]
 801d336:	885b      	ldrh	r3, [r3, #2]
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d136      	bne.n	801d3aa <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801d33c:	7bbb      	ldrb	r3, [r7, #14]
 801d33e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d342:	2b00      	cmp	r3, #0
 801d344:	d004      	beq.n	801d350 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801d346:	7bbb      	ldrb	r3, [r7, #14]
 801d348:	4619      	mov	r1, r3
 801d34a:	6878      	ldr	r0, [r7, #4]
 801d34c:	f001 f9f4 	bl	801e738 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801d350:	6878      	ldr	r0, [r7, #4]
 801d352:	f000 fd2d 	bl	801ddb0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801d356:	7bbb      	ldrb	r3, [r7, #14]
 801d358:	4619      	mov	r1, r3
 801d35a:	6878      	ldr	r0, [r7, #4]
 801d35c:	f7ff fde4 	bl	801cf28 <USBD_CoreFindEP>
 801d360:	4603      	mov	r3, r0
 801d362:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801d364:	7b7b      	ldrb	r3, [r7, #13]
 801d366:	2bff      	cmp	r3, #255	@ 0xff
 801d368:	d01f      	beq.n	801d3aa <USBD_StdEPReq+0x1c6>
 801d36a:	7b7b      	ldrb	r3, [r7, #13]
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d11c      	bne.n	801d3aa <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801d370:	7b7a      	ldrb	r2, [r7, #13]
 801d372:	687b      	ldr	r3, [r7, #4]
 801d374:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801d378:	7b7a      	ldrb	r2, [r7, #13]
 801d37a:	687b      	ldr	r3, [r7, #4]
 801d37c:	32ae      	adds	r2, #174	@ 0xae
 801d37e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d382:	689b      	ldr	r3, [r3, #8]
 801d384:	2b00      	cmp	r3, #0
 801d386:	d010      	beq.n	801d3aa <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801d388:	7b7a      	ldrb	r2, [r7, #13]
 801d38a:	687b      	ldr	r3, [r7, #4]
 801d38c:	32ae      	adds	r2, #174	@ 0xae
 801d38e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d392:	689b      	ldr	r3, [r3, #8]
 801d394:	6839      	ldr	r1, [r7, #0]
 801d396:	6878      	ldr	r0, [r7, #4]
 801d398:	4798      	blx	r3
 801d39a:	4603      	mov	r3, r0
 801d39c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801d39e:	e004      	b.n	801d3aa <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801d3a0:	6839      	ldr	r1, [r7, #0]
 801d3a2:	6878      	ldr	r0, [r7, #4]
 801d3a4:	f000 fc2d 	bl	801dc02 <USBD_CtlError>
              break;
 801d3a8:	e000      	b.n	801d3ac <USBD_StdEPReq+0x1c8>
              break;
 801d3aa:	bf00      	nop
          }
          break;
 801d3ac:	e0ab      	b.n	801d506 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801d3ae:	687b      	ldr	r3, [r7, #4]
 801d3b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d3b4:	b2db      	uxtb	r3, r3
 801d3b6:	2b02      	cmp	r3, #2
 801d3b8:	d002      	beq.n	801d3c0 <USBD_StdEPReq+0x1dc>
 801d3ba:	2b03      	cmp	r3, #3
 801d3bc:	d032      	beq.n	801d424 <USBD_StdEPReq+0x240>
 801d3be:	e097      	b.n	801d4f0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801d3c0:	7bbb      	ldrb	r3, [r7, #14]
 801d3c2:	2b00      	cmp	r3, #0
 801d3c4:	d007      	beq.n	801d3d6 <USBD_StdEPReq+0x1f2>
 801d3c6:	7bbb      	ldrb	r3, [r7, #14]
 801d3c8:	2b80      	cmp	r3, #128	@ 0x80
 801d3ca:	d004      	beq.n	801d3d6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801d3cc:	6839      	ldr	r1, [r7, #0]
 801d3ce:	6878      	ldr	r0, [r7, #4]
 801d3d0:	f000 fc17 	bl	801dc02 <USBD_CtlError>
                break;
 801d3d4:	e091      	b.n	801d4fa <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d3d6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d3da:	2b00      	cmp	r3, #0
 801d3dc:	da0b      	bge.n	801d3f6 <USBD_StdEPReq+0x212>
 801d3de:	7bbb      	ldrb	r3, [r7, #14]
 801d3e0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801d3e4:	4613      	mov	r3, r2
 801d3e6:	009b      	lsls	r3, r3, #2
 801d3e8:	4413      	add	r3, r2
 801d3ea:	009b      	lsls	r3, r3, #2
 801d3ec:	3310      	adds	r3, #16
 801d3ee:	687a      	ldr	r2, [r7, #4]
 801d3f0:	4413      	add	r3, r2
 801d3f2:	3304      	adds	r3, #4
 801d3f4:	e00b      	b.n	801d40e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801d3f6:	7bbb      	ldrb	r3, [r7, #14]
 801d3f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d3fc:	4613      	mov	r3, r2
 801d3fe:	009b      	lsls	r3, r3, #2
 801d400:	4413      	add	r3, r2
 801d402:	009b      	lsls	r3, r3, #2
 801d404:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801d408:	687a      	ldr	r2, [r7, #4]
 801d40a:	4413      	add	r3, r2
 801d40c:	3304      	adds	r3, #4
 801d40e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801d410:	68bb      	ldr	r3, [r7, #8]
 801d412:	2200      	movs	r2, #0
 801d414:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801d416:	68bb      	ldr	r3, [r7, #8]
 801d418:	2202      	movs	r2, #2
 801d41a:	4619      	mov	r1, r3
 801d41c:	6878      	ldr	r0, [r7, #4]
 801d41e:	f000 fc6d 	bl	801dcfc <USBD_CtlSendData>
              break;
 801d422:	e06a      	b.n	801d4fa <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801d424:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d428:	2b00      	cmp	r3, #0
 801d42a:	da11      	bge.n	801d450 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801d42c:	7bbb      	ldrb	r3, [r7, #14]
 801d42e:	f003 020f 	and.w	r2, r3, #15
 801d432:	6879      	ldr	r1, [r7, #4]
 801d434:	4613      	mov	r3, r2
 801d436:	009b      	lsls	r3, r3, #2
 801d438:	4413      	add	r3, r2
 801d43a:	009b      	lsls	r3, r3, #2
 801d43c:	440b      	add	r3, r1
 801d43e:	3324      	adds	r3, #36	@ 0x24
 801d440:	881b      	ldrh	r3, [r3, #0]
 801d442:	2b00      	cmp	r3, #0
 801d444:	d117      	bne.n	801d476 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801d446:	6839      	ldr	r1, [r7, #0]
 801d448:	6878      	ldr	r0, [r7, #4]
 801d44a:	f000 fbda 	bl	801dc02 <USBD_CtlError>
                  break;
 801d44e:	e054      	b.n	801d4fa <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801d450:	7bbb      	ldrb	r3, [r7, #14]
 801d452:	f003 020f 	and.w	r2, r3, #15
 801d456:	6879      	ldr	r1, [r7, #4]
 801d458:	4613      	mov	r3, r2
 801d45a:	009b      	lsls	r3, r3, #2
 801d45c:	4413      	add	r3, r2
 801d45e:	009b      	lsls	r3, r3, #2
 801d460:	440b      	add	r3, r1
 801d462:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801d466:	881b      	ldrh	r3, [r3, #0]
 801d468:	2b00      	cmp	r3, #0
 801d46a:	d104      	bne.n	801d476 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801d46c:	6839      	ldr	r1, [r7, #0]
 801d46e:	6878      	ldr	r0, [r7, #4]
 801d470:	f000 fbc7 	bl	801dc02 <USBD_CtlError>
                  break;
 801d474:	e041      	b.n	801d4fa <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d476:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d47a:	2b00      	cmp	r3, #0
 801d47c:	da0b      	bge.n	801d496 <USBD_StdEPReq+0x2b2>
 801d47e:	7bbb      	ldrb	r3, [r7, #14]
 801d480:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801d484:	4613      	mov	r3, r2
 801d486:	009b      	lsls	r3, r3, #2
 801d488:	4413      	add	r3, r2
 801d48a:	009b      	lsls	r3, r3, #2
 801d48c:	3310      	adds	r3, #16
 801d48e:	687a      	ldr	r2, [r7, #4]
 801d490:	4413      	add	r3, r2
 801d492:	3304      	adds	r3, #4
 801d494:	e00b      	b.n	801d4ae <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801d496:	7bbb      	ldrb	r3, [r7, #14]
 801d498:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801d49c:	4613      	mov	r3, r2
 801d49e:	009b      	lsls	r3, r3, #2
 801d4a0:	4413      	add	r3, r2
 801d4a2:	009b      	lsls	r3, r3, #2
 801d4a4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801d4a8:	687a      	ldr	r2, [r7, #4]
 801d4aa:	4413      	add	r3, r2
 801d4ac:	3304      	adds	r3, #4
 801d4ae:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801d4b0:	7bbb      	ldrb	r3, [r7, #14]
 801d4b2:	2b00      	cmp	r3, #0
 801d4b4:	d002      	beq.n	801d4bc <USBD_StdEPReq+0x2d8>
 801d4b6:	7bbb      	ldrb	r3, [r7, #14]
 801d4b8:	2b80      	cmp	r3, #128	@ 0x80
 801d4ba:	d103      	bne.n	801d4c4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801d4bc:	68bb      	ldr	r3, [r7, #8]
 801d4be:	2200      	movs	r2, #0
 801d4c0:	601a      	str	r2, [r3, #0]
 801d4c2:	e00e      	b.n	801d4e2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801d4c4:	7bbb      	ldrb	r3, [r7, #14]
 801d4c6:	4619      	mov	r1, r3
 801d4c8:	6878      	ldr	r0, [r7, #4]
 801d4ca:	f001 f96b 	bl	801e7a4 <USBD_LL_IsStallEP>
 801d4ce:	4603      	mov	r3, r0
 801d4d0:	2b00      	cmp	r3, #0
 801d4d2:	d003      	beq.n	801d4dc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801d4d4:	68bb      	ldr	r3, [r7, #8]
 801d4d6:	2201      	movs	r2, #1
 801d4d8:	601a      	str	r2, [r3, #0]
 801d4da:	e002      	b.n	801d4e2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801d4dc:	68bb      	ldr	r3, [r7, #8]
 801d4de:	2200      	movs	r2, #0
 801d4e0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801d4e2:	68bb      	ldr	r3, [r7, #8]
 801d4e4:	2202      	movs	r2, #2
 801d4e6:	4619      	mov	r1, r3
 801d4e8:	6878      	ldr	r0, [r7, #4]
 801d4ea:	f000 fc07 	bl	801dcfc <USBD_CtlSendData>
              break;
 801d4ee:	e004      	b.n	801d4fa <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801d4f0:	6839      	ldr	r1, [r7, #0]
 801d4f2:	6878      	ldr	r0, [r7, #4]
 801d4f4:	f000 fb85 	bl	801dc02 <USBD_CtlError>
              break;
 801d4f8:	bf00      	nop
          }
          break;
 801d4fa:	e004      	b.n	801d506 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801d4fc:	6839      	ldr	r1, [r7, #0]
 801d4fe:	6878      	ldr	r0, [r7, #4]
 801d500:	f000 fb7f 	bl	801dc02 <USBD_CtlError>
          break;
 801d504:	bf00      	nop
      }
      break;
 801d506:	e005      	b.n	801d514 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801d508:	6839      	ldr	r1, [r7, #0]
 801d50a:	6878      	ldr	r0, [r7, #4]
 801d50c:	f000 fb79 	bl	801dc02 <USBD_CtlError>
      break;
 801d510:	e000      	b.n	801d514 <USBD_StdEPReq+0x330>
      break;
 801d512:	bf00      	nop
  }

  return ret;
 801d514:	7bfb      	ldrb	r3, [r7, #15]
}
 801d516:	4618      	mov	r0, r3
 801d518:	3710      	adds	r7, #16
 801d51a:	46bd      	mov	sp, r7
 801d51c:	bd80      	pop	{r7, pc}
	...

0801d520 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d520:	b580      	push	{r7, lr}
 801d522:	b084      	sub	sp, #16
 801d524:	af00      	add	r7, sp, #0
 801d526:	6078      	str	r0, [r7, #4]
 801d528:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801d52a:	2300      	movs	r3, #0
 801d52c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801d52e:	2300      	movs	r3, #0
 801d530:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801d532:	2300      	movs	r3, #0
 801d534:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801d536:	683b      	ldr	r3, [r7, #0]
 801d538:	885b      	ldrh	r3, [r3, #2]
 801d53a:	0a1b      	lsrs	r3, r3, #8
 801d53c:	b29b      	uxth	r3, r3
 801d53e:	3b01      	subs	r3, #1
 801d540:	2b0e      	cmp	r3, #14
 801d542:	f200 8152 	bhi.w	801d7ea <USBD_GetDescriptor+0x2ca>
 801d546:	a201      	add	r2, pc, #4	@ (adr r2, 801d54c <USBD_GetDescriptor+0x2c>)
 801d548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d54c:	0801d5bd 	.word	0x0801d5bd
 801d550:	0801d5d5 	.word	0x0801d5d5
 801d554:	0801d615 	.word	0x0801d615
 801d558:	0801d7eb 	.word	0x0801d7eb
 801d55c:	0801d7eb 	.word	0x0801d7eb
 801d560:	0801d78b 	.word	0x0801d78b
 801d564:	0801d7b7 	.word	0x0801d7b7
 801d568:	0801d7eb 	.word	0x0801d7eb
 801d56c:	0801d7eb 	.word	0x0801d7eb
 801d570:	0801d7eb 	.word	0x0801d7eb
 801d574:	0801d7eb 	.word	0x0801d7eb
 801d578:	0801d7eb 	.word	0x0801d7eb
 801d57c:	0801d7eb 	.word	0x0801d7eb
 801d580:	0801d7eb 	.word	0x0801d7eb
 801d584:	0801d589 	.word	0x0801d589
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801d588:	687b      	ldr	r3, [r7, #4]
 801d58a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d58e:	69db      	ldr	r3, [r3, #28]
 801d590:	2b00      	cmp	r3, #0
 801d592:	d00b      	beq.n	801d5ac <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801d594:	687b      	ldr	r3, [r7, #4]
 801d596:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d59a:	69db      	ldr	r3, [r3, #28]
 801d59c:	687a      	ldr	r2, [r7, #4]
 801d59e:	7c12      	ldrb	r2, [r2, #16]
 801d5a0:	f107 0108 	add.w	r1, r7, #8
 801d5a4:	4610      	mov	r0, r2
 801d5a6:	4798      	blx	r3
 801d5a8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801d5aa:	e126      	b.n	801d7fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801d5ac:	6839      	ldr	r1, [r7, #0]
 801d5ae:	6878      	ldr	r0, [r7, #4]
 801d5b0:	f000 fb27 	bl	801dc02 <USBD_CtlError>
        err++;
 801d5b4:	7afb      	ldrb	r3, [r7, #11]
 801d5b6:	3301      	adds	r3, #1
 801d5b8:	72fb      	strb	r3, [r7, #11]
      break;
 801d5ba:	e11e      	b.n	801d7fa <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801d5bc:	687b      	ldr	r3, [r7, #4]
 801d5be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d5c2:	681b      	ldr	r3, [r3, #0]
 801d5c4:	687a      	ldr	r2, [r7, #4]
 801d5c6:	7c12      	ldrb	r2, [r2, #16]
 801d5c8:	f107 0108 	add.w	r1, r7, #8
 801d5cc:	4610      	mov	r0, r2
 801d5ce:	4798      	blx	r3
 801d5d0:	60f8      	str	r0, [r7, #12]
      break;
 801d5d2:	e112      	b.n	801d7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801d5d4:	687b      	ldr	r3, [r7, #4]
 801d5d6:	7c1b      	ldrb	r3, [r3, #16]
 801d5d8:	2b00      	cmp	r3, #0
 801d5da:	d10d      	bne.n	801d5f8 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801d5dc:	687b      	ldr	r3, [r7, #4]
 801d5de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d5e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d5e4:	f107 0208 	add.w	r2, r7, #8
 801d5e8:	4610      	mov	r0, r2
 801d5ea:	4798      	blx	r3
 801d5ec:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801d5ee:	68fb      	ldr	r3, [r7, #12]
 801d5f0:	3301      	adds	r3, #1
 801d5f2:	2202      	movs	r2, #2
 801d5f4:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801d5f6:	e100      	b.n	801d7fa <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801d5f8:	687b      	ldr	r3, [r7, #4]
 801d5fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d600:	f107 0208 	add.w	r2, r7, #8
 801d604:	4610      	mov	r0, r2
 801d606:	4798      	blx	r3
 801d608:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801d60a:	68fb      	ldr	r3, [r7, #12]
 801d60c:	3301      	adds	r3, #1
 801d60e:	2202      	movs	r2, #2
 801d610:	701a      	strb	r2, [r3, #0]
      break;
 801d612:	e0f2      	b.n	801d7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801d614:	683b      	ldr	r3, [r7, #0]
 801d616:	885b      	ldrh	r3, [r3, #2]
 801d618:	b2db      	uxtb	r3, r3
 801d61a:	2b05      	cmp	r3, #5
 801d61c:	f200 80ac 	bhi.w	801d778 <USBD_GetDescriptor+0x258>
 801d620:	a201      	add	r2, pc, #4	@ (adr r2, 801d628 <USBD_GetDescriptor+0x108>)
 801d622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d626:	bf00      	nop
 801d628:	0801d641 	.word	0x0801d641
 801d62c:	0801d675 	.word	0x0801d675
 801d630:	0801d6a9 	.word	0x0801d6a9
 801d634:	0801d6dd 	.word	0x0801d6dd
 801d638:	0801d711 	.word	0x0801d711
 801d63c:	0801d745 	.word	0x0801d745
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801d640:	687b      	ldr	r3, [r7, #4]
 801d642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d646:	685b      	ldr	r3, [r3, #4]
 801d648:	2b00      	cmp	r3, #0
 801d64a:	d00b      	beq.n	801d664 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801d64c:	687b      	ldr	r3, [r7, #4]
 801d64e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d652:	685b      	ldr	r3, [r3, #4]
 801d654:	687a      	ldr	r2, [r7, #4]
 801d656:	7c12      	ldrb	r2, [r2, #16]
 801d658:	f107 0108 	add.w	r1, r7, #8
 801d65c:	4610      	mov	r0, r2
 801d65e:	4798      	blx	r3
 801d660:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d662:	e091      	b.n	801d788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d664:	6839      	ldr	r1, [r7, #0]
 801d666:	6878      	ldr	r0, [r7, #4]
 801d668:	f000 facb 	bl	801dc02 <USBD_CtlError>
            err++;
 801d66c:	7afb      	ldrb	r3, [r7, #11]
 801d66e:	3301      	adds	r3, #1
 801d670:	72fb      	strb	r3, [r7, #11]
          break;
 801d672:	e089      	b.n	801d788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d67a:	689b      	ldr	r3, [r3, #8]
 801d67c:	2b00      	cmp	r3, #0
 801d67e:	d00b      	beq.n	801d698 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801d680:	687b      	ldr	r3, [r7, #4]
 801d682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d686:	689b      	ldr	r3, [r3, #8]
 801d688:	687a      	ldr	r2, [r7, #4]
 801d68a:	7c12      	ldrb	r2, [r2, #16]
 801d68c:	f107 0108 	add.w	r1, r7, #8
 801d690:	4610      	mov	r0, r2
 801d692:	4798      	blx	r3
 801d694:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d696:	e077      	b.n	801d788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d698:	6839      	ldr	r1, [r7, #0]
 801d69a:	6878      	ldr	r0, [r7, #4]
 801d69c:	f000 fab1 	bl	801dc02 <USBD_CtlError>
            err++;
 801d6a0:	7afb      	ldrb	r3, [r7, #11]
 801d6a2:	3301      	adds	r3, #1
 801d6a4:	72fb      	strb	r3, [r7, #11]
          break;
 801d6a6:	e06f      	b.n	801d788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801d6a8:	687b      	ldr	r3, [r7, #4]
 801d6aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d6ae:	68db      	ldr	r3, [r3, #12]
 801d6b0:	2b00      	cmp	r3, #0
 801d6b2:	d00b      	beq.n	801d6cc <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801d6b4:	687b      	ldr	r3, [r7, #4]
 801d6b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d6ba:	68db      	ldr	r3, [r3, #12]
 801d6bc:	687a      	ldr	r2, [r7, #4]
 801d6be:	7c12      	ldrb	r2, [r2, #16]
 801d6c0:	f107 0108 	add.w	r1, r7, #8
 801d6c4:	4610      	mov	r0, r2
 801d6c6:	4798      	blx	r3
 801d6c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d6ca:	e05d      	b.n	801d788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d6cc:	6839      	ldr	r1, [r7, #0]
 801d6ce:	6878      	ldr	r0, [r7, #4]
 801d6d0:	f000 fa97 	bl	801dc02 <USBD_CtlError>
            err++;
 801d6d4:	7afb      	ldrb	r3, [r7, #11]
 801d6d6:	3301      	adds	r3, #1
 801d6d8:	72fb      	strb	r3, [r7, #11]
          break;
 801d6da:	e055      	b.n	801d788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801d6dc:	687b      	ldr	r3, [r7, #4]
 801d6de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d6e2:	691b      	ldr	r3, [r3, #16]
 801d6e4:	2b00      	cmp	r3, #0
 801d6e6:	d00b      	beq.n	801d700 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801d6e8:	687b      	ldr	r3, [r7, #4]
 801d6ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d6ee:	691b      	ldr	r3, [r3, #16]
 801d6f0:	687a      	ldr	r2, [r7, #4]
 801d6f2:	7c12      	ldrb	r2, [r2, #16]
 801d6f4:	f107 0108 	add.w	r1, r7, #8
 801d6f8:	4610      	mov	r0, r2
 801d6fa:	4798      	blx	r3
 801d6fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d6fe:	e043      	b.n	801d788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d700:	6839      	ldr	r1, [r7, #0]
 801d702:	6878      	ldr	r0, [r7, #4]
 801d704:	f000 fa7d 	bl	801dc02 <USBD_CtlError>
            err++;
 801d708:	7afb      	ldrb	r3, [r7, #11]
 801d70a:	3301      	adds	r3, #1
 801d70c:	72fb      	strb	r3, [r7, #11]
          break;
 801d70e:	e03b      	b.n	801d788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801d710:	687b      	ldr	r3, [r7, #4]
 801d712:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d716:	695b      	ldr	r3, [r3, #20]
 801d718:	2b00      	cmp	r3, #0
 801d71a:	d00b      	beq.n	801d734 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801d71c:	687b      	ldr	r3, [r7, #4]
 801d71e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d722:	695b      	ldr	r3, [r3, #20]
 801d724:	687a      	ldr	r2, [r7, #4]
 801d726:	7c12      	ldrb	r2, [r2, #16]
 801d728:	f107 0108 	add.w	r1, r7, #8
 801d72c:	4610      	mov	r0, r2
 801d72e:	4798      	blx	r3
 801d730:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d732:	e029      	b.n	801d788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d734:	6839      	ldr	r1, [r7, #0]
 801d736:	6878      	ldr	r0, [r7, #4]
 801d738:	f000 fa63 	bl	801dc02 <USBD_CtlError>
            err++;
 801d73c:	7afb      	ldrb	r3, [r7, #11]
 801d73e:	3301      	adds	r3, #1
 801d740:	72fb      	strb	r3, [r7, #11]
          break;
 801d742:	e021      	b.n	801d788 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801d744:	687b      	ldr	r3, [r7, #4]
 801d746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d74a:	699b      	ldr	r3, [r3, #24]
 801d74c:	2b00      	cmp	r3, #0
 801d74e:	d00b      	beq.n	801d768 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801d750:	687b      	ldr	r3, [r7, #4]
 801d752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d756:	699b      	ldr	r3, [r3, #24]
 801d758:	687a      	ldr	r2, [r7, #4]
 801d75a:	7c12      	ldrb	r2, [r2, #16]
 801d75c:	f107 0108 	add.w	r1, r7, #8
 801d760:	4610      	mov	r0, r2
 801d762:	4798      	blx	r3
 801d764:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d766:	e00f      	b.n	801d788 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d768:	6839      	ldr	r1, [r7, #0]
 801d76a:	6878      	ldr	r0, [r7, #4]
 801d76c:	f000 fa49 	bl	801dc02 <USBD_CtlError>
            err++;
 801d770:	7afb      	ldrb	r3, [r7, #11]
 801d772:	3301      	adds	r3, #1
 801d774:	72fb      	strb	r3, [r7, #11]
          break;
 801d776:	e007      	b.n	801d788 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801d778:	6839      	ldr	r1, [r7, #0]
 801d77a:	6878      	ldr	r0, [r7, #4]
 801d77c:	f000 fa41 	bl	801dc02 <USBD_CtlError>
          err++;
 801d780:	7afb      	ldrb	r3, [r7, #11]
 801d782:	3301      	adds	r3, #1
 801d784:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801d786:	bf00      	nop
      }
      break;
 801d788:	e037      	b.n	801d7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801d78a:	687b      	ldr	r3, [r7, #4]
 801d78c:	7c1b      	ldrb	r3, [r3, #16]
 801d78e:	2b00      	cmp	r3, #0
 801d790:	d109      	bne.n	801d7a6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801d792:	687b      	ldr	r3, [r7, #4]
 801d794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d79a:	f107 0208 	add.w	r2, r7, #8
 801d79e:	4610      	mov	r0, r2
 801d7a0:	4798      	blx	r3
 801d7a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801d7a4:	e029      	b.n	801d7fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801d7a6:	6839      	ldr	r1, [r7, #0]
 801d7a8:	6878      	ldr	r0, [r7, #4]
 801d7aa:	f000 fa2a 	bl	801dc02 <USBD_CtlError>
        err++;
 801d7ae:	7afb      	ldrb	r3, [r7, #11]
 801d7b0:	3301      	adds	r3, #1
 801d7b2:	72fb      	strb	r3, [r7, #11]
      break;
 801d7b4:	e021      	b.n	801d7fa <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801d7b6:	687b      	ldr	r3, [r7, #4]
 801d7b8:	7c1b      	ldrb	r3, [r3, #16]
 801d7ba:	2b00      	cmp	r3, #0
 801d7bc:	d10d      	bne.n	801d7da <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801d7be:	687b      	ldr	r3, [r7, #4]
 801d7c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d7c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d7c6:	f107 0208 	add.w	r2, r7, #8
 801d7ca:	4610      	mov	r0, r2
 801d7cc:	4798      	blx	r3
 801d7ce:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801d7d0:	68fb      	ldr	r3, [r7, #12]
 801d7d2:	3301      	adds	r3, #1
 801d7d4:	2207      	movs	r2, #7
 801d7d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801d7d8:	e00f      	b.n	801d7fa <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801d7da:	6839      	ldr	r1, [r7, #0]
 801d7dc:	6878      	ldr	r0, [r7, #4]
 801d7de:	f000 fa10 	bl	801dc02 <USBD_CtlError>
        err++;
 801d7e2:	7afb      	ldrb	r3, [r7, #11]
 801d7e4:	3301      	adds	r3, #1
 801d7e6:	72fb      	strb	r3, [r7, #11]
      break;
 801d7e8:	e007      	b.n	801d7fa <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801d7ea:	6839      	ldr	r1, [r7, #0]
 801d7ec:	6878      	ldr	r0, [r7, #4]
 801d7ee:	f000 fa08 	bl	801dc02 <USBD_CtlError>
      err++;
 801d7f2:	7afb      	ldrb	r3, [r7, #11]
 801d7f4:	3301      	adds	r3, #1
 801d7f6:	72fb      	strb	r3, [r7, #11]
      break;
 801d7f8:	bf00      	nop
  }

  if (err != 0U)
 801d7fa:	7afb      	ldrb	r3, [r7, #11]
 801d7fc:	2b00      	cmp	r3, #0
 801d7fe:	d11e      	bne.n	801d83e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801d800:	683b      	ldr	r3, [r7, #0]
 801d802:	88db      	ldrh	r3, [r3, #6]
 801d804:	2b00      	cmp	r3, #0
 801d806:	d016      	beq.n	801d836 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801d808:	893b      	ldrh	r3, [r7, #8]
 801d80a:	2b00      	cmp	r3, #0
 801d80c:	d00e      	beq.n	801d82c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801d80e:	683b      	ldr	r3, [r7, #0]
 801d810:	88da      	ldrh	r2, [r3, #6]
 801d812:	893b      	ldrh	r3, [r7, #8]
 801d814:	4293      	cmp	r3, r2
 801d816:	bf28      	it	cs
 801d818:	4613      	movcs	r3, r2
 801d81a:	b29b      	uxth	r3, r3
 801d81c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801d81e:	893b      	ldrh	r3, [r7, #8]
 801d820:	461a      	mov	r2, r3
 801d822:	68f9      	ldr	r1, [r7, #12]
 801d824:	6878      	ldr	r0, [r7, #4]
 801d826:	f000 fa69 	bl	801dcfc <USBD_CtlSendData>
 801d82a:	e009      	b.n	801d840 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801d82c:	6839      	ldr	r1, [r7, #0]
 801d82e:	6878      	ldr	r0, [r7, #4]
 801d830:	f000 f9e7 	bl	801dc02 <USBD_CtlError>
 801d834:	e004      	b.n	801d840 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801d836:	6878      	ldr	r0, [r7, #4]
 801d838:	f000 faba 	bl	801ddb0 <USBD_CtlSendStatus>
 801d83c:	e000      	b.n	801d840 <USBD_GetDescriptor+0x320>
    return;
 801d83e:	bf00      	nop
  }
}
 801d840:	3710      	adds	r7, #16
 801d842:	46bd      	mov	sp, r7
 801d844:	bd80      	pop	{r7, pc}
 801d846:	bf00      	nop

0801d848 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d848:	b580      	push	{r7, lr}
 801d84a:	b084      	sub	sp, #16
 801d84c:	af00      	add	r7, sp, #0
 801d84e:	6078      	str	r0, [r7, #4]
 801d850:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801d852:	683b      	ldr	r3, [r7, #0]
 801d854:	889b      	ldrh	r3, [r3, #4]
 801d856:	2b00      	cmp	r3, #0
 801d858:	d131      	bne.n	801d8be <USBD_SetAddress+0x76>
 801d85a:	683b      	ldr	r3, [r7, #0]
 801d85c:	88db      	ldrh	r3, [r3, #6]
 801d85e:	2b00      	cmp	r3, #0
 801d860:	d12d      	bne.n	801d8be <USBD_SetAddress+0x76>
 801d862:	683b      	ldr	r3, [r7, #0]
 801d864:	885b      	ldrh	r3, [r3, #2]
 801d866:	2b7f      	cmp	r3, #127	@ 0x7f
 801d868:	d829      	bhi.n	801d8be <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801d86a:	683b      	ldr	r3, [r7, #0]
 801d86c:	885b      	ldrh	r3, [r3, #2]
 801d86e:	b2db      	uxtb	r3, r3
 801d870:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d874:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d876:	687b      	ldr	r3, [r7, #4]
 801d878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d87c:	b2db      	uxtb	r3, r3
 801d87e:	2b03      	cmp	r3, #3
 801d880:	d104      	bne.n	801d88c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801d882:	6839      	ldr	r1, [r7, #0]
 801d884:	6878      	ldr	r0, [r7, #4]
 801d886:	f000 f9bc 	bl	801dc02 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d88a:	e01d      	b.n	801d8c8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801d88c:	687b      	ldr	r3, [r7, #4]
 801d88e:	7bfa      	ldrb	r2, [r7, #15]
 801d890:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801d894:	7bfb      	ldrb	r3, [r7, #15]
 801d896:	4619      	mov	r1, r3
 801d898:	6878      	ldr	r0, [r7, #4]
 801d89a:	f000 ffaf 	bl	801e7fc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801d89e:	6878      	ldr	r0, [r7, #4]
 801d8a0:	f000 fa86 	bl	801ddb0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801d8a4:	7bfb      	ldrb	r3, [r7, #15]
 801d8a6:	2b00      	cmp	r3, #0
 801d8a8:	d004      	beq.n	801d8b4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801d8aa:	687b      	ldr	r3, [r7, #4]
 801d8ac:	2202      	movs	r2, #2
 801d8ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d8b2:	e009      	b.n	801d8c8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801d8b4:	687b      	ldr	r3, [r7, #4]
 801d8b6:	2201      	movs	r2, #1
 801d8b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d8bc:	e004      	b.n	801d8c8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801d8be:	6839      	ldr	r1, [r7, #0]
 801d8c0:	6878      	ldr	r0, [r7, #4]
 801d8c2:	f000 f99e 	bl	801dc02 <USBD_CtlError>
  }
}
 801d8c6:	bf00      	nop
 801d8c8:	bf00      	nop
 801d8ca:	3710      	adds	r7, #16
 801d8cc:	46bd      	mov	sp, r7
 801d8ce:	bd80      	pop	{r7, pc}

0801d8d0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d8d0:	b580      	push	{r7, lr}
 801d8d2:	b084      	sub	sp, #16
 801d8d4:	af00      	add	r7, sp, #0
 801d8d6:	6078      	str	r0, [r7, #4]
 801d8d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801d8da:	2300      	movs	r3, #0
 801d8dc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801d8de:	683b      	ldr	r3, [r7, #0]
 801d8e0:	885b      	ldrh	r3, [r3, #2]
 801d8e2:	b2da      	uxtb	r2, r3
 801d8e4:	4b4e      	ldr	r3, [pc, #312]	@ (801da20 <USBD_SetConfig+0x150>)
 801d8e6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801d8e8:	4b4d      	ldr	r3, [pc, #308]	@ (801da20 <USBD_SetConfig+0x150>)
 801d8ea:	781b      	ldrb	r3, [r3, #0]
 801d8ec:	2b01      	cmp	r3, #1
 801d8ee:	d905      	bls.n	801d8fc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801d8f0:	6839      	ldr	r1, [r7, #0]
 801d8f2:	6878      	ldr	r0, [r7, #4]
 801d8f4:	f000 f985 	bl	801dc02 <USBD_CtlError>
    return USBD_FAIL;
 801d8f8:	2303      	movs	r3, #3
 801d8fa:	e08c      	b.n	801da16 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801d8fc:	687b      	ldr	r3, [r7, #4]
 801d8fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d902:	b2db      	uxtb	r3, r3
 801d904:	2b02      	cmp	r3, #2
 801d906:	d002      	beq.n	801d90e <USBD_SetConfig+0x3e>
 801d908:	2b03      	cmp	r3, #3
 801d90a:	d029      	beq.n	801d960 <USBD_SetConfig+0x90>
 801d90c:	e075      	b.n	801d9fa <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801d90e:	4b44      	ldr	r3, [pc, #272]	@ (801da20 <USBD_SetConfig+0x150>)
 801d910:	781b      	ldrb	r3, [r3, #0]
 801d912:	2b00      	cmp	r3, #0
 801d914:	d020      	beq.n	801d958 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801d916:	4b42      	ldr	r3, [pc, #264]	@ (801da20 <USBD_SetConfig+0x150>)
 801d918:	781b      	ldrb	r3, [r3, #0]
 801d91a:	461a      	mov	r2, r3
 801d91c:	687b      	ldr	r3, [r7, #4]
 801d91e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801d920:	4b3f      	ldr	r3, [pc, #252]	@ (801da20 <USBD_SetConfig+0x150>)
 801d922:	781b      	ldrb	r3, [r3, #0]
 801d924:	4619      	mov	r1, r3
 801d926:	6878      	ldr	r0, [r7, #4]
 801d928:	f7fe ffb9 	bl	801c89e <USBD_SetClassConfig>
 801d92c:	4603      	mov	r3, r0
 801d92e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801d930:	7bfb      	ldrb	r3, [r7, #15]
 801d932:	2b00      	cmp	r3, #0
 801d934:	d008      	beq.n	801d948 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801d936:	6839      	ldr	r1, [r7, #0]
 801d938:	6878      	ldr	r0, [r7, #4]
 801d93a:	f000 f962 	bl	801dc02 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801d93e:	687b      	ldr	r3, [r7, #4]
 801d940:	2202      	movs	r2, #2
 801d942:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801d946:	e065      	b.n	801da14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801d948:	6878      	ldr	r0, [r7, #4]
 801d94a:	f000 fa31 	bl	801ddb0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801d94e:	687b      	ldr	r3, [r7, #4]
 801d950:	2203      	movs	r2, #3
 801d952:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801d956:	e05d      	b.n	801da14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801d958:	6878      	ldr	r0, [r7, #4]
 801d95a:	f000 fa29 	bl	801ddb0 <USBD_CtlSendStatus>
      break;
 801d95e:	e059      	b.n	801da14 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801d960:	4b2f      	ldr	r3, [pc, #188]	@ (801da20 <USBD_SetConfig+0x150>)
 801d962:	781b      	ldrb	r3, [r3, #0]
 801d964:	2b00      	cmp	r3, #0
 801d966:	d112      	bne.n	801d98e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801d968:	687b      	ldr	r3, [r7, #4]
 801d96a:	2202      	movs	r2, #2
 801d96c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 801d970:	4b2b      	ldr	r3, [pc, #172]	@ (801da20 <USBD_SetConfig+0x150>)
 801d972:	781b      	ldrb	r3, [r3, #0]
 801d974:	461a      	mov	r2, r3
 801d976:	687b      	ldr	r3, [r7, #4]
 801d978:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801d97a:	4b29      	ldr	r3, [pc, #164]	@ (801da20 <USBD_SetConfig+0x150>)
 801d97c:	781b      	ldrb	r3, [r3, #0]
 801d97e:	4619      	mov	r1, r3
 801d980:	6878      	ldr	r0, [r7, #4]
 801d982:	f7fe ffa8 	bl	801c8d6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801d986:	6878      	ldr	r0, [r7, #4]
 801d988:	f000 fa12 	bl	801ddb0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801d98c:	e042      	b.n	801da14 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801d98e:	4b24      	ldr	r3, [pc, #144]	@ (801da20 <USBD_SetConfig+0x150>)
 801d990:	781b      	ldrb	r3, [r3, #0]
 801d992:	461a      	mov	r2, r3
 801d994:	687b      	ldr	r3, [r7, #4]
 801d996:	685b      	ldr	r3, [r3, #4]
 801d998:	429a      	cmp	r2, r3
 801d99a:	d02a      	beq.n	801d9f2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801d99c:	687b      	ldr	r3, [r7, #4]
 801d99e:	685b      	ldr	r3, [r3, #4]
 801d9a0:	b2db      	uxtb	r3, r3
 801d9a2:	4619      	mov	r1, r3
 801d9a4:	6878      	ldr	r0, [r7, #4]
 801d9a6:	f7fe ff96 	bl	801c8d6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801d9aa:	4b1d      	ldr	r3, [pc, #116]	@ (801da20 <USBD_SetConfig+0x150>)
 801d9ac:	781b      	ldrb	r3, [r3, #0]
 801d9ae:	461a      	mov	r2, r3
 801d9b0:	687b      	ldr	r3, [r7, #4]
 801d9b2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801d9b4:	4b1a      	ldr	r3, [pc, #104]	@ (801da20 <USBD_SetConfig+0x150>)
 801d9b6:	781b      	ldrb	r3, [r3, #0]
 801d9b8:	4619      	mov	r1, r3
 801d9ba:	6878      	ldr	r0, [r7, #4]
 801d9bc:	f7fe ff6f 	bl	801c89e <USBD_SetClassConfig>
 801d9c0:	4603      	mov	r3, r0
 801d9c2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801d9c4:	7bfb      	ldrb	r3, [r7, #15]
 801d9c6:	2b00      	cmp	r3, #0
 801d9c8:	d00f      	beq.n	801d9ea <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801d9ca:	6839      	ldr	r1, [r7, #0]
 801d9cc:	6878      	ldr	r0, [r7, #4]
 801d9ce:	f000 f918 	bl	801dc02 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801d9d2:	687b      	ldr	r3, [r7, #4]
 801d9d4:	685b      	ldr	r3, [r3, #4]
 801d9d6:	b2db      	uxtb	r3, r3
 801d9d8:	4619      	mov	r1, r3
 801d9da:	6878      	ldr	r0, [r7, #4]
 801d9dc:	f7fe ff7b 	bl	801c8d6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801d9e0:	687b      	ldr	r3, [r7, #4]
 801d9e2:	2202      	movs	r2, #2
 801d9e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801d9e8:	e014      	b.n	801da14 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801d9ea:	6878      	ldr	r0, [r7, #4]
 801d9ec:	f000 f9e0 	bl	801ddb0 <USBD_CtlSendStatus>
      break;
 801d9f0:	e010      	b.n	801da14 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801d9f2:	6878      	ldr	r0, [r7, #4]
 801d9f4:	f000 f9dc 	bl	801ddb0 <USBD_CtlSendStatus>
      break;
 801d9f8:	e00c      	b.n	801da14 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801d9fa:	6839      	ldr	r1, [r7, #0]
 801d9fc:	6878      	ldr	r0, [r7, #4]
 801d9fe:	f000 f900 	bl	801dc02 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801da02:	4b07      	ldr	r3, [pc, #28]	@ (801da20 <USBD_SetConfig+0x150>)
 801da04:	781b      	ldrb	r3, [r3, #0]
 801da06:	4619      	mov	r1, r3
 801da08:	6878      	ldr	r0, [r7, #4]
 801da0a:	f7fe ff64 	bl	801c8d6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801da0e:	2303      	movs	r3, #3
 801da10:	73fb      	strb	r3, [r7, #15]
      break;
 801da12:	bf00      	nop
  }

  return ret;
 801da14:	7bfb      	ldrb	r3, [r7, #15]
}
 801da16:	4618      	mov	r0, r3
 801da18:	3710      	adds	r7, #16
 801da1a:	46bd      	mov	sp, r7
 801da1c:	bd80      	pop	{r7, pc}
 801da1e:	bf00      	nop
 801da20:	2001f998 	.word	0x2001f998

0801da24 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801da24:	b580      	push	{r7, lr}
 801da26:	b082      	sub	sp, #8
 801da28:	af00      	add	r7, sp, #0
 801da2a:	6078      	str	r0, [r7, #4]
 801da2c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801da2e:	683b      	ldr	r3, [r7, #0]
 801da30:	88db      	ldrh	r3, [r3, #6]
 801da32:	2b01      	cmp	r3, #1
 801da34:	d004      	beq.n	801da40 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801da36:	6839      	ldr	r1, [r7, #0]
 801da38:	6878      	ldr	r0, [r7, #4]
 801da3a:	f000 f8e2 	bl	801dc02 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801da3e:	e023      	b.n	801da88 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801da40:	687b      	ldr	r3, [r7, #4]
 801da42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801da46:	b2db      	uxtb	r3, r3
 801da48:	2b02      	cmp	r3, #2
 801da4a:	dc02      	bgt.n	801da52 <USBD_GetConfig+0x2e>
 801da4c:	2b00      	cmp	r3, #0
 801da4e:	dc03      	bgt.n	801da58 <USBD_GetConfig+0x34>
 801da50:	e015      	b.n	801da7e <USBD_GetConfig+0x5a>
 801da52:	2b03      	cmp	r3, #3
 801da54:	d00b      	beq.n	801da6e <USBD_GetConfig+0x4a>
 801da56:	e012      	b.n	801da7e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801da58:	687b      	ldr	r3, [r7, #4]
 801da5a:	2200      	movs	r2, #0
 801da5c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801da5e:	687b      	ldr	r3, [r7, #4]
 801da60:	3308      	adds	r3, #8
 801da62:	2201      	movs	r2, #1
 801da64:	4619      	mov	r1, r3
 801da66:	6878      	ldr	r0, [r7, #4]
 801da68:	f000 f948 	bl	801dcfc <USBD_CtlSendData>
        break;
 801da6c:	e00c      	b.n	801da88 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801da6e:	687b      	ldr	r3, [r7, #4]
 801da70:	3304      	adds	r3, #4
 801da72:	2201      	movs	r2, #1
 801da74:	4619      	mov	r1, r3
 801da76:	6878      	ldr	r0, [r7, #4]
 801da78:	f000 f940 	bl	801dcfc <USBD_CtlSendData>
        break;
 801da7c:	e004      	b.n	801da88 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801da7e:	6839      	ldr	r1, [r7, #0]
 801da80:	6878      	ldr	r0, [r7, #4]
 801da82:	f000 f8be 	bl	801dc02 <USBD_CtlError>
        break;
 801da86:	bf00      	nop
}
 801da88:	bf00      	nop
 801da8a:	3708      	adds	r7, #8
 801da8c:	46bd      	mov	sp, r7
 801da8e:	bd80      	pop	{r7, pc}

0801da90 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801da90:	b580      	push	{r7, lr}
 801da92:	b082      	sub	sp, #8
 801da94:	af00      	add	r7, sp, #0
 801da96:	6078      	str	r0, [r7, #4]
 801da98:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801da9a:	687b      	ldr	r3, [r7, #4]
 801da9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801daa0:	b2db      	uxtb	r3, r3
 801daa2:	3b01      	subs	r3, #1
 801daa4:	2b02      	cmp	r3, #2
 801daa6:	d81e      	bhi.n	801dae6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801daa8:	683b      	ldr	r3, [r7, #0]
 801daaa:	88db      	ldrh	r3, [r3, #6]
 801daac:	2b02      	cmp	r3, #2
 801daae:	d004      	beq.n	801daba <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801dab0:	6839      	ldr	r1, [r7, #0]
 801dab2:	6878      	ldr	r0, [r7, #4]
 801dab4:	f000 f8a5 	bl	801dc02 <USBD_CtlError>
        break;
 801dab8:	e01a      	b.n	801daf0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801daba:	687b      	ldr	r3, [r7, #4]
 801dabc:	2201      	movs	r2, #1
 801dabe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801dac0:	687b      	ldr	r3, [r7, #4]
 801dac2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801dac6:	2b00      	cmp	r3, #0
 801dac8:	d005      	beq.n	801dad6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801daca:	687b      	ldr	r3, [r7, #4]
 801dacc:	68db      	ldr	r3, [r3, #12]
 801dace:	f043 0202 	orr.w	r2, r3, #2
 801dad2:	687b      	ldr	r3, [r7, #4]
 801dad4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801dad6:	687b      	ldr	r3, [r7, #4]
 801dad8:	330c      	adds	r3, #12
 801dada:	2202      	movs	r2, #2
 801dadc:	4619      	mov	r1, r3
 801dade:	6878      	ldr	r0, [r7, #4]
 801dae0:	f000 f90c 	bl	801dcfc <USBD_CtlSendData>
      break;
 801dae4:	e004      	b.n	801daf0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801dae6:	6839      	ldr	r1, [r7, #0]
 801dae8:	6878      	ldr	r0, [r7, #4]
 801daea:	f000 f88a 	bl	801dc02 <USBD_CtlError>
      break;
 801daee:	bf00      	nop
  }
}
 801daf0:	bf00      	nop
 801daf2:	3708      	adds	r7, #8
 801daf4:	46bd      	mov	sp, r7
 801daf6:	bd80      	pop	{r7, pc}

0801daf8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801daf8:	b580      	push	{r7, lr}
 801dafa:	b082      	sub	sp, #8
 801dafc:	af00      	add	r7, sp, #0
 801dafe:	6078      	str	r0, [r7, #4]
 801db00:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801db02:	683b      	ldr	r3, [r7, #0]
 801db04:	885b      	ldrh	r3, [r3, #2]
 801db06:	2b01      	cmp	r3, #1
 801db08:	d107      	bne.n	801db1a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801db0a:	687b      	ldr	r3, [r7, #4]
 801db0c:	2201      	movs	r2, #1
 801db0e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801db12:	6878      	ldr	r0, [r7, #4]
 801db14:	f000 f94c 	bl	801ddb0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801db18:	e013      	b.n	801db42 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801db1a:	683b      	ldr	r3, [r7, #0]
 801db1c:	885b      	ldrh	r3, [r3, #2]
 801db1e:	2b02      	cmp	r3, #2
 801db20:	d10b      	bne.n	801db3a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801db22:	683b      	ldr	r3, [r7, #0]
 801db24:	889b      	ldrh	r3, [r3, #4]
 801db26:	0a1b      	lsrs	r3, r3, #8
 801db28:	b29b      	uxth	r3, r3
 801db2a:	b2da      	uxtb	r2, r3
 801db2c:	687b      	ldr	r3, [r7, #4]
 801db2e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801db32:	6878      	ldr	r0, [r7, #4]
 801db34:	f000 f93c 	bl	801ddb0 <USBD_CtlSendStatus>
}
 801db38:	e003      	b.n	801db42 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801db3a:	6839      	ldr	r1, [r7, #0]
 801db3c:	6878      	ldr	r0, [r7, #4]
 801db3e:	f000 f860 	bl	801dc02 <USBD_CtlError>
}
 801db42:	bf00      	nop
 801db44:	3708      	adds	r7, #8
 801db46:	46bd      	mov	sp, r7
 801db48:	bd80      	pop	{r7, pc}

0801db4a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801db4a:	b580      	push	{r7, lr}
 801db4c:	b082      	sub	sp, #8
 801db4e:	af00      	add	r7, sp, #0
 801db50:	6078      	str	r0, [r7, #4]
 801db52:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801db54:	687b      	ldr	r3, [r7, #4]
 801db56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801db5a:	b2db      	uxtb	r3, r3
 801db5c:	3b01      	subs	r3, #1
 801db5e:	2b02      	cmp	r3, #2
 801db60:	d80b      	bhi.n	801db7a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801db62:	683b      	ldr	r3, [r7, #0]
 801db64:	885b      	ldrh	r3, [r3, #2]
 801db66:	2b01      	cmp	r3, #1
 801db68:	d10c      	bne.n	801db84 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801db6a:	687b      	ldr	r3, [r7, #4]
 801db6c:	2200      	movs	r2, #0
 801db6e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801db72:	6878      	ldr	r0, [r7, #4]
 801db74:	f000 f91c 	bl	801ddb0 <USBD_CtlSendStatus>
      }
      break;
 801db78:	e004      	b.n	801db84 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801db7a:	6839      	ldr	r1, [r7, #0]
 801db7c:	6878      	ldr	r0, [r7, #4]
 801db7e:	f000 f840 	bl	801dc02 <USBD_CtlError>
      break;
 801db82:	e000      	b.n	801db86 <USBD_ClrFeature+0x3c>
      break;
 801db84:	bf00      	nop
  }
}
 801db86:	bf00      	nop
 801db88:	3708      	adds	r7, #8
 801db8a:	46bd      	mov	sp, r7
 801db8c:	bd80      	pop	{r7, pc}

0801db8e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801db8e:	b580      	push	{r7, lr}
 801db90:	b084      	sub	sp, #16
 801db92:	af00      	add	r7, sp, #0
 801db94:	6078      	str	r0, [r7, #4]
 801db96:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801db98:	683b      	ldr	r3, [r7, #0]
 801db9a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801db9c:	68fb      	ldr	r3, [r7, #12]
 801db9e:	781a      	ldrb	r2, [r3, #0]
 801dba0:	687b      	ldr	r3, [r7, #4]
 801dba2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801dba4:	68fb      	ldr	r3, [r7, #12]
 801dba6:	3301      	adds	r3, #1
 801dba8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801dbaa:	68fb      	ldr	r3, [r7, #12]
 801dbac:	781a      	ldrb	r2, [r3, #0]
 801dbae:	687b      	ldr	r3, [r7, #4]
 801dbb0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801dbb2:	68fb      	ldr	r3, [r7, #12]
 801dbb4:	3301      	adds	r3, #1
 801dbb6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801dbb8:	68f8      	ldr	r0, [r7, #12]
 801dbba:	f7ff fa16 	bl	801cfea <SWAPBYTE>
 801dbbe:	4603      	mov	r3, r0
 801dbc0:	461a      	mov	r2, r3
 801dbc2:	687b      	ldr	r3, [r7, #4]
 801dbc4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801dbc6:	68fb      	ldr	r3, [r7, #12]
 801dbc8:	3301      	adds	r3, #1
 801dbca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801dbcc:	68fb      	ldr	r3, [r7, #12]
 801dbce:	3301      	adds	r3, #1
 801dbd0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801dbd2:	68f8      	ldr	r0, [r7, #12]
 801dbd4:	f7ff fa09 	bl	801cfea <SWAPBYTE>
 801dbd8:	4603      	mov	r3, r0
 801dbda:	461a      	mov	r2, r3
 801dbdc:	687b      	ldr	r3, [r7, #4]
 801dbde:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801dbe0:	68fb      	ldr	r3, [r7, #12]
 801dbe2:	3301      	adds	r3, #1
 801dbe4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801dbe6:	68fb      	ldr	r3, [r7, #12]
 801dbe8:	3301      	adds	r3, #1
 801dbea:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801dbec:	68f8      	ldr	r0, [r7, #12]
 801dbee:	f7ff f9fc 	bl	801cfea <SWAPBYTE>
 801dbf2:	4603      	mov	r3, r0
 801dbf4:	461a      	mov	r2, r3
 801dbf6:	687b      	ldr	r3, [r7, #4]
 801dbf8:	80da      	strh	r2, [r3, #6]
}
 801dbfa:	bf00      	nop
 801dbfc:	3710      	adds	r7, #16
 801dbfe:	46bd      	mov	sp, r7
 801dc00:	bd80      	pop	{r7, pc}

0801dc02 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801dc02:	b580      	push	{r7, lr}
 801dc04:	b082      	sub	sp, #8
 801dc06:	af00      	add	r7, sp, #0
 801dc08:	6078      	str	r0, [r7, #4]
 801dc0a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801dc0c:	2180      	movs	r1, #128	@ 0x80
 801dc0e:	6878      	ldr	r0, [r7, #4]
 801dc10:	f000 fd5c 	bl	801e6cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801dc14:	2100      	movs	r1, #0
 801dc16:	6878      	ldr	r0, [r7, #4]
 801dc18:	f000 fd58 	bl	801e6cc <USBD_LL_StallEP>
}
 801dc1c:	bf00      	nop
 801dc1e:	3708      	adds	r7, #8
 801dc20:	46bd      	mov	sp, r7
 801dc22:	bd80      	pop	{r7, pc}

0801dc24 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801dc24:	b580      	push	{r7, lr}
 801dc26:	b086      	sub	sp, #24
 801dc28:	af00      	add	r7, sp, #0
 801dc2a:	60f8      	str	r0, [r7, #12]
 801dc2c:	60b9      	str	r1, [r7, #8]
 801dc2e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801dc30:	2300      	movs	r3, #0
 801dc32:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801dc34:	68fb      	ldr	r3, [r7, #12]
 801dc36:	2b00      	cmp	r3, #0
 801dc38:	d042      	beq.n	801dcc0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801dc3a:	68fb      	ldr	r3, [r7, #12]
 801dc3c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801dc3e:	6938      	ldr	r0, [r7, #16]
 801dc40:	f000 f842 	bl	801dcc8 <USBD_GetLen>
 801dc44:	4603      	mov	r3, r0
 801dc46:	3301      	adds	r3, #1
 801dc48:	005b      	lsls	r3, r3, #1
 801dc4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801dc4e:	d808      	bhi.n	801dc62 <USBD_GetString+0x3e>
 801dc50:	6938      	ldr	r0, [r7, #16]
 801dc52:	f000 f839 	bl	801dcc8 <USBD_GetLen>
 801dc56:	4603      	mov	r3, r0
 801dc58:	3301      	adds	r3, #1
 801dc5a:	b29b      	uxth	r3, r3
 801dc5c:	005b      	lsls	r3, r3, #1
 801dc5e:	b29a      	uxth	r2, r3
 801dc60:	e001      	b.n	801dc66 <USBD_GetString+0x42>
 801dc62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801dc66:	687b      	ldr	r3, [r7, #4]
 801dc68:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801dc6a:	7dfb      	ldrb	r3, [r7, #23]
 801dc6c:	68ba      	ldr	r2, [r7, #8]
 801dc6e:	4413      	add	r3, r2
 801dc70:	687a      	ldr	r2, [r7, #4]
 801dc72:	7812      	ldrb	r2, [r2, #0]
 801dc74:	701a      	strb	r2, [r3, #0]
  idx++;
 801dc76:	7dfb      	ldrb	r3, [r7, #23]
 801dc78:	3301      	adds	r3, #1
 801dc7a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801dc7c:	7dfb      	ldrb	r3, [r7, #23]
 801dc7e:	68ba      	ldr	r2, [r7, #8]
 801dc80:	4413      	add	r3, r2
 801dc82:	2203      	movs	r2, #3
 801dc84:	701a      	strb	r2, [r3, #0]
  idx++;
 801dc86:	7dfb      	ldrb	r3, [r7, #23]
 801dc88:	3301      	adds	r3, #1
 801dc8a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801dc8c:	e013      	b.n	801dcb6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801dc8e:	7dfb      	ldrb	r3, [r7, #23]
 801dc90:	68ba      	ldr	r2, [r7, #8]
 801dc92:	4413      	add	r3, r2
 801dc94:	693a      	ldr	r2, [r7, #16]
 801dc96:	7812      	ldrb	r2, [r2, #0]
 801dc98:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801dc9a:	693b      	ldr	r3, [r7, #16]
 801dc9c:	3301      	adds	r3, #1
 801dc9e:	613b      	str	r3, [r7, #16]
    idx++;
 801dca0:	7dfb      	ldrb	r3, [r7, #23]
 801dca2:	3301      	adds	r3, #1
 801dca4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801dca6:	7dfb      	ldrb	r3, [r7, #23]
 801dca8:	68ba      	ldr	r2, [r7, #8]
 801dcaa:	4413      	add	r3, r2
 801dcac:	2200      	movs	r2, #0
 801dcae:	701a      	strb	r2, [r3, #0]
    idx++;
 801dcb0:	7dfb      	ldrb	r3, [r7, #23]
 801dcb2:	3301      	adds	r3, #1
 801dcb4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801dcb6:	693b      	ldr	r3, [r7, #16]
 801dcb8:	781b      	ldrb	r3, [r3, #0]
 801dcba:	2b00      	cmp	r3, #0
 801dcbc:	d1e7      	bne.n	801dc8e <USBD_GetString+0x6a>
 801dcbe:	e000      	b.n	801dcc2 <USBD_GetString+0x9e>
    return;
 801dcc0:	bf00      	nop
  }
}
 801dcc2:	3718      	adds	r7, #24
 801dcc4:	46bd      	mov	sp, r7
 801dcc6:	bd80      	pop	{r7, pc}

0801dcc8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801dcc8:	b480      	push	{r7}
 801dcca:	b085      	sub	sp, #20
 801dccc:	af00      	add	r7, sp, #0
 801dcce:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801dcd0:	2300      	movs	r3, #0
 801dcd2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801dcd4:	687b      	ldr	r3, [r7, #4]
 801dcd6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801dcd8:	e005      	b.n	801dce6 <USBD_GetLen+0x1e>
  {
    len++;
 801dcda:	7bfb      	ldrb	r3, [r7, #15]
 801dcdc:	3301      	adds	r3, #1
 801dcde:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801dce0:	68bb      	ldr	r3, [r7, #8]
 801dce2:	3301      	adds	r3, #1
 801dce4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801dce6:	68bb      	ldr	r3, [r7, #8]
 801dce8:	781b      	ldrb	r3, [r3, #0]
 801dcea:	2b00      	cmp	r3, #0
 801dcec:	d1f5      	bne.n	801dcda <USBD_GetLen+0x12>
  }

  return len;
 801dcee:	7bfb      	ldrb	r3, [r7, #15]
}
 801dcf0:	4618      	mov	r0, r3
 801dcf2:	3714      	adds	r7, #20
 801dcf4:	46bd      	mov	sp, r7
 801dcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcfa:	4770      	bx	lr

0801dcfc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801dcfc:	b580      	push	{r7, lr}
 801dcfe:	b084      	sub	sp, #16
 801dd00:	af00      	add	r7, sp, #0
 801dd02:	60f8      	str	r0, [r7, #12]
 801dd04:	60b9      	str	r1, [r7, #8]
 801dd06:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801dd08:	68fb      	ldr	r3, [r7, #12]
 801dd0a:	2202      	movs	r2, #2
 801dd0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801dd10:	68fb      	ldr	r3, [r7, #12]
 801dd12:	687a      	ldr	r2, [r7, #4]
 801dd14:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801dd16:	68fb      	ldr	r3, [r7, #12]
 801dd18:	687a      	ldr	r2, [r7, #4]
 801dd1a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801dd1c:	687b      	ldr	r3, [r7, #4]
 801dd1e:	68ba      	ldr	r2, [r7, #8]
 801dd20:	2100      	movs	r1, #0
 801dd22:	68f8      	ldr	r0, [r7, #12]
 801dd24:	f000 fda0 	bl	801e868 <USBD_LL_Transmit>

  return USBD_OK;
 801dd28:	2300      	movs	r3, #0
}
 801dd2a:	4618      	mov	r0, r3
 801dd2c:	3710      	adds	r7, #16
 801dd2e:	46bd      	mov	sp, r7
 801dd30:	bd80      	pop	{r7, pc}

0801dd32 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801dd32:	b580      	push	{r7, lr}
 801dd34:	b084      	sub	sp, #16
 801dd36:	af00      	add	r7, sp, #0
 801dd38:	60f8      	str	r0, [r7, #12]
 801dd3a:	60b9      	str	r1, [r7, #8]
 801dd3c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801dd3e:	687b      	ldr	r3, [r7, #4]
 801dd40:	68ba      	ldr	r2, [r7, #8]
 801dd42:	2100      	movs	r1, #0
 801dd44:	68f8      	ldr	r0, [r7, #12]
 801dd46:	f000 fd8f 	bl	801e868 <USBD_LL_Transmit>

  return USBD_OK;
 801dd4a:	2300      	movs	r3, #0
}
 801dd4c:	4618      	mov	r0, r3
 801dd4e:	3710      	adds	r7, #16
 801dd50:	46bd      	mov	sp, r7
 801dd52:	bd80      	pop	{r7, pc}

0801dd54 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801dd54:	b580      	push	{r7, lr}
 801dd56:	b084      	sub	sp, #16
 801dd58:	af00      	add	r7, sp, #0
 801dd5a:	60f8      	str	r0, [r7, #12]
 801dd5c:	60b9      	str	r1, [r7, #8]
 801dd5e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801dd60:	68fb      	ldr	r3, [r7, #12]
 801dd62:	2203      	movs	r2, #3
 801dd64:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801dd68:	68fb      	ldr	r3, [r7, #12]
 801dd6a:	687a      	ldr	r2, [r7, #4]
 801dd6c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801dd70:	68fb      	ldr	r3, [r7, #12]
 801dd72:	687a      	ldr	r2, [r7, #4]
 801dd74:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801dd78:	687b      	ldr	r3, [r7, #4]
 801dd7a:	68ba      	ldr	r2, [r7, #8]
 801dd7c:	2100      	movs	r1, #0
 801dd7e:	68f8      	ldr	r0, [r7, #12]
 801dd80:	f000 fdaa 	bl	801e8d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801dd84:	2300      	movs	r3, #0
}
 801dd86:	4618      	mov	r0, r3
 801dd88:	3710      	adds	r7, #16
 801dd8a:	46bd      	mov	sp, r7
 801dd8c:	bd80      	pop	{r7, pc}

0801dd8e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801dd8e:	b580      	push	{r7, lr}
 801dd90:	b084      	sub	sp, #16
 801dd92:	af00      	add	r7, sp, #0
 801dd94:	60f8      	str	r0, [r7, #12]
 801dd96:	60b9      	str	r1, [r7, #8]
 801dd98:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801dd9a:	687b      	ldr	r3, [r7, #4]
 801dd9c:	68ba      	ldr	r2, [r7, #8]
 801dd9e:	2100      	movs	r1, #0
 801dda0:	68f8      	ldr	r0, [r7, #12]
 801dda2:	f000 fd99 	bl	801e8d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801dda6:	2300      	movs	r3, #0
}
 801dda8:	4618      	mov	r0, r3
 801ddaa:	3710      	adds	r7, #16
 801ddac:	46bd      	mov	sp, r7
 801ddae:	bd80      	pop	{r7, pc}

0801ddb0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801ddb0:	b580      	push	{r7, lr}
 801ddb2:	b082      	sub	sp, #8
 801ddb4:	af00      	add	r7, sp, #0
 801ddb6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801ddb8:	687b      	ldr	r3, [r7, #4]
 801ddba:	2204      	movs	r2, #4
 801ddbc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801ddc0:	2300      	movs	r3, #0
 801ddc2:	2200      	movs	r2, #0
 801ddc4:	2100      	movs	r1, #0
 801ddc6:	6878      	ldr	r0, [r7, #4]
 801ddc8:	f000 fd4e 	bl	801e868 <USBD_LL_Transmit>

  return USBD_OK;
 801ddcc:	2300      	movs	r3, #0
}
 801ddce:	4618      	mov	r0, r3
 801ddd0:	3708      	adds	r7, #8
 801ddd2:	46bd      	mov	sp, r7
 801ddd4:	bd80      	pop	{r7, pc}

0801ddd6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801ddd6:	b580      	push	{r7, lr}
 801ddd8:	b082      	sub	sp, #8
 801ddda:	af00      	add	r7, sp, #0
 801dddc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801ddde:	687b      	ldr	r3, [r7, #4]
 801dde0:	2205      	movs	r2, #5
 801dde2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801dde6:	2300      	movs	r3, #0
 801dde8:	2200      	movs	r2, #0
 801ddea:	2100      	movs	r1, #0
 801ddec:	6878      	ldr	r0, [r7, #4]
 801ddee:	f000 fd73 	bl	801e8d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801ddf2:	2300      	movs	r3, #0
}
 801ddf4:	4618      	mov	r0, r3
 801ddf6:	3708      	adds	r7, #8
 801ddf8:	46bd      	mov	sp, r7
 801ddfa:	bd80      	pop	{r7, pc}

0801ddfc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801ddfc:	b580      	push	{r7, lr}
 801ddfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801de00:	2200      	movs	r2, #0
 801de02:	4912      	ldr	r1, [pc, #72]	@ (801de4c <MX_USB_DEVICE_Init+0x50>)
 801de04:	4812      	ldr	r0, [pc, #72]	@ (801de50 <MX_USB_DEVICE_Init+0x54>)
 801de06:	f7fe fccd 	bl	801c7a4 <USBD_Init>
 801de0a:	4603      	mov	r3, r0
 801de0c:	2b00      	cmp	r3, #0
 801de0e:	d001      	beq.n	801de14 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801de10:	f7f4 fbbe 	bl	8012590 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801de14:	490f      	ldr	r1, [pc, #60]	@ (801de54 <MX_USB_DEVICE_Init+0x58>)
 801de16:	480e      	ldr	r0, [pc, #56]	@ (801de50 <MX_USB_DEVICE_Init+0x54>)
 801de18:	f7fe fcf4 	bl	801c804 <USBD_RegisterClass>
 801de1c:	4603      	mov	r3, r0
 801de1e:	2b00      	cmp	r3, #0
 801de20:	d001      	beq.n	801de26 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801de22:	f7f4 fbb5 	bl	8012590 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801de26:	490c      	ldr	r1, [pc, #48]	@ (801de58 <MX_USB_DEVICE_Init+0x5c>)
 801de28:	4809      	ldr	r0, [pc, #36]	@ (801de50 <MX_USB_DEVICE_Init+0x54>)
 801de2a:	f7fe fc2b 	bl	801c684 <USBD_CDC_RegisterInterface>
 801de2e:	4603      	mov	r3, r0
 801de30:	2b00      	cmp	r3, #0
 801de32:	d001      	beq.n	801de38 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801de34:	f7f4 fbac 	bl	8012590 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801de38:	4805      	ldr	r0, [pc, #20]	@ (801de50 <MX_USB_DEVICE_Init+0x54>)
 801de3a:	f7fe fd19 	bl	801c870 <USBD_Start>
 801de3e:	4603      	mov	r3, r0
 801de40:	2b00      	cmp	r3, #0
 801de42:	d001      	beq.n	801de48 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801de44:	f7f4 fba4 	bl	8012590 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801de48:	bf00      	nop
 801de4a:	bd80      	pop	{r7, pc}
 801de4c:	200000ac 	.word	0x200000ac
 801de50:	2001f99c 	.word	0x2001f99c
 801de54:	20000018 	.word	0x20000018
 801de58:	20000098 	.word	0x20000098

0801de5c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801de5c:	b580      	push	{r7, lr}
 801de5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801de60:	2200      	movs	r2, #0
 801de62:	4905      	ldr	r1, [pc, #20]	@ (801de78 <CDC_Init_FS+0x1c>)
 801de64:	4805      	ldr	r0, [pc, #20]	@ (801de7c <CDC_Init_FS+0x20>)
 801de66:	f7fe fc27 	bl	801c6b8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801de6a:	4905      	ldr	r1, [pc, #20]	@ (801de80 <CDC_Init_FS+0x24>)
 801de6c:	4803      	ldr	r0, [pc, #12]	@ (801de7c <CDC_Init_FS+0x20>)
 801de6e:	f7fe fc45 	bl	801c6fc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801de72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801de74:	4618      	mov	r0, r3
 801de76:	bd80      	pop	{r7, pc}
 801de78:	20020478 	.word	0x20020478
 801de7c:	2001f99c 	.word	0x2001f99c
 801de80:	2001fc78 	.word	0x2001fc78

0801de84 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801de84:	b480      	push	{r7}
 801de86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801de88:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801de8a:	4618      	mov	r0, r3
 801de8c:	46bd      	mov	sp, r7
 801de8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801de92:	4770      	bx	lr

0801de94 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801de94:	b480      	push	{r7}
 801de96:	b083      	sub	sp, #12
 801de98:	af00      	add	r7, sp, #0
 801de9a:	4603      	mov	r3, r0
 801de9c:	6039      	str	r1, [r7, #0]
 801de9e:	71fb      	strb	r3, [r7, #7]
 801dea0:	4613      	mov	r3, r2
 801dea2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801dea4:	79fb      	ldrb	r3, [r7, #7]
 801dea6:	2b23      	cmp	r3, #35	@ 0x23
 801dea8:	d84a      	bhi.n	801df40 <CDC_Control_FS+0xac>
 801deaa:	a201      	add	r2, pc, #4	@ (adr r2, 801deb0 <CDC_Control_FS+0x1c>)
 801deac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801deb0:	0801df41 	.word	0x0801df41
 801deb4:	0801df41 	.word	0x0801df41
 801deb8:	0801df41 	.word	0x0801df41
 801debc:	0801df41 	.word	0x0801df41
 801dec0:	0801df41 	.word	0x0801df41
 801dec4:	0801df41 	.word	0x0801df41
 801dec8:	0801df41 	.word	0x0801df41
 801decc:	0801df41 	.word	0x0801df41
 801ded0:	0801df41 	.word	0x0801df41
 801ded4:	0801df41 	.word	0x0801df41
 801ded8:	0801df41 	.word	0x0801df41
 801dedc:	0801df41 	.word	0x0801df41
 801dee0:	0801df41 	.word	0x0801df41
 801dee4:	0801df41 	.word	0x0801df41
 801dee8:	0801df41 	.word	0x0801df41
 801deec:	0801df41 	.word	0x0801df41
 801def0:	0801df41 	.word	0x0801df41
 801def4:	0801df41 	.word	0x0801df41
 801def8:	0801df41 	.word	0x0801df41
 801defc:	0801df41 	.word	0x0801df41
 801df00:	0801df41 	.word	0x0801df41
 801df04:	0801df41 	.word	0x0801df41
 801df08:	0801df41 	.word	0x0801df41
 801df0c:	0801df41 	.word	0x0801df41
 801df10:	0801df41 	.word	0x0801df41
 801df14:	0801df41 	.word	0x0801df41
 801df18:	0801df41 	.word	0x0801df41
 801df1c:	0801df41 	.word	0x0801df41
 801df20:	0801df41 	.word	0x0801df41
 801df24:	0801df41 	.word	0x0801df41
 801df28:	0801df41 	.word	0x0801df41
 801df2c:	0801df41 	.word	0x0801df41
 801df30:	0801df41 	.word	0x0801df41
 801df34:	0801df41 	.word	0x0801df41
 801df38:	0801df41 	.word	0x0801df41
 801df3c:	0801df41 	.word	0x0801df41
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801df40:	bf00      	nop
  }

  return (USBD_OK);
 801df42:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801df44:	4618      	mov	r0, r3
 801df46:	370c      	adds	r7, #12
 801df48:	46bd      	mov	sp, r7
 801df4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801df4e:	4770      	bx	lr

0801df50 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801df50:	b580      	push	{r7, lr}
 801df52:	b082      	sub	sp, #8
 801df54:	af00      	add	r7, sp, #0
 801df56:	6078      	str	r0, [r7, #4]
 801df58:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801df5a:	6879      	ldr	r1, [r7, #4]
 801df5c:	4805      	ldr	r0, [pc, #20]	@ (801df74 <CDC_Receive_FS+0x24>)
 801df5e:	f7fe fbcd 	bl	801c6fc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801df62:	4804      	ldr	r0, [pc, #16]	@ (801df74 <CDC_Receive_FS+0x24>)
 801df64:	f7fe fbe8 	bl	801c738 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801df68:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801df6a:	4618      	mov	r0, r3
 801df6c:	3708      	adds	r7, #8
 801df6e:	46bd      	mov	sp, r7
 801df70:	bd80      	pop	{r7, pc}
 801df72:	bf00      	nop
 801df74:	2001f99c 	.word	0x2001f99c

0801df78 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801df78:	b480      	push	{r7}
 801df7a:	b087      	sub	sp, #28
 801df7c:	af00      	add	r7, sp, #0
 801df7e:	60f8      	str	r0, [r7, #12]
 801df80:	60b9      	str	r1, [r7, #8]
 801df82:	4613      	mov	r3, r2
 801df84:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801df86:	2300      	movs	r3, #0
 801df88:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801df8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801df8e:	4618      	mov	r0, r3
 801df90:	371c      	adds	r7, #28
 801df92:	46bd      	mov	sp, r7
 801df94:	f85d 7b04 	ldr.w	r7, [sp], #4
 801df98:	4770      	bx	lr
	...

0801df9c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801df9c:	b480      	push	{r7}
 801df9e:	b083      	sub	sp, #12
 801dfa0:	af00      	add	r7, sp, #0
 801dfa2:	4603      	mov	r3, r0
 801dfa4:	6039      	str	r1, [r7, #0]
 801dfa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801dfa8:	683b      	ldr	r3, [r7, #0]
 801dfaa:	2212      	movs	r2, #18
 801dfac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801dfae:	4b03      	ldr	r3, [pc, #12]	@ (801dfbc <USBD_FS_DeviceDescriptor+0x20>)
}
 801dfb0:	4618      	mov	r0, r3
 801dfb2:	370c      	adds	r7, #12
 801dfb4:	46bd      	mov	sp, r7
 801dfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfba:	4770      	bx	lr
 801dfbc:	200000cc 	.word	0x200000cc

0801dfc0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801dfc0:	b480      	push	{r7}
 801dfc2:	b083      	sub	sp, #12
 801dfc4:	af00      	add	r7, sp, #0
 801dfc6:	4603      	mov	r3, r0
 801dfc8:	6039      	str	r1, [r7, #0]
 801dfca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801dfcc:	683b      	ldr	r3, [r7, #0]
 801dfce:	2204      	movs	r2, #4
 801dfd0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801dfd2:	4b03      	ldr	r3, [pc, #12]	@ (801dfe0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801dfd4:	4618      	mov	r0, r3
 801dfd6:	370c      	adds	r7, #12
 801dfd8:	46bd      	mov	sp, r7
 801dfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dfde:	4770      	bx	lr
 801dfe0:	200000ec 	.word	0x200000ec

0801dfe4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801dfe4:	b580      	push	{r7, lr}
 801dfe6:	b082      	sub	sp, #8
 801dfe8:	af00      	add	r7, sp, #0
 801dfea:	4603      	mov	r3, r0
 801dfec:	6039      	str	r1, [r7, #0]
 801dfee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801dff0:	79fb      	ldrb	r3, [r7, #7]
 801dff2:	2b00      	cmp	r3, #0
 801dff4:	d105      	bne.n	801e002 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801dff6:	683a      	ldr	r2, [r7, #0]
 801dff8:	4907      	ldr	r1, [pc, #28]	@ (801e018 <USBD_FS_ProductStrDescriptor+0x34>)
 801dffa:	4808      	ldr	r0, [pc, #32]	@ (801e01c <USBD_FS_ProductStrDescriptor+0x38>)
 801dffc:	f7ff fe12 	bl	801dc24 <USBD_GetString>
 801e000:	e004      	b.n	801e00c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801e002:	683a      	ldr	r2, [r7, #0]
 801e004:	4904      	ldr	r1, [pc, #16]	@ (801e018 <USBD_FS_ProductStrDescriptor+0x34>)
 801e006:	4805      	ldr	r0, [pc, #20]	@ (801e01c <USBD_FS_ProductStrDescriptor+0x38>)
 801e008:	f7ff fe0c 	bl	801dc24 <USBD_GetString>
  }
  return USBD_StrDesc;
 801e00c:	4b02      	ldr	r3, [pc, #8]	@ (801e018 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801e00e:	4618      	mov	r0, r3
 801e010:	3708      	adds	r7, #8
 801e012:	46bd      	mov	sp, r7
 801e014:	bd80      	pop	{r7, pc}
 801e016:	bf00      	nop
 801e018:	20020c78 	.word	0x20020c78
 801e01c:	0803259c 	.word	0x0803259c

0801e020 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e020:	b580      	push	{r7, lr}
 801e022:	b082      	sub	sp, #8
 801e024:	af00      	add	r7, sp, #0
 801e026:	4603      	mov	r3, r0
 801e028:	6039      	str	r1, [r7, #0]
 801e02a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801e02c:	683a      	ldr	r2, [r7, #0]
 801e02e:	4904      	ldr	r1, [pc, #16]	@ (801e040 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801e030:	4804      	ldr	r0, [pc, #16]	@ (801e044 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801e032:	f7ff fdf7 	bl	801dc24 <USBD_GetString>
  return USBD_StrDesc;
 801e036:	4b02      	ldr	r3, [pc, #8]	@ (801e040 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801e038:	4618      	mov	r0, r3
 801e03a:	3708      	adds	r7, #8
 801e03c:	46bd      	mov	sp, r7
 801e03e:	bd80      	pop	{r7, pc}
 801e040:	20020c78 	.word	0x20020c78
 801e044:	080325b4 	.word	0x080325b4

0801e048 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e048:	b580      	push	{r7, lr}
 801e04a:	b082      	sub	sp, #8
 801e04c:	af00      	add	r7, sp, #0
 801e04e:	4603      	mov	r3, r0
 801e050:	6039      	str	r1, [r7, #0]
 801e052:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801e054:	683b      	ldr	r3, [r7, #0]
 801e056:	221a      	movs	r2, #26
 801e058:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801e05a:	f000 f855 	bl	801e108 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801e05e:	4b02      	ldr	r3, [pc, #8]	@ (801e068 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801e060:	4618      	mov	r0, r3
 801e062:	3708      	adds	r7, #8
 801e064:	46bd      	mov	sp, r7
 801e066:	bd80      	pop	{r7, pc}
 801e068:	200000f0 	.word	0x200000f0

0801e06c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e06c:	b580      	push	{r7, lr}
 801e06e:	b082      	sub	sp, #8
 801e070:	af00      	add	r7, sp, #0
 801e072:	4603      	mov	r3, r0
 801e074:	6039      	str	r1, [r7, #0]
 801e076:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801e078:	79fb      	ldrb	r3, [r7, #7]
 801e07a:	2b00      	cmp	r3, #0
 801e07c:	d105      	bne.n	801e08a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801e07e:	683a      	ldr	r2, [r7, #0]
 801e080:	4907      	ldr	r1, [pc, #28]	@ (801e0a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801e082:	4808      	ldr	r0, [pc, #32]	@ (801e0a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 801e084:	f7ff fdce 	bl	801dc24 <USBD_GetString>
 801e088:	e004      	b.n	801e094 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801e08a:	683a      	ldr	r2, [r7, #0]
 801e08c:	4904      	ldr	r1, [pc, #16]	@ (801e0a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801e08e:	4805      	ldr	r0, [pc, #20]	@ (801e0a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 801e090:	f7ff fdc8 	bl	801dc24 <USBD_GetString>
  }
  return USBD_StrDesc;
 801e094:	4b02      	ldr	r3, [pc, #8]	@ (801e0a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801e096:	4618      	mov	r0, r3
 801e098:	3708      	adds	r7, #8
 801e09a:	46bd      	mov	sp, r7
 801e09c:	bd80      	pop	{r7, pc}
 801e09e:	bf00      	nop
 801e0a0:	20020c78 	.word	0x20020c78
 801e0a4:	080325c8 	.word	0x080325c8

0801e0a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e0a8:	b580      	push	{r7, lr}
 801e0aa:	b082      	sub	sp, #8
 801e0ac:	af00      	add	r7, sp, #0
 801e0ae:	4603      	mov	r3, r0
 801e0b0:	6039      	str	r1, [r7, #0]
 801e0b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801e0b4:	79fb      	ldrb	r3, [r7, #7]
 801e0b6:	2b00      	cmp	r3, #0
 801e0b8:	d105      	bne.n	801e0c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801e0ba:	683a      	ldr	r2, [r7, #0]
 801e0bc:	4907      	ldr	r1, [pc, #28]	@ (801e0dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 801e0be:	4808      	ldr	r0, [pc, #32]	@ (801e0e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801e0c0:	f7ff fdb0 	bl	801dc24 <USBD_GetString>
 801e0c4:	e004      	b.n	801e0d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801e0c6:	683a      	ldr	r2, [r7, #0]
 801e0c8:	4904      	ldr	r1, [pc, #16]	@ (801e0dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 801e0ca:	4805      	ldr	r0, [pc, #20]	@ (801e0e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801e0cc:	f7ff fdaa 	bl	801dc24 <USBD_GetString>
  }
  return USBD_StrDesc;
 801e0d0:	4b02      	ldr	r3, [pc, #8]	@ (801e0dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801e0d2:	4618      	mov	r0, r3
 801e0d4:	3708      	adds	r7, #8
 801e0d6:	46bd      	mov	sp, r7
 801e0d8:	bd80      	pop	{r7, pc}
 801e0da:	bf00      	nop
 801e0dc:	20020c78 	.word	0x20020c78
 801e0e0:	080325d4 	.word	0x080325d4

0801e0e4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801e0e4:	b480      	push	{r7}
 801e0e6:	b083      	sub	sp, #12
 801e0e8:	af00      	add	r7, sp, #0
 801e0ea:	4603      	mov	r3, r0
 801e0ec:	6039      	str	r1, [r7, #0]
 801e0ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801e0f0:	683b      	ldr	r3, [r7, #0]
 801e0f2:	220c      	movs	r2, #12
 801e0f4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801e0f6:	4b03      	ldr	r3, [pc, #12]	@ (801e104 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 801e0f8:	4618      	mov	r0, r3
 801e0fa:	370c      	adds	r7, #12
 801e0fc:	46bd      	mov	sp, r7
 801e0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e102:	4770      	bx	lr
 801e104:	200000e0 	.word	0x200000e0

0801e108 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801e108:	b580      	push	{r7, lr}
 801e10a:	b084      	sub	sp, #16
 801e10c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801e10e:	4b0f      	ldr	r3, [pc, #60]	@ (801e14c <Get_SerialNum+0x44>)
 801e110:	681b      	ldr	r3, [r3, #0]
 801e112:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801e114:	4b0e      	ldr	r3, [pc, #56]	@ (801e150 <Get_SerialNum+0x48>)
 801e116:	681b      	ldr	r3, [r3, #0]
 801e118:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801e11a:	4b0e      	ldr	r3, [pc, #56]	@ (801e154 <Get_SerialNum+0x4c>)
 801e11c:	681b      	ldr	r3, [r3, #0]
 801e11e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801e120:	68fa      	ldr	r2, [r7, #12]
 801e122:	687b      	ldr	r3, [r7, #4]
 801e124:	4413      	add	r3, r2
 801e126:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801e128:	68fb      	ldr	r3, [r7, #12]
 801e12a:	2b00      	cmp	r3, #0
 801e12c:	d009      	beq.n	801e142 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801e12e:	2208      	movs	r2, #8
 801e130:	4909      	ldr	r1, [pc, #36]	@ (801e158 <Get_SerialNum+0x50>)
 801e132:	68f8      	ldr	r0, [r7, #12]
 801e134:	f000 f814 	bl	801e160 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801e138:	2204      	movs	r2, #4
 801e13a:	4908      	ldr	r1, [pc, #32]	@ (801e15c <Get_SerialNum+0x54>)
 801e13c:	68b8      	ldr	r0, [r7, #8]
 801e13e:	f000 f80f 	bl	801e160 <IntToUnicode>
  }
}
 801e142:	bf00      	nop
 801e144:	3710      	adds	r7, #16
 801e146:	46bd      	mov	sp, r7
 801e148:	bd80      	pop	{r7, pc}
 801e14a:	bf00      	nop
 801e14c:	1fff7590 	.word	0x1fff7590
 801e150:	1fff7594 	.word	0x1fff7594
 801e154:	1fff7598 	.word	0x1fff7598
 801e158:	200000f2 	.word	0x200000f2
 801e15c:	20000102 	.word	0x20000102

0801e160 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801e160:	b480      	push	{r7}
 801e162:	b087      	sub	sp, #28
 801e164:	af00      	add	r7, sp, #0
 801e166:	60f8      	str	r0, [r7, #12]
 801e168:	60b9      	str	r1, [r7, #8]
 801e16a:	4613      	mov	r3, r2
 801e16c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801e16e:	2300      	movs	r3, #0
 801e170:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801e172:	2300      	movs	r3, #0
 801e174:	75fb      	strb	r3, [r7, #23]
 801e176:	e027      	b.n	801e1c8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801e178:	68fb      	ldr	r3, [r7, #12]
 801e17a:	0f1b      	lsrs	r3, r3, #28
 801e17c:	2b09      	cmp	r3, #9
 801e17e:	d80b      	bhi.n	801e198 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801e180:	68fb      	ldr	r3, [r7, #12]
 801e182:	0f1b      	lsrs	r3, r3, #28
 801e184:	b2da      	uxtb	r2, r3
 801e186:	7dfb      	ldrb	r3, [r7, #23]
 801e188:	005b      	lsls	r3, r3, #1
 801e18a:	4619      	mov	r1, r3
 801e18c:	68bb      	ldr	r3, [r7, #8]
 801e18e:	440b      	add	r3, r1
 801e190:	3230      	adds	r2, #48	@ 0x30
 801e192:	b2d2      	uxtb	r2, r2
 801e194:	701a      	strb	r2, [r3, #0]
 801e196:	e00a      	b.n	801e1ae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801e198:	68fb      	ldr	r3, [r7, #12]
 801e19a:	0f1b      	lsrs	r3, r3, #28
 801e19c:	b2da      	uxtb	r2, r3
 801e19e:	7dfb      	ldrb	r3, [r7, #23]
 801e1a0:	005b      	lsls	r3, r3, #1
 801e1a2:	4619      	mov	r1, r3
 801e1a4:	68bb      	ldr	r3, [r7, #8]
 801e1a6:	440b      	add	r3, r1
 801e1a8:	3237      	adds	r2, #55	@ 0x37
 801e1aa:	b2d2      	uxtb	r2, r2
 801e1ac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801e1ae:	68fb      	ldr	r3, [r7, #12]
 801e1b0:	011b      	lsls	r3, r3, #4
 801e1b2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801e1b4:	7dfb      	ldrb	r3, [r7, #23]
 801e1b6:	005b      	lsls	r3, r3, #1
 801e1b8:	3301      	adds	r3, #1
 801e1ba:	68ba      	ldr	r2, [r7, #8]
 801e1bc:	4413      	add	r3, r2
 801e1be:	2200      	movs	r2, #0
 801e1c0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801e1c2:	7dfb      	ldrb	r3, [r7, #23]
 801e1c4:	3301      	adds	r3, #1
 801e1c6:	75fb      	strb	r3, [r7, #23]
 801e1c8:	7dfa      	ldrb	r2, [r7, #23]
 801e1ca:	79fb      	ldrb	r3, [r7, #7]
 801e1cc:	429a      	cmp	r2, r3
 801e1ce:	d3d3      	bcc.n	801e178 <IntToUnicode+0x18>
  }
}
 801e1d0:	bf00      	nop
 801e1d2:	bf00      	nop
 801e1d4:	371c      	adds	r7, #28
 801e1d6:	46bd      	mov	sp, r7
 801e1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1dc:	4770      	bx	lr
	...

0801e1e0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801e1e0:	b580      	push	{r7, lr}
 801e1e2:	b0ae      	sub	sp, #184	@ 0xb8
 801e1e4:	af00      	add	r7, sp, #0
 801e1e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801e1e8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 801e1ec:	2200      	movs	r2, #0
 801e1ee:	601a      	str	r2, [r3, #0]
 801e1f0:	605a      	str	r2, [r3, #4]
 801e1f2:	609a      	str	r2, [r3, #8]
 801e1f4:	60da      	str	r2, [r3, #12]
 801e1f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 801e1f8:	f107 0318 	add.w	r3, r7, #24
 801e1fc:	228c      	movs	r2, #140	@ 0x8c
 801e1fe:	2100      	movs	r1, #0
 801e200:	4618      	mov	r0, r3
 801e202:	f013 fded 	bl	8031de0 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801e206:	687b      	ldr	r3, [r7, #4]
 801e208:	681b      	ldr	r3, [r3, #0]
 801e20a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801e20e:	d163      	bne.n	801e2d8 <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801e210:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 801e214:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801e216:	2300      	movs	r3, #0
 801e218:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 801e21c:	f107 0318 	add.w	r3, r7, #24
 801e220:	4618      	mov	r0, r3
 801e222:	f7f9 fce1 	bl	8017be8 <HAL_RCCEx_PeriphCLKConfig>
 801e226:	4603      	mov	r3, r0
 801e228:	2b00      	cmp	r3, #0
 801e22a:	d001      	beq.n	801e230 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 801e22c:	f7f4 f9b0 	bl	8012590 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801e230:	4b2b      	ldr	r3, [pc, #172]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e232:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e234:	4a2a      	ldr	r2, [pc, #168]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e236:	f043 0301 	orr.w	r3, r3, #1
 801e23a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801e23c:	4b28      	ldr	r3, [pc, #160]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e23e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e240:	f003 0301 	and.w	r3, r3, #1
 801e244:	617b      	str	r3, [r7, #20]
 801e246:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 801e248:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 801e24c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801e250:	2302      	movs	r3, #2
 801e252:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801e256:	2300      	movs	r3, #0
 801e258:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801e25c:	2303      	movs	r3, #3
 801e25e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801e262:	230a      	movs	r3, #10
 801e264:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801e268:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 801e26c:	4619      	mov	r1, r3
 801e26e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 801e272:	f7f6 fb4f 	bl	8014914 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801e276:	4b1a      	ldr	r3, [pc, #104]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e27a:	4a19      	ldr	r2, [pc, #100]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e27c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 801e280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801e282:	4b17      	ldr	r3, [pc, #92]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801e286:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801e28a:	613b      	str	r3, [r7, #16]
 801e28c:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 801e28e:	4b14      	ldr	r3, [pc, #80]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801e296:	2b00      	cmp	r3, #0
 801e298:	d114      	bne.n	801e2c4 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801e29a:	4b11      	ldr	r3, [pc, #68]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e29c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e29e:	4a10      	ldr	r2, [pc, #64]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e2a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801e2a4:	6593      	str	r3, [r2, #88]	@ 0x58
 801e2a6:	4b0e      	ldr	r3, [pc, #56]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e2a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e2aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801e2ae:	60fb      	str	r3, [r7, #12]
 801e2b0:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 801e2b2:	f7f8 fd79 	bl	8016da8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 801e2b6:	4b0a      	ldr	r3, [pc, #40]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e2b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801e2ba:	4a09      	ldr	r2, [pc, #36]	@ (801e2e0 <HAL_PCD_MspInit+0x100>)
 801e2bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801e2c0:	6593      	str	r3, [r2, #88]	@ 0x58
 801e2c2:	e001      	b.n	801e2c8 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 801e2c4:	f7f8 fd70 	bl	8016da8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801e2c8:	2200      	movs	r2, #0
 801e2ca:	2100      	movs	r1, #0
 801e2cc:	2043      	movs	r0, #67	@ 0x43
 801e2ce:	f7f6 f958 	bl	8014582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801e2d2:	2043      	movs	r0, #67	@ 0x43
 801e2d4:	f7f6 f971 	bl	80145ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801e2d8:	bf00      	nop
 801e2da:	37b8      	adds	r7, #184	@ 0xb8
 801e2dc:	46bd      	mov	sp, r7
 801e2de:	bd80      	pop	{r7, pc}
 801e2e0:	40021000 	.word	0x40021000

0801e2e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e2e4:	b580      	push	{r7, lr}
 801e2e6:	b082      	sub	sp, #8
 801e2e8:	af00      	add	r7, sp, #0
 801e2ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801e2ec:	687b      	ldr	r3, [r7, #4]
 801e2ee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801e2f2:	687b      	ldr	r3, [r7, #4]
 801e2f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801e2f8:	4619      	mov	r1, r3
 801e2fa:	4610      	mov	r0, r2
 801e2fc:	f7fe fb05 	bl	801c90a <USBD_LL_SetupStage>
}
 801e300:	bf00      	nop
 801e302:	3708      	adds	r7, #8
 801e304:	46bd      	mov	sp, r7
 801e306:	bd80      	pop	{r7, pc}

0801e308 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e308:	b580      	push	{r7, lr}
 801e30a:	b082      	sub	sp, #8
 801e30c:	af00      	add	r7, sp, #0
 801e30e:	6078      	str	r0, [r7, #4]
 801e310:	460b      	mov	r3, r1
 801e312:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801e314:	687b      	ldr	r3, [r7, #4]
 801e316:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801e31a:	78fa      	ldrb	r2, [r7, #3]
 801e31c:	6879      	ldr	r1, [r7, #4]
 801e31e:	4613      	mov	r3, r2
 801e320:	00db      	lsls	r3, r3, #3
 801e322:	4413      	add	r3, r2
 801e324:	009b      	lsls	r3, r3, #2
 801e326:	440b      	add	r3, r1
 801e328:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801e32c:	681a      	ldr	r2, [r3, #0]
 801e32e:	78fb      	ldrb	r3, [r7, #3]
 801e330:	4619      	mov	r1, r3
 801e332:	f7fe fb3f 	bl	801c9b4 <USBD_LL_DataOutStage>
}
 801e336:	bf00      	nop
 801e338:	3708      	adds	r7, #8
 801e33a:	46bd      	mov	sp, r7
 801e33c:	bd80      	pop	{r7, pc}

0801e33e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e33e:	b580      	push	{r7, lr}
 801e340:	b082      	sub	sp, #8
 801e342:	af00      	add	r7, sp, #0
 801e344:	6078      	str	r0, [r7, #4]
 801e346:	460b      	mov	r3, r1
 801e348:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801e34a:	687b      	ldr	r3, [r7, #4]
 801e34c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801e350:	78fa      	ldrb	r2, [r7, #3]
 801e352:	6879      	ldr	r1, [r7, #4]
 801e354:	4613      	mov	r3, r2
 801e356:	00db      	lsls	r3, r3, #3
 801e358:	4413      	add	r3, r2
 801e35a:	009b      	lsls	r3, r3, #2
 801e35c:	440b      	add	r3, r1
 801e35e:	3320      	adds	r3, #32
 801e360:	681a      	ldr	r2, [r3, #0]
 801e362:	78fb      	ldrb	r3, [r7, #3]
 801e364:	4619      	mov	r1, r3
 801e366:	f7fe fbd8 	bl	801cb1a <USBD_LL_DataInStage>
}
 801e36a:	bf00      	nop
 801e36c:	3708      	adds	r7, #8
 801e36e:	46bd      	mov	sp, r7
 801e370:	bd80      	pop	{r7, pc}

0801e372 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e372:	b580      	push	{r7, lr}
 801e374:	b082      	sub	sp, #8
 801e376:	af00      	add	r7, sp, #0
 801e378:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801e37a:	687b      	ldr	r3, [r7, #4]
 801e37c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e380:	4618      	mov	r0, r3
 801e382:	f7fe fd12 	bl	801cdaa <USBD_LL_SOF>
}
 801e386:	bf00      	nop
 801e388:	3708      	adds	r7, #8
 801e38a:	46bd      	mov	sp, r7
 801e38c:	bd80      	pop	{r7, pc}

0801e38e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e38e:	b580      	push	{r7, lr}
 801e390:	b084      	sub	sp, #16
 801e392:	af00      	add	r7, sp, #0
 801e394:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801e396:	2301      	movs	r3, #1
 801e398:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801e39a:	687b      	ldr	r3, [r7, #4]
 801e39c:	79db      	ldrb	r3, [r3, #7]
 801e39e:	2b02      	cmp	r3, #2
 801e3a0:	d001      	beq.n	801e3a6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801e3a2:	f7f4 f8f5 	bl	8012590 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801e3a6:	687b      	ldr	r3, [r7, #4]
 801e3a8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e3ac:	7bfa      	ldrb	r2, [r7, #15]
 801e3ae:	4611      	mov	r1, r2
 801e3b0:	4618      	mov	r0, r3
 801e3b2:	f7fe fcb6 	bl	801cd22 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801e3b6:	687b      	ldr	r3, [r7, #4]
 801e3b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e3bc:	4618      	mov	r0, r3
 801e3be:	f7fe fc5e 	bl	801cc7e <USBD_LL_Reset>
}
 801e3c2:	bf00      	nop
 801e3c4:	3710      	adds	r7, #16
 801e3c6:	46bd      	mov	sp, r7
 801e3c8:	bd80      	pop	{r7, pc}
	...

0801e3cc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e3cc:	b580      	push	{r7, lr}
 801e3ce:	b082      	sub	sp, #8
 801e3d0:	af00      	add	r7, sp, #0
 801e3d2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801e3d4:	687b      	ldr	r3, [r7, #4]
 801e3d6:	681b      	ldr	r3, [r3, #0]
 801e3d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801e3dc:	681b      	ldr	r3, [r3, #0]
 801e3de:	687a      	ldr	r2, [r7, #4]
 801e3e0:	6812      	ldr	r2, [r2, #0]
 801e3e2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801e3e6:	f043 0301 	orr.w	r3, r3, #1
 801e3ea:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801e3ec:	687b      	ldr	r3, [r7, #4]
 801e3ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e3f2:	4618      	mov	r0, r3
 801e3f4:	f7fe fca5 	bl	801cd42 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801e3f8:	687b      	ldr	r3, [r7, #4]
 801e3fa:	7adb      	ldrb	r3, [r3, #11]
 801e3fc:	2b00      	cmp	r3, #0
 801e3fe:	d005      	beq.n	801e40c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e400:	4b04      	ldr	r3, [pc, #16]	@ (801e414 <HAL_PCD_SuspendCallback+0x48>)
 801e402:	691b      	ldr	r3, [r3, #16]
 801e404:	4a03      	ldr	r2, [pc, #12]	@ (801e414 <HAL_PCD_SuspendCallback+0x48>)
 801e406:	f043 0306 	orr.w	r3, r3, #6
 801e40a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801e40c:	bf00      	nop
 801e40e:	3708      	adds	r7, #8
 801e410:	46bd      	mov	sp, r7
 801e412:	bd80      	pop	{r7, pc}
 801e414:	e000ed00 	.word	0xe000ed00

0801e418 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e418:	b580      	push	{r7, lr}
 801e41a:	b082      	sub	sp, #8
 801e41c:	af00      	add	r7, sp, #0
 801e41e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801e420:	687b      	ldr	r3, [r7, #4]
 801e422:	681b      	ldr	r3, [r3, #0]
 801e424:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801e428:	681b      	ldr	r3, [r3, #0]
 801e42a:	687a      	ldr	r2, [r7, #4]
 801e42c:	6812      	ldr	r2, [r2, #0]
 801e42e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801e432:	f023 0301 	bic.w	r3, r3, #1
 801e436:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 801e438:	687b      	ldr	r3, [r7, #4]
 801e43a:	7adb      	ldrb	r3, [r3, #11]
 801e43c:	2b00      	cmp	r3, #0
 801e43e:	d007      	beq.n	801e450 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e440:	4b08      	ldr	r3, [pc, #32]	@ (801e464 <HAL_PCD_ResumeCallback+0x4c>)
 801e442:	691b      	ldr	r3, [r3, #16]
 801e444:	4a07      	ldr	r2, [pc, #28]	@ (801e464 <HAL_PCD_ResumeCallback+0x4c>)
 801e446:	f023 0306 	bic.w	r3, r3, #6
 801e44a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 801e44c:	f000 faf6 	bl	801ea3c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801e450:	687b      	ldr	r3, [r7, #4]
 801e452:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e456:	4618      	mov	r0, r3
 801e458:	f7fe fc8f 	bl	801cd7a <USBD_LL_Resume>
}
 801e45c:	bf00      	nop
 801e45e:	3708      	adds	r7, #8
 801e460:	46bd      	mov	sp, r7
 801e462:	bd80      	pop	{r7, pc}
 801e464:	e000ed00 	.word	0xe000ed00

0801e468 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e468:	b580      	push	{r7, lr}
 801e46a:	b082      	sub	sp, #8
 801e46c:	af00      	add	r7, sp, #0
 801e46e:	6078      	str	r0, [r7, #4]
 801e470:	460b      	mov	r3, r1
 801e472:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801e474:	687b      	ldr	r3, [r7, #4]
 801e476:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e47a:	78fa      	ldrb	r2, [r7, #3]
 801e47c:	4611      	mov	r1, r2
 801e47e:	4618      	mov	r0, r3
 801e480:	f7fe fce5 	bl	801ce4e <USBD_LL_IsoOUTIncomplete>
}
 801e484:	bf00      	nop
 801e486:	3708      	adds	r7, #8
 801e488:	46bd      	mov	sp, r7
 801e48a:	bd80      	pop	{r7, pc}

0801e48c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e48c:	b580      	push	{r7, lr}
 801e48e:	b082      	sub	sp, #8
 801e490:	af00      	add	r7, sp, #0
 801e492:	6078      	str	r0, [r7, #4]
 801e494:	460b      	mov	r3, r1
 801e496:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801e498:	687b      	ldr	r3, [r7, #4]
 801e49a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e49e:	78fa      	ldrb	r2, [r7, #3]
 801e4a0:	4611      	mov	r1, r2
 801e4a2:	4618      	mov	r0, r3
 801e4a4:	f7fe fca1 	bl	801cdea <USBD_LL_IsoINIncomplete>
}
 801e4a8:	bf00      	nop
 801e4aa:	3708      	adds	r7, #8
 801e4ac:	46bd      	mov	sp, r7
 801e4ae:	bd80      	pop	{r7, pc}

0801e4b0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e4b0:	b580      	push	{r7, lr}
 801e4b2:	b082      	sub	sp, #8
 801e4b4:	af00      	add	r7, sp, #0
 801e4b6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801e4b8:	687b      	ldr	r3, [r7, #4]
 801e4ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e4be:	4618      	mov	r0, r3
 801e4c0:	f7fe fcf7 	bl	801ceb2 <USBD_LL_DevConnected>
}
 801e4c4:	bf00      	nop
 801e4c6:	3708      	adds	r7, #8
 801e4c8:	46bd      	mov	sp, r7
 801e4ca:	bd80      	pop	{r7, pc}

0801e4cc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801e4cc:	b580      	push	{r7, lr}
 801e4ce:	b082      	sub	sp, #8
 801e4d0:	af00      	add	r7, sp, #0
 801e4d2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801e4d4:	687b      	ldr	r3, [r7, #4]
 801e4d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e4da:	4618      	mov	r0, r3
 801e4dc:	f7fe fcf4 	bl	801cec8 <USBD_LL_DevDisconnected>
}
 801e4e0:	bf00      	nop
 801e4e2:	3708      	adds	r7, #8
 801e4e4:	46bd      	mov	sp, r7
 801e4e6:	bd80      	pop	{r7, pc}

0801e4e8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801e4e8:	b580      	push	{r7, lr}
 801e4ea:	b082      	sub	sp, #8
 801e4ec:	af00      	add	r7, sp, #0
 801e4ee:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801e4f0:	687b      	ldr	r3, [r7, #4]
 801e4f2:	781b      	ldrb	r3, [r3, #0]
 801e4f4:	2b00      	cmp	r3, #0
 801e4f6:	d13c      	bne.n	801e572 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801e4f8:	4a20      	ldr	r2, [pc, #128]	@ (801e57c <USBD_LL_Init+0x94>)
 801e4fa:	687b      	ldr	r3, [r7, #4]
 801e4fc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 801e500:	687b      	ldr	r3, [r7, #4]
 801e502:	4a1e      	ldr	r2, [pc, #120]	@ (801e57c <USBD_LL_Init+0x94>)
 801e504:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801e508:	4b1c      	ldr	r3, [pc, #112]	@ (801e57c <USBD_LL_Init+0x94>)
 801e50a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 801e50e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801e510:	4b1a      	ldr	r3, [pc, #104]	@ (801e57c <USBD_LL_Init+0x94>)
 801e512:	2206      	movs	r2, #6
 801e514:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801e516:	4b19      	ldr	r3, [pc, #100]	@ (801e57c <USBD_LL_Init+0x94>)
 801e518:	2202      	movs	r2, #2
 801e51a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801e51c:	4b17      	ldr	r3, [pc, #92]	@ (801e57c <USBD_LL_Init+0x94>)
 801e51e:	2202      	movs	r2, #2
 801e520:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801e522:	4b16      	ldr	r3, [pc, #88]	@ (801e57c <USBD_LL_Init+0x94>)
 801e524:	2200      	movs	r2, #0
 801e526:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801e528:	4b14      	ldr	r3, [pc, #80]	@ (801e57c <USBD_LL_Init+0x94>)
 801e52a:	2200      	movs	r2, #0
 801e52c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801e52e:	4b13      	ldr	r3, [pc, #76]	@ (801e57c <USBD_LL_Init+0x94>)
 801e530:	2200      	movs	r2, #0
 801e532:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 801e534:	4b11      	ldr	r3, [pc, #68]	@ (801e57c <USBD_LL_Init+0x94>)
 801e536:	2200      	movs	r2, #0
 801e538:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801e53a:	4b10      	ldr	r3, [pc, #64]	@ (801e57c <USBD_LL_Init+0x94>)
 801e53c:	2200      	movs	r2, #0
 801e53e:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801e540:	4b0e      	ldr	r3, [pc, #56]	@ (801e57c <USBD_LL_Init+0x94>)
 801e542:	2200      	movs	r2, #0
 801e544:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801e546:	480d      	ldr	r0, [pc, #52]	@ (801e57c <USBD_LL_Init+0x94>)
 801e548:	f7f7 fa33 	bl	80159b2 <HAL_PCD_Init>
 801e54c:	4603      	mov	r3, r0
 801e54e:	2b00      	cmp	r3, #0
 801e550:	d001      	beq.n	801e556 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801e552:	f7f4 f81d 	bl	8012590 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801e556:	2180      	movs	r1, #128	@ 0x80
 801e558:	4808      	ldr	r0, [pc, #32]	@ (801e57c <USBD_LL_Init+0x94>)
 801e55a:	f7f8 fb8c 	bl	8016c76 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801e55e:	2240      	movs	r2, #64	@ 0x40
 801e560:	2100      	movs	r1, #0
 801e562:	4806      	ldr	r0, [pc, #24]	@ (801e57c <USBD_LL_Init+0x94>)
 801e564:	f7f8 fb40 	bl	8016be8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801e568:	2280      	movs	r2, #128	@ 0x80
 801e56a:	2101      	movs	r1, #1
 801e56c:	4803      	ldr	r0, [pc, #12]	@ (801e57c <USBD_LL_Init+0x94>)
 801e56e:	f7f8 fb3b 	bl	8016be8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801e572:	2300      	movs	r3, #0
}
 801e574:	4618      	mov	r0, r3
 801e576:	3708      	adds	r7, #8
 801e578:	46bd      	mov	sp, r7
 801e57a:	bd80      	pop	{r7, pc}
 801e57c:	20020e78 	.word	0x20020e78

0801e580 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801e580:	b580      	push	{r7, lr}
 801e582:	b084      	sub	sp, #16
 801e584:	af00      	add	r7, sp, #0
 801e586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e588:	2300      	movs	r3, #0
 801e58a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e58c:	2300      	movs	r3, #0
 801e58e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 801e590:	687b      	ldr	r3, [r7, #4]
 801e592:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e596:	4618      	mov	r0, r3
 801e598:	f7f7 fb1a 	bl	8015bd0 <HAL_PCD_Start>
 801e59c:	4603      	mov	r3, r0
 801e59e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801e5a0:	7bbb      	ldrb	r3, [r7, #14]
 801e5a2:	2b03      	cmp	r3, #3
 801e5a4:	d816      	bhi.n	801e5d4 <USBD_LL_Start+0x54>
 801e5a6:	a201      	add	r2, pc, #4	@ (adr r2, 801e5ac <USBD_LL_Start+0x2c>)
 801e5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e5ac:	0801e5bd 	.word	0x0801e5bd
 801e5b0:	0801e5c3 	.word	0x0801e5c3
 801e5b4:	0801e5c9 	.word	0x0801e5c9
 801e5b8:	0801e5cf 	.word	0x0801e5cf
    case HAL_OK :
      usb_status = USBD_OK;
 801e5bc:	2300      	movs	r3, #0
 801e5be:	73fb      	strb	r3, [r7, #15]
    break;
 801e5c0:	e00b      	b.n	801e5da <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e5c2:	2303      	movs	r3, #3
 801e5c4:	73fb      	strb	r3, [r7, #15]
    break;
 801e5c6:	e008      	b.n	801e5da <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e5c8:	2301      	movs	r3, #1
 801e5ca:	73fb      	strb	r3, [r7, #15]
    break;
 801e5cc:	e005      	b.n	801e5da <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e5ce:	2303      	movs	r3, #3
 801e5d0:	73fb      	strb	r3, [r7, #15]
    break;
 801e5d2:	e002      	b.n	801e5da <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 801e5d4:	2303      	movs	r3, #3
 801e5d6:	73fb      	strb	r3, [r7, #15]
    break;
 801e5d8:	bf00      	nop
  }
  return usb_status;
 801e5da:	7bfb      	ldrb	r3, [r7, #15]
}
 801e5dc:	4618      	mov	r0, r3
 801e5de:	3710      	adds	r7, #16
 801e5e0:	46bd      	mov	sp, r7
 801e5e2:	bd80      	pop	{r7, pc}

0801e5e4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801e5e4:	b580      	push	{r7, lr}
 801e5e6:	b084      	sub	sp, #16
 801e5e8:	af00      	add	r7, sp, #0
 801e5ea:	6078      	str	r0, [r7, #4]
 801e5ec:	4608      	mov	r0, r1
 801e5ee:	4611      	mov	r1, r2
 801e5f0:	461a      	mov	r2, r3
 801e5f2:	4603      	mov	r3, r0
 801e5f4:	70fb      	strb	r3, [r7, #3]
 801e5f6:	460b      	mov	r3, r1
 801e5f8:	70bb      	strb	r3, [r7, #2]
 801e5fa:	4613      	mov	r3, r2
 801e5fc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e5fe:	2300      	movs	r3, #0
 801e600:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e602:	2300      	movs	r3, #0
 801e604:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801e606:	687b      	ldr	r3, [r7, #4]
 801e608:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801e60c:	78bb      	ldrb	r3, [r7, #2]
 801e60e:	883a      	ldrh	r2, [r7, #0]
 801e610:	78f9      	ldrb	r1, [r7, #3]
 801e612:	f7f7 ffc6 	bl	80165a2 <HAL_PCD_EP_Open>
 801e616:	4603      	mov	r3, r0
 801e618:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801e61a:	7bbb      	ldrb	r3, [r7, #14]
 801e61c:	2b03      	cmp	r3, #3
 801e61e:	d817      	bhi.n	801e650 <USBD_LL_OpenEP+0x6c>
 801e620:	a201      	add	r2, pc, #4	@ (adr r2, 801e628 <USBD_LL_OpenEP+0x44>)
 801e622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e626:	bf00      	nop
 801e628:	0801e639 	.word	0x0801e639
 801e62c:	0801e63f 	.word	0x0801e63f
 801e630:	0801e645 	.word	0x0801e645
 801e634:	0801e64b 	.word	0x0801e64b
    case HAL_OK :
      usb_status = USBD_OK;
 801e638:	2300      	movs	r3, #0
 801e63a:	73fb      	strb	r3, [r7, #15]
    break;
 801e63c:	e00b      	b.n	801e656 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e63e:	2303      	movs	r3, #3
 801e640:	73fb      	strb	r3, [r7, #15]
    break;
 801e642:	e008      	b.n	801e656 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e644:	2301      	movs	r3, #1
 801e646:	73fb      	strb	r3, [r7, #15]
    break;
 801e648:	e005      	b.n	801e656 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e64a:	2303      	movs	r3, #3
 801e64c:	73fb      	strb	r3, [r7, #15]
    break;
 801e64e:	e002      	b.n	801e656 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 801e650:	2303      	movs	r3, #3
 801e652:	73fb      	strb	r3, [r7, #15]
    break;
 801e654:	bf00      	nop
  }
  return usb_status;
 801e656:	7bfb      	ldrb	r3, [r7, #15]
}
 801e658:	4618      	mov	r0, r3
 801e65a:	3710      	adds	r7, #16
 801e65c:	46bd      	mov	sp, r7
 801e65e:	bd80      	pop	{r7, pc}

0801e660 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e660:	b580      	push	{r7, lr}
 801e662:	b084      	sub	sp, #16
 801e664:	af00      	add	r7, sp, #0
 801e666:	6078      	str	r0, [r7, #4]
 801e668:	460b      	mov	r3, r1
 801e66a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e66c:	2300      	movs	r3, #0
 801e66e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e670:	2300      	movs	r3, #0
 801e672:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801e674:	687b      	ldr	r3, [r7, #4]
 801e676:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e67a:	78fa      	ldrb	r2, [r7, #3]
 801e67c:	4611      	mov	r1, r2
 801e67e:	4618      	mov	r0, r3
 801e680:	f7f7 fff9 	bl	8016676 <HAL_PCD_EP_Close>
 801e684:	4603      	mov	r3, r0
 801e686:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801e688:	7bbb      	ldrb	r3, [r7, #14]
 801e68a:	2b03      	cmp	r3, #3
 801e68c:	d816      	bhi.n	801e6bc <USBD_LL_CloseEP+0x5c>
 801e68e:	a201      	add	r2, pc, #4	@ (adr r2, 801e694 <USBD_LL_CloseEP+0x34>)
 801e690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e694:	0801e6a5 	.word	0x0801e6a5
 801e698:	0801e6ab 	.word	0x0801e6ab
 801e69c:	0801e6b1 	.word	0x0801e6b1
 801e6a0:	0801e6b7 	.word	0x0801e6b7
    case HAL_OK :
      usb_status = USBD_OK;
 801e6a4:	2300      	movs	r3, #0
 801e6a6:	73fb      	strb	r3, [r7, #15]
    break;
 801e6a8:	e00b      	b.n	801e6c2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e6aa:	2303      	movs	r3, #3
 801e6ac:	73fb      	strb	r3, [r7, #15]
    break;
 801e6ae:	e008      	b.n	801e6c2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e6b0:	2301      	movs	r3, #1
 801e6b2:	73fb      	strb	r3, [r7, #15]
    break;
 801e6b4:	e005      	b.n	801e6c2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e6b6:	2303      	movs	r3, #3
 801e6b8:	73fb      	strb	r3, [r7, #15]
    break;
 801e6ba:	e002      	b.n	801e6c2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801e6bc:	2303      	movs	r3, #3
 801e6be:	73fb      	strb	r3, [r7, #15]
    break;
 801e6c0:	bf00      	nop
  }
  return usb_status;
 801e6c2:	7bfb      	ldrb	r3, [r7, #15]
}
 801e6c4:	4618      	mov	r0, r3
 801e6c6:	3710      	adds	r7, #16
 801e6c8:	46bd      	mov	sp, r7
 801e6ca:	bd80      	pop	{r7, pc}

0801e6cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e6cc:	b580      	push	{r7, lr}
 801e6ce:	b084      	sub	sp, #16
 801e6d0:	af00      	add	r7, sp, #0
 801e6d2:	6078      	str	r0, [r7, #4]
 801e6d4:	460b      	mov	r3, r1
 801e6d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e6d8:	2300      	movs	r3, #0
 801e6da:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e6dc:	2300      	movs	r3, #0
 801e6de:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801e6e0:	687b      	ldr	r3, [r7, #4]
 801e6e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e6e6:	78fa      	ldrb	r2, [r7, #3]
 801e6e8:	4611      	mov	r1, r2
 801e6ea:	4618      	mov	r0, r3
 801e6ec:	f7f8 f888 	bl	8016800 <HAL_PCD_EP_SetStall>
 801e6f0:	4603      	mov	r3, r0
 801e6f2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801e6f4:	7bbb      	ldrb	r3, [r7, #14]
 801e6f6:	2b03      	cmp	r3, #3
 801e6f8:	d816      	bhi.n	801e728 <USBD_LL_StallEP+0x5c>
 801e6fa:	a201      	add	r2, pc, #4	@ (adr r2, 801e700 <USBD_LL_StallEP+0x34>)
 801e6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e700:	0801e711 	.word	0x0801e711
 801e704:	0801e717 	.word	0x0801e717
 801e708:	0801e71d 	.word	0x0801e71d
 801e70c:	0801e723 	.word	0x0801e723
    case HAL_OK :
      usb_status = USBD_OK;
 801e710:	2300      	movs	r3, #0
 801e712:	73fb      	strb	r3, [r7, #15]
    break;
 801e714:	e00b      	b.n	801e72e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e716:	2303      	movs	r3, #3
 801e718:	73fb      	strb	r3, [r7, #15]
    break;
 801e71a:	e008      	b.n	801e72e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e71c:	2301      	movs	r3, #1
 801e71e:	73fb      	strb	r3, [r7, #15]
    break;
 801e720:	e005      	b.n	801e72e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e722:	2303      	movs	r3, #3
 801e724:	73fb      	strb	r3, [r7, #15]
    break;
 801e726:	e002      	b.n	801e72e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801e728:	2303      	movs	r3, #3
 801e72a:	73fb      	strb	r3, [r7, #15]
    break;
 801e72c:	bf00      	nop
  }
  return usb_status;
 801e72e:	7bfb      	ldrb	r3, [r7, #15]
}
 801e730:	4618      	mov	r0, r3
 801e732:	3710      	adds	r7, #16
 801e734:	46bd      	mov	sp, r7
 801e736:	bd80      	pop	{r7, pc}

0801e738 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e738:	b580      	push	{r7, lr}
 801e73a:	b084      	sub	sp, #16
 801e73c:	af00      	add	r7, sp, #0
 801e73e:	6078      	str	r0, [r7, #4]
 801e740:	460b      	mov	r3, r1
 801e742:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e744:	2300      	movs	r3, #0
 801e746:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e748:	2300      	movs	r3, #0
 801e74a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801e74c:	687b      	ldr	r3, [r7, #4]
 801e74e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e752:	78fa      	ldrb	r2, [r7, #3]
 801e754:	4611      	mov	r1, r2
 801e756:	4618      	mov	r0, r3
 801e758:	f7f8 f8b4 	bl	80168c4 <HAL_PCD_EP_ClrStall>
 801e75c:	4603      	mov	r3, r0
 801e75e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801e760:	7bbb      	ldrb	r3, [r7, #14]
 801e762:	2b03      	cmp	r3, #3
 801e764:	d816      	bhi.n	801e794 <USBD_LL_ClearStallEP+0x5c>
 801e766:	a201      	add	r2, pc, #4	@ (adr r2, 801e76c <USBD_LL_ClearStallEP+0x34>)
 801e768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e76c:	0801e77d 	.word	0x0801e77d
 801e770:	0801e783 	.word	0x0801e783
 801e774:	0801e789 	.word	0x0801e789
 801e778:	0801e78f 	.word	0x0801e78f
    case HAL_OK :
      usb_status = USBD_OK;
 801e77c:	2300      	movs	r3, #0
 801e77e:	73fb      	strb	r3, [r7, #15]
    break;
 801e780:	e00b      	b.n	801e79a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e782:	2303      	movs	r3, #3
 801e784:	73fb      	strb	r3, [r7, #15]
    break;
 801e786:	e008      	b.n	801e79a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e788:	2301      	movs	r3, #1
 801e78a:	73fb      	strb	r3, [r7, #15]
    break;
 801e78c:	e005      	b.n	801e79a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e78e:	2303      	movs	r3, #3
 801e790:	73fb      	strb	r3, [r7, #15]
    break;
 801e792:	e002      	b.n	801e79a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801e794:	2303      	movs	r3, #3
 801e796:	73fb      	strb	r3, [r7, #15]
    break;
 801e798:	bf00      	nop
  }
  return usb_status;
 801e79a:	7bfb      	ldrb	r3, [r7, #15]
}
 801e79c:	4618      	mov	r0, r3
 801e79e:	3710      	adds	r7, #16
 801e7a0:	46bd      	mov	sp, r7
 801e7a2:	bd80      	pop	{r7, pc}

0801e7a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e7a4:	b480      	push	{r7}
 801e7a6:	b085      	sub	sp, #20
 801e7a8:	af00      	add	r7, sp, #0
 801e7aa:	6078      	str	r0, [r7, #4]
 801e7ac:	460b      	mov	r3, r1
 801e7ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801e7b0:	687b      	ldr	r3, [r7, #4]
 801e7b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e7b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801e7b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801e7bc:	2b00      	cmp	r3, #0
 801e7be:	da0b      	bge.n	801e7d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801e7c0:	78fb      	ldrb	r3, [r7, #3]
 801e7c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801e7c6:	68f9      	ldr	r1, [r7, #12]
 801e7c8:	4613      	mov	r3, r2
 801e7ca:	00db      	lsls	r3, r3, #3
 801e7cc:	4413      	add	r3, r2
 801e7ce:	009b      	lsls	r3, r3, #2
 801e7d0:	440b      	add	r3, r1
 801e7d2:	3316      	adds	r3, #22
 801e7d4:	781b      	ldrb	r3, [r3, #0]
 801e7d6:	e00b      	b.n	801e7f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801e7d8:	78fb      	ldrb	r3, [r7, #3]
 801e7da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801e7de:	68f9      	ldr	r1, [r7, #12]
 801e7e0:	4613      	mov	r3, r2
 801e7e2:	00db      	lsls	r3, r3, #3
 801e7e4:	4413      	add	r3, r2
 801e7e6:	009b      	lsls	r3, r3, #2
 801e7e8:	440b      	add	r3, r1
 801e7ea:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801e7ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 801e7f0:	4618      	mov	r0, r3
 801e7f2:	3714      	adds	r7, #20
 801e7f4:	46bd      	mov	sp, r7
 801e7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e7fa:	4770      	bx	lr

0801e7fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801e7fc:	b580      	push	{r7, lr}
 801e7fe:	b084      	sub	sp, #16
 801e800:	af00      	add	r7, sp, #0
 801e802:	6078      	str	r0, [r7, #4]
 801e804:	460b      	mov	r3, r1
 801e806:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e808:	2300      	movs	r3, #0
 801e80a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e80c:	2300      	movs	r3, #0
 801e80e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801e810:	687b      	ldr	r3, [r7, #4]
 801e812:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e816:	78fa      	ldrb	r2, [r7, #3]
 801e818:	4611      	mov	r1, r2
 801e81a:	4618      	mov	r0, r3
 801e81c:	f7f7 fe9d 	bl	801655a <HAL_PCD_SetAddress>
 801e820:	4603      	mov	r3, r0
 801e822:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801e824:	7bbb      	ldrb	r3, [r7, #14]
 801e826:	2b03      	cmp	r3, #3
 801e828:	d816      	bhi.n	801e858 <USBD_LL_SetUSBAddress+0x5c>
 801e82a:	a201      	add	r2, pc, #4	@ (adr r2, 801e830 <USBD_LL_SetUSBAddress+0x34>)
 801e82c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e830:	0801e841 	.word	0x0801e841
 801e834:	0801e847 	.word	0x0801e847
 801e838:	0801e84d 	.word	0x0801e84d
 801e83c:	0801e853 	.word	0x0801e853
    case HAL_OK :
      usb_status = USBD_OK;
 801e840:	2300      	movs	r3, #0
 801e842:	73fb      	strb	r3, [r7, #15]
    break;
 801e844:	e00b      	b.n	801e85e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e846:	2303      	movs	r3, #3
 801e848:	73fb      	strb	r3, [r7, #15]
    break;
 801e84a:	e008      	b.n	801e85e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e84c:	2301      	movs	r3, #1
 801e84e:	73fb      	strb	r3, [r7, #15]
    break;
 801e850:	e005      	b.n	801e85e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e852:	2303      	movs	r3, #3
 801e854:	73fb      	strb	r3, [r7, #15]
    break;
 801e856:	e002      	b.n	801e85e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 801e858:	2303      	movs	r3, #3
 801e85a:	73fb      	strb	r3, [r7, #15]
    break;
 801e85c:	bf00      	nop
  }
  return usb_status;
 801e85e:	7bfb      	ldrb	r3, [r7, #15]
}
 801e860:	4618      	mov	r0, r3
 801e862:	3710      	adds	r7, #16
 801e864:	46bd      	mov	sp, r7
 801e866:	bd80      	pop	{r7, pc}

0801e868 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801e868:	b580      	push	{r7, lr}
 801e86a:	b086      	sub	sp, #24
 801e86c:	af00      	add	r7, sp, #0
 801e86e:	60f8      	str	r0, [r7, #12]
 801e870:	607a      	str	r2, [r7, #4]
 801e872:	603b      	str	r3, [r7, #0]
 801e874:	460b      	mov	r3, r1
 801e876:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e878:	2300      	movs	r3, #0
 801e87a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e87c:	2300      	movs	r3, #0
 801e87e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801e880:	68fb      	ldr	r3, [r7, #12]
 801e882:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801e886:	7af9      	ldrb	r1, [r7, #11]
 801e888:	683b      	ldr	r3, [r7, #0]
 801e88a:	687a      	ldr	r2, [r7, #4]
 801e88c:	f7f7 ff87 	bl	801679e <HAL_PCD_EP_Transmit>
 801e890:	4603      	mov	r3, r0
 801e892:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801e894:	7dbb      	ldrb	r3, [r7, #22]
 801e896:	2b03      	cmp	r3, #3
 801e898:	d816      	bhi.n	801e8c8 <USBD_LL_Transmit+0x60>
 801e89a:	a201      	add	r2, pc, #4	@ (adr r2, 801e8a0 <USBD_LL_Transmit+0x38>)
 801e89c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e8a0:	0801e8b1 	.word	0x0801e8b1
 801e8a4:	0801e8b7 	.word	0x0801e8b7
 801e8a8:	0801e8bd 	.word	0x0801e8bd
 801e8ac:	0801e8c3 	.word	0x0801e8c3
    case HAL_OK :
      usb_status = USBD_OK;
 801e8b0:	2300      	movs	r3, #0
 801e8b2:	75fb      	strb	r3, [r7, #23]
    break;
 801e8b4:	e00b      	b.n	801e8ce <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e8b6:	2303      	movs	r3, #3
 801e8b8:	75fb      	strb	r3, [r7, #23]
    break;
 801e8ba:	e008      	b.n	801e8ce <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e8bc:	2301      	movs	r3, #1
 801e8be:	75fb      	strb	r3, [r7, #23]
    break;
 801e8c0:	e005      	b.n	801e8ce <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e8c2:	2303      	movs	r3, #3
 801e8c4:	75fb      	strb	r3, [r7, #23]
    break;
 801e8c6:	e002      	b.n	801e8ce <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 801e8c8:	2303      	movs	r3, #3
 801e8ca:	75fb      	strb	r3, [r7, #23]
    break;
 801e8cc:	bf00      	nop
  }
  return usb_status;
 801e8ce:	7dfb      	ldrb	r3, [r7, #23]
}
 801e8d0:	4618      	mov	r0, r3
 801e8d2:	3718      	adds	r7, #24
 801e8d4:	46bd      	mov	sp, r7
 801e8d6:	bd80      	pop	{r7, pc}

0801e8d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801e8d8:	b580      	push	{r7, lr}
 801e8da:	b086      	sub	sp, #24
 801e8dc:	af00      	add	r7, sp, #0
 801e8de:	60f8      	str	r0, [r7, #12]
 801e8e0:	607a      	str	r2, [r7, #4]
 801e8e2:	603b      	str	r3, [r7, #0]
 801e8e4:	460b      	mov	r3, r1
 801e8e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e8e8:	2300      	movs	r3, #0
 801e8ea:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e8ec:	2300      	movs	r3, #0
 801e8ee:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801e8f0:	68fb      	ldr	r3, [r7, #12]
 801e8f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801e8f6:	7af9      	ldrb	r1, [r7, #11]
 801e8f8:	683b      	ldr	r3, [r7, #0]
 801e8fa:	687a      	ldr	r2, [r7, #4]
 801e8fc:	f7f7 ff05 	bl	801670a <HAL_PCD_EP_Receive>
 801e900:	4603      	mov	r3, r0
 801e902:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 801e904:	7dbb      	ldrb	r3, [r7, #22]
 801e906:	2b03      	cmp	r3, #3
 801e908:	d816      	bhi.n	801e938 <USBD_LL_PrepareReceive+0x60>
 801e90a:	a201      	add	r2, pc, #4	@ (adr r2, 801e910 <USBD_LL_PrepareReceive+0x38>)
 801e90c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e910:	0801e921 	.word	0x0801e921
 801e914:	0801e927 	.word	0x0801e927
 801e918:	0801e92d 	.word	0x0801e92d
 801e91c:	0801e933 	.word	0x0801e933
    case HAL_OK :
      usb_status = USBD_OK;
 801e920:	2300      	movs	r3, #0
 801e922:	75fb      	strb	r3, [r7, #23]
    break;
 801e924:	e00b      	b.n	801e93e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e926:	2303      	movs	r3, #3
 801e928:	75fb      	strb	r3, [r7, #23]
    break;
 801e92a:	e008      	b.n	801e93e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e92c:	2301      	movs	r3, #1
 801e92e:	75fb      	strb	r3, [r7, #23]
    break;
 801e930:	e005      	b.n	801e93e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e932:	2303      	movs	r3, #3
 801e934:	75fb      	strb	r3, [r7, #23]
    break;
 801e936:	e002      	b.n	801e93e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 801e938:	2303      	movs	r3, #3
 801e93a:	75fb      	strb	r3, [r7, #23]
    break;
 801e93c:	bf00      	nop
  }
  return usb_status;
 801e93e:	7dfb      	ldrb	r3, [r7, #23]
}
 801e940:	4618      	mov	r0, r3
 801e942:	3718      	adds	r7, #24
 801e944:	46bd      	mov	sp, r7
 801e946:	bd80      	pop	{r7, pc}

0801e948 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e948:	b580      	push	{r7, lr}
 801e94a:	b082      	sub	sp, #8
 801e94c:	af00      	add	r7, sp, #0
 801e94e:	6078      	str	r0, [r7, #4]
 801e950:	460b      	mov	r3, r1
 801e952:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801e954:	687b      	ldr	r3, [r7, #4]
 801e956:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e95a:	78fa      	ldrb	r2, [r7, #3]
 801e95c:	4611      	mov	r1, r2
 801e95e:	4618      	mov	r0, r3
 801e960:	f7f7 ff05 	bl	801676e <HAL_PCD_EP_GetRxCount>
 801e964:	4603      	mov	r3, r0
}
 801e966:	4618      	mov	r0, r3
 801e968:	3708      	adds	r7, #8
 801e96a:	46bd      	mov	sp, r7
 801e96c:	bd80      	pop	{r7, pc}
	...

0801e970 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801e970:	b580      	push	{r7, lr}
 801e972:	b082      	sub	sp, #8
 801e974:	af00      	add	r7, sp, #0
 801e976:	6078      	str	r0, [r7, #4]
 801e978:	460b      	mov	r3, r1
 801e97a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 801e97c:	78fb      	ldrb	r3, [r7, #3]
 801e97e:	2b00      	cmp	r3, #0
 801e980:	d002      	beq.n	801e988 <HAL_PCDEx_LPM_Callback+0x18>
 801e982:	2b01      	cmp	r3, #1
 801e984:	d01f      	beq.n	801e9c6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801e986:	e03b      	b.n	801ea00 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 801e988:	687b      	ldr	r3, [r7, #4]
 801e98a:	7adb      	ldrb	r3, [r3, #11]
 801e98c:	2b00      	cmp	r3, #0
 801e98e:	d007      	beq.n	801e9a0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801e990:	f000 f854 	bl	801ea3c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e994:	4b1c      	ldr	r3, [pc, #112]	@ (801ea08 <HAL_PCDEx_LPM_Callback+0x98>)
 801e996:	691b      	ldr	r3, [r3, #16]
 801e998:	4a1b      	ldr	r2, [pc, #108]	@ (801ea08 <HAL_PCDEx_LPM_Callback+0x98>)
 801e99a:	f023 0306 	bic.w	r3, r3, #6
 801e99e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801e9a0:	687b      	ldr	r3, [r7, #4]
 801e9a2:	681b      	ldr	r3, [r3, #0]
 801e9a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801e9a8:	681b      	ldr	r3, [r3, #0]
 801e9aa:	687a      	ldr	r2, [r7, #4]
 801e9ac:	6812      	ldr	r2, [r2, #0]
 801e9ae:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801e9b2:	f023 0301 	bic.w	r3, r3, #1
 801e9b6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 801e9b8:	687b      	ldr	r3, [r7, #4]
 801e9ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e9be:	4618      	mov	r0, r3
 801e9c0:	f7fe f9db 	bl	801cd7a <USBD_LL_Resume>
    break;
 801e9c4:	e01c      	b.n	801ea00 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801e9c6:	687b      	ldr	r3, [r7, #4]
 801e9c8:	681b      	ldr	r3, [r3, #0]
 801e9ca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801e9ce:	681b      	ldr	r3, [r3, #0]
 801e9d0:	687a      	ldr	r2, [r7, #4]
 801e9d2:	6812      	ldr	r2, [r2, #0]
 801e9d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801e9d8:	f043 0301 	orr.w	r3, r3, #1
 801e9dc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801e9de:	687b      	ldr	r3, [r7, #4]
 801e9e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801e9e4:	4618      	mov	r0, r3
 801e9e6:	f7fe f9ac 	bl	801cd42 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801e9ea:	687b      	ldr	r3, [r7, #4]
 801e9ec:	7adb      	ldrb	r3, [r3, #11]
 801e9ee:	2b00      	cmp	r3, #0
 801e9f0:	d005      	beq.n	801e9fe <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801e9f2:	4b05      	ldr	r3, [pc, #20]	@ (801ea08 <HAL_PCDEx_LPM_Callback+0x98>)
 801e9f4:	691b      	ldr	r3, [r3, #16]
 801e9f6:	4a04      	ldr	r2, [pc, #16]	@ (801ea08 <HAL_PCDEx_LPM_Callback+0x98>)
 801e9f8:	f043 0306 	orr.w	r3, r3, #6
 801e9fc:	6113      	str	r3, [r2, #16]
    break;
 801e9fe:	bf00      	nop
}
 801ea00:	bf00      	nop
 801ea02:	3708      	adds	r7, #8
 801ea04:	46bd      	mov	sp, r7
 801ea06:	bd80      	pop	{r7, pc}
 801ea08:	e000ed00 	.word	0xe000ed00

0801ea0c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801ea0c:	b480      	push	{r7}
 801ea0e:	b083      	sub	sp, #12
 801ea10:	af00      	add	r7, sp, #0
 801ea12:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801ea14:	4b03      	ldr	r3, [pc, #12]	@ (801ea24 <USBD_static_malloc+0x18>)
}
 801ea16:	4618      	mov	r0, r3
 801ea18:	370c      	adds	r7, #12
 801ea1a:	46bd      	mov	sp, r7
 801ea1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ea20:	4770      	bx	lr
 801ea22:	bf00      	nop
 801ea24:	2002135c 	.word	0x2002135c

0801ea28 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801ea28:	b480      	push	{r7}
 801ea2a:	b083      	sub	sp, #12
 801ea2c:	af00      	add	r7, sp, #0
 801ea2e:	6078      	str	r0, [r7, #4]

}
 801ea30:	bf00      	nop
 801ea32:	370c      	adds	r7, #12
 801ea34:	46bd      	mov	sp, r7
 801ea36:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ea3a:	4770      	bx	lr

0801ea3c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801ea3c:	b580      	push	{r7, lr}
 801ea3e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801ea40:	f7f2 f99a 	bl	8010d78 <SystemClock_Config>
}
 801ea44:	bf00      	nop
 801ea46:	bd80      	pop	{r7, pc}

0801ea48 <cameratrap_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool cameratrap_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 801ea48:	b580      	push	{r7, lr}
 801ea4a:	b082      	sub	sp, #8
 801ea4c:	af00      	add	r7, sp, #0
 801ea4e:	6078      	str	r0, [r7, #4]
 801ea50:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_cameratrap_activations_map, 1, params)) {
 801ea52:	683a      	ldr	r2, [r7, #0]
 801ea54:	2101      	movs	r1, #1
 801ea56:	4898      	ldr	r0, [pc, #608]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ea58:	f000 fec0 	bl	801f7dc <ai_platform_get_activations_map>
 801ea5c:	4603      	mov	r3, r0
 801ea5e:	2b00      	cmp	r3, #0
 801ea60:	f000 8215 	beq.w	801ee8e <cameratrap_configure_activations+0x446>
    /* Updating activations (byte) offsets */
    
    input_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 20912);
 801ea64:	4b94      	ldr	r3, [pc, #592]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ea66:	681b      	ldr	r3, [r3, #0]
 801ea68:	f503 43a3 	add.w	r3, r3, #20864	@ 0x5180
 801ea6c:	3330      	adds	r3, #48	@ 0x30
 801ea6e:	4a93      	ldr	r2, [pc, #588]	@ (801ecbc <cameratrap_configure_activations+0x274>)
 801ea70:	6093      	str	r3, [r2, #8]
    input_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 20912);
 801ea72:	4b91      	ldr	r3, [pc, #580]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ea74:	681b      	ldr	r3, [r3, #0]
 801ea76:	f503 43a3 	add.w	r3, r3, #20864	@ 0x5180
 801ea7a:	3330      	adds	r3, #48	@ 0x30
 801ea7c:	4a8f      	ldr	r2, [pc, #572]	@ (801ecbc <cameratrap_configure_activations+0x274>)
 801ea7e:	60d3      	str	r3, [r2, #12]
    conv2d_0_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 40112);
 801ea80:	4b8d      	ldr	r3, [pc, #564]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ea82:	681b      	ldr	r3, [r3, #0]
 801ea84:	f503 431c 	add.w	r3, r3, #39936	@ 0x9c00
 801ea88:	33b0      	adds	r3, #176	@ 0xb0
 801ea8a:	4a8d      	ldr	r2, [pc, #564]	@ (801ecc0 <cameratrap_configure_activations+0x278>)
 801ea8c:	6093      	str	r3, [r2, #8]
    conv2d_0_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 40112);
 801ea8e:	4b8a      	ldr	r3, [pc, #552]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ea90:	681b      	ldr	r3, [r3, #0]
 801ea92:	f503 431c 	add.w	r3, r3, #39936	@ 0x9c00
 801ea96:	33b0      	adds	r3, #176	@ 0xb0
 801ea98:	4a89      	ldr	r2, [pc, #548]	@ (801ecc0 <cameratrap_configure_activations+0x278>)
 801ea9a:	60d3      	str	r3, [r2, #12]
    conv2d_0_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 1224);
 801ea9c:	4b86      	ldr	r3, [pc, #536]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ea9e:	681b      	ldr	r3, [r3, #0]
 801eaa0:	f503 6399 	add.w	r3, r3, #1224	@ 0x4c8
 801eaa4:	4a87      	ldr	r2, [pc, #540]	@ (801ecc4 <cameratrap_configure_activations+0x27c>)
 801eaa6:	6093      	str	r3, [r2, #8]
    conv2d_0_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 1224);
 801eaa8:	4b83      	ldr	r3, [pc, #524]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eaaa:	681b      	ldr	r3, [r3, #0]
 801eaac:	f503 6399 	add.w	r3, r3, #1224	@ 0x4c8
 801eab0:	4a84      	ldr	r2, [pc, #528]	@ (801ecc4 <cameratrap_configure_activations+0x27c>)
 801eab2:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 39624);
 801eab4:	4b80      	ldr	r3, [pc, #512]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eab6:	681b      	ldr	r3, [r3, #0]
 801eab8:	f503 431a 	add.w	r3, r3, #39424	@ 0x9a00
 801eabc:	33c8      	adds	r3, #200	@ 0xc8
 801eabe:	4a82      	ldr	r2, [pc, #520]	@ (801ecc8 <cameratrap_configure_activations+0x280>)
 801eac0:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 39624);
 801eac2:	4b7d      	ldr	r3, [pc, #500]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eac4:	681b      	ldr	r3, [r3, #0]
 801eac6:	f503 431a 	add.w	r3, r3, #39424	@ 0x9a00
 801eaca:	33c8      	adds	r3, #200	@ 0xc8
 801eacc:	4a7e      	ldr	r2, [pc, #504]	@ (801ecc8 <cameratrap_configure_activations+0x280>)
 801eace:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 248);
 801ead0:	4b79      	ldr	r3, [pc, #484]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ead2:	681b      	ldr	r3, [r3, #0]
 801ead4:	33f8      	adds	r3, #248	@ 0xf8
 801ead6:	4a7d      	ldr	r2, [pc, #500]	@ (801eccc <cameratrap_configure_activations+0x284>)
 801ead8:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 248);
 801eada:	4b77      	ldr	r3, [pc, #476]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eadc:	681b      	ldr	r3, [r3, #0]
 801eade:	33f8      	adds	r3, #248	@ 0xf8
 801eae0:	4a7a      	ldr	r2, [pc, #488]	@ (801eccc <cameratrap_configure_activations+0x284>)
 801eae2:	60d3      	str	r3, [r2, #12]
    pool_2_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38648);
 801eae4:	4b74      	ldr	r3, [pc, #464]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eae6:	681b      	ldr	r3, [r3, #0]
 801eae8:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eaec:	33f8      	adds	r3, #248	@ 0xf8
 801eaee:	4a78      	ldr	r2, [pc, #480]	@ (801ecd0 <cameratrap_configure_activations+0x288>)
 801eaf0:	6093      	str	r3, [r2, #8]
    pool_2_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38648);
 801eaf2:	4b71      	ldr	r3, [pc, #452]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eaf4:	681b      	ldr	r3, [r3, #0]
 801eaf6:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eafa:	33f8      	adds	r3, #248	@ 0xf8
 801eafc:	4a74      	ldr	r2, [pc, #464]	@ (801ecd0 <cameratrap_configure_activations+0x288>)
 801eafe:	60d3      	str	r3, [r2, #12]
    gemm_3_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38656);
 801eb00:	4b6d      	ldr	r3, [pc, #436]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb02:	681b      	ldr	r3, [r3, #0]
 801eb04:	f503 4317 	add.w	r3, r3, #38656	@ 0x9700
 801eb08:	4a72      	ldr	r2, [pc, #456]	@ (801ecd4 <cameratrap_configure_activations+0x28c>)
 801eb0a:	6093      	str	r3, [r2, #8]
    gemm_3_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38656);
 801eb0c:	4b6a      	ldr	r3, [pc, #424]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb0e:	681b      	ldr	r3, [r3, #0]
 801eb10:	f503 4317 	add.w	r3, r3, #38656	@ 0x9700
 801eb14:	4a6f      	ldr	r2, [pc, #444]	@ (801ecd4 <cameratrap_configure_activations+0x28c>)
 801eb16:	60d3      	str	r3, [r2, #12]
    gemm_3_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38672);
 801eb18:	4b67      	ldr	r3, [pc, #412]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb1a:	681b      	ldr	r3, [r3, #0]
 801eb1c:	f503 4317 	add.w	r3, r3, #38656	@ 0x9700
 801eb20:	3310      	adds	r3, #16
 801eb22:	4a6d      	ldr	r2, [pc, #436]	@ (801ecd8 <cameratrap_configure_activations+0x290>)
 801eb24:	6093      	str	r3, [r2, #8]
    gemm_3_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38672);
 801eb26:	4b64      	ldr	r3, [pc, #400]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb28:	681b      	ldr	r3, [r3, #0]
 801eb2a:	f503 4317 	add.w	r3, r3, #38656	@ 0x9700
 801eb2e:	3310      	adds	r3, #16
 801eb30:	4a69      	ldr	r2, [pc, #420]	@ (801ecd8 <cameratrap_configure_activations+0x290>)
 801eb32:	60d3      	str	r3, [r2, #12]
    gemm_4_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38648);
 801eb34:	4b60      	ldr	r3, [pc, #384]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb36:	681b      	ldr	r3, [r3, #0]
 801eb38:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eb3c:	33f8      	adds	r3, #248	@ 0xf8
 801eb3e:	4a67      	ldr	r2, [pc, #412]	@ (801ecdc <cameratrap_configure_activations+0x294>)
 801eb40:	6093      	str	r3, [r2, #8]
    gemm_4_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38648);
 801eb42:	4b5d      	ldr	r3, [pc, #372]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb44:	681b      	ldr	r3, [r3, #0]
 801eb46:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eb4a:	33f8      	adds	r3, #248	@ 0xf8
 801eb4c:	4a63      	ldr	r2, [pc, #396]	@ (801ecdc <cameratrap_configure_activations+0x294>)
 801eb4e:	60d3      	str	r3, [r2, #12]
    gemm_4_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38652);
 801eb50:	4b59      	ldr	r3, [pc, #356]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb52:	681b      	ldr	r3, [r3, #0]
 801eb54:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eb58:	33fc      	adds	r3, #252	@ 0xfc
 801eb5a:	4a61      	ldr	r2, [pc, #388]	@ (801ece0 <cameratrap_configure_activations+0x298>)
 801eb5c:	6093      	str	r3, [r2, #8]
    gemm_4_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38652);
 801eb5e:	4b56      	ldr	r3, [pc, #344]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb60:	681b      	ldr	r3, [r3, #0]
 801eb62:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eb66:	33fc      	adds	r3, #252	@ 0xfc
 801eb68:	4a5d      	ldr	r2, [pc, #372]	@ (801ece0 <cameratrap_configure_activations+0x298>)
 801eb6a:	60d3      	str	r3, [r2, #12]
    nl_5_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38660);
 801eb6c:	4b52      	ldr	r3, [pc, #328]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb6e:	681b      	ldr	r3, [r3, #0]
 801eb70:	f503 4317 	add.w	r3, r3, #38656	@ 0x9700
 801eb74:	3304      	adds	r3, #4
 801eb76:	4a5b      	ldr	r2, [pc, #364]	@ (801ece4 <cameratrap_configure_activations+0x29c>)
 801eb78:	6093      	str	r3, [r2, #8]
    nl_5_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38660);
 801eb7a:	4b4f      	ldr	r3, [pc, #316]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb7c:	681b      	ldr	r3, [r3, #0]
 801eb7e:	f503 4317 	add.w	r3, r3, #38656	@ 0x9700
 801eb82:	3304      	adds	r3, #4
 801eb84:	4a57      	ldr	r2, [pc, #348]	@ (801ece4 <cameratrap_configure_activations+0x29c>)
 801eb86:	60d3      	str	r3, [r2, #12]
    eltwise_6_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 248);
 801eb88:	4b4b      	ldr	r3, [pc, #300]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb8a:	681b      	ldr	r3, [r3, #0]
 801eb8c:	33f8      	adds	r3, #248	@ 0xf8
 801eb8e:	4a56      	ldr	r2, [pc, #344]	@ (801ece8 <cameratrap_configure_activations+0x2a0>)
 801eb90:	6093      	str	r3, [r2, #8]
    eltwise_6_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 248);
 801eb92:	4b49      	ldr	r3, [pc, #292]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb94:	681b      	ldr	r3, [r3, #0]
 801eb96:	33f8      	adds	r3, #248	@ 0xf8
 801eb98:	4a53      	ldr	r2, [pc, #332]	@ (801ece8 <cameratrap_configure_activations+0x2a0>)
 801eb9a:	60d3      	str	r3, [r2, #12]
    conv2d_7_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 38648);
 801eb9c:	4b46      	ldr	r3, [pc, #280]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eb9e:	681b      	ldr	r3, [r3, #0]
 801eba0:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801eba4:	33f8      	adds	r3, #248	@ 0xf8
 801eba6:	4a51      	ldr	r2, [pc, #324]	@ (801ecec <cameratrap_configure_activations+0x2a4>)
 801eba8:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 38648);
 801ebaa:	4b43      	ldr	r3, [pc, #268]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebac:	681b      	ldr	r3, [r3, #0]
 801ebae:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 801ebb2:	33f8      	adds	r3, #248	@ 0xf8
 801ebb4:	4a4d      	ldr	r2, [pc, #308]	@ (801ecec <cameratrap_configure_activations+0x2a4>)
 801ebb6:	60d3      	str	r3, [r2, #12]
    conv2d_7_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ebb8:	4b3f      	ldr	r3, [pc, #252]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebba:	681b      	ldr	r3, [r3, #0]
 801ebbc:	4a4c      	ldr	r2, [pc, #304]	@ (801ecf0 <cameratrap_configure_activations+0x2a8>)
 801ebbe:	6093      	str	r3, [r2, #8]
    conv2d_7_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ebc0:	4b3d      	ldr	r3, [pc, #244]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebc2:	681b      	ldr	r3, [r3, #0]
 801ebc4:	4a4a      	ldr	r2, [pc, #296]	@ (801ecf0 <cameratrap_configure_activations+0x2a8>)
 801ebc6:	60d3      	str	r3, [r2, #12]
    conv2d_8_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 9600);
 801ebc8:	4b3b      	ldr	r3, [pc, #236]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebca:	681b      	ldr	r3, [r3, #0]
 801ebcc:	f503 5316 	add.w	r3, r3, #9600	@ 0x2580
 801ebd0:	4a48      	ldr	r2, [pc, #288]	@ (801ecf4 <cameratrap_configure_activations+0x2ac>)
 801ebd2:	6093      	str	r3, [r2, #8]
    conv2d_8_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 9600);
 801ebd4:	4b38      	ldr	r3, [pc, #224]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebd6:	681b      	ldr	r3, [r3, #0]
 801ebd8:	f503 5316 	add.w	r3, r3, #9600	@ 0x2580
 801ebdc:	4a45      	ldr	r2, [pc, #276]	@ (801ecf4 <cameratrap_configure_activations+0x2ac>)
 801ebde:	60d3      	str	r3, [r2, #12]
    conv2d_8_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 11152);
 801ebe0:	4b35      	ldr	r3, [pc, #212]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebe2:	681b      	ldr	r3, [r3, #0]
 801ebe4:	f503 532e 	add.w	r3, r3, #11136	@ 0x2b80
 801ebe8:	3310      	adds	r3, #16
 801ebea:	4a43      	ldr	r2, [pc, #268]	@ (801ecf8 <cameratrap_configure_activations+0x2b0>)
 801ebec:	6093      	str	r3, [r2, #8]
    conv2d_8_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 11152);
 801ebee:	4b32      	ldr	r3, [pc, #200]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebf0:	681b      	ldr	r3, [r3, #0]
 801ebf2:	f503 532e 	add.w	r3, r3, #11136	@ 0x2b80
 801ebf6:	3310      	adds	r3, #16
 801ebf8:	4a3f      	ldr	r2, [pc, #252]	@ (801ecf8 <cameratrap_configure_activations+0x2b0>)
 801ebfa:	60d3      	str	r3, [r2, #12]
    pool_9_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ebfc:	4b2e      	ldr	r3, [pc, #184]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ebfe:	681b      	ldr	r3, [r3, #0]
 801ec00:	4a3e      	ldr	r2, [pc, #248]	@ (801ecfc <cameratrap_configure_activations+0x2b4>)
 801ec02:	6093      	str	r3, [r2, #8]
    pool_9_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ec04:	4b2c      	ldr	r3, [pc, #176]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec06:	681b      	ldr	r3, [r3, #0]
 801ec08:	4a3c      	ldr	r2, [pc, #240]	@ (801ecfc <cameratrap_configure_activations+0x2b4>)
 801ec0a:	60d3      	str	r3, [r2, #12]
    gemm_10_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801ec0c:	4b2a      	ldr	r3, [pc, #168]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec0e:	681b      	ldr	r3, [r3, #0]
 801ec10:	3308      	adds	r3, #8
 801ec12:	4a3b      	ldr	r2, [pc, #236]	@ (801ed00 <cameratrap_configure_activations+0x2b8>)
 801ec14:	6093      	str	r3, [r2, #8]
    gemm_10_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801ec16:	4b28      	ldr	r3, [pc, #160]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec18:	681b      	ldr	r3, [r3, #0]
 801ec1a:	3308      	adds	r3, #8
 801ec1c:	4a38      	ldr	r2, [pc, #224]	@ (801ed00 <cameratrap_configure_activations+0x2b8>)
 801ec1e:	60d3      	str	r3, [r2, #12]
    gemm_10_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 24);
 801ec20:	4b25      	ldr	r3, [pc, #148]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec22:	681b      	ldr	r3, [r3, #0]
 801ec24:	3318      	adds	r3, #24
 801ec26:	4a37      	ldr	r2, [pc, #220]	@ (801ed04 <cameratrap_configure_activations+0x2bc>)
 801ec28:	6093      	str	r3, [r2, #8]
    gemm_10_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 24);
 801ec2a:	4b23      	ldr	r3, [pc, #140]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec2c:	681b      	ldr	r3, [r3, #0]
 801ec2e:	3318      	adds	r3, #24
 801ec30:	4a34      	ldr	r2, [pc, #208]	@ (801ed04 <cameratrap_configure_activations+0x2bc>)
 801ec32:	60d3      	str	r3, [r2, #12]
    nl_10_nl_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ec34:	4b20      	ldr	r3, [pc, #128]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec36:	681b      	ldr	r3, [r3, #0]
 801ec38:	4a33      	ldr	r2, [pc, #204]	@ (801ed08 <cameratrap_configure_activations+0x2c0>)
 801ec3a:	6093      	str	r3, [r2, #8]
    nl_10_nl_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ec3c:	4b1e      	ldr	r3, [pc, #120]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec3e:	681b      	ldr	r3, [r3, #0]
 801ec40:	4a31      	ldr	r2, [pc, #196]	@ (801ed08 <cameratrap_configure_activations+0x2c0>)
 801ec42:	60d3      	str	r3, [r2, #12]
    gemm_11_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 4);
 801ec44:	4b1c      	ldr	r3, [pc, #112]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec46:	681b      	ldr	r3, [r3, #0]
 801ec48:	3304      	adds	r3, #4
 801ec4a:	4a30      	ldr	r2, [pc, #192]	@ (801ed0c <cameratrap_configure_activations+0x2c4>)
 801ec4c:	6093      	str	r3, [r2, #8]
    gemm_11_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 4);
 801ec4e:	4b1a      	ldr	r3, [pc, #104]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec50:	681b      	ldr	r3, [r3, #0]
 801ec52:	3304      	adds	r3, #4
 801ec54:	4a2d      	ldr	r2, [pc, #180]	@ (801ed0c <cameratrap_configure_activations+0x2c4>)
 801ec56:	60d3      	str	r3, [r2, #12]
    gemm_11_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801ec58:	4b17      	ldr	r3, [pc, #92]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec5a:	681b      	ldr	r3, [r3, #0]
 801ec5c:	3308      	adds	r3, #8
 801ec5e:	4a2c      	ldr	r2, [pc, #176]	@ (801ed10 <cameratrap_configure_activations+0x2c8>)
 801ec60:	6093      	str	r3, [r2, #8]
    gemm_11_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801ec62:	4b15      	ldr	r3, [pc, #84]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec64:	681b      	ldr	r3, [r3, #0]
 801ec66:	3308      	adds	r3, #8
 801ec68:	4a29      	ldr	r2, [pc, #164]	@ (801ed10 <cameratrap_configure_activations+0x2c8>)
 801ec6a:	60d3      	str	r3, [r2, #12]
    nl_12_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ec6c:	4b12      	ldr	r3, [pc, #72]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec6e:	681b      	ldr	r3, [r3, #0]
 801ec70:	4a28      	ldr	r2, [pc, #160]	@ (801ed14 <cameratrap_configure_activations+0x2cc>)
 801ec72:	6093      	str	r3, [r2, #8]
    nl_12_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ec74:	4b10      	ldr	r3, [pc, #64]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec76:	681b      	ldr	r3, [r3, #0]
 801ec78:	4a26      	ldr	r2, [pc, #152]	@ (801ed14 <cameratrap_configure_activations+0x2cc>)
 801ec7a:	60d3      	str	r3, [r2, #12]
    eltwise_13_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801ec7c:	4b0e      	ldr	r3, [pc, #56]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec7e:	681b      	ldr	r3, [r3, #0]
 801ec80:	3308      	adds	r3, #8
 801ec82:	4a25      	ldr	r2, [pc, #148]	@ (801ed18 <cameratrap_configure_activations+0x2d0>)
 801ec84:	6093      	str	r3, [r2, #8]
    eltwise_13_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801ec86:	4b0c      	ldr	r3, [pc, #48]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec88:	681b      	ldr	r3, [r3, #0]
 801ec8a:	3308      	adds	r3, #8
 801ec8c:	4a22      	ldr	r2, [pc, #136]	@ (801ed18 <cameratrap_configure_activations+0x2d0>)
 801ec8e:	60d3      	str	r3, [r2, #12]
    conv2d_14_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 9608);
 801ec90:	4b09      	ldr	r3, [pc, #36]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ec92:	681b      	ldr	r3, [r3, #0]
 801ec94:	f503 5316 	add.w	r3, r3, #9600	@ 0x2580
 801ec98:	3308      	adds	r3, #8
 801ec9a:	4a20      	ldr	r2, [pc, #128]	@ (801ed1c <cameratrap_configure_activations+0x2d4>)
 801ec9c:	6093      	str	r3, [r2, #8]
    conv2d_14_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 9608);
 801ec9e:	4b06      	ldr	r3, [pc, #24]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801eca0:	681b      	ldr	r3, [r3, #0]
 801eca2:	f503 5316 	add.w	r3, r3, #9600	@ 0x2580
 801eca6:	3308      	adds	r3, #8
 801eca8:	4a1c      	ldr	r2, [pc, #112]	@ (801ed1c <cameratrap_configure_activations+0x2d4>)
 801ecaa:	60d3      	str	r3, [r2, #12]
    conv2d_14_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 12424);
 801ecac:	4b02      	ldr	r3, [pc, #8]	@ (801ecb8 <cameratrap_configure_activations+0x270>)
 801ecae:	681b      	ldr	r3, [r3, #0]
 801ecb0:	f503 5342 	add.w	r3, r3, #12416	@ 0x3080
 801ecb4:	3308      	adds	r3, #8
 801ecb6:	e033      	b.n	801ed20 <cameratrap_configure_activations+0x2d8>
 801ecb8:	2002157c 	.word	0x2002157c
 801ecbc:	2000010c 	.word	0x2000010c
 801ecc0:	200004ac 	.word	0x200004ac
 801ecc4:	2000011c 	.word	0x2000011c
 801ecc8:	200004bc 	.word	0x200004bc
 801eccc:	2000012c 	.word	0x2000012c
 801ecd0:	2000013c 	.word	0x2000013c
 801ecd4:	200004cc 	.word	0x200004cc
 801ecd8:	2000014c 	.word	0x2000014c
 801ecdc:	200004dc 	.word	0x200004dc
 801ece0:	2000015c 	.word	0x2000015c
 801ece4:	2000016c 	.word	0x2000016c
 801ece8:	2000017c 	.word	0x2000017c
 801ecec:	200004ec 	.word	0x200004ec
 801ecf0:	2000018c 	.word	0x2000018c
 801ecf4:	200004fc 	.word	0x200004fc
 801ecf8:	2000019c 	.word	0x2000019c
 801ecfc:	200001ac 	.word	0x200001ac
 801ed00:	2000050c 	.word	0x2000050c
 801ed04:	200001bc 	.word	0x200001bc
 801ed08:	200001cc 	.word	0x200001cc
 801ed0c:	2000051c 	.word	0x2000051c
 801ed10:	200001dc 	.word	0x200001dc
 801ed14:	200001ec 	.word	0x200001ec
 801ed18:	200001fc 	.word	0x200001fc
 801ed1c:	2000052c 	.word	0x2000052c
 801ed20:	4a60      	ldr	r2, [pc, #384]	@ (801eea4 <cameratrap_configure_activations+0x45c>)
 801ed22:	6093      	str	r3, [r2, #8]
    conv2d_14_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 12424);
 801ed24:	4b60      	ldr	r3, [pc, #384]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed26:	681b      	ldr	r3, [r3, #0]
 801ed28:	f503 5342 	add.w	r3, r3, #12416	@ 0x3080
 801ed2c:	3308      	adds	r3, #8
 801ed2e:	4a5d      	ldr	r2, [pc, #372]	@ (801eea4 <cameratrap_configure_activations+0x45c>)
 801ed30:	60d3      	str	r3, [r2, #12]
    conv2d_15_pad_before_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ed32:	4b5d      	ldr	r3, [pc, #372]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed34:	681b      	ldr	r3, [r3, #0]
 801ed36:	4a5d      	ldr	r2, [pc, #372]	@ (801eeac <cameratrap_configure_activations+0x464>)
 801ed38:	6093      	str	r3, [r2, #8]
    conv2d_15_pad_before_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ed3a:	4b5b      	ldr	r3, [pc, #364]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed3c:	681b      	ldr	r3, [r3, #0]
 801ed3e:	4a5b      	ldr	r2, [pc, #364]	@ (801eeac <cameratrap_configure_activations+0x464>)
 801ed40:	60d3      	str	r3, [r2, #12]
    conv2d_15_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 5984);
 801ed42:	4b59      	ldr	r3, [pc, #356]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed44:	681b      	ldr	r3, [r3, #0]
 801ed46:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 801ed4a:	4a59      	ldr	r2, [pc, #356]	@ (801eeb0 <cameratrap_configure_activations+0x468>)
 801ed4c:	6093      	str	r3, [r2, #8]
    conv2d_15_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 5984);
 801ed4e:	4b56      	ldr	r3, [pc, #344]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed50:	681b      	ldr	r3, [r3, #0]
 801ed52:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 801ed56:	4a56      	ldr	r2, [pc, #344]	@ (801eeb0 <cameratrap_configure_activations+0x468>)
 801ed58:	60d3      	str	r3, [r2, #12]
    conv2d_15_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 11392);
 801ed5a:	4b53      	ldr	r3, [pc, #332]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed5c:	681b      	ldr	r3, [r3, #0]
 801ed5e:	f503 5332 	add.w	r3, r3, #11392	@ 0x2c80
 801ed62:	4a54      	ldr	r2, [pc, #336]	@ (801eeb4 <cameratrap_configure_activations+0x46c>)
 801ed64:	6093      	str	r3, [r2, #8]
    conv2d_15_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 11392);
 801ed66:	4b50      	ldr	r3, [pc, #320]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed68:	681b      	ldr	r3, [r3, #0]
 801ed6a:	f503 5332 	add.w	r3, r3, #11392	@ 0x2c80
 801ed6e:	4a51      	ldr	r2, [pc, #324]	@ (801eeb4 <cameratrap_configure_activations+0x46c>)
 801ed70:	60d3      	str	r3, [r2, #12]
    pool_16_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ed72:	4b4d      	ldr	r3, [pc, #308]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed74:	681b      	ldr	r3, [r3, #0]
 801ed76:	4a50      	ldr	r2, [pc, #320]	@ (801eeb8 <cameratrap_configure_activations+0x470>)
 801ed78:	6093      	str	r3, [r2, #8]
    pool_16_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ed7a:	4b4b      	ldr	r3, [pc, #300]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed7c:	681b      	ldr	r3, [r3, #0]
 801ed7e:	4a4e      	ldr	r2, [pc, #312]	@ (801eeb8 <cameratrap_configure_activations+0x470>)
 801ed80:	60d3      	str	r3, [r2, #12]
    gemm_17_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 16);
 801ed82:	4b49      	ldr	r3, [pc, #292]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed84:	681b      	ldr	r3, [r3, #0]
 801ed86:	3310      	adds	r3, #16
 801ed88:	4a4c      	ldr	r2, [pc, #304]	@ (801eebc <cameratrap_configure_activations+0x474>)
 801ed8a:	6093      	str	r3, [r2, #8]
    gemm_17_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 16);
 801ed8c:	4b46      	ldr	r3, [pc, #280]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed8e:	681b      	ldr	r3, [r3, #0]
 801ed90:	3310      	adds	r3, #16
 801ed92:	4a4a      	ldr	r2, [pc, #296]	@ (801eebc <cameratrap_configure_activations+0x474>)
 801ed94:	60d3      	str	r3, [r2, #12]
    gemm_17_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 48);
 801ed96:	4b44      	ldr	r3, [pc, #272]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ed98:	681b      	ldr	r3, [r3, #0]
 801ed9a:	3330      	adds	r3, #48	@ 0x30
 801ed9c:	4a48      	ldr	r2, [pc, #288]	@ (801eec0 <cameratrap_configure_activations+0x478>)
 801ed9e:	6093      	str	r3, [r2, #8]
    gemm_17_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 48);
 801eda0:	4b41      	ldr	r3, [pc, #260]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801eda2:	681b      	ldr	r3, [r3, #0]
 801eda4:	3330      	adds	r3, #48	@ 0x30
 801eda6:	4a46      	ldr	r2, [pc, #280]	@ (801eec0 <cameratrap_configure_activations+0x478>)
 801eda8:	60d3      	str	r3, [r2, #12]
    gemm_18_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801edaa:	4b3f      	ldr	r3, [pc, #252]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edac:	681b      	ldr	r3, [r3, #0]
 801edae:	4a45      	ldr	r2, [pc, #276]	@ (801eec4 <cameratrap_configure_activations+0x47c>)
 801edb0:	6093      	str	r3, [r2, #8]
    gemm_18_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801edb2:	4b3d      	ldr	r3, [pc, #244]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edb4:	681b      	ldr	r3, [r3, #0]
 801edb6:	4a43      	ldr	r2, [pc, #268]	@ (801eec4 <cameratrap_configure_activations+0x47c>)
 801edb8:	60d3      	str	r3, [r2, #12]
    gemm_18_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801edba:	4b3b      	ldr	r3, [pc, #236]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edbc:	681b      	ldr	r3, [r3, #0]
 801edbe:	3308      	adds	r3, #8
 801edc0:	4a41      	ldr	r2, [pc, #260]	@ (801eec8 <cameratrap_configure_activations+0x480>)
 801edc2:	6093      	str	r3, [r2, #8]
    gemm_18_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 8);
 801edc4:	4b38      	ldr	r3, [pc, #224]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edc6:	681b      	ldr	r3, [r3, #0]
 801edc8:	3308      	adds	r3, #8
 801edca:	4a3f      	ldr	r2, [pc, #252]	@ (801eec8 <cameratrap_configure_activations+0x480>)
 801edcc:	60d3      	str	r3, [r2, #12]
    nl_19_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 24);
 801edce:	4b36      	ldr	r3, [pc, #216]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edd0:	681b      	ldr	r3, [r3, #0]
 801edd2:	3318      	adds	r3, #24
 801edd4:	4a3d      	ldr	r2, [pc, #244]	@ (801eecc <cameratrap_configure_activations+0x484>)
 801edd6:	6093      	str	r3, [r2, #8]
    nl_19_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 24);
 801edd8:	4b33      	ldr	r3, [pc, #204]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edda:	681b      	ldr	r3, [r3, #0]
 801eddc:	3318      	adds	r3, #24
 801edde:	4a3b      	ldr	r2, [pc, #236]	@ (801eecc <cameratrap_configure_activations+0x484>)
 801ede0:	60d3      	str	r3, [r2, #12]
    eltwise_20_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 40);
 801ede2:	4b31      	ldr	r3, [pc, #196]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ede4:	681b      	ldr	r3, [r3, #0]
 801ede6:	3328      	adds	r3, #40	@ 0x28
 801ede8:	4a39      	ldr	r2, [pc, #228]	@ (801eed0 <cameratrap_configure_activations+0x488>)
 801edea:	6093      	str	r3, [r2, #8]
    eltwise_20_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 40);
 801edec:	4b2e      	ldr	r3, [pc, #184]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edee:	681b      	ldr	r3, [r3, #0]
 801edf0:	3328      	adds	r3, #40	@ 0x28
 801edf2:	4a37      	ldr	r2, [pc, #220]	@ (801eed0 <cameratrap_configure_activations+0x488>)
 801edf4:	60d3      	str	r3, [r2, #12]
    gemm_22_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 4840);
 801edf6:	4b2c      	ldr	r3, [pc, #176]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801edf8:	681b      	ldr	r3, [r3, #0]
 801edfa:	f503 5397 	add.w	r3, r3, #4832	@ 0x12e0
 801edfe:	3308      	adds	r3, #8
 801ee00:	4a34      	ldr	r2, [pc, #208]	@ (801eed4 <cameratrap_configure_activations+0x48c>)
 801ee02:	6093      	str	r3, [r2, #8]
    gemm_22_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 4840);
 801ee04:	4b28      	ldr	r3, [pc, #160]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee06:	681b      	ldr	r3, [r3, #0]
 801ee08:	f503 5397 	add.w	r3, r3, #4832	@ 0x12e0
 801ee0c:	3308      	adds	r3, #8
 801ee0e:	4a31      	ldr	r2, [pc, #196]	@ (801eed4 <cameratrap_configure_activations+0x48c>)
 801ee10:	60d3      	str	r3, [r2, #12]
    gemm_22_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 14440);
 801ee12:	4b25      	ldr	r3, [pc, #148]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee14:	681b      	ldr	r3, [r3, #0]
 801ee16:	f503 5361 	add.w	r3, r3, #14400	@ 0x3840
 801ee1a:	3328      	adds	r3, #40	@ 0x28
 801ee1c:	4a2e      	ldr	r2, [pc, #184]	@ (801eed8 <cameratrap_configure_activations+0x490>)
 801ee1e:	6093      	str	r3, [r2, #8]
    gemm_22_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 14440);
 801ee20:	4b21      	ldr	r3, [pc, #132]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee22:	681b      	ldr	r3, [r3, #0]
 801ee24:	f503 5361 	add.w	r3, r3, #14400	@ 0x3840
 801ee28:	3328      	adds	r3, #40	@ 0x28
 801ee2a:	4a2b      	ldr	r2, [pc, #172]	@ (801eed8 <cameratrap_configure_activations+0x490>)
 801ee2c:	60d3      	str	r3, [r2, #12]
    gemm_23_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ee2e:	4b1e      	ldr	r3, [pc, #120]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee30:	681b      	ldr	r3, [r3, #0]
 801ee32:	4a2a      	ldr	r2, [pc, #168]	@ (801eedc <cameratrap_configure_activations+0x494>)
 801ee34:	6093      	str	r3, [r2, #8]
    gemm_23_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ee36:	4b1c      	ldr	r3, [pc, #112]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee38:	681b      	ldr	r3, [r3, #0]
 801ee3a:	4a28      	ldr	r2, [pc, #160]	@ (801eedc <cameratrap_configure_activations+0x494>)
 801ee3c:	60d3      	str	r3, [r2, #12]
    gemm_23_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 256);
 801ee3e:	4b1a      	ldr	r3, [pc, #104]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee40:	681b      	ldr	r3, [r3, #0]
 801ee42:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801ee46:	4a26      	ldr	r2, [pc, #152]	@ (801eee0 <cameratrap_configure_activations+0x498>)
 801ee48:	6093      	str	r3, [r2, #8]
    gemm_23_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 256);
 801ee4a:	4b17      	ldr	r3, [pc, #92]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee4c:	681b      	ldr	r3, [r3, #0]
 801ee4e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 801ee52:	4a23      	ldr	r2, [pc, #140]	@ (801eee0 <cameratrap_configure_activations+0x498>)
 801ee54:	60d3      	str	r3, [r2, #12]
    gemm_24_scratch0_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ee56:	4b14      	ldr	r3, [pc, #80]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee58:	681b      	ldr	r3, [r3, #0]
 801ee5a:	4a22      	ldr	r2, [pc, #136]	@ (801eee4 <cameratrap_configure_activations+0x49c>)
 801ee5c:	6093      	str	r3, [r2, #8]
    gemm_24_scratch0_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ee5e:	4b12      	ldr	r3, [pc, #72]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee60:	681b      	ldr	r3, [r3, #0]
 801ee62:	4a20      	ldr	r2, [pc, #128]	@ (801eee4 <cameratrap_configure_activations+0x49c>)
 801ee64:	60d3      	str	r3, [r2, #12]
    gemm_24_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 128);
 801ee66:	4b10      	ldr	r3, [pc, #64]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee68:	681b      	ldr	r3, [r3, #0]
 801ee6a:	3380      	adds	r3, #128	@ 0x80
 801ee6c:	4a1e      	ldr	r2, [pc, #120]	@ (801eee8 <cameratrap_configure_activations+0x4a0>)
 801ee6e:	6093      	str	r3, [r2, #8]
    gemm_24_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 128);
 801ee70:	4b0d      	ldr	r3, [pc, #52]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee72:	681b      	ldr	r3, [r3, #0]
 801ee74:	3380      	adds	r3, #128	@ 0x80
 801ee76:	4a1c      	ldr	r2, [pc, #112]	@ (801eee8 <cameratrap_configure_activations+0x4a0>)
 801ee78:	60d3      	str	r3, [r2, #12]
    nl_25_output_array.data = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ee7a:	4b0b      	ldr	r3, [pc, #44]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee7c:	681b      	ldr	r3, [r3, #0]
 801ee7e:	4a1b      	ldr	r2, [pc, #108]	@ (801eeec <cameratrap_configure_activations+0x4a4>)
 801ee80:	6093      	str	r3, [r2, #8]
    nl_25_output_array.data_start = AI_PTR(g_cameratrap_activations_map[0] + 0);
 801ee82:	4b09      	ldr	r3, [pc, #36]	@ (801eea8 <cameratrap_configure_activations+0x460>)
 801ee84:	681b      	ldr	r3, [r3, #0]
 801ee86:	4a19      	ldr	r2, [pc, #100]	@ (801eeec <cameratrap_configure_activations+0x4a4>)
 801ee88:	60d3      	str	r3, [r2, #12]
    return true;
 801ee8a:	2301      	movs	r3, #1
 801ee8c:	e005      	b.n	801ee9a <cameratrap_configure_activations+0x452>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 801ee8e:	2213      	movs	r2, #19
 801ee90:	2130      	movs	r1, #48	@ 0x30
 801ee92:	6878      	ldr	r0, [r7, #4]
 801ee94:	f000 fd24 	bl	801f8e0 <ai_platform_network_set_error>
  return false;
 801ee98:	2300      	movs	r3, #0
}
 801ee9a:	4618      	mov	r0, r3
 801ee9c:	3708      	adds	r7, #8
 801ee9e:	46bd      	mov	sp, r7
 801eea0:	bd80      	pop	{r7, pc}
 801eea2:	bf00      	nop
 801eea4:	2000020c 	.word	0x2000020c
 801eea8:	2002157c 	.word	0x2002157c
 801eeac:	2000021c 	.word	0x2000021c
 801eeb0:	2000053c 	.word	0x2000053c
 801eeb4:	2000022c 	.word	0x2000022c
 801eeb8:	2000023c 	.word	0x2000023c
 801eebc:	2000054c 	.word	0x2000054c
 801eec0:	2000024c 	.word	0x2000024c
 801eec4:	2000055c 	.word	0x2000055c
 801eec8:	2000025c 	.word	0x2000025c
 801eecc:	2000026c 	.word	0x2000026c
 801eed0:	2000027c 	.word	0x2000027c
 801eed4:	2000056c 	.word	0x2000056c
 801eed8:	2000028c 	.word	0x2000028c
 801eedc:	2000057c 	.word	0x2000057c
 801eee0:	2000029c 	.word	0x2000029c
 801eee4:	2000058c 	.word	0x2000058c
 801eee8:	200002ac 	.word	0x200002ac
 801eeec:	200002bc 	.word	0x200002bc

0801eef0 <cameratrap_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool cameratrap_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 801eef0:	b580      	push	{r7, lr}
 801eef2:	b082      	sub	sp, #8
 801eef4:	af00      	add	r7, sp, #0
 801eef6:	6078      	str	r0, [r7, #4]
 801eef8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_cameratrap_weights_map, 1, params)) {
 801eefa:	683a      	ldr	r2, [r7, #0]
 801eefc:	2101      	movs	r1, #1
 801eefe:	4898      	ldr	r0, [pc, #608]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef00:	f000 fc1a 	bl	801f738 <ai_platform_get_weights_map>
 801ef04:	4603      	mov	r3, r0
 801ef06:	2b00      	cmp	r3, #0
 801ef08:	f000 825c 	beq.w	801f3c4 <cameratrap_configure_weights+0x4d4>
    /* Updating weights (byte) offsets */
    
    conv2d_0_weights_array.format |= AI_FMT_FLAG_CONST;
 801ef0c:	4b95      	ldr	r3, [pc, #596]	@ (801f164 <cameratrap_configure_weights+0x274>)
 801ef0e:	681b      	ldr	r3, [r3, #0]
 801ef10:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ef14:	4a93      	ldr	r2, [pc, #588]	@ (801f164 <cameratrap_configure_weights+0x274>)
 801ef16:	6013      	str	r3, [r2, #0]
    conv2d_0_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 0);
 801ef18:	4b91      	ldr	r3, [pc, #580]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef1a:	681b      	ldr	r3, [r3, #0]
 801ef1c:	4a91      	ldr	r2, [pc, #580]	@ (801f164 <cameratrap_configure_weights+0x274>)
 801ef1e:	6093      	str	r3, [r2, #8]
    conv2d_0_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 0);
 801ef20:	4b8f      	ldr	r3, [pc, #572]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef22:	681b      	ldr	r3, [r3, #0]
 801ef24:	4a8f      	ldr	r2, [pc, #572]	@ (801f164 <cameratrap_configure_weights+0x274>)
 801ef26:	60d3      	str	r3, [r2, #12]
    conv2d_0_bias_array.format |= AI_FMT_FLAG_CONST;
 801ef28:	4b8f      	ldr	r3, [pc, #572]	@ (801f168 <cameratrap_configure_weights+0x278>)
 801ef2a:	681b      	ldr	r3, [r3, #0]
 801ef2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ef30:	4a8d      	ldr	r2, [pc, #564]	@ (801f168 <cameratrap_configure_weights+0x278>)
 801ef32:	6013      	str	r3, [r2, #0]
    conv2d_0_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 72);
 801ef34:	4b8a      	ldr	r3, [pc, #552]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef36:	681b      	ldr	r3, [r3, #0]
 801ef38:	3348      	adds	r3, #72	@ 0x48
 801ef3a:	4a8b      	ldr	r2, [pc, #556]	@ (801f168 <cameratrap_configure_weights+0x278>)
 801ef3c:	6093      	str	r3, [r2, #8]
    conv2d_0_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 72);
 801ef3e:	4b88      	ldr	r3, [pc, #544]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef40:	681b      	ldr	r3, [r3, #0]
 801ef42:	3348      	adds	r3, #72	@ 0x48
 801ef44:	4a88      	ldr	r2, [pc, #544]	@ (801f168 <cameratrap_configure_weights+0x278>)
 801ef46:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 801ef48:	4b88      	ldr	r3, [pc, #544]	@ (801f16c <cameratrap_configure_weights+0x27c>)
 801ef4a:	681b      	ldr	r3, [r3, #0]
 801ef4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ef50:	4a86      	ldr	r2, [pc, #536]	@ (801f16c <cameratrap_configure_weights+0x27c>)
 801ef52:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 104);
 801ef54:	4b82      	ldr	r3, [pc, #520]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef56:	681b      	ldr	r3, [r3, #0]
 801ef58:	3368      	adds	r3, #104	@ 0x68
 801ef5a:	4a84      	ldr	r2, [pc, #528]	@ (801f16c <cameratrap_configure_weights+0x27c>)
 801ef5c:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 104);
 801ef5e:	4b80      	ldr	r3, [pc, #512]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef60:	681b      	ldr	r3, [r3, #0]
 801ef62:	3368      	adds	r3, #104	@ 0x68
 801ef64:	4a81      	ldr	r2, [pc, #516]	@ (801f16c <cameratrap_configure_weights+0x27c>)
 801ef66:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 801ef68:	4b81      	ldr	r3, [pc, #516]	@ (801f170 <cameratrap_configure_weights+0x280>)
 801ef6a:	681b      	ldr	r3, [r3, #0]
 801ef6c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ef70:	4a7f      	ldr	r2, [pc, #508]	@ (801f170 <cameratrap_configure_weights+0x280>)
 801ef72:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 680);
 801ef74:	4b7a      	ldr	r3, [pc, #488]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef76:	681b      	ldr	r3, [r3, #0]
 801ef78:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 801ef7c:	4a7c      	ldr	r2, [pc, #496]	@ (801f170 <cameratrap_configure_weights+0x280>)
 801ef7e:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 680);
 801ef80:	4b77      	ldr	r3, [pc, #476]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef82:	681b      	ldr	r3, [r3, #0]
 801ef84:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 801ef88:	4a79      	ldr	r2, [pc, #484]	@ (801f170 <cameratrap_configure_weights+0x280>)
 801ef8a:	60d3      	str	r3, [r2, #12]
    gemm_3_weights_array.format |= AI_FMT_FLAG_CONST;
 801ef8c:	4b79      	ldr	r3, [pc, #484]	@ (801f174 <cameratrap_configure_weights+0x284>)
 801ef8e:	681b      	ldr	r3, [r3, #0]
 801ef90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ef94:	4a77      	ldr	r2, [pc, #476]	@ (801f174 <cameratrap_configure_weights+0x284>)
 801ef96:	6013      	str	r3, [r2, #0]
    gemm_3_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 712);
 801ef98:	4b71      	ldr	r3, [pc, #452]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801ef9a:	681b      	ldr	r3, [r3, #0]
 801ef9c:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 801efa0:	4a74      	ldr	r2, [pc, #464]	@ (801f174 <cameratrap_configure_weights+0x284>)
 801efa2:	6093      	str	r3, [r2, #8]
    gemm_3_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 712);
 801efa4:	4b6e      	ldr	r3, [pc, #440]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801efa6:	681b      	ldr	r3, [r3, #0]
 801efa8:	f503 7332 	add.w	r3, r3, #712	@ 0x2c8
 801efac:	4a71      	ldr	r2, [pc, #452]	@ (801f174 <cameratrap_configure_weights+0x284>)
 801efae:	60d3      	str	r3, [r2, #12]
    gemm_3_bias_array.format |= AI_FMT_FLAG_CONST;
 801efb0:	4b71      	ldr	r3, [pc, #452]	@ (801f178 <cameratrap_configure_weights+0x288>)
 801efb2:	681b      	ldr	r3, [r3, #0]
 801efb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801efb8:	4a6f      	ldr	r2, [pc, #444]	@ (801f178 <cameratrap_configure_weights+0x288>)
 801efba:	6013      	str	r3, [r2, #0]
    gemm_3_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 728);
 801efbc:	4b68      	ldr	r3, [pc, #416]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801efbe:	681b      	ldr	r3, [r3, #0]
 801efc0:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 801efc4:	4a6c      	ldr	r2, [pc, #432]	@ (801f178 <cameratrap_configure_weights+0x288>)
 801efc6:	6093      	str	r3, [r2, #8]
    gemm_3_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 728);
 801efc8:	4b65      	ldr	r3, [pc, #404]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801efca:	681b      	ldr	r3, [r3, #0]
 801efcc:	f503 7336 	add.w	r3, r3, #728	@ 0x2d8
 801efd0:	4a69      	ldr	r2, [pc, #420]	@ (801f178 <cameratrap_configure_weights+0x288>)
 801efd2:	60d3      	str	r3, [r2, #12]
    gemm_4_weights_array.format |= AI_FMT_FLAG_CONST;
 801efd4:	4b69      	ldr	r3, [pc, #420]	@ (801f17c <cameratrap_configure_weights+0x28c>)
 801efd6:	681b      	ldr	r3, [r3, #0]
 801efd8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801efdc:	4a67      	ldr	r2, [pc, #412]	@ (801f17c <cameratrap_configure_weights+0x28c>)
 801efde:	6013      	str	r3, [r2, #0]
    gemm_4_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 736);
 801efe0:	4b5f      	ldr	r3, [pc, #380]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801efe2:	681b      	ldr	r3, [r3, #0]
 801efe4:	f503 7338 	add.w	r3, r3, #736	@ 0x2e0
 801efe8:	4a64      	ldr	r2, [pc, #400]	@ (801f17c <cameratrap_configure_weights+0x28c>)
 801efea:	6093      	str	r3, [r2, #8]
    gemm_4_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 736);
 801efec:	4b5c      	ldr	r3, [pc, #368]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801efee:	681b      	ldr	r3, [r3, #0]
 801eff0:	f503 7338 	add.w	r3, r3, #736	@ 0x2e0
 801eff4:	4a61      	ldr	r2, [pc, #388]	@ (801f17c <cameratrap_configure_weights+0x28c>)
 801eff6:	60d3      	str	r3, [r2, #12]
    gemm_4_bias_array.format |= AI_FMT_FLAG_CONST;
 801eff8:	4b61      	ldr	r3, [pc, #388]	@ (801f180 <cameratrap_configure_weights+0x290>)
 801effa:	681b      	ldr	r3, [r3, #0]
 801effc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f000:	4a5f      	ldr	r2, [pc, #380]	@ (801f180 <cameratrap_configure_weights+0x290>)
 801f002:	6013      	str	r3, [r2, #0]
    gemm_4_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 752);
 801f004:	4b56      	ldr	r3, [pc, #344]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f006:	681b      	ldr	r3, [r3, #0]
 801f008:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 801f00c:	4a5c      	ldr	r2, [pc, #368]	@ (801f180 <cameratrap_configure_weights+0x290>)
 801f00e:	6093      	str	r3, [r2, #8]
    gemm_4_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 752);
 801f010:	4b53      	ldr	r3, [pc, #332]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f012:	681b      	ldr	r3, [r3, #0]
 801f014:	f503 733c 	add.w	r3, r3, #752	@ 0x2f0
 801f018:	4a59      	ldr	r2, [pc, #356]	@ (801f180 <cameratrap_configure_weights+0x290>)
 801f01a:	60d3      	str	r3, [r2, #12]
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 801f01c:	4b59      	ldr	r3, [pc, #356]	@ (801f184 <cameratrap_configure_weights+0x294>)
 801f01e:	681b      	ldr	r3, [r3, #0]
 801f020:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f024:	4a57      	ldr	r2, [pc, #348]	@ (801f184 <cameratrap_configure_weights+0x294>)
 801f026:	6013      	str	r3, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 784);
 801f028:	4b4d      	ldr	r3, [pc, #308]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f02a:	681b      	ldr	r3, [r3, #0]
 801f02c:	f503 7344 	add.w	r3, r3, #784	@ 0x310
 801f030:	4a54      	ldr	r2, [pc, #336]	@ (801f184 <cameratrap_configure_weights+0x294>)
 801f032:	6093      	str	r3, [r2, #8]
    conv2d_7_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 784);
 801f034:	4b4a      	ldr	r3, [pc, #296]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f036:	681b      	ldr	r3, [r3, #0]
 801f038:	f503 7344 	add.w	r3, r3, #784	@ 0x310
 801f03c:	4a51      	ldr	r2, [pc, #324]	@ (801f184 <cameratrap_configure_weights+0x294>)
 801f03e:	60d3      	str	r3, [r2, #12]
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 801f040:	4b51      	ldr	r3, [pc, #324]	@ (801f188 <cameratrap_configure_weights+0x298>)
 801f042:	681b      	ldr	r3, [r3, #0]
 801f044:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f048:	4a4f      	ldr	r2, [pc, #316]	@ (801f188 <cameratrap_configure_weights+0x298>)
 801f04a:	6013      	str	r3, [r2, #0]
    conv2d_7_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 1360);
 801f04c:	4b44      	ldr	r3, [pc, #272]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f04e:	681b      	ldr	r3, [r3, #0]
 801f050:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 801f054:	4a4c      	ldr	r2, [pc, #304]	@ (801f188 <cameratrap_configure_weights+0x298>)
 801f056:	6093      	str	r3, [r2, #8]
    conv2d_7_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 1360);
 801f058:	4b41      	ldr	r3, [pc, #260]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f05a:	681b      	ldr	r3, [r3, #0]
 801f05c:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 801f060:	4a49      	ldr	r2, [pc, #292]	@ (801f188 <cameratrap_configure_weights+0x298>)
 801f062:	60d3      	str	r3, [r2, #12]
    conv2d_8_weights_array.format |= AI_FMT_FLAG_CONST;
 801f064:	4b49      	ldr	r3, [pc, #292]	@ (801f18c <cameratrap_configure_weights+0x29c>)
 801f066:	681b      	ldr	r3, [r3, #0]
 801f068:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f06c:	4a47      	ldr	r2, [pc, #284]	@ (801f18c <cameratrap_configure_weights+0x29c>)
 801f06e:	6013      	str	r3, [r2, #0]
    conv2d_8_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 1392);
 801f070:	4b3b      	ldr	r3, [pc, #236]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f072:	681b      	ldr	r3, [r3, #0]
 801f074:	f503 63ae 	add.w	r3, r3, #1392	@ 0x570
 801f078:	4a44      	ldr	r2, [pc, #272]	@ (801f18c <cameratrap_configure_weights+0x29c>)
 801f07a:	6093      	str	r3, [r2, #8]
    conv2d_8_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 1392);
 801f07c:	4b38      	ldr	r3, [pc, #224]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f07e:	681b      	ldr	r3, [r3, #0]
 801f080:	f503 63ae 	add.w	r3, r3, #1392	@ 0x570
 801f084:	4a41      	ldr	r2, [pc, #260]	@ (801f18c <cameratrap_configure_weights+0x29c>)
 801f086:	60d3      	str	r3, [r2, #12]
    conv2d_8_bias_array.format |= AI_FMT_FLAG_CONST;
 801f088:	4b41      	ldr	r3, [pc, #260]	@ (801f190 <cameratrap_configure_weights+0x2a0>)
 801f08a:	681b      	ldr	r3, [r3, #0]
 801f08c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f090:	4a3f      	ldr	r2, [pc, #252]	@ (801f190 <cameratrap_configure_weights+0x2a0>)
 801f092:	6013      	str	r3, [r2, #0]
    conv2d_8_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 1968);
 801f094:	4b32      	ldr	r3, [pc, #200]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f096:	681b      	ldr	r3, [r3, #0]
 801f098:	f503 63f6 	add.w	r3, r3, #1968	@ 0x7b0
 801f09c:	4a3c      	ldr	r2, [pc, #240]	@ (801f190 <cameratrap_configure_weights+0x2a0>)
 801f09e:	6093      	str	r3, [r2, #8]
    conv2d_8_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 1968);
 801f0a0:	4b2f      	ldr	r3, [pc, #188]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f0a2:	681b      	ldr	r3, [r3, #0]
 801f0a4:	f503 63f6 	add.w	r3, r3, #1968	@ 0x7b0
 801f0a8:	4a39      	ldr	r2, [pc, #228]	@ (801f190 <cameratrap_configure_weights+0x2a0>)
 801f0aa:	60d3      	str	r3, [r2, #12]
    gemm_10_weights_array.format |= AI_FMT_FLAG_CONST;
 801f0ac:	4b39      	ldr	r3, [pc, #228]	@ (801f194 <cameratrap_configure_weights+0x2a4>)
 801f0ae:	681b      	ldr	r3, [r3, #0]
 801f0b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f0b4:	4a37      	ldr	r2, [pc, #220]	@ (801f194 <cameratrap_configure_weights+0x2a4>)
 801f0b6:	6013      	str	r3, [r2, #0]
    gemm_10_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 2000);
 801f0b8:	4b29      	ldr	r3, [pc, #164]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f0ba:	681b      	ldr	r3, [r3, #0]
 801f0bc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801f0c0:	4a34      	ldr	r2, [pc, #208]	@ (801f194 <cameratrap_configure_weights+0x2a4>)
 801f0c2:	6093      	str	r3, [r2, #8]
    gemm_10_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 2000);
 801f0c4:	4b26      	ldr	r3, [pc, #152]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f0c6:	681b      	ldr	r3, [r3, #0]
 801f0c8:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 801f0cc:	4a31      	ldr	r2, [pc, #196]	@ (801f194 <cameratrap_configure_weights+0x2a4>)
 801f0ce:	60d3      	str	r3, [r2, #12]
    gemm_10_bias_array.format |= AI_FMT_FLAG_CONST;
 801f0d0:	4b31      	ldr	r3, [pc, #196]	@ (801f198 <cameratrap_configure_weights+0x2a8>)
 801f0d2:	681b      	ldr	r3, [r3, #0]
 801f0d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f0d8:	4a2f      	ldr	r2, [pc, #188]	@ (801f198 <cameratrap_configure_weights+0x2a8>)
 801f0da:	6013      	str	r3, [r2, #0]
    gemm_10_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 2016);
 801f0dc:	4b20      	ldr	r3, [pc, #128]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f0de:	681b      	ldr	r3, [r3, #0]
 801f0e0:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 801f0e4:	4a2c      	ldr	r2, [pc, #176]	@ (801f198 <cameratrap_configure_weights+0x2a8>)
 801f0e6:	6093      	str	r3, [r2, #8]
    gemm_10_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 2016);
 801f0e8:	4b1d      	ldr	r3, [pc, #116]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f0ea:	681b      	ldr	r3, [r3, #0]
 801f0ec:	f503 63fc 	add.w	r3, r3, #2016	@ 0x7e0
 801f0f0:	4a29      	ldr	r2, [pc, #164]	@ (801f198 <cameratrap_configure_weights+0x2a8>)
 801f0f2:	60d3      	str	r3, [r2, #12]
    gemm_11_weights_array.format |= AI_FMT_FLAG_CONST;
 801f0f4:	4b29      	ldr	r3, [pc, #164]	@ (801f19c <cameratrap_configure_weights+0x2ac>)
 801f0f6:	681b      	ldr	r3, [r3, #0]
 801f0f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f0fc:	4a27      	ldr	r2, [pc, #156]	@ (801f19c <cameratrap_configure_weights+0x2ac>)
 801f0fe:	6013      	str	r3, [r2, #0]
    gemm_11_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 2024);
 801f100:	4b17      	ldr	r3, [pc, #92]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f102:	681b      	ldr	r3, [r3, #0]
 801f104:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 801f108:	4a24      	ldr	r2, [pc, #144]	@ (801f19c <cameratrap_configure_weights+0x2ac>)
 801f10a:	6093      	str	r3, [r2, #8]
    gemm_11_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 2024);
 801f10c:	4b14      	ldr	r3, [pc, #80]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f10e:	681b      	ldr	r3, [r3, #0]
 801f110:	f503 63fd 	add.w	r3, r3, #2024	@ 0x7e8
 801f114:	4a21      	ldr	r2, [pc, #132]	@ (801f19c <cameratrap_configure_weights+0x2ac>)
 801f116:	60d3      	str	r3, [r2, #12]
    gemm_11_bias_array.format |= AI_FMT_FLAG_CONST;
 801f118:	4b21      	ldr	r3, [pc, #132]	@ (801f1a0 <cameratrap_configure_weights+0x2b0>)
 801f11a:	681b      	ldr	r3, [r3, #0]
 801f11c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f120:	4a1f      	ldr	r2, [pc, #124]	@ (801f1a0 <cameratrap_configure_weights+0x2b0>)
 801f122:	6013      	str	r3, [r2, #0]
    gemm_11_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 2040);
 801f124:	4b0e      	ldr	r3, [pc, #56]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f126:	681b      	ldr	r3, [r3, #0]
 801f128:	f503 63ff 	add.w	r3, r3, #2040	@ 0x7f8
 801f12c:	4a1c      	ldr	r2, [pc, #112]	@ (801f1a0 <cameratrap_configure_weights+0x2b0>)
 801f12e:	6093      	str	r3, [r2, #8]
    gemm_11_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 2040);
 801f130:	4b0b      	ldr	r3, [pc, #44]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f132:	681b      	ldr	r3, [r3, #0]
 801f134:	f503 63ff 	add.w	r3, r3, #2040	@ 0x7f8
 801f138:	4a19      	ldr	r2, [pc, #100]	@ (801f1a0 <cameratrap_configure_weights+0x2b0>)
 801f13a:	60d3      	str	r3, [r2, #12]
    conv2d_14_weights_array.format |= AI_FMT_FLAG_CONST;
 801f13c:	4b19      	ldr	r3, [pc, #100]	@ (801f1a4 <cameratrap_configure_weights+0x2b4>)
 801f13e:	681b      	ldr	r3, [r3, #0]
 801f140:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f144:	4a17      	ldr	r2, [pc, #92]	@ (801f1a4 <cameratrap_configure_weights+0x2b4>)
 801f146:	6013      	str	r3, [r2, #0]
    conv2d_14_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 2072);
 801f148:	4b05      	ldr	r3, [pc, #20]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f14a:	681b      	ldr	r3, [r3, #0]
 801f14c:	f603 0318 	addw	r3, r3, #2072	@ 0x818
 801f150:	4a14      	ldr	r2, [pc, #80]	@ (801f1a4 <cameratrap_configure_weights+0x2b4>)
 801f152:	6093      	str	r3, [r2, #8]
    conv2d_14_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 2072);
 801f154:	4b02      	ldr	r3, [pc, #8]	@ (801f160 <cameratrap_configure_weights+0x270>)
 801f156:	681b      	ldr	r3, [r3, #0]
 801f158:	f603 0318 	addw	r3, r3, #2072	@ 0x818
 801f15c:	e024      	b.n	801f1a8 <cameratrap_configure_weights+0x2b8>
 801f15e:	bf00      	nop
 801f160:	20021580 	.word	0x20021580
 801f164:	200002cc 	.word	0x200002cc
 801f168:	200002dc 	.word	0x200002dc
 801f16c:	200002ec 	.word	0x200002ec
 801f170:	200002fc 	.word	0x200002fc
 801f174:	2000030c 	.word	0x2000030c
 801f178:	2000031c 	.word	0x2000031c
 801f17c:	2000032c 	.word	0x2000032c
 801f180:	2000033c 	.word	0x2000033c
 801f184:	2000034c 	.word	0x2000034c
 801f188:	2000035c 	.word	0x2000035c
 801f18c:	2000036c 	.word	0x2000036c
 801f190:	2000037c 	.word	0x2000037c
 801f194:	2000038c 	.word	0x2000038c
 801f198:	2000039c 	.word	0x2000039c
 801f19c:	200003ac 	.word	0x200003ac
 801f1a0:	200003bc 	.word	0x200003bc
 801f1a4:	200003cc 	.word	0x200003cc
 801f1a8:	4a8b      	ldr	r2, [pc, #556]	@ (801f3d8 <cameratrap_configure_weights+0x4e8>)
 801f1aa:	60d3      	str	r3, [r2, #12]
    conv2d_14_bias_array.format |= AI_FMT_FLAG_CONST;
 801f1ac:	4b8b      	ldr	r3, [pc, #556]	@ (801f3dc <cameratrap_configure_weights+0x4ec>)
 801f1ae:	681b      	ldr	r3, [r3, #0]
 801f1b0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f1b4:	4a89      	ldr	r2, [pc, #548]	@ (801f3dc <cameratrap_configure_weights+0x4ec>)
 801f1b6:	6013      	str	r3, [r2, #0]
    conv2d_14_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 3224);
 801f1b8:	4b89      	ldr	r3, [pc, #548]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f1ba:	681b      	ldr	r3, [r3, #0]
 801f1bc:	f603 4398 	addw	r3, r3, #3224	@ 0xc98
 801f1c0:	4a86      	ldr	r2, [pc, #536]	@ (801f3dc <cameratrap_configure_weights+0x4ec>)
 801f1c2:	6093      	str	r3, [r2, #8]
    conv2d_14_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 3224);
 801f1c4:	4b86      	ldr	r3, [pc, #536]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f1c6:	681b      	ldr	r3, [r3, #0]
 801f1c8:	f603 4398 	addw	r3, r3, #3224	@ 0xc98
 801f1cc:	4a83      	ldr	r2, [pc, #524]	@ (801f3dc <cameratrap_configure_weights+0x4ec>)
 801f1ce:	60d3      	str	r3, [r2, #12]
    conv2d_15_weights_array.format |= AI_FMT_FLAG_CONST;
 801f1d0:	4b84      	ldr	r3, [pc, #528]	@ (801f3e4 <cameratrap_configure_weights+0x4f4>)
 801f1d2:	681b      	ldr	r3, [r3, #0]
 801f1d4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f1d8:	4a82      	ldr	r2, [pc, #520]	@ (801f3e4 <cameratrap_configure_weights+0x4f4>)
 801f1da:	6013      	str	r3, [r2, #0]
    conv2d_15_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 3288);
 801f1dc:	4b80      	ldr	r3, [pc, #512]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f1de:	681b      	ldr	r3, [r3, #0]
 801f1e0:	f603 43d8 	addw	r3, r3, #3288	@ 0xcd8
 801f1e4:	4a7f      	ldr	r2, [pc, #508]	@ (801f3e4 <cameratrap_configure_weights+0x4f4>)
 801f1e6:	6093      	str	r3, [r2, #8]
    conv2d_15_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 3288);
 801f1e8:	4b7d      	ldr	r3, [pc, #500]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f1ea:	681b      	ldr	r3, [r3, #0]
 801f1ec:	f603 43d8 	addw	r3, r3, #3288	@ 0xcd8
 801f1f0:	4a7c      	ldr	r2, [pc, #496]	@ (801f3e4 <cameratrap_configure_weights+0x4f4>)
 801f1f2:	60d3      	str	r3, [r2, #12]
    conv2d_15_bias_array.format |= AI_FMT_FLAG_CONST;
 801f1f4:	4b7c      	ldr	r3, [pc, #496]	@ (801f3e8 <cameratrap_configure_weights+0x4f8>)
 801f1f6:	681b      	ldr	r3, [r3, #0]
 801f1f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f1fc:	4a7a      	ldr	r2, [pc, #488]	@ (801f3e8 <cameratrap_configure_weights+0x4f8>)
 801f1fe:	6013      	str	r3, [r2, #0]
    conv2d_15_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 5592);
 801f200:	4b77      	ldr	r3, [pc, #476]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f202:	681b      	ldr	r3, [r3, #0]
 801f204:	f503 53ae 	add.w	r3, r3, #5568	@ 0x15c0
 801f208:	3318      	adds	r3, #24
 801f20a:	4a77      	ldr	r2, [pc, #476]	@ (801f3e8 <cameratrap_configure_weights+0x4f8>)
 801f20c:	6093      	str	r3, [r2, #8]
    conv2d_15_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 5592);
 801f20e:	4b74      	ldr	r3, [pc, #464]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f210:	681b      	ldr	r3, [r3, #0]
 801f212:	f503 53ae 	add.w	r3, r3, #5568	@ 0x15c0
 801f216:	3318      	adds	r3, #24
 801f218:	4a73      	ldr	r2, [pc, #460]	@ (801f3e8 <cameratrap_configure_weights+0x4f8>)
 801f21a:	60d3      	str	r3, [r2, #12]
    gemm_17_weights_array.format |= AI_FMT_FLAG_CONST;
 801f21c:	4b73      	ldr	r3, [pc, #460]	@ (801f3ec <cameratrap_configure_weights+0x4fc>)
 801f21e:	681b      	ldr	r3, [r3, #0]
 801f220:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f224:	4a71      	ldr	r2, [pc, #452]	@ (801f3ec <cameratrap_configure_weights+0x4fc>)
 801f226:	6013      	str	r3, [r2, #0]
    gemm_17_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 5656);
 801f228:	4b6d      	ldr	r3, [pc, #436]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f22a:	681b      	ldr	r3, [r3, #0]
 801f22c:	f503 53b0 	add.w	r3, r3, #5632	@ 0x1600
 801f230:	3318      	adds	r3, #24
 801f232:	4a6e      	ldr	r2, [pc, #440]	@ (801f3ec <cameratrap_configure_weights+0x4fc>)
 801f234:	6093      	str	r3, [r2, #8]
    gemm_17_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 5656);
 801f236:	4b6a      	ldr	r3, [pc, #424]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f238:	681b      	ldr	r3, [r3, #0]
 801f23a:	f503 53b0 	add.w	r3, r3, #5632	@ 0x1600
 801f23e:	3318      	adds	r3, #24
 801f240:	4a6a      	ldr	r2, [pc, #424]	@ (801f3ec <cameratrap_configure_weights+0x4fc>)
 801f242:	60d3      	str	r3, [r2, #12]
    gemm_17_bias_array.format |= AI_FMT_FLAG_CONST;
 801f244:	4b6a      	ldr	r3, [pc, #424]	@ (801f3f0 <cameratrap_configure_weights+0x500>)
 801f246:	681b      	ldr	r3, [r3, #0]
 801f248:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f24c:	4a68      	ldr	r2, [pc, #416]	@ (801f3f0 <cameratrap_configure_weights+0x500>)
 801f24e:	6013      	str	r3, [r2, #0]
    gemm_17_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 5720);
 801f250:	4b63      	ldr	r3, [pc, #396]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f252:	681b      	ldr	r3, [r3, #0]
 801f254:	f503 53b2 	add.w	r3, r3, #5696	@ 0x1640
 801f258:	3318      	adds	r3, #24
 801f25a:	4a65      	ldr	r2, [pc, #404]	@ (801f3f0 <cameratrap_configure_weights+0x500>)
 801f25c:	6093      	str	r3, [r2, #8]
    gemm_17_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 5720);
 801f25e:	4b60      	ldr	r3, [pc, #384]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f260:	681b      	ldr	r3, [r3, #0]
 801f262:	f503 53b2 	add.w	r3, r3, #5696	@ 0x1640
 801f266:	3318      	adds	r3, #24
 801f268:	4a61      	ldr	r2, [pc, #388]	@ (801f3f0 <cameratrap_configure_weights+0x500>)
 801f26a:	60d3      	str	r3, [r2, #12]
    gemm_18_weights_array.format |= AI_FMT_FLAG_CONST;
 801f26c:	4b61      	ldr	r3, [pc, #388]	@ (801f3f4 <cameratrap_configure_weights+0x504>)
 801f26e:	681b      	ldr	r3, [r3, #0]
 801f270:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f274:	4a5f      	ldr	r2, [pc, #380]	@ (801f3f4 <cameratrap_configure_weights+0x504>)
 801f276:	6013      	str	r3, [r2, #0]
    gemm_18_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 5736);
 801f278:	4b59      	ldr	r3, [pc, #356]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f27a:	681b      	ldr	r3, [r3, #0]
 801f27c:	f503 53b3 	add.w	r3, r3, #5728	@ 0x1660
 801f280:	3308      	adds	r3, #8
 801f282:	4a5c      	ldr	r2, [pc, #368]	@ (801f3f4 <cameratrap_configure_weights+0x504>)
 801f284:	6093      	str	r3, [r2, #8]
    gemm_18_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 5736);
 801f286:	4b56      	ldr	r3, [pc, #344]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f288:	681b      	ldr	r3, [r3, #0]
 801f28a:	f503 53b3 	add.w	r3, r3, #5728	@ 0x1660
 801f28e:	3308      	adds	r3, #8
 801f290:	4a58      	ldr	r2, [pc, #352]	@ (801f3f4 <cameratrap_configure_weights+0x504>)
 801f292:	60d3      	str	r3, [r2, #12]
    gemm_18_bias_array.format |= AI_FMT_FLAG_CONST;
 801f294:	4b58      	ldr	r3, [pc, #352]	@ (801f3f8 <cameratrap_configure_weights+0x508>)
 801f296:	681b      	ldr	r3, [r3, #0]
 801f298:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f29c:	4a56      	ldr	r2, [pc, #344]	@ (801f3f8 <cameratrap_configure_weights+0x508>)
 801f29e:	6013      	str	r3, [r2, #0]
    gemm_18_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 5800);
 801f2a0:	4b4f      	ldr	r3, [pc, #316]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f2a2:	681b      	ldr	r3, [r3, #0]
 801f2a4:	f503 53b5 	add.w	r3, r3, #5792	@ 0x16a0
 801f2a8:	3308      	adds	r3, #8
 801f2aa:	4a53      	ldr	r2, [pc, #332]	@ (801f3f8 <cameratrap_configure_weights+0x508>)
 801f2ac:	6093      	str	r3, [r2, #8]
    gemm_18_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 5800);
 801f2ae:	4b4c      	ldr	r3, [pc, #304]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f2b0:	681b      	ldr	r3, [r3, #0]
 801f2b2:	f503 53b5 	add.w	r3, r3, #5792	@ 0x16a0
 801f2b6:	3308      	adds	r3, #8
 801f2b8:	4a4f      	ldr	r2, [pc, #316]	@ (801f3f8 <cameratrap_configure_weights+0x508>)
 801f2ba:	60d3      	str	r3, [r2, #12]
    gemm_22_weights_array.format |= AI_FMT_FLAG_CONST;
 801f2bc:	4b4f      	ldr	r3, [pc, #316]	@ (801f3fc <cameratrap_configure_weights+0x50c>)
 801f2be:	681b      	ldr	r3, [r3, #0]
 801f2c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f2c4:	4a4d      	ldr	r2, [pc, #308]	@ (801f3fc <cameratrap_configure_weights+0x50c>)
 801f2c6:	6013      	str	r3, [r2, #0]
    gemm_22_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 5864);
 801f2c8:	4b45      	ldr	r3, [pc, #276]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f2ca:	681b      	ldr	r3, [r3, #0]
 801f2cc:	f503 53b7 	add.w	r3, r3, #5856	@ 0x16e0
 801f2d0:	3308      	adds	r3, #8
 801f2d2:	4a4a      	ldr	r2, [pc, #296]	@ (801f3fc <cameratrap_configure_weights+0x50c>)
 801f2d4:	6093      	str	r3, [r2, #8]
    gemm_22_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 5864);
 801f2d6:	4b42      	ldr	r3, [pc, #264]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f2d8:	681b      	ldr	r3, [r3, #0]
 801f2da:	f503 53b7 	add.w	r3, r3, #5856	@ 0x16e0
 801f2de:	3308      	adds	r3, #8
 801f2e0:	4a46      	ldr	r2, [pc, #280]	@ (801f3fc <cameratrap_configure_weights+0x50c>)
 801f2e2:	60d3      	str	r3, [r2, #12]
    gemm_22_bias_array.format |= AI_FMT_FLAG_CONST;
 801f2e4:	4b46      	ldr	r3, [pc, #280]	@ (801f400 <cameratrap_configure_weights+0x510>)
 801f2e6:	681b      	ldr	r3, [r3, #0]
 801f2e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f2ec:	4a44      	ldr	r2, [pc, #272]	@ (801f400 <cameratrap_configure_weights+0x510>)
 801f2ee:	6013      	str	r3, [r2, #0]
    gemm_22_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 620264);
 801f2f0:	4b3b      	ldr	r3, [pc, #236]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f2f2:	681b      	ldr	r3, [r3, #0]
 801f2f4:	f503 2317 	add.w	r3, r3, #618496	@ 0x97000
 801f2f8:	f503 63dd 	add.w	r3, r3, #1768	@ 0x6e8
 801f2fc:	4a40      	ldr	r2, [pc, #256]	@ (801f400 <cameratrap_configure_weights+0x510>)
 801f2fe:	6093      	str	r3, [r2, #8]
    gemm_22_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 620264);
 801f300:	4b37      	ldr	r3, [pc, #220]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f302:	681b      	ldr	r3, [r3, #0]
 801f304:	f503 2317 	add.w	r3, r3, #618496	@ 0x97000
 801f308:	f503 63dd 	add.w	r3, r3, #1768	@ 0x6e8
 801f30c:	4a3c      	ldr	r2, [pc, #240]	@ (801f400 <cameratrap_configure_weights+0x510>)
 801f30e:	60d3      	str	r3, [r2, #12]
    gemm_23_weights_array.format |= AI_FMT_FLAG_CONST;
 801f310:	4b3c      	ldr	r3, [pc, #240]	@ (801f404 <cameratrap_configure_weights+0x514>)
 801f312:	681b      	ldr	r3, [r3, #0]
 801f314:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f318:	4a3a      	ldr	r2, [pc, #232]	@ (801f404 <cameratrap_configure_weights+0x514>)
 801f31a:	6013      	str	r3, [r2, #0]
    gemm_23_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 620776);
 801f31c:	4b30      	ldr	r3, [pc, #192]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f31e:	681b      	ldr	r3, [r3, #0]
 801f320:	f503 2317 	add.w	r3, r3, #618496	@ 0x97000
 801f324:	f603 03e8 	addw	r3, r3, #2280	@ 0x8e8
 801f328:	4a36      	ldr	r2, [pc, #216]	@ (801f404 <cameratrap_configure_weights+0x514>)
 801f32a:	6093      	str	r3, [r2, #8]
    gemm_23_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 620776);
 801f32c:	4b2c      	ldr	r3, [pc, #176]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f32e:	681b      	ldr	r3, [r3, #0]
 801f330:	f503 2317 	add.w	r3, r3, #618496	@ 0x97000
 801f334:	f603 03e8 	addw	r3, r3, #2280	@ 0x8e8
 801f338:	4a32      	ldr	r2, [pc, #200]	@ (801f404 <cameratrap_configure_weights+0x514>)
 801f33a:	60d3      	str	r3, [r2, #12]
    gemm_23_bias_array.format |= AI_FMT_FLAG_CONST;
 801f33c:	4b32      	ldr	r3, [pc, #200]	@ (801f408 <cameratrap_configure_weights+0x518>)
 801f33e:	681b      	ldr	r3, [r3, #0]
 801f340:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f344:	4a30      	ldr	r2, [pc, #192]	@ (801f408 <cameratrap_configure_weights+0x518>)
 801f346:	6013      	str	r3, [r2, #0]
    gemm_23_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 628968);
 801f348:	4b25      	ldr	r3, [pc, #148]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f34a:	681b      	ldr	r3, [r3, #0]
 801f34c:	f503 2319 	add.w	r3, r3, #626688	@ 0x99000
 801f350:	f603 03e8 	addw	r3, r3, #2280	@ 0x8e8
 801f354:	4a2c      	ldr	r2, [pc, #176]	@ (801f408 <cameratrap_configure_weights+0x518>)
 801f356:	6093      	str	r3, [r2, #8]
    gemm_23_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 628968);
 801f358:	4b21      	ldr	r3, [pc, #132]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f35a:	681b      	ldr	r3, [r3, #0]
 801f35c:	f503 2319 	add.w	r3, r3, #626688	@ 0x99000
 801f360:	f603 03e8 	addw	r3, r3, #2280	@ 0x8e8
 801f364:	4a28      	ldr	r2, [pc, #160]	@ (801f408 <cameratrap_configure_weights+0x518>)
 801f366:	60d3      	str	r3, [r2, #12]
    gemm_24_weights_array.format |= AI_FMT_FLAG_CONST;
 801f368:	4b28      	ldr	r3, [pc, #160]	@ (801f40c <cameratrap_configure_weights+0x51c>)
 801f36a:	681b      	ldr	r3, [r3, #0]
 801f36c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f370:	4a26      	ldr	r2, [pc, #152]	@ (801f40c <cameratrap_configure_weights+0x51c>)
 801f372:	6013      	str	r3, [r2, #0]
    gemm_24_weights_array.data = AI_PTR(g_cameratrap_weights_map[0] + 629224);
 801f374:	4b1a      	ldr	r3, [pc, #104]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f376:	681b      	ldr	r3, [r3, #0]
 801f378:	f503 2319 	add.w	r3, r3, #626688	@ 0x99000
 801f37c:	f603 13e8 	addw	r3, r3, #2536	@ 0x9e8
 801f380:	4a22      	ldr	r2, [pc, #136]	@ (801f40c <cameratrap_configure_weights+0x51c>)
 801f382:	6093      	str	r3, [r2, #8]
    gemm_24_weights_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 629224);
 801f384:	4b16      	ldr	r3, [pc, #88]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f386:	681b      	ldr	r3, [r3, #0]
 801f388:	f503 2319 	add.w	r3, r3, #626688	@ 0x99000
 801f38c:	f603 13e8 	addw	r3, r3, #2536	@ 0x9e8
 801f390:	4a1e      	ldr	r2, [pc, #120]	@ (801f40c <cameratrap_configure_weights+0x51c>)
 801f392:	60d3      	str	r3, [r2, #12]
    gemm_24_bias_array.format |= AI_FMT_FLAG_CONST;
 801f394:	4b1e      	ldr	r3, [pc, #120]	@ (801f410 <cameratrap_configure_weights+0x520>)
 801f396:	681b      	ldr	r3, [r3, #0]
 801f398:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801f39c:	4a1c      	ldr	r2, [pc, #112]	@ (801f410 <cameratrap_configure_weights+0x520>)
 801f39e:	6013      	str	r3, [r2, #0]
    gemm_24_bias_array.data = AI_PTR(g_cameratrap_weights_map[0] + 629480);
 801f3a0:	4b0f      	ldr	r3, [pc, #60]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f3a2:	681b      	ldr	r3, [r3, #0]
 801f3a4:	f503 2319 	add.w	r3, r3, #626688	@ 0x99000
 801f3a8:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 801f3ac:	4a18      	ldr	r2, [pc, #96]	@ (801f410 <cameratrap_configure_weights+0x520>)
 801f3ae:	6093      	str	r3, [r2, #8]
    gemm_24_bias_array.data_start = AI_PTR(g_cameratrap_weights_map[0] + 629480);
 801f3b0:	4b0b      	ldr	r3, [pc, #44]	@ (801f3e0 <cameratrap_configure_weights+0x4f0>)
 801f3b2:	681b      	ldr	r3, [r3, #0]
 801f3b4:	f503 2319 	add.w	r3, r3, #626688	@ 0x99000
 801f3b8:	f603 23e8 	addw	r3, r3, #2792	@ 0xae8
 801f3bc:	4a14      	ldr	r2, [pc, #80]	@ (801f410 <cameratrap_configure_weights+0x520>)
 801f3be:	60d3      	str	r3, [r2, #12]
    return true;
 801f3c0:	2301      	movs	r3, #1
 801f3c2:	e005      	b.n	801f3d0 <cameratrap_configure_weights+0x4e0>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 801f3c4:	2212      	movs	r2, #18
 801f3c6:	2130      	movs	r1, #48	@ 0x30
 801f3c8:	6878      	ldr	r0, [r7, #4]
 801f3ca:	f000 fa89 	bl	801f8e0 <ai_platform_network_set_error>
  return false;
 801f3ce:	2300      	movs	r3, #0
}
 801f3d0:	4618      	mov	r0, r3
 801f3d2:	3708      	adds	r7, #8
 801f3d4:	46bd      	mov	sp, r7
 801f3d6:	bd80      	pop	{r7, pc}
 801f3d8:	200003cc 	.word	0x200003cc
 801f3dc:	200003dc 	.word	0x200003dc
 801f3e0:	20021580 	.word	0x20021580
 801f3e4:	200003ec 	.word	0x200003ec
 801f3e8:	200003fc 	.word	0x200003fc
 801f3ec:	2000040c 	.word	0x2000040c
 801f3f0:	2000041c 	.word	0x2000041c
 801f3f4:	2000042c 	.word	0x2000042c
 801f3f8:	2000043c 	.word	0x2000043c
 801f3fc:	2000044c 	.word	0x2000044c
 801f400:	2000045c 	.word	0x2000045c
 801f404:	2000046c 	.word	0x2000046c
 801f408:	2000047c 	.word	0x2000047c
 801f40c:	2000048c 	.word	0x2000048c
 801f410:	2000049c 	.word	0x2000049c

0801f414 <ai_cameratrap_get_error>:
}


AI_API_ENTRY
ai_error ai_cameratrap_get_error(ai_handle network)
{
 801f414:	b580      	push	{r7, lr}
 801f416:	b082      	sub	sp, #8
 801f418:	af00      	add	r7, sp, #0
 801f41a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 801f41c:	6878      	ldr	r0, [r7, #4]
 801f41e:	f000 fa53 	bl	801f8c8 <ai_platform_network_get_error>
 801f422:	4603      	mov	r3, r0
}
 801f424:	4618      	mov	r0, r3
 801f426:	3708      	adds	r7, #8
 801f428:	46bd      	mov	sp, r7
 801f42a:	bd80      	pop	{r7, pc}

0801f42c <ai_cameratrap_create>:


AI_API_ENTRY
ai_error ai_cameratrap_create(
  ai_handle* network, const ai_buffer* network_config)
{
 801f42c:	b580      	push	{r7, lr}
 801f42e:	b084      	sub	sp, #16
 801f430:	af02      	add	r7, sp, #8
 801f432:	6078      	str	r0, [r7, #4]
 801f434:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 801f436:	2300      	movs	r3, #0
 801f438:	9301      	str	r3, [sp, #4]
 801f43a:	2305      	movs	r3, #5
 801f43c:	9300      	str	r3, [sp, #0]
 801f43e:	2301      	movs	r3, #1
 801f440:	4a04      	ldr	r2, [pc, #16]	@ (801f454 <ai_cameratrap_create+0x28>)
 801f442:	6839      	ldr	r1, [r7, #0]
 801f444:	6878      	ldr	r0, [r7, #4]
 801f446:	f000 fb39 	bl	801fabc <ai_platform_network_create>
 801f44a:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 801f44c:	4618      	mov	r0, r3
 801f44e:	3708      	adds	r7, #8
 801f450:	46bd      	mov	sp, r7
 801f452:	bd80      	pop	{r7, pc}
 801f454:	20002318 	.word	0x20002318

0801f458 <ai_cameratrap_create_and_init>:


AI_API_ENTRY
ai_error ai_cameratrap_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 801f458:	b580      	push	{r7, lr}
 801f45a:	b094      	sub	sp, #80	@ 0x50
 801f45c:	af00      	add	r7, sp, #0
 801f45e:	60f8      	str	r0, [r7, #12]
 801f460:	60b9      	str	r1, [r7, #8]
 801f462:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_cameratrap_create(network, AI_CAMERATRAP_DATA_CONFIG);
 801f464:	2100      	movs	r1, #0
 801f466:	68f8      	ldr	r0, [r7, #12]
 801f468:	f7ff ffe0 	bl	801f42c <ai_cameratrap_create>
 801f46c:	4603      	mov	r3, r0
 801f46e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 801f470:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 801f474:	2b00      	cmp	r3, #0
 801f476:	d001      	beq.n	801f47c <ai_cameratrap_create_and_init+0x24>
    return err;
 801f478:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801f47a:	e067      	b.n	801f54c <ai_cameratrap_create_and_init+0xf4>
  }
  
  if (ai_cameratrap_data_params_get(&params) != true) {
 801f47c:	f107 0310 	add.w	r3, r7, #16
 801f480:	4618      	mov	r0, r3
 801f482:	f000 f8e7 	bl	801f654 <ai_cameratrap_data_params_get>
 801f486:	4603      	mov	r3, r0
 801f488:	f083 0301 	eor.w	r3, r3, #1
 801f48c:	b2db      	uxtb	r3, r3
 801f48e:	2b00      	cmp	r3, #0
 801f490:	d008      	beq.n	801f4a4 <ai_cameratrap_create_and_init+0x4c>
    err = ai_cameratrap_get_error(*network);
 801f492:	68fb      	ldr	r3, [r7, #12]
 801f494:	681b      	ldr	r3, [r3, #0]
 801f496:	4618      	mov	r0, r3
 801f498:	f7ff ffbc 	bl	801f414 <ai_cameratrap_get_error>
 801f49c:	4603      	mov	r3, r0
 801f49e:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 801f4a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801f4a2:	e053      	b.n	801f54c <ai_cameratrap_create_and_init+0xf4>
  }
#if defined(AI_CAMERATRAP_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 801f4a4:	2300      	movs	r3, #0
 801f4a6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 801f4aa:	e012      	b.n	801f4d2 <ai_cameratrap_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 801f4ac:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 801f4b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801f4b4:	009b      	lsls	r3, r3, #2
 801f4b6:	68ba      	ldr	r2, [r7, #8]
 801f4b8:	4413      	add	r3, r2
 801f4ba:	681a      	ldr	r2, [r3, #0]
 801f4bc:	f107 0310 	add.w	r3, r7, #16
 801f4c0:	330c      	adds	r3, #12
 801f4c2:	4618      	mov	r0, r3
 801f4c4:	f000 f92a 	bl	801f71c <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 801f4c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801f4cc:	3301      	adds	r3, #1
 801f4ce:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 801f4d2:	68bb      	ldr	r3, [r7, #8]
 801f4d4:	2b00      	cmp	r3, #0
 801f4d6:	d004      	beq.n	801f4e2 <ai_cameratrap_create_and_init+0x8a>
 801f4d8:	8bfb      	ldrh	r3, [r7, #30]
 801f4da:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801f4de:	429a      	cmp	r2, r3
 801f4e0:	d3e4      	bcc.n	801f4ac <ai_cameratrap_create_and_init+0x54>
  }
#endif
#if defined(AI_CAMERATRAP_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 801f4e2:	2300      	movs	r3, #0
 801f4e4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 801f4e8:	e012      	b.n	801f510 <ai_cameratrap_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 801f4ea:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 801f4ee:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801f4f2:	009b      	lsls	r3, r3, #2
 801f4f4:	687a      	ldr	r2, [r7, #4]
 801f4f6:	4413      	add	r3, r2
 801f4f8:	681a      	ldr	r2, [r3, #0]
 801f4fa:	f107 0310 	add.w	r3, r7, #16
 801f4fe:	3304      	adds	r3, #4
 801f500:	4618      	mov	r0, r3
 801f502:	f000 f90b 	bl	801f71c <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 801f506:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 801f50a:	3301      	adds	r3, #1
 801f50c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 801f510:	687b      	ldr	r3, [r7, #4]
 801f512:	2b00      	cmp	r3, #0
 801f514:	d004      	beq.n	801f520 <ai_cameratrap_create_and_init+0xc8>
 801f516:	8afb      	ldrh	r3, [r7, #22]
 801f518:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 801f51c:	429a      	cmp	r2, r3
 801f51e:	d3e4      	bcc.n	801f4ea <ai_cameratrap_create_and_init+0x92>
  }
#endif
  if (ai_cameratrap_init(*network, &params) != true) {
 801f520:	68fb      	ldr	r3, [r7, #12]
 801f522:	681b      	ldr	r3, [r3, #0]
 801f524:	f107 0210 	add.w	r2, r7, #16
 801f528:	4611      	mov	r1, r2
 801f52a:	4618      	mov	r0, r3
 801f52c:	f000 f846 	bl	801f5bc <ai_cameratrap_init>
 801f530:	4603      	mov	r3, r0
 801f532:	f083 0301 	eor.w	r3, r3, #1
 801f536:	b2db      	uxtb	r3, r3
 801f538:	2b00      	cmp	r3, #0
 801f53a:	d006      	beq.n	801f54a <ai_cameratrap_create_and_init+0xf2>
    err = ai_cameratrap_get_error(*network);
 801f53c:	68fb      	ldr	r3, [r7, #12]
 801f53e:	681b      	ldr	r3, [r3, #0]
 801f540:	4618      	mov	r0, r3
 801f542:	f7ff ff67 	bl	801f414 <ai_cameratrap_get_error>
 801f546:	4603      	mov	r3, r0
 801f548:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 801f54a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801f54c:	4618      	mov	r0, r3
 801f54e:	3750      	adds	r7, #80	@ 0x50
 801f550:	46bd      	mov	sp, r7
 801f552:	bd80      	pop	{r7, pc}

0801f554 <ai_cameratrap_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_cameratrap_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 801f554:	b580      	push	{r7, lr}
 801f556:	b082      	sub	sp, #8
 801f558:	af00      	add	r7, sp, #0
 801f55a:	6078      	str	r0, [r7, #4]
 801f55c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 801f55e:	687b      	ldr	r3, [r7, #4]
 801f560:	2b00      	cmp	r3, #0
 801f562:	d104      	bne.n	801f56e <ai_cameratrap_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 801f564:	4b06      	ldr	r3, [pc, #24]	@ (801f580 <ai_cameratrap_inputs_get+0x2c>)
 801f566:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 801f568:	687b      	ldr	r3, [r7, #4]
 801f56a:	4a06      	ldr	r2, [pc, #24]	@ (801f584 <ai_cameratrap_inputs_get+0x30>)
 801f56c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 801f56e:	6839      	ldr	r1, [r7, #0]
 801f570:	6878      	ldr	r0, [r7, #4]
 801f572:	f000 f9bb 	bl	801f8ec <ai_platform_inputs_get>
 801f576:	4603      	mov	r3, r0
}
 801f578:	4618      	mov	r0, r3
 801f57a:	3708      	adds	r7, #8
 801f57c:	46bd      	mov	sp, r7
 801f57e:	bd80      	pop	{r7, pc}
 801f580:	20002318 	.word	0x20002318
 801f584:	a1c00100 	.word	0xa1c00100

0801f588 <ai_cameratrap_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_cameratrap_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 801f588:	b580      	push	{r7, lr}
 801f58a:	b082      	sub	sp, #8
 801f58c:	af00      	add	r7, sp, #0
 801f58e:	6078      	str	r0, [r7, #4]
 801f590:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 801f592:	687b      	ldr	r3, [r7, #4]
 801f594:	2b00      	cmp	r3, #0
 801f596:	d104      	bne.n	801f5a2 <ai_cameratrap_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 801f598:	4b06      	ldr	r3, [pc, #24]	@ (801f5b4 <ai_cameratrap_outputs_get+0x2c>)
 801f59a:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 801f59c:	687b      	ldr	r3, [r7, #4]
 801f59e:	4a06      	ldr	r2, [pc, #24]	@ (801f5b8 <ai_cameratrap_outputs_get+0x30>)
 801f5a0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 801f5a2:	6839      	ldr	r1, [r7, #0]
 801f5a4:	6878      	ldr	r0, [r7, #4]
 801f5a6:	f000 fa17 	bl	801f9d8 <ai_platform_outputs_get>
 801f5aa:	4603      	mov	r3, r0
}
 801f5ac:	4618      	mov	r0, r3
 801f5ae:	3708      	adds	r7, #8
 801f5b0:	46bd      	mov	sp, r7
 801f5b2:	bd80      	pop	{r7, pc}
 801f5b4:	20002318 	.word	0x20002318
 801f5b8:	a1c00100 	.word	0xa1c00100

0801f5bc <ai_cameratrap_init>:


AI_API_ENTRY
ai_bool ai_cameratrap_init(
  ai_handle network, const ai_network_params* params)
{
 801f5bc:	b580      	push	{r7, lr}
 801f5be:	b084      	sub	sp, #16
 801f5c0:	af00      	add	r7, sp, #0
 801f5c2:	6078      	str	r0, [r7, #4]
 801f5c4:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 801f5c6:	6839      	ldr	r1, [r7, #0]
 801f5c8:	6878      	ldr	r0, [r7, #4]
 801f5ca:	f000 fab9 	bl	801fb40 <ai_platform_network_init>
 801f5ce:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 801f5d0:	2301      	movs	r3, #1
 801f5d2:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 801f5d4:	68fb      	ldr	r3, [r7, #12]
 801f5d6:	2b00      	cmp	r3, #0
 801f5d8:	d101      	bne.n	801f5de <ai_cameratrap_init+0x22>
 801f5da:	2300      	movs	r3, #0
 801f5dc:	e026      	b.n	801f62c <ai_cameratrap_init+0x70>
  ok &= cameratrap_configure_weights(net_ctx, params);
 801f5de:	6839      	ldr	r1, [r7, #0]
 801f5e0:	68f8      	ldr	r0, [r7, #12]
 801f5e2:	f7ff fc85 	bl	801eef0 <cameratrap_configure_weights>
 801f5e6:	4603      	mov	r3, r0
 801f5e8:	461a      	mov	r2, r3
 801f5ea:	7afb      	ldrb	r3, [r7, #11]
 801f5ec:	4013      	ands	r3, r2
 801f5ee:	2b00      	cmp	r3, #0
 801f5f0:	bf14      	ite	ne
 801f5f2:	2301      	movne	r3, #1
 801f5f4:	2300      	moveq	r3, #0
 801f5f6:	72fb      	strb	r3, [r7, #11]
  ok &= cameratrap_configure_activations(net_ctx, params);
 801f5f8:	6839      	ldr	r1, [r7, #0]
 801f5fa:	68f8      	ldr	r0, [r7, #12]
 801f5fc:	f7ff fa24 	bl	801ea48 <cameratrap_configure_activations>
 801f600:	4603      	mov	r3, r0
 801f602:	461a      	mov	r2, r3
 801f604:	7afb      	ldrb	r3, [r7, #11]
 801f606:	4013      	ands	r3, r2
 801f608:	2b00      	cmp	r3, #0
 801f60a:	bf14      	ite	ne
 801f60c:	2301      	movne	r3, #1
 801f60e:	2300      	moveq	r3, #0
 801f610:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 801f612:	6878      	ldr	r0, [r7, #4]
 801f614:	f000 fb2c 	bl	801fc70 <ai_platform_network_post_init>
 801f618:	4603      	mov	r3, r0
 801f61a:	461a      	mov	r2, r3
 801f61c:	7afb      	ldrb	r3, [r7, #11]
 801f61e:	4013      	ands	r3, r2
 801f620:	2b00      	cmp	r3, #0
 801f622:	bf14      	ite	ne
 801f624:	2301      	movne	r3, #1
 801f626:	2300      	moveq	r3, #0
 801f628:	72fb      	strb	r3, [r7, #11]

  return ok;
 801f62a:	7afb      	ldrb	r3, [r7, #11]
}
 801f62c:	4618      	mov	r0, r3
 801f62e:	3710      	adds	r7, #16
 801f630:	46bd      	mov	sp, r7
 801f632:	bd80      	pop	{r7, pc}

0801f634 <ai_cameratrap_run>:


AI_API_ENTRY
ai_i32 ai_cameratrap_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 801f634:	b580      	push	{r7, lr}
 801f636:	b084      	sub	sp, #16
 801f638:	af00      	add	r7, sp, #0
 801f63a:	60f8      	str	r0, [r7, #12]
 801f63c:	60b9      	str	r1, [r7, #8]
 801f63e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 801f640:	687a      	ldr	r2, [r7, #4]
 801f642:	68b9      	ldr	r1, [r7, #8]
 801f644:	68f8      	ldr	r0, [r7, #12]
 801f646:	f000 fb41 	bl	801fccc <ai_platform_network_process>
 801f64a:	4603      	mov	r3, r0
}
 801f64c:	4618      	mov	r0, r3
 801f64e:	3710      	adds	r7, #16
 801f650:	46bd      	mov	sp, r7
 801f652:	bd80      	pop	{r7, pc}

0801f654 <ai_cameratrap_data_params_get>:
 * @ingroup cameratrap_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_cameratrap_data_params_get(ai_network_params* params)
{
 801f654:	b580      	push	{r7, lr}
 801f656:	b086      	sub	sp, #24
 801f658:	af00      	add	r7, sp, #0
 801f65a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 801f65c:	687b      	ldr	r3, [r7, #4]
 801f65e:	2b00      	cmp	r3, #0
 801f660:	d101      	bne.n	801f666 <ai_cameratrap_data_params_get+0x12>
 801f662:	2300      	movs	r3, #0
 801f664:	e016      	b.n	801f694 <ai_cameratrap_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 801f666:	4a0d      	ldr	r2, [pc, #52]	@ (801f69c <ai_cameratrap_data_params_get+0x48>)
 801f668:	f107 0310 	add.w	r3, r7, #16
 801f66c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801f670:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_CAMERATRAP_DATA_ACTIVATIONS_COUNT, g_cameratrap_data_map_activations);
  
  const ai_buffer_array map_weights = 
 801f674:	4a0a      	ldr	r2, [pc, #40]	@ (801f6a0 <ai_cameratrap_data_params_get+0x4c>)
 801f676:	f107 0308 	add.w	r3, r7, #8
 801f67a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801f67e:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_CAMERATRAP_DATA_WEIGHTS_COUNT, g_cameratrap_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 801f682:	f107 0210 	add.w	r2, r7, #16
 801f686:	f107 0308 	add.w	r3, r7, #8
 801f68a:	4619      	mov	r1, r3
 801f68c:	6878      	ldr	r0, [r7, #4]
 801f68e:	f000 f8f9 	bl	801f884 <ai_platform_bind_network_params>
 801f692:	4603      	mov	r3, r0
}
 801f694:	4618      	mov	r0, r3
 801f696:	3718      	adds	r7, #24
 801f698:	46bd      	mov	sp, r7
 801f69a:	bd80      	pop	{r7, pc}
 801f69c:	08032604 	.word	0x08032604
 801f6a0:	0803260c 	.word	0x0803260c

0801f6a4 <ai_buffer_get_size>:
 801f6a4:	b360      	cbz	r0, 801f700 <ai_buffer_get_size+0x5c>
 801f6a6:	b430      	push	{r4, r5}
 801f6a8:	6803      	ldr	r3, [r0, #0]
 801f6aa:	4d16      	ldr	r5, [pc, #88]	@ (801f704 <ai_buffer_get_size+0x60>)
 801f6ac:	6984      	ldr	r4, [r0, #24]
 801f6ae:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 801f6b2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 801f6b6:	42ab      	cmp	r3, r5
 801f6b8:	6862      	ldr	r2, [r4, #4]
 801f6ba:	d01b      	beq.n	801f6f4 <ai_buffer_get_size+0x50>
 801f6bc:	7d03      	ldrb	r3, [r0, #20]
 801f6be:	6941      	ldr	r1, [r0, #20]
 801f6c0:	f1a3 0301 	sub.w	r3, r3, #1
 801f6c4:	fab3 f383 	clz	r3, r3
 801f6c8:	095b      	lsrs	r3, r3, #5
 801f6ca:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 801f6ce:	f3c1 2017 	ubfx	r0, r1, #8, #24
 801f6d2:	da0b      	bge.n	801f6ec <ai_buffer_get_size+0x48>
 801f6d4:	2b01      	cmp	r3, #1
 801f6d6:	d102      	bne.n	801f6de <ai_buffer_get_size+0x3a>
 801f6d8:	2802      	cmp	r0, #2
 801f6da:	d007      	beq.n	801f6ec <ai_buffer_get_size+0x48>
 801f6dc:	2302      	movs	r3, #2
 801f6de:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 801f6e2:	3301      	adds	r3, #1
 801f6e4:	4298      	cmp	r0, r3
 801f6e6:	fb01 f202 	mul.w	r2, r1, r2
 801f6ea:	d1f3      	bne.n	801f6d4 <ai_buffer_get_size+0x30>
 801f6ec:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 801f6f0:	bc30      	pop	{r4, r5}
 801f6f2:	4770      	bx	lr
 801f6f4:	2900      	cmp	r1, #0
 801f6f6:	d0e1      	beq.n	801f6bc <ai_buffer_get_size+0x18>
 801f6f8:	321f      	adds	r2, #31
 801f6fa:	f022 021f 	bic.w	r2, r2, #31
 801f6fe:	e7dd      	b.n	801f6bc <ai_buffer_get_size+0x18>
 801f700:	4770      	bx	lr
 801f702:	bf00      	nop
 801f704:	000400c0 	.word	0x000400c0

0801f708 <ai_buffer_array_sane>:
 801f708:	b138      	cbz	r0, 801f71a <ai_buffer_array_sane+0x12>
 801f70a:	6843      	ldr	r3, [r0, #4]
 801f70c:	b123      	cbz	r3, 801f718 <ai_buffer_array_sane+0x10>
 801f70e:	8840      	ldrh	r0, [r0, #2]
 801f710:	3800      	subs	r0, #0
 801f712:	bf18      	it	ne
 801f714:	2001      	movne	r0, #1
 801f716:	4770      	bx	lr
 801f718:	4618      	mov	r0, r3
 801f71a:	4770      	bx	lr

0801f71c <ai_buffer_array_item_set_address>:
 801f71c:	b158      	cbz	r0, 801f736 <ai_buffer_array_item_set_address+0x1a>
 801f71e:	6843      	ldr	r3, [r0, #4]
 801f720:	b143      	cbz	r3, 801f734 <ai_buffer_array_item_set_address+0x18>
 801f722:	8840      	ldrh	r0, [r0, #2]
 801f724:	b138      	cbz	r0, 801f736 <ai_buffer_array_item_set_address+0x1a>
 801f726:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 801f72a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 801f72e:	2001      	movs	r0, #1
 801f730:	605a      	str	r2, [r3, #4]
 801f732:	4770      	bx	lr
 801f734:	4618      	mov	r0, r3
 801f736:	4770      	bx	lr

0801f738 <ai_platform_get_weights_map>:
 801f738:	b1f2      	cbz	r2, 801f778 <ai_platform_get_weights_map+0x40>
 801f73a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f73c:	4605      	mov	r5, r0
 801f73e:	b1c8      	cbz	r0, 801f774 <ai_platform_get_weights_map+0x3c>
 801f740:	460c      	mov	r4, r1
 801f742:	b1b9      	cbz	r1, 801f774 <ai_platform_get_weights_map+0x3c>
 801f744:	4b24      	ldr	r3, [pc, #144]	@ (801f7d8 <ai_platform_get_weights_map+0xa0>)
 801f746:	6811      	ldr	r1, [r2, #0]
 801f748:	4299      	cmp	r1, r3
 801f74a:	4616      	mov	r6, r2
 801f74c:	d00b      	beq.n	801f766 <ai_platform_get_weights_map+0x2e>
 801f74e:	6856      	ldr	r6, [r2, #4]
 801f750:	b186      	cbz	r6, 801f774 <ai_platform_get_weights_map+0x3c>
 801f752:	6837      	ldr	r7, [r6, #0]
 801f754:	429f      	cmp	r7, r3
 801f756:	d011      	beq.n	801f77c <ai_platform_get_weights_map+0x44>
 801f758:	6006      	str	r6, [r0, #0]
 801f75a:	f1a4 0001 	sub.w	r0, r4, #1
 801f75e:	fab0 f080 	clz	r0, r0
 801f762:	0940      	lsrs	r0, r0, #5
 801f764:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f766:	1d10      	adds	r0, r2, #4
 801f768:	f7ff ffce 	bl	801f708 <ai_buffer_array_sane>
 801f76c:	b110      	cbz	r0, 801f774 <ai_platform_get_weights_map+0x3c>
 801f76e:	88f3      	ldrh	r3, [r6, #6]
 801f770:	429c      	cmp	r4, r3
 801f772:	d01b      	beq.n	801f7ac <ai_platform_get_weights_map+0x74>
 801f774:	2000      	movs	r0, #0
 801f776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f778:	2000      	movs	r0, #0
 801f77a:	4770      	bx	lr
 801f77c:	4631      	mov	r1, r6
 801f77e:	3804      	subs	r0, #4
 801f780:	2300      	movs	r3, #0
 801f782:	e004      	b.n	801f78e <ai_platform_get_weights_map+0x56>
 801f784:	3301      	adds	r3, #1
 801f786:	429c      	cmp	r4, r3
 801f788:	f840 2f04 	str.w	r2, [r0, #4]!
 801f78c:	d005      	beq.n	801f79a <ai_platform_get_weights_map+0x62>
 801f78e:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801f792:	42ba      	cmp	r2, r7
 801f794:	d1f6      	bne.n	801f784 <ai_platform_get_weights_map+0x4c>
 801f796:	429c      	cmp	r4, r3
 801f798:	d1ec      	bne.n	801f774 <ai_platform_get_weights_map+0x3c>
 801f79a:	3401      	adds	r4, #1
 801f79c:	4b0e      	ldr	r3, [pc, #56]	@ (801f7d8 <ai_platform_get_weights_map+0xa0>)
 801f79e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801f7a2:	1ac0      	subs	r0, r0, r3
 801f7a4:	fab0 f080 	clz	r0, r0
 801f7a8:	0940      	lsrs	r0, r0, #5
 801f7aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f7ac:	2100      	movs	r1, #0
 801f7ae:	1f28      	subs	r0, r5, #4
 801f7b0:	468c      	mov	ip, r1
 801f7b2:	e005      	b.n	801f7c0 <ai_platform_get_weights_map+0x88>
 801f7b4:	f10c 0c01 	add.w	ip, ip, #1
 801f7b8:	4564      	cmp	r4, ip
 801f7ba:	f840 3f04 	str.w	r3, [r0, #4]!
 801f7be:	d005      	beq.n	801f7cc <ai_platform_get_weights_map+0x94>
 801f7c0:	68b3      	ldr	r3, [r6, #8]
 801f7c2:	440b      	add	r3, r1
 801f7c4:	311c      	adds	r1, #28
 801f7c6:	685b      	ldr	r3, [r3, #4]
 801f7c8:	2b00      	cmp	r3, #0
 801f7ca:	d1f3      	bne.n	801f7b4 <ai_platform_get_weights_map+0x7c>
 801f7cc:	eba4 000c 	sub.w	r0, r4, ip
 801f7d0:	fab0 f080 	clz	r0, r0
 801f7d4:	0940      	lsrs	r0, r0, #5
 801f7d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f7d8:	a1facade 	.word	0xa1facade

0801f7dc <ai_platform_get_activations_map>:
 801f7dc:	b1fa      	cbz	r2, 801f81e <ai_platform_get_activations_map+0x42>
 801f7de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f7e0:	4605      	mov	r5, r0
 801f7e2:	b1d0      	cbz	r0, 801f81a <ai_platform_get_activations_map+0x3e>
 801f7e4:	460c      	mov	r4, r1
 801f7e6:	b1c1      	cbz	r1, 801f81a <ai_platform_get_activations_map+0x3e>
 801f7e8:	4b25      	ldr	r3, [pc, #148]	@ (801f880 <ai_platform_get_activations_map+0xa4>)
 801f7ea:	6811      	ldr	r1, [r2, #0]
 801f7ec:	4299      	cmp	r1, r3
 801f7ee:	4616      	mov	r6, r2
 801f7f0:	d00b      	beq.n	801f80a <ai_platform_get_activations_map+0x2e>
 801f7f2:	6a16      	ldr	r6, [r2, #32]
 801f7f4:	b18e      	cbz	r6, 801f81a <ai_platform_get_activations_map+0x3e>
 801f7f6:	6837      	ldr	r7, [r6, #0]
 801f7f8:	429f      	cmp	r7, r3
 801f7fa:	d012      	beq.n	801f822 <ai_platform_get_activations_map+0x46>
 801f7fc:	6006      	str	r6, [r0, #0]
 801f7fe:	f1a4 0001 	sub.w	r0, r4, #1
 801f802:	fab0 f080 	clz	r0, r0
 801f806:	0940      	lsrs	r0, r0, #5
 801f808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f80a:	f102 000c 	add.w	r0, r2, #12
 801f80e:	f7ff ff7b 	bl	801f708 <ai_buffer_array_sane>
 801f812:	b110      	cbz	r0, 801f81a <ai_platform_get_activations_map+0x3e>
 801f814:	89f3      	ldrh	r3, [r6, #14]
 801f816:	429c      	cmp	r4, r3
 801f818:	d01b      	beq.n	801f852 <ai_platform_get_activations_map+0x76>
 801f81a:	2000      	movs	r0, #0
 801f81c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f81e:	2000      	movs	r0, #0
 801f820:	4770      	bx	lr
 801f822:	4631      	mov	r1, r6
 801f824:	3804      	subs	r0, #4
 801f826:	2300      	movs	r3, #0
 801f828:	e004      	b.n	801f834 <ai_platform_get_activations_map+0x58>
 801f82a:	3301      	adds	r3, #1
 801f82c:	429c      	cmp	r4, r3
 801f82e:	f840 2f04 	str.w	r2, [r0, #4]!
 801f832:	d005      	beq.n	801f840 <ai_platform_get_activations_map+0x64>
 801f834:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801f838:	42ba      	cmp	r2, r7
 801f83a:	d1f6      	bne.n	801f82a <ai_platform_get_activations_map+0x4e>
 801f83c:	429c      	cmp	r4, r3
 801f83e:	d1ec      	bne.n	801f81a <ai_platform_get_activations_map+0x3e>
 801f840:	3401      	adds	r4, #1
 801f842:	4b0f      	ldr	r3, [pc, #60]	@ (801f880 <ai_platform_get_activations_map+0xa4>)
 801f844:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801f848:	1ac0      	subs	r0, r0, r3
 801f84a:	fab0 f080 	clz	r0, r0
 801f84e:	0940      	lsrs	r0, r0, #5
 801f850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f852:	2100      	movs	r1, #0
 801f854:	1f28      	subs	r0, r5, #4
 801f856:	468c      	mov	ip, r1
 801f858:	e005      	b.n	801f866 <ai_platform_get_activations_map+0x8a>
 801f85a:	f10c 0c01 	add.w	ip, ip, #1
 801f85e:	4564      	cmp	r4, ip
 801f860:	f840 3f04 	str.w	r3, [r0, #4]!
 801f864:	d005      	beq.n	801f872 <ai_platform_get_activations_map+0x96>
 801f866:	6933      	ldr	r3, [r6, #16]
 801f868:	440b      	add	r3, r1
 801f86a:	311c      	adds	r1, #28
 801f86c:	685b      	ldr	r3, [r3, #4]
 801f86e:	2b00      	cmp	r3, #0
 801f870:	d1f3      	bne.n	801f85a <ai_platform_get_activations_map+0x7e>
 801f872:	eba4 000c 	sub.w	r0, r4, ip
 801f876:	fab0 f080 	clz	r0, r0
 801f87a:	0940      	lsrs	r0, r0, #5
 801f87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801f87e:	bf00      	nop
 801f880:	a1facade 	.word	0xa1facade

0801f884 <ai_platform_bind_network_params>:
 801f884:	b1a0      	cbz	r0, 801f8b0 <ai_platform_bind_network_params+0x2c>
 801f886:	b1b1      	cbz	r1, 801f8b6 <ai_platform_bind_network_params+0x32>
 801f888:	b1c2      	cbz	r2, 801f8bc <ai_platform_bind_network_params+0x38>
 801f88a:	b410      	push	{r4}
 801f88c:	4603      	mov	r3, r0
 801f88e:	4c0d      	ldr	r4, [pc, #52]	@ (801f8c4 <ai_platform_bind_network_params+0x40>)
 801f890:	f843 4b04 	str.w	r4, [r3], #4
 801f894:	f100 0c0c 	add.w	ip, r0, #12
 801f898:	c903      	ldmia	r1, {r0, r1}
 801f89a:	e883 0003 	stmia.w	r3, {r0, r1}
 801f89e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801f8a2:	e88c 0003 	stmia.w	ip, {r0, r1}
 801f8a6:	2301      	movs	r3, #1
 801f8a8:	4618      	mov	r0, r3
 801f8aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f8ae:	4770      	bx	lr
 801f8b0:	4603      	mov	r3, r0
 801f8b2:	4618      	mov	r0, r3
 801f8b4:	4770      	bx	lr
 801f8b6:	460b      	mov	r3, r1
 801f8b8:	4618      	mov	r0, r3
 801f8ba:	4770      	bx	lr
 801f8bc:	4613      	mov	r3, r2
 801f8be:	4618      	mov	r0, r3
 801f8c0:	4770      	bx	lr
 801f8c2:	bf00      	nop
 801f8c4:	a1facade 	.word	0xa1facade

0801f8c8 <ai_platform_network_get_error>:
 801f8c8:	4b04      	ldr	r3, [pc, #16]	@ (801f8dc <ai_platform_network_get_error+0x14>)
 801f8ca:	6802      	ldr	r2, [r0, #0]
 801f8cc:	4393      	bics	r3, r2
 801f8ce:	d102      	bne.n	801f8d6 <ai_platform_network_get_error+0xe>
 801f8d0:	300c      	adds	r0, #12
 801f8d2:	f000 bc19 	b.w	8020108 <core_get_error>
 801f8d6:	f241 0010 	movw	r0, #4112	@ 0x1010
 801f8da:	4770      	bx	lr
 801f8dc:	a1c00100 	.word	0xa1c00100

0801f8e0 <ai_platform_network_set_error>:
 801f8e0:	b110      	cbz	r0, 801f8e8 <ai_platform_network_set_error+0x8>
 801f8e2:	300c      	adds	r0, #12
 801f8e4:	f000 bc16 	b.w	8020114 <core_set_error>
 801f8e8:	4770      	bx	lr
 801f8ea:	bf00      	nop

0801f8ec <ai_platform_inputs_get>:
 801f8ec:	4b39      	ldr	r3, [pc, #228]	@ (801f9d4 <ai_platform_inputs_get+0xe8>)
 801f8ee:	6802      	ldr	r2, [r0, #0]
 801f8f0:	4393      	bics	r3, r2
 801f8f2:	d163      	bne.n	801f9bc <ai_platform_inputs_get+0xd0>
 801f8f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f8f8:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 801f8fa:	b085      	sub	sp, #20
 801f8fc:	4605      	mov	r5, r0
 801f8fe:	460c      	mov	r4, r1
 801f900:	2b00      	cmp	r3, #0
 801f902:	d04e      	beq.n	801f9a2 <ai_platform_inputs_get+0xb6>
 801f904:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 801f906:	2f00      	cmp	r7, #0
 801f908:	d04b      	beq.n	801f9a2 <ai_platform_inputs_get+0xb6>
 801f90a:	f04f 0b00 	mov.w	fp, #0
 801f90e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801f912:	465e      	mov	r6, fp
 801f914:	46ba      	mov	sl, r7
 801f916:	e016      	b.n	801f946 <ai_platform_inputs_get+0x5a>
 801f918:	9901      	ldr	r1, [sp, #4]
 801f91a:	2201      	movs	r2, #1
 801f91c:	507a      	str	r2, [r7, r1]
 801f91e:	69a1      	ldr	r1, [r4, #24]
 801f920:	684c      	ldr	r4, [r1, #4]
 801f922:	6028      	str	r0, [r5, #0]
 801f924:	f04f 0201 	mov.w	r2, #1
 801f928:	752a      	strb	r2, [r5, #20]
 801f92a:	6968      	ldr	r0, [r5, #20]
 801f92c:	60ab      	str	r3, [r5, #8]
 801f92e:	f368 201f 	bfi	r0, r8, #8, #24
 801f932:	2300      	movs	r3, #0
 801f934:	e9c5 3403 	strd	r3, r4, [r5, #12]
 801f938:	e9c5 0905 	strd	r0, r9, [r5, #20]
 801f93c:	f8c5 c004 	str.w	ip, [r5, #4]
 801f940:	3601      	adds	r6, #1
 801f942:	f10b 0b1c 	add.w	fp, fp, #28
 801f946:	f8ba 3000 	ldrh.w	r3, [sl]
 801f94a:	00f2      	lsls	r2, r6, #3
 801f94c:	42b3      	cmp	r3, r6
 801f94e:	9201      	str	r2, [sp, #4]
 801f950:	d936      	bls.n	801f9c0 <ai_platform_inputs_get+0xd4>
 801f952:	f8da 3004 	ldr.w	r3, [sl, #4]
 801f956:	2b00      	cmp	r3, #0
 801f958:	d032      	beq.n	801f9c0 <ai_platform_inputs_get+0xd4>
 801f95a:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 801f95e:	b37c      	cbz	r4, 801f9c0 <ai_platform_inputs_get+0xd4>
 801f960:	f8da 3008 	ldr.w	r3, [sl, #8]
 801f964:	69a2      	ldr	r2, [r4, #24]
 801f966:	f8d4 900c 	ldr.w	r9, [r4, #12]
 801f96a:	6810      	ldr	r0, [r2, #0]
 801f96c:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 801f970:	68a3      	ldr	r3, [r4, #8]
 801f972:	f3c3 2817 	ubfx	r8, r3, #8, #24
 801f976:	f011 fdcf 	bl	8031518 <ai_array_to_buffer_fmt>
 801f97a:	69a1      	ldr	r1, [r4, #24]
 801f97c:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 801f980:	f8d1 c008 	ldr.w	ip, [r1, #8]
 801f984:	445d      	add	r5, fp
 801f986:	2b00      	cmp	r3, #0
 801f988:	d0ca      	beq.n	801f920 <ai_platform_inputs_get+0x34>
 801f98a:	2100      	movs	r1, #0
 801f98c:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 801f990:	6821      	ldr	r1, [r4, #0]
 801f992:	6059      	str	r1, [r3, #4]
 801f994:	b111      	cbz	r1, 801f99c <ai_platform_inputs_get+0xb0>
 801f996:	8849      	ldrh	r1, [r1, #2]
 801f998:	2900      	cmp	r1, #0
 801f99a:	d1bd      	bne.n	801f918 <ai_platform_inputs_get+0x2c>
 801f99c:	69a1      	ldr	r1, [r4, #24]
 801f99e:	2300      	movs	r3, #0
 801f9a0:	e7be      	b.n	801f920 <ai_platform_inputs_get+0x34>
 801f9a2:	2218      	movs	r2, #24
 801f9a4:	2111      	movs	r1, #17
 801f9a6:	f105 000c 	add.w	r0, r5, #12
 801f9aa:	2600      	movs	r6, #0
 801f9ac:	f000 fbb2 	bl	8020114 <core_set_error>
 801f9b0:	4630      	mov	r0, r6
 801f9b2:	b104      	cbz	r4, 801f9b6 <ai_platform_inputs_get+0xca>
 801f9b4:	8026      	strh	r6, [r4, #0]
 801f9b6:	b005      	add	sp, #20
 801f9b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f9bc:	2000      	movs	r0, #0
 801f9be:	4770      	bx	lr
 801f9c0:	b2b6      	uxth	r6, r6
 801f9c2:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 801f9c6:	2e00      	cmp	r6, #0
 801f9c8:	d0eb      	beq.n	801f9a2 <ai_platform_inputs_get+0xb6>
 801f9ca:	f8da 3008 	ldr.w	r3, [sl, #8]
 801f9ce:	6858      	ldr	r0, [r3, #4]
 801f9d0:	e7ef      	b.n	801f9b2 <ai_platform_inputs_get+0xc6>
 801f9d2:	bf00      	nop
 801f9d4:	a1c00100 	.word	0xa1c00100

0801f9d8 <ai_platform_outputs_get>:
 801f9d8:	4b37      	ldr	r3, [pc, #220]	@ (801fab8 <ai_platform_outputs_get+0xe0>)
 801f9da:	6802      	ldr	r2, [r0, #0]
 801f9dc:	4393      	bics	r3, r2
 801f9de:	d169      	bne.n	801fab4 <ai_platform_outputs_get+0xdc>
 801f9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f9e4:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 801f9e6:	2b01      	cmp	r3, #1
 801f9e8:	b085      	sub	sp, #20
 801f9ea:	4605      	mov	r5, r0
 801f9ec:	460c      	mov	r4, r1
 801f9ee:	d94b      	bls.n	801fa88 <ai_platform_outputs_get+0xb0>
 801f9f0:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 801f9f2:	f04f 0b00 	mov.w	fp, #0
 801f9f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801f9fa:	465e      	mov	r6, fp
 801f9fc:	46d8      	mov	r8, fp
 801f9fe:	46ba      	mov	sl, r7
 801fa00:	e016      	b.n	801fa30 <ai_platform_outputs_get+0x58>
 801fa02:	9901      	ldr	r1, [sp, #4]
 801fa04:	2201      	movs	r2, #1
 801fa06:	507a      	str	r2, [r7, r1]
 801fa08:	69a9      	ldr	r1, [r5, #24]
 801fa0a:	684d      	ldr	r5, [r1, #4]
 801fa0c:	6020      	str	r0, [r4, #0]
 801fa0e:	f04f 0201 	mov.w	r2, #1
 801fa12:	7522      	strb	r2, [r4, #20]
 801fa14:	6960      	ldr	r0, [r4, #20]
 801fa16:	f8c4 c004 	str.w	ip, [r4, #4]
 801fa1a:	f369 201f 	bfi	r0, r9, #8, #24
 801fa1e:	e9c4 5004 	strd	r5, r0, [r4, #16]
 801fa22:	e9c4 3802 	strd	r3, r8, [r4, #8]
 801fa26:	9b00      	ldr	r3, [sp, #0]
 801fa28:	61a3      	str	r3, [r4, #24]
 801fa2a:	3601      	adds	r6, #1
 801fa2c:	f10b 0b1c 	add.w	fp, fp, #28
 801fa30:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 801fa34:	00f2      	lsls	r2, r6, #3
 801fa36:	42b3      	cmp	r3, r6
 801fa38:	9201      	str	r2, [sp, #4]
 801fa3a:	d932      	bls.n	801faa2 <ai_platform_outputs_get+0xca>
 801fa3c:	f8da 3010 	ldr.w	r3, [sl, #16]
 801fa40:	b37b      	cbz	r3, 801faa2 <ai_platform_outputs_get+0xca>
 801fa42:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 801fa46:	b365      	cbz	r5, 801faa2 <ai_platform_outputs_get+0xca>
 801fa48:	f8da 3014 	ldr.w	r3, [sl, #20]
 801fa4c:	69aa      	ldr	r2, [r5, #24]
 801fa4e:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 801fa52:	68ab      	ldr	r3, [r5, #8]
 801fa54:	6810      	ldr	r0, [r2, #0]
 801fa56:	f3c3 2917 	ubfx	r9, r3, #8, #24
 801fa5a:	68eb      	ldr	r3, [r5, #12]
 801fa5c:	9300      	str	r3, [sp, #0]
 801fa5e:	f011 fd5b 	bl	8031518 <ai_array_to_buffer_fmt>
 801fa62:	69a9      	ldr	r1, [r5, #24]
 801fa64:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 801fa68:	f8d1 c008 	ldr.w	ip, [r1, #8]
 801fa6c:	445c      	add	r4, fp
 801fa6e:	2b00      	cmp	r3, #0
 801fa70:	d0cb      	beq.n	801fa0a <ai_platform_outputs_get+0x32>
 801fa72:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 801fa76:	6829      	ldr	r1, [r5, #0]
 801fa78:	6059      	str	r1, [r3, #4]
 801fa7a:	b111      	cbz	r1, 801fa82 <ai_platform_outputs_get+0xaa>
 801fa7c:	8849      	ldrh	r1, [r1, #2]
 801fa7e:	2900      	cmp	r1, #0
 801fa80:	d1bf      	bne.n	801fa02 <ai_platform_outputs_get+0x2a>
 801fa82:	69a9      	ldr	r1, [r5, #24]
 801fa84:	2300      	movs	r3, #0
 801fa86:	e7c0      	b.n	801fa0a <ai_platform_outputs_get+0x32>
 801fa88:	2218      	movs	r2, #24
 801fa8a:	2111      	movs	r1, #17
 801fa8c:	f105 000c 	add.w	r0, r5, #12
 801fa90:	2600      	movs	r6, #0
 801fa92:	f000 fb3f 	bl	8020114 <core_set_error>
 801fa96:	4630      	mov	r0, r6
 801fa98:	b104      	cbz	r4, 801fa9c <ai_platform_outputs_get+0xc4>
 801fa9a:	8026      	strh	r6, [r4, #0]
 801fa9c:	b005      	add	sp, #20
 801fa9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801faa2:	b2b6      	uxth	r6, r6
 801faa4:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 801faa8:	2e00      	cmp	r6, #0
 801faaa:	d0ed      	beq.n	801fa88 <ai_platform_outputs_get+0xb0>
 801faac:	f8da 3014 	ldr.w	r3, [sl, #20]
 801fab0:	6858      	ldr	r0, [r3, #4]
 801fab2:	e7f1      	b.n	801fa98 <ai_platform_outputs_get+0xc0>
 801fab4:	2000      	movs	r0, #0
 801fab6:	4770      	bx	lr
 801fab8:	a1c00100 	.word	0xa1c00100

0801fabc <ai_platform_network_create>:
 801fabc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801fac0:	b083      	sub	sp, #12
 801fac2:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 801fac6:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 801faca:	b320      	cbz	r0, 801fb16 <ai_platform_network_create+0x5a>
 801facc:	6002      	str	r2, [r0, #0]
 801face:	4616      	mov	r6, r2
 801fad0:	461f      	mov	r7, r3
 801fad2:	4604      	mov	r4, r0
 801fad4:	f000 fb16 	bl	8020104 <core_init>
 801fad8:	b970      	cbnz	r0, 801faf8 <ai_platform_network_create+0x3c>
 801fada:	2530      	movs	r5, #48	@ 0x30
 801fadc:	2300      	movs	r3, #0
 801fade:	6023      	str	r3, [r4, #0]
 801fae0:	2410      	movs	r4, #16
 801fae2:	464a      	mov	r2, r9
 801fae4:	4641      	mov	r1, r8
 801fae6:	4638      	mov	r0, r7
 801fae8:	f011 fdb6 	bl	8031658 <ai_version_get>
 801faec:	60b0      	str	r0, [r6, #8]
 801faee:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 801faf2:	b003      	add	sp, #12
 801faf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801faf8:	2200      	movs	r2, #0
 801fafa:	4641      	mov	r1, r8
 801fafc:	4638      	mov	r0, r7
 801fafe:	f011 fdab 	bl	8031658 <ai_version_get>
 801fb02:	2200      	movs	r2, #0
 801fb04:	4605      	mov	r5, r0
 801fb06:	2105      	movs	r1, #5
 801fb08:	2001      	movs	r0, #1
 801fb0a:	f011 fda5 	bl	8031658 <ai_version_get>
 801fb0e:	4285      	cmp	r5, r0
 801fb10:	d008      	beq.n	801fb24 <ai_platform_network_create+0x68>
 801fb12:	2501      	movs	r5, #1
 801fb14:	e7e2      	b.n	801fadc <ai_platform_network_create+0x20>
 801fb16:	2510      	movs	r5, #16
 801fb18:	462c      	mov	r4, r5
 801fb1a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 801fb1e:	b003      	add	sp, #12
 801fb20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801fb24:	4b05      	ldr	r3, [pc, #20]	@ (801fb3c <ai_platform_network_create+0x80>)
 801fb26:	9301      	str	r3, [sp, #4]
 801fb28:	a801      	add	r0, sp, #4
 801fb2a:	f000 faff 	bl	802012c <ai_check_custom_types>
 801fb2e:	b110      	cbz	r0, 801fb36 <ai_platform_network_create+0x7a>
 801fb30:	2400      	movs	r4, #0
 801fb32:	4625      	mov	r5, r4
 801fb34:	e7d5      	b.n	801fae2 <ai_platform_network_create+0x26>
 801fb36:	2502      	movs	r5, #2
 801fb38:	e7d0      	b.n	801fadc <ai_platform_network_create+0x20>
 801fb3a:	bf00      	nop
 801fb3c:	84048403 	.word	0x84048403

0801fb40 <ai_platform_network_init>:
 801fb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fb44:	4a48      	ldr	r2, [pc, #288]	@ (801fc68 <ai_platform_network_init+0x128>)
 801fb46:	4604      	mov	r4, r0
 801fb48:	6800      	ldr	r0, [r0, #0]
 801fb4a:	460b      	mov	r3, r1
 801fb4c:	ea00 0102 	and.w	r1, r0, r2
 801fb50:	4382      	bics	r2, r0
 801fb52:	d13b      	bne.n	801fbcc <ai_platform_network_init+0x8c>
 801fb54:	2b00      	cmp	r3, #0
 801fb56:	d078      	beq.n	801fc4a <ai_platform_network_init+0x10a>
 801fb58:	4a44      	ldr	r2, [pc, #272]	@ (801fc6c <ai_platform_network_init+0x12c>)
 801fb5a:	681d      	ldr	r5, [r3, #0]
 801fb5c:	4295      	cmp	r5, r2
 801fb5e:	d10a      	bne.n	801fb76 <ai_platform_network_init+0x36>
 801fb60:	4288      	cmp	r0, r1
 801fb62:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 801fb66:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 801fb6a:	d03d      	beq.n	801fbe8 <ai_platform_network_init+0xa8>
 801fb6c:	2303      	movs	r3, #3
 801fb6e:	6123      	str	r3, [r4, #16]
 801fb70:	4620      	mov	r0, r4
 801fb72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fb76:	2101      	movs	r1, #1
 801fb78:	4618      	mov	r0, r3
 801fb7a:	461d      	mov	r5, r3
 801fb7c:	f8d3 8004 	ldr.w	r8, [r3, #4]
 801fb80:	f7ff fd90 	bl	801f6a4 <ai_buffer_get_size>
 801fb84:	f105 071c 	add.w	r7, r5, #28
 801fb88:	4606      	mov	r6, r0
 801fb8a:	2101      	movs	r1, #1
 801fb8c:	4638      	mov	r0, r7
 801fb8e:	f8d5 9020 	ldr.w	r9, [r5, #32]
 801fb92:	f7ff fd87 	bl	801f6a4 <ai_buffer_get_size>
 801fb96:	2e00      	cmp	r6, #0
 801fb98:	bf0a      	itet	eq
 801fb9a:	4631      	moveq	r1, r6
 801fb9c:	2101      	movne	r1, #1
 801fb9e:	4635      	moveq	r5, r6
 801fba0:	b1b0      	cbz	r0, 801fbd0 <ai_platform_network_init+0x90>
 801fba2:	f1b9 0f00 	cmp.w	r9, #0
 801fba6:	d057      	beq.n	801fc58 <ai_platform_network_init+0x118>
 801fba8:	f04f 0e01 	mov.w	lr, #1
 801fbac:	f1b8 0f00 	cmp.w	r8, #0
 801fbb0:	d011      	beq.n	801fbd6 <ai_platform_network_init+0x96>
 801fbb2:	4b2d      	ldr	r3, [pc, #180]	@ (801fc68 <ai_platform_network_init+0x128>)
 801fbb4:	6822      	ldr	r2, [r4, #0]
 801fbb6:	429a      	cmp	r2, r3
 801fbb8:	d1d8      	bne.n	801fb6c <ai_platform_network_init+0x2c>
 801fbba:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 801fbbc:	428b      	cmp	r3, r1
 801fbbe:	d21b      	bcs.n	801fbf8 <ai_platform_network_init+0xb8>
 801fbc0:	2212      	movs	r2, #18
 801fbc2:	2116      	movs	r1, #22
 801fbc4:	f104 000c 	add.w	r0, r4, #12
 801fbc8:	f000 faa4 	bl	8020114 <core_set_error>
 801fbcc:	2000      	movs	r0, #0
 801fbce:	e7d0      	b.n	801fb72 <ai_platform_network_init+0x32>
 801fbd0:	4607      	mov	r7, r0
 801fbd2:	4686      	mov	lr, r0
 801fbd4:	e7ea      	b.n	801fbac <ai_platform_network_init+0x6c>
 801fbd6:	2e00      	cmp	r6, #0
 801fbd8:	d0eb      	beq.n	801fbb2 <ai_platform_network_init+0x72>
 801fbda:	2212      	movs	r2, #18
 801fbdc:	2110      	movs	r1, #16
 801fbde:	f104 000c 	add.w	r0, r4, #12
 801fbe2:	f000 fa97 	bl	8020114 <core_set_error>
 801fbe6:	e7f1      	b.n	801fbcc <ai_platform_network_init+0x8c>
 801fbe8:	e9c4 6308 	strd	r6, r3, [r4, #32]
 801fbec:	62e5      	str	r5, [r4, #44]	@ 0x2c
 801fbee:	62a2      	str	r2, [r4, #40]	@ 0x28
 801fbf0:	4620      	mov	r0, r4
 801fbf2:	f000 fac5 	bl	8020180 <ai_layers_init_all>
 801fbf6:	e7b9      	b.n	801fb6c <ai_platform_network_init+0x2c>
 801fbf8:	b1e1      	cbz	r1, 801fc34 <ai_platform_network_init+0xf4>
 801fbfa:	46ac      	mov	ip, r5
 801fbfc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801fc00:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 801fc02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801fc04:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 801fc08:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801fc0c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 801fc0e:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 801fc12:	4573      	cmp	r3, lr
 801fc14:	6226      	str	r6, [r4, #32]
 801fc16:	d311      	bcc.n	801fc3c <ai_platform_network_init+0xfc>
 801fc18:	f1be 0f00 	cmp.w	lr, #0
 801fc1c:	d007      	beq.n	801fc2e <ai_platform_network_init+0xee>
 801fc1e:	463e      	mov	r6, r7
 801fc20:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 801fc22:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 801fc24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801fc26:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 801fc2a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 801fc2e:	ea4f 420e 	mov.w	r2, lr, lsl #16
 801fc32:	e7dc      	b.n	801fbee <ai_platform_network_init+0xae>
 801fc34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 801fc36:	6221      	str	r1, [r4, #32]
 801fc38:	4573      	cmp	r3, lr
 801fc3a:	d2ed      	bcs.n	801fc18 <ai_platform_network_init+0xd8>
 801fc3c:	2213      	movs	r2, #19
 801fc3e:	2116      	movs	r1, #22
 801fc40:	f104 000c 	add.w	r0, r4, #12
 801fc44:	f000 fa66 	bl	8020114 <core_set_error>
 801fc48:	e7c0      	b.n	801fbcc <ai_platform_network_init+0x8c>
 801fc4a:	2211      	movs	r2, #17
 801fc4c:	2110      	movs	r1, #16
 801fc4e:	f104 000c 	add.w	r0, r4, #12
 801fc52:	f000 fa5f 	bl	8020114 <core_set_error>
 801fc56:	e7b9      	b.n	801fbcc <ai_platform_network_init+0x8c>
 801fc58:	2213      	movs	r2, #19
 801fc5a:	2110      	movs	r1, #16
 801fc5c:	f104 000c 	add.w	r0, r4, #12
 801fc60:	f000 fa58 	bl	8020114 <core_set_error>
 801fc64:	e7b2      	b.n	801fbcc <ai_platform_network_init+0x8c>
 801fc66:	bf00      	nop
 801fc68:	a1c00100 	.word	0xa1c00100
 801fc6c:	a1facade 	.word	0xa1facade

0801fc70 <ai_platform_network_post_init>:
 801fc70:	4b15      	ldr	r3, [pc, #84]	@ (801fcc8 <ai_platform_network_post_init+0x58>)
 801fc72:	6802      	ldr	r2, [r0, #0]
 801fc74:	ea02 0103 	and.w	r1, r2, r3
 801fc78:	4393      	bics	r3, r2
 801fc7a:	d123      	bne.n	801fcc4 <ai_platform_network_post_init+0x54>
 801fc7c:	b570      	push	{r4, r5, r6, lr}
 801fc7e:	6903      	ldr	r3, [r0, #16]
 801fc80:	079b      	lsls	r3, r3, #30
 801fc82:	4604      	mov	r4, r0
 801fc84:	d503      	bpl.n	801fc8e <ai_platform_network_post_init+0x1e>
 801fc86:	428a      	cmp	r2, r1
 801fc88:	d008      	beq.n	801fc9c <ai_platform_network_post_init+0x2c>
 801fc8a:	2001      	movs	r0, #1
 801fc8c:	bd70      	pop	{r4, r5, r6, pc}
 801fc8e:	2210      	movs	r2, #16
 801fc90:	2111      	movs	r1, #17
 801fc92:	300c      	adds	r0, #12
 801fc94:	f000 fa3e 	bl	8020114 <core_set_error>
 801fc98:	2000      	movs	r0, #0
 801fc9a:	bd70      	pop	{r4, r5, r6, pc}
 801fc9c:	f000 fa80 	bl	80201a0 <ai_layers_post_init_all>
 801fca0:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 801fca2:	2e00      	cmp	r6, #0
 801fca4:	d0f1      	beq.n	801fc8a <ai_platform_network_post_init+0x1a>
 801fca6:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 801fca8:	2d00      	cmp	r5, #0
 801fcaa:	d0ee      	beq.n	801fc8a <ai_platform_network_post_init+0x1a>
 801fcac:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 801fcae:	4629      	mov	r1, r5
 801fcb0:	2000      	movs	r0, #0
 801fcb2:	47b0      	blx	r6
 801fcb4:	692b      	ldr	r3, [r5, #16]
 801fcb6:	42ab      	cmp	r3, r5
 801fcb8:	d0e7      	beq.n	801fc8a <ai_platform_network_post_init+0x1a>
 801fcba:	2b00      	cmp	r3, #0
 801fcbc:	d0e5      	beq.n	801fc8a <ai_platform_network_post_init+0x1a>
 801fcbe:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 801fcc0:	461d      	mov	r5, r3
 801fcc2:	e7f3      	b.n	801fcac <ai_platform_network_post_init+0x3c>
 801fcc4:	2000      	movs	r0, #0
 801fcc6:	4770      	bx	lr
 801fcc8:	a1c00100 	.word	0xa1c00100

0801fccc <ai_platform_network_process>:
 801fccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fcd0:	4bb7      	ldr	r3, [pc, #732]	@ (801ffb0 <ai_platform_network_process+0x2e4>)
 801fcd2:	4607      	mov	r7, r0
 801fcd4:	6800      	ldr	r0, [r0, #0]
 801fcd6:	4383      	bics	r3, r0
 801fcd8:	b085      	sub	sp, #20
 801fcda:	f040 812d 	bne.w	801ff38 <ai_platform_network_process+0x26c>
 801fcde:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801fce0:	2b00      	cmp	r3, #0
 801fce2:	f000 811d 	beq.w	801ff20 <ai_platform_network_process+0x254>
 801fce6:	693b      	ldr	r3, [r7, #16]
 801fce8:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 801fcec:	f003 0303 	and.w	r3, r3, #3
 801fcf0:	2600      	movs	r6, #0
 801fcf2:	2b03      	cmp	r3, #3
 801fcf4:	61be      	str	r6, [r7, #24]
 801fcf6:	f040 8129 	bne.w	801ff4c <ai_platform_network_process+0x280>
 801fcfa:	2900      	cmp	r1, #0
 801fcfc:	f000 8116 	beq.w	801ff2c <ai_platform_network_process+0x260>
 801fd00:	f1b9 0f00 	cmp.w	r9, #0
 801fd04:	f000 8112 	beq.w	801ff2c <ai_platform_network_process+0x260>
 801fd08:	f8b9 3000 	ldrh.w	r3, [r9]
 801fd0c:	2b00      	cmp	r3, #0
 801fd0e:	f000 810d 	beq.w	801ff2c <ai_platform_network_process+0x260>
 801fd12:	698b      	ldr	r3, [r1, #24]
 801fd14:	e9cd 7202 	strd	r7, r2, [sp, #8]
 801fd18:	f8d3 b000 	ldr.w	fp, [r3]
 801fd1c:	460c      	mov	r4, r1
 801fd1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801fd22:	2b00      	cmp	r3, #0
 801fd24:	d072      	beq.n	801fe0c <ai_platform_network_process+0x140>
 801fd26:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 801fd2a:	2d00      	cmp	r5, #0
 801fd2c:	d06e      	beq.n	801fe0c <ai_platform_network_process+0x140>
 801fd2e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801fd32:	f8d3 a000 	ldr.w	sl, [r3]
 801fd36:	0133      	lsls	r3, r6, #4
 801fd38:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 801fd3c:	9301      	str	r3, [sp, #4]
 801fd3e:	f000 81ba 	beq.w	80200b6 <ai_platform_network_process+0x3ea>
 801fd42:	69ab      	ldr	r3, [r5, #24]
 801fd44:	2101      	movs	r1, #1
 801fd46:	4620      	mov	r0, r4
 801fd48:	685f      	ldr	r7, [r3, #4]
 801fd4a:	f7ff fcab 	bl	801f6a4 <ai_buffer_get_size>
 801fd4e:	4287      	cmp	r7, r0
 801fd50:	f0c0 8103 	bcc.w	801ff5a <ai_platform_network_process+0x28e>
 801fd54:	68e8      	ldr	r0, [r5, #12]
 801fd56:	69a1      	ldr	r1, [r4, #24]
 801fd58:	68c2      	ldr	r2, [r0, #12]
 801fd5a:	68cb      	ldr	r3, [r1, #12]
 801fd5c:	429a      	cmp	r2, r3
 801fd5e:	f040 80fc 	bne.w	801ff5a <ai_platform_network_process+0x28e>
 801fd62:	6882      	ldr	r2, [r0, #8]
 801fd64:	688b      	ldr	r3, [r1, #8]
 801fd66:	429a      	cmp	r2, r3
 801fd68:	f040 80f7 	bne.w	801ff5a <ai_platform_network_process+0x28e>
 801fd6c:	6842      	ldr	r2, [r0, #4]
 801fd6e:	684b      	ldr	r3, [r1, #4]
 801fd70:	429a      	cmp	r2, r3
 801fd72:	f040 80f2 	bne.w	801ff5a <ai_platform_network_process+0x28e>
 801fd76:	69ab      	ldr	r3, [r5, #24]
 801fd78:	e9d3 0100 	ldrd	r0, r1, [r3]
 801fd7c:	f011 fc5a 	bl	8031634 <ai_array_get_data_byte_size>
 801fd80:	9001      	str	r0, [sp, #4]
 801fd82:	4628      	mov	r0, r5
 801fd84:	f011 fc6e 	bl	8031664 <get_tensor_byte_size>
 801fd88:	9b01      	ldr	r3, [sp, #4]
 801fd8a:	4283      	cmp	r3, r0
 801fd8c:	f0c0 80e5 	bcc.w	801ff5a <ai_platform_network_process+0x28e>
 801fd90:	69ab      	ldr	r3, [r5, #24]
 801fd92:	6818      	ldr	r0, [r3, #0]
 801fd94:	f011 fbc0 	bl	8031518 <ai_array_to_buffer_fmt>
 801fd98:	6823      	ldr	r3, [r4, #0]
 801fd9a:	4058      	eors	r0, r3
 801fd9c:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 801fda0:	f040 8193 	bne.w	80200ca <ai_platform_network_process+0x3fe>
 801fda4:	6863      	ldr	r3, [r4, #4]
 801fda6:	2b00      	cmp	r3, #0
 801fda8:	f000 8185 	beq.w	80200b6 <ai_platform_network_process+0x3ea>
 801fdac:	69a3      	ldr	r3, [r4, #24]
 801fdae:	681b      	ldr	r3, [r3, #0]
 801fdb0:	2b00      	cmp	r3, #0
 801fdb2:	f000 8182 	beq.w	80200ba <ai_platform_network_process+0x3ee>
 801fdb6:	459b      	cmp	fp, r3
 801fdb8:	4628      	mov	r0, r5
 801fdba:	bf38      	it	cc
 801fdbc:	469b      	movcc	fp, r3
 801fdbe:	f011 fc51 	bl	8031664 <get_tensor_byte_size>
 801fdc2:	f8c8 0008 	str.w	r0, [r8, #8]
 801fdc6:	69a3      	ldr	r3, [r4, #24]
 801fdc8:	681b      	ldr	r3, [r3, #0]
 801fdca:	fb00 f303 	mul.w	r3, r0, r3
 801fdce:	f8c8 300c 	str.w	r3, [r8, #12]
 801fdd2:	6861      	ldr	r1, [r4, #4]
 801fdd4:	f8c8 1004 	str.w	r1, [r8, #4]
 801fdd8:	0132      	lsls	r2, r6, #4
 801fdda:	440b      	add	r3, r1
 801fddc:	f84a 3002 	str.w	r3, [sl, r2]
 801fde0:	69a8      	ldr	r0, [r5, #24]
 801fde2:	6803      	ldr	r3, [r0, #0]
 801fde4:	009a      	lsls	r2, r3, #2
 801fde6:	f106 0601 	add.w	r6, r6, #1
 801fdea:	f104 041c 	add.w	r4, r4, #28
 801fdee:	f100 80a7 	bmi.w	801ff40 <ai_platform_network_process+0x274>
 801fdf2:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801fdf6:	1a9b      	subs	r3, r3, r2
 801fdf8:	4419      	add	r1, r3
 801fdfa:	6081      	str	r1, [r0, #8]
 801fdfc:	69ab      	ldr	r3, [r5, #24]
 801fdfe:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801fe02:	60da      	str	r2, [r3, #12]
 801fe04:	f8b9 3000 	ldrh.w	r3, [r9]
 801fe08:	42b3      	cmp	r3, r6
 801fe0a:	d888      	bhi.n	801fd1e <ai_platform_network_process+0x52>
 801fe0c:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 801fe10:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801fe12:	f1b8 0f00 	cmp.w	r8, #0
 801fe16:	f000 80b5 	beq.w	801ff84 <ai_platform_network_process+0x2b8>
 801fe1a:	2b01      	cmp	r3, #1
 801fe1c:	f240 80a5 	bls.w	801ff6a <ai_platform_network_process+0x29e>
 801fe20:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 801fe24:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801fe28:	2b00      	cmp	r3, #0
 801fe2a:	f000 809e 	beq.w	801ff6a <ai_platform_network_process+0x29e>
 801fe2e:	4645      	mov	r5, r8
 801fe30:	2600      	movs	r6, #0
 801fe32:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801fe36:	2b00      	cmp	r3, #0
 801fe38:	f000 80a3 	beq.w	801ff82 <ai_platform_network_process+0x2b6>
 801fe3c:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 801fe40:	2c00      	cmp	r4, #0
 801fe42:	f000 809e 	beq.w	801ff82 <ai_platform_network_process+0x2b6>
 801fe46:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801fe4a:	f8d3 a000 	ldr.w	sl, [r3]
 801fe4e:	0133      	lsls	r3, r6, #4
 801fe50:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 801fe54:	9301      	str	r3, [sp, #4]
 801fe56:	f000 8140 	beq.w	80200da <ai_platform_network_process+0x40e>
 801fe5a:	69a3      	ldr	r3, [r4, #24]
 801fe5c:	2101      	movs	r1, #1
 801fe5e:	685b      	ldr	r3, [r3, #4]
 801fe60:	9301      	str	r3, [sp, #4]
 801fe62:	4628      	mov	r0, r5
 801fe64:	f7ff fc1e 	bl	801f6a4 <ai_buffer_get_size>
 801fe68:	9b01      	ldr	r3, [sp, #4]
 801fe6a:	4283      	cmp	r3, r0
 801fe6c:	d37d      	bcc.n	801ff6a <ai_platform_network_process+0x29e>
 801fe6e:	68e0      	ldr	r0, [r4, #12]
 801fe70:	69a9      	ldr	r1, [r5, #24]
 801fe72:	68c2      	ldr	r2, [r0, #12]
 801fe74:	68cb      	ldr	r3, [r1, #12]
 801fe76:	429a      	cmp	r2, r3
 801fe78:	d177      	bne.n	801ff6a <ai_platform_network_process+0x29e>
 801fe7a:	6882      	ldr	r2, [r0, #8]
 801fe7c:	688b      	ldr	r3, [r1, #8]
 801fe7e:	429a      	cmp	r2, r3
 801fe80:	d173      	bne.n	801ff6a <ai_platform_network_process+0x29e>
 801fe82:	6842      	ldr	r2, [r0, #4]
 801fe84:	684b      	ldr	r3, [r1, #4]
 801fe86:	429a      	cmp	r2, r3
 801fe88:	d16f      	bne.n	801ff6a <ai_platform_network_process+0x29e>
 801fe8a:	69a3      	ldr	r3, [r4, #24]
 801fe8c:	e9d3 0100 	ldrd	r0, r1, [r3]
 801fe90:	f011 fbd0 	bl	8031634 <ai_array_get_data_byte_size>
 801fe94:	9001      	str	r0, [sp, #4]
 801fe96:	4620      	mov	r0, r4
 801fe98:	f011 fbe4 	bl	8031664 <get_tensor_byte_size>
 801fe9c:	9b01      	ldr	r3, [sp, #4]
 801fe9e:	4283      	cmp	r3, r0
 801fea0:	d363      	bcc.n	801ff6a <ai_platform_network_process+0x29e>
 801fea2:	69a3      	ldr	r3, [r4, #24]
 801fea4:	6818      	ldr	r0, [r3, #0]
 801fea6:	f011 fb37 	bl	8031518 <ai_array_to_buffer_fmt>
 801feaa:	682b      	ldr	r3, [r5, #0]
 801feac:	4043      	eors	r3, r0
 801feae:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 801feb2:	f040 8119 	bne.w	80200e8 <ai_platform_network_process+0x41c>
 801feb6:	686b      	ldr	r3, [r5, #4]
 801feb8:	2b00      	cmp	r3, #0
 801feba:	f000 810e 	beq.w	80200da <ai_platform_network_process+0x40e>
 801febe:	69ab      	ldr	r3, [r5, #24]
 801fec0:	681b      	ldr	r3, [r3, #0]
 801fec2:	2b00      	cmp	r3, #0
 801fec4:	f000 8117 	beq.w	80200f6 <ai_platform_network_process+0x42a>
 801fec8:	459b      	cmp	fp, r3
 801feca:	4620      	mov	r0, r4
 801fecc:	bf38      	it	cc
 801fece:	469b      	movcc	fp, r3
 801fed0:	f011 fbc8 	bl	8031664 <get_tensor_byte_size>
 801fed4:	f8c8 0008 	str.w	r0, [r8, #8]
 801fed8:	69aa      	ldr	r2, [r5, #24]
 801feda:	6812      	ldr	r2, [r2, #0]
 801fedc:	4603      	mov	r3, r0
 801fede:	fb02 f303 	mul.w	r3, r2, r3
 801fee2:	f8c8 300c 	str.w	r3, [r8, #12]
 801fee6:	6869      	ldr	r1, [r5, #4]
 801fee8:	f8c8 1004 	str.w	r1, [r8, #4]
 801feec:	0132      	lsls	r2, r6, #4
 801feee:	440b      	add	r3, r1
 801fef0:	f84a 3002 	str.w	r3, [sl, r2]
 801fef4:	69a0      	ldr	r0, [r4, #24]
 801fef6:	6803      	ldr	r3, [r0, #0]
 801fef8:	009b      	lsls	r3, r3, #2
 801fefa:	f106 0601 	add.w	r6, r6, #1
 801fefe:	f105 051c 	add.w	r5, r5, #28
 801ff02:	d439      	bmi.n	801ff78 <ai_platform_network_process+0x2ac>
 801ff04:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801ff08:	1a9b      	subs	r3, r3, r2
 801ff0a:	4419      	add	r1, r3
 801ff0c:	6081      	str	r1, [r0, #8]
 801ff0e:	69a3      	ldr	r3, [r4, #24]
 801ff10:	f8d8 2004 	ldr.w	r2, [r8, #4]
 801ff14:	60da      	str	r2, [r3, #12]
 801ff16:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801ff1a:	429e      	cmp	r6, r3
 801ff1c:	d389      	bcc.n	801fe32 <ai_platform_network_process+0x166>
 801ff1e:	e030      	b.n	801ff82 <ai_platform_network_process+0x2b6>
 801ff20:	693a      	ldr	r2, [r7, #16]
 801ff22:	61bb      	str	r3, [r7, #24]
 801ff24:	f002 0203 	and.w	r2, r2, #3
 801ff28:	2a03      	cmp	r2, #3
 801ff2a:	d10f      	bne.n	801ff4c <ai_platform_network_process+0x280>
 801ff2c:	2217      	movs	r2, #23
 801ff2e:	2112      	movs	r1, #18
 801ff30:	f107 000c 	add.w	r0, r7, #12
 801ff34:	f000 f8ee 	bl	8020114 <core_set_error>
 801ff38:	2000      	movs	r0, #0
 801ff3a:	b005      	add	sp, #20
 801ff3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ff40:	f8b9 3000 	ldrh.w	r3, [r9]
 801ff44:	429e      	cmp	r6, r3
 801ff46:	f4ff aeea 	bcc.w	801fd1e <ai_platform_network_process+0x52>
 801ff4a:	e75f      	b.n	801fe0c <ai_platform_network_process+0x140>
 801ff4c:	2230      	movs	r2, #48	@ 0x30
 801ff4e:	2111      	movs	r1, #17
 801ff50:	f107 000c 	add.w	r0, r7, #12
 801ff54:	f000 f8de 	bl	8020114 <core_set_error>
 801ff58:	e7ee      	b.n	801ff38 <ai_platform_network_process+0x26c>
 801ff5a:	9f02      	ldr	r7, [sp, #8]
 801ff5c:	2218      	movs	r2, #24
 801ff5e:	2112      	movs	r1, #18
 801ff60:	f107 000c 	add.w	r0, r7, #12
 801ff64:	f000 f8d6 	bl	8020114 <core_set_error>
 801ff68:	e7e6      	b.n	801ff38 <ai_platform_network_process+0x26c>
 801ff6a:	2218      	movs	r2, #24
 801ff6c:	2113      	movs	r1, #19
 801ff6e:	f107 000c 	add.w	r0, r7, #12
 801ff72:	f000 f8cf 	bl	8020114 <core_set_error>
 801ff76:	e7df      	b.n	801ff38 <ai_platform_network_process+0x26c>
 801ff78:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801ff7c:	429e      	cmp	r6, r3
 801ff7e:	f4ff af58 	bcc.w	801fe32 <ai_platform_network_process+0x166>
 801ff82:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801ff84:	fa1f fb8b 	uxth.w	fp, fp
 801ff88:	f8a7 b018 	strh.w	fp, [r7, #24]
 801ff8c:	2b00      	cmp	r3, #0
 801ff8e:	f000 808c 	beq.w	80200aa <ai_platform_network_process+0x3de>
 801ff92:	2b01      	cmp	r3, #1
 801ff94:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 801ff96:	f000 808b 	beq.w	80200b0 <ai_platform_network_process+0x3e4>
 801ff9a:	f106 080c 	add.w	r8, r6, #12
 801ff9e:	8b78      	ldrh	r0, [r7, #26]
 801ffa0:	4583      	cmp	fp, r0
 801ffa2:	d9ca      	bls.n	801ff3a <ai_platform_network_process+0x26e>
 801ffa4:	4645      	mov	r5, r8
 801ffa6:	46bb      	mov	fp, r7
 801ffa8:	f04f 0800 	mov.w	r8, #0
 801ffac:	b9ae      	cbnz	r6, 801ffda <ai_platform_network_process+0x30e>
 801ffae:	e02d      	b.n	802000c <ai_platform_network_process+0x340>
 801ffb0:	a1c00100 	.word	0xa1c00100
 801ffb4:	68df      	ldr	r7, [r3, #12]
 801ffb6:	1bc9      	subs	r1, r1, r7
 801ffb8:	4408      	add	r0, r1
 801ffba:	6098      	str	r0, [r3, #8]
 801ffbc:	6993      	ldr	r3, [r2, #24]
 801ffbe:	6862      	ldr	r2, [r4, #4]
 801ffc0:	60da      	str	r2, [r3, #12]
 801ffc2:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 801ffc6:	f859 200a 	ldr.w	r2, [r9, sl]
 801ffca:	440b      	add	r3, r1
 801ffcc:	4293      	cmp	r3, r2
 801ffce:	bf24      	itt	cs
 801ffd0:	68e3      	ldrcs	r3, [r4, #12]
 801ffd2:	1ad3      	subcs	r3, r2, r3
 801ffd4:	6063      	str	r3, [r4, #4]
 801ffd6:	f108 0801 	add.w	r8, r8, #1
 801ffda:	8833      	ldrh	r3, [r6, #0]
 801ffdc:	4543      	cmp	r3, r8
 801ffde:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 801ffe2:	d913      	bls.n	802000c <ai_platform_network_process+0x340>
 801ffe4:	6873      	ldr	r3, [r6, #4]
 801ffe6:	b18b      	cbz	r3, 802000c <ai_platform_network_process+0x340>
 801ffe8:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 801ffec:	b172      	cbz	r2, 802000c <ai_platform_network_process+0x340>
 801ffee:	68b1      	ldr	r1, [r6, #8]
 801fff0:	6993      	ldr	r3, [r2, #24]
 801fff2:	f8d1 9000 	ldr.w	r9, [r1]
 801fff6:	681f      	ldr	r7, [r3, #0]
 801fff8:	6899      	ldr	r1, [r3, #8]
 801fffa:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 801fffe:	00bf      	lsls	r7, r7, #2
 8020000:	6860      	ldr	r0, [r4, #4]
 8020002:	d5d7      	bpl.n	801ffb4 <ai_platform_network_process+0x2e8>
 8020004:	68a2      	ldr	r2, [r4, #8]
 8020006:	f002 ffc7 	bl	8022f98 <st_int8_copy>
 802000a:	e7da      	b.n	801ffc2 <ai_platform_network_process+0x2f6>
 802000c:	4658      	mov	r0, fp
 802000e:	f000 f8e5 	bl	80201dc <ai_layers_forward_all>
 8020012:	2400      	movs	r4, #0
 8020014:	b9b5      	cbnz	r5, 8020044 <ai_platform_network_process+0x378>
 8020016:	e03b      	b.n	8020090 <ai_platform_network_process+0x3c4>
 8020018:	f859 300a 	ldr.w	r3, [r9, sl]
 802001c:	eb01 020c 	add.w	r2, r1, ip
 8020020:	429a      	cmp	r2, r3
 8020022:	bf24      	itt	cs
 8020024:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8020028:	1a9a      	subcs	r2, r3, r2
 802002a:	f8c8 2004 	str.w	r2, [r8, #4]
 802002e:	6981      	ldr	r1, [r0, #24]
 8020030:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 8020034:	1bdb      	subs	r3, r3, r7
 8020036:	441a      	add	r2, r3
 8020038:	608a      	str	r2, [r1, #8]
 802003a:	6983      	ldr	r3, [r0, #24]
 802003c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8020040:	60da      	str	r2, [r3, #12]
 8020042:	3401      	adds	r4, #1
 8020044:	882b      	ldrh	r3, [r5, #0]
 8020046:	42a3      	cmp	r3, r4
 8020048:	d922      	bls.n	8020090 <ai_platform_network_process+0x3c4>
 802004a:	686b      	ldr	r3, [r5, #4]
 802004c:	b303      	cbz	r3, 8020090 <ai_platform_network_process+0x3c4>
 802004e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8020052:	b1e8      	cbz	r0, 8020090 <ai_platform_network_process+0x3c4>
 8020054:	68ab      	ldr	r3, [r5, #8]
 8020056:	6982      	ldr	r2, [r0, #24]
 8020058:	f8d3 9000 	ldr.w	r9, [r3]
 802005c:	6813      	ldr	r3, [r2, #0]
 802005e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8020062:	009b      	lsls	r3, r3, #2
 8020064:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 8020068:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 802006c:	d5d4      	bpl.n	8020018 <ai_platform_network_process+0x34c>
 802006e:	6890      	ldr	r0, [r2, #8]
 8020070:	4662      	mov	r2, ip
 8020072:	f002 ff91 	bl	8022f98 <st_int8_copy>
 8020076:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 802007a:	f859 200a 	ldr.w	r2, [r9, sl]
 802007e:	440b      	add	r3, r1
 8020080:	4293      	cmp	r3, r2
 8020082:	bf24      	itt	cs
 8020084:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 8020088:	1ad3      	subcs	r3, r2, r3
 802008a:	f8c8 3004 	str.w	r3, [r8, #4]
 802008e:	e7d8      	b.n	8020042 <ai_platform_network_process+0x376>
 8020090:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8020094:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8020098:	3001      	adds	r0, #1
 802009a:	b280      	uxth	r0, r0
 802009c:	4283      	cmp	r3, r0
 802009e:	f8ab 001a 	strh.w	r0, [fp, #26]
 80200a2:	d881      	bhi.n	801ffa8 <ai_platform_network_process+0x2dc>
 80200a4:	b005      	add	sp, #20
 80200a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80200aa:	461e      	mov	r6, r3
 80200ac:	4698      	mov	r8, r3
 80200ae:	e776      	b.n	801ff9e <ai_platform_network_process+0x2d2>
 80200b0:	f04f 0800 	mov.w	r8, #0
 80200b4:	e773      	b.n	801ff9e <ai_platform_network_process+0x2d2>
 80200b6:	9f02      	ldr	r7, [sp, #8]
 80200b8:	e738      	b.n	801ff2c <ai_platform_network_process+0x260>
 80200ba:	9f02      	ldr	r7, [sp, #8]
 80200bc:	2221      	movs	r2, #33	@ 0x21
 80200be:	2112      	movs	r1, #18
 80200c0:	f107 000c 	add.w	r0, r7, #12
 80200c4:	f000 f826 	bl	8020114 <core_set_error>
 80200c8:	e736      	b.n	801ff38 <ai_platform_network_process+0x26c>
 80200ca:	9f02      	ldr	r7, [sp, #8]
 80200cc:	2219      	movs	r2, #25
 80200ce:	2112      	movs	r1, #18
 80200d0:	f107 000c 	add.w	r0, r7, #12
 80200d4:	f000 f81e 	bl	8020114 <core_set_error>
 80200d8:	e72e      	b.n	801ff38 <ai_platform_network_process+0x26c>
 80200da:	2217      	movs	r2, #23
 80200dc:	2113      	movs	r1, #19
 80200de:	f107 000c 	add.w	r0, r7, #12
 80200e2:	f000 f817 	bl	8020114 <core_set_error>
 80200e6:	e727      	b.n	801ff38 <ai_platform_network_process+0x26c>
 80200e8:	2219      	movs	r2, #25
 80200ea:	2113      	movs	r1, #19
 80200ec:	f107 000c 	add.w	r0, r7, #12
 80200f0:	f000 f810 	bl	8020114 <core_set_error>
 80200f4:	e720      	b.n	801ff38 <ai_platform_network_process+0x26c>
 80200f6:	2221      	movs	r2, #33	@ 0x21
 80200f8:	2113      	movs	r1, #19
 80200fa:	f107 000c 	add.w	r0, r7, #12
 80200fe:	f000 f809 	bl	8020114 <core_set_error>
 8020102:	e719      	b.n	801ff38 <ai_platform_network_process+0x26c>

08020104 <core_init>:
 8020104:	2001      	movs	r0, #1
 8020106:	4770      	bx	lr

08020108 <core_get_error>:
 8020108:	4603      	mov	r3, r0
 802010a:	2200      	movs	r2, #0
 802010c:	6800      	ldr	r0, [r0, #0]
 802010e:	601a      	str	r2, [r3, #0]
 8020110:	4770      	bx	lr
 8020112:	bf00      	nop

08020114 <core_set_error>:
 8020114:	4603      	mov	r3, r0
 8020116:	7800      	ldrb	r0, [r0, #0]
 8020118:	b108      	cbz	r0, 802011e <core_set_error+0xa>
 802011a:	2000      	movs	r0, #0
 802011c:	4770      	bx	lr
 802011e:	7019      	strb	r1, [r3, #0]
 8020120:	6819      	ldr	r1, [r3, #0]
 8020122:	f362 211f 	bfi	r1, r2, #8, #24
 8020126:	2001      	movs	r0, #1
 8020128:	6019      	str	r1, [r3, #0]
 802012a:	4770      	bx	lr

0802012c <ai_check_custom_types>:
 802012c:	b082      	sub	sp, #8
 802012e:	4b13      	ldr	r3, [pc, #76]	@ (802017c <ai_check_custom_types+0x50>)
 8020130:	9301      	str	r3, [sp, #4]
 8020132:	b118      	cbz	r0, 802013c <ai_check_custom_types+0x10>
 8020134:	7803      	ldrb	r3, [r0, #0]
 8020136:	2b03      	cmp	r3, #3
 8020138:	d002      	beq.n	8020140 <ai_check_custom_types+0x14>
 802013a:	2000      	movs	r0, #0
 802013c:	b002      	add	sp, #8
 802013e:	4770      	bx	lr
 8020140:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8020144:	4293      	cmp	r3, r2
 8020146:	d004      	beq.n	8020152 <ai_check_custom_types+0x26>
 8020148:	2001      	movs	r0, #1
 802014a:	f080 0001 	eor.w	r0, r0, #1
 802014e:	b002      	add	sp, #8
 8020150:	4770      	bx	lr
 8020152:	7842      	ldrb	r2, [r0, #1]
 8020154:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8020158:	429a      	cmp	r2, r3
 802015a:	f100 0001 	add.w	r0, r0, #1
 802015e:	d1f3      	bne.n	8020148 <ai_check_custom_types+0x1c>
 8020160:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8020164:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8020168:	429a      	cmp	r2, r3
 802016a:	d1ed      	bne.n	8020148 <ai_check_custom_types+0x1c>
 802016c:	7842      	ldrb	r2, [r0, #1]
 802016e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8020172:	429a      	cmp	r2, r3
 8020174:	d1e8      	bne.n	8020148 <ai_check_custom_types+0x1c>
 8020176:	2000      	movs	r0, #0
 8020178:	e7e7      	b.n	802014a <ai_check_custom_types+0x1e>
 802017a:	bf00      	nop
 802017c:	84048403 	.word	0x84048403

08020180 <ai_layers_init_all>:
 8020180:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8020182:	4601      	mov	r1, r0
 8020184:	b153      	cbz	r3, 802019c <ai_layers_init_all+0x1c>
 8020186:	2000      	movs	r0, #0
 8020188:	461a      	mov	r2, r3
 802018a:	60d9      	str	r1, [r3, #12]
 802018c:	691b      	ldr	r3, [r3, #16]
 802018e:	4293      	cmp	r3, r2
 8020190:	f100 0001 	add.w	r0, r0, #1
 8020194:	d003      	beq.n	802019e <ai_layers_init_all+0x1e>
 8020196:	2b00      	cmp	r3, #0
 8020198:	d1f6      	bne.n	8020188 <ai_layers_init_all+0x8>
 802019a:	4770      	bx	lr
 802019c:	4618      	mov	r0, r3
 802019e:	4770      	bx	lr

080201a0 <ai_layers_post_init_all>:
 80201a0:	b538      	push	{r3, r4, r5, lr}
 80201a2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 80201a4:	b1b4      	cbz	r4, 80201d4 <ai_layers_post_init_all+0x34>
 80201a6:	6863      	ldr	r3, [r4, #4]
 80201a8:	07db      	lsls	r3, r3, #31
 80201aa:	f04f 0500 	mov.w	r5, #0
 80201ae:	d504      	bpl.n	80201ba <ai_layers_post_init_all+0x1a>
 80201b0:	6a23      	ldr	r3, [r4, #32]
 80201b2:	4620      	mov	r0, r4
 80201b4:	b10b      	cbz	r3, 80201ba <ai_layers_post_init_all+0x1a>
 80201b6:	4798      	blx	r3
 80201b8:	3501      	adds	r5, #1
 80201ba:	6923      	ldr	r3, [r4, #16]
 80201bc:	42a3      	cmp	r3, r4
 80201be:	d007      	beq.n	80201d0 <ai_layers_post_init_all+0x30>
 80201c0:	b133      	cbz	r3, 80201d0 <ai_layers_post_init_all+0x30>
 80201c2:	461c      	mov	r4, r3
 80201c4:	6863      	ldr	r3, [r4, #4]
 80201c6:	07db      	lsls	r3, r3, #31
 80201c8:	d4f2      	bmi.n	80201b0 <ai_layers_post_init_all+0x10>
 80201ca:	6923      	ldr	r3, [r4, #16]
 80201cc:	42a3      	cmp	r3, r4
 80201ce:	d1f7      	bne.n	80201c0 <ai_layers_post_init_all+0x20>
 80201d0:	4628      	mov	r0, r5
 80201d2:	bd38      	pop	{r3, r4, r5, pc}
 80201d4:	4625      	mov	r5, r4
 80201d6:	4628      	mov	r0, r5
 80201d8:	bd38      	pop	{r3, r4, r5, pc}
 80201da:	bf00      	nop

080201dc <ai_layers_forward_all>:
 80201dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80201e0:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 80201e4:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 80201e6:	63c5      	str	r5, [r0, #60]	@ 0x3c
 80201e8:	4604      	mov	r4, r0
 80201ea:	f1b8 0f00 	cmp.w	r8, #0
 80201ee:	d02a      	beq.n	8020246 <ai_layers_forward_all+0x6a>
 80201f0:	b32d      	cbz	r5, 802023e <ai_layers_forward_all+0x62>
 80201f2:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 80201f4:	4629      	mov	r1, r5
 80201f6:	2001      	movs	r0, #1
 80201f8:	47c0      	blx	r8
 80201fa:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 80201fc:	b1fe      	cbz	r6, 802023e <ai_layers_forward_all+0x62>
 80201fe:	2700      	movs	r7, #0
 8020200:	4631      	mov	r1, r6
 8020202:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8020204:	2002      	movs	r0, #2
 8020206:	47c0      	blx	r8
 8020208:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 802020a:	4628      	mov	r0, r5
 802020c:	696b      	ldr	r3, [r5, #20]
 802020e:	4798      	blx	r3
 8020210:	692e      	ldr	r6, [r5, #16]
 8020212:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8020214:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8020216:	42b5      	cmp	r5, r6
 8020218:	f04f 0003 	mov.w	r0, #3
 802021c:	d007      	beq.n	802022e <ai_layers_forward_all+0x52>
 802021e:	47c0      	blx	r8
 8020220:	3701      	adds	r7, #1
 8020222:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8020224:	2e00      	cmp	r6, #0
 8020226:	d1eb      	bne.n	8020200 <ai_layers_forward_all+0x24>
 8020228:	4638      	mov	r0, r7
 802022a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802022e:	2003      	movs	r0, #3
 8020230:	47c0      	blx	r8
 8020232:	2300      	movs	r3, #0
 8020234:	3701      	adds	r7, #1
 8020236:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8020238:	4638      	mov	r0, r7
 802023a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802023e:	2700      	movs	r7, #0
 8020240:	4638      	mov	r0, r7
 8020242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020246:	2d00      	cmp	r5, #0
 8020248:	d0f9      	beq.n	802023e <ai_layers_forward_all+0x62>
 802024a:	4647      	mov	r7, r8
 802024c:	696b      	ldr	r3, [r5, #20]
 802024e:	4628      	mov	r0, r5
 8020250:	4798      	blx	r3
 8020252:	462b      	mov	r3, r5
 8020254:	692d      	ldr	r5, [r5, #16]
 8020256:	429d      	cmp	r5, r3
 8020258:	d004      	beq.n	8020264 <ai_layers_forward_all+0x88>
 802025a:	63e5      	str	r5, [r4, #60]	@ 0x3c
 802025c:	3701      	adds	r7, #1
 802025e:	2d00      	cmp	r5, #0
 8020260:	d1f4      	bne.n	802024c <ai_layers_forward_all+0x70>
 8020262:	e7e1      	b.n	8020228 <ai_layers_forward_all+0x4c>
 8020264:	2300      	movs	r3, #0
 8020266:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8020268:	3701      	adds	r7, #1
 802026a:	e7dd      	b.n	8020228 <ai_layers_forward_all+0x4c>

0802026c <forward_conv2d_deep_3x3_sssa8_ch>:
 802026c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020270:	ed2d 8b02 	vpush	{d8}
 8020274:	6983      	ldr	r3, [r0, #24]
 8020276:	881c      	ldrh	r4, [r3, #0]
 8020278:	b097      	sub	sp, #92	@ 0x5c
 802027a:	b90c      	cbnz	r4, 8020280 <forward_conv2d_deep_3x3_sssa8_ch+0x14>
 802027c:	6863      	ldr	r3, [r4, #4]
 802027e:	deff      	udf	#255	@ 0xff
 8020280:	685d      	ldr	r5, [r3, #4]
 8020282:	686a      	ldr	r2, [r5, #4]
 8020284:	b102      	cbz	r2, 8020288 <forward_conv2d_deep_3x3_sssa8_ch+0x1c>
 8020286:	6812      	ldr	r2, [r2, #0]
 8020288:	2c01      	cmp	r4, #1
 802028a:	f000 8098 	beq.w	80203be <forward_conv2d_deep_3x3_sssa8_ch+0x152>
 802028e:	692b      	ldr	r3, [r5, #16]
 8020290:	b103      	cbz	r3, 8020294 <forward_conv2d_deep_3x3_sssa8_ch+0x28>
 8020292:	681b      	ldr	r3, [r3, #0]
 8020294:	2c02      	cmp	r4, #2
 8020296:	f000 8092 	beq.w	80203be <forward_conv2d_deep_3x3_sssa8_ch+0x152>
 802029a:	69ee      	ldr	r6, [r5, #28]
 802029c:	2e00      	cmp	r6, #0
 802029e:	f000 809b 	beq.w	80203d8 <forward_conv2d_deep_3x3_sssa8_ch+0x16c>
 80202a2:	8b2f      	ldrh	r7, [r5, #24]
 80202a4:	6831      	ldr	r1, [r6, #0]
 80202a6:	2f01      	cmp	r7, #1
 80202a8:	f240 8098 	bls.w	80203dc <forward_conv2d_deep_3x3_sssa8_ch+0x170>
 80202ac:	6876      	ldr	r6, [r6, #4]
 80202ae:	2c03      	cmp	r4, #3
 80202b0:	f000 8085 	beq.w	80203be <forward_conv2d_deep_3x3_sssa8_ch+0x152>
 80202b4:	6aac      	ldr	r4, [r5, #40]	@ 0x28
 80202b6:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 80202b8:	2c00      	cmp	r4, #0
 80202ba:	f000 8091 	beq.w	80203e0 <forward_conv2d_deep_3x3_sssa8_ch+0x174>
 80202be:	b105      	cbz	r5, 80202c2 <forward_conv2d_deep_3x3_sssa8_ch+0x56>
 80202c0:	6863      	ldr	r3, [r4, #4]
 80202c2:	6825      	ldr	r5, [r4, #0]
 80202c4:	69b4      	ldr	r4, [r6, #24]
 80202c6:	68de      	ldr	r6, [r3, #12]
 80202c8:	68a4      	ldr	r4, [r4, #8]
 80202ca:	9414      	str	r4, [sp, #80]	@ 0x50
 80202cc:	68d4      	ldr	r4, [r2, #12]
 80202ce:	f8d5 c018 	ldr.w	ip, [r5, #24]
 80202d2:	88a7      	ldrh	r7, [r4, #4]
 80202d4:	970f      	str	r7, [sp, #60]	@ 0x3c
 80202d6:	88b7      	ldrh	r7, [r6, #4]
 80202d8:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80202dc:	9710      	str	r7, [sp, #64]	@ 0x40
 80202de:	6815      	ldr	r5, [r2, #0]
 80202e0:	68f7      	ldr	r7, [r6, #12]
 80202e2:	68e6      	ldr	r6, [r4, #12]
 80202e4:	68a4      	ldr	r4, [r4, #8]
 80202e6:	9413      	str	r4, [sp, #76]	@ 0x4c
 80202e8:	f8dc 4008 	ldr.w	r4, [ip, #8]
 80202ec:	9612      	str	r6, [sp, #72]	@ 0x48
 80202ee:	9415      	str	r4, [sp, #84]	@ 0x54
 80202f0:	680e      	ldr	r6, [r1, #0]
 80202f2:	681c      	ldr	r4, [r3, #0]
 80202f4:	9711      	str	r7, [sp, #68]	@ 0x44
 80202f6:	2d00      	cmp	r5, #0
 80202f8:	d067      	beq.n	80203ca <forward_conv2d_deep_3x3_sssa8_ch+0x15e>
 80202fa:	686f      	ldr	r7, [r5, #4]
 80202fc:	2f00      	cmp	r7, #0
 80202fe:	d064      	beq.n	80203ca <forward_conv2d_deep_3x3_sssa8_ch+0x15e>
 8020300:	f8b5 e002 	ldrh.w	lr, [r5, #2]
 8020304:	f1be 0f00 	cmp.w	lr, #0
 8020308:	d05f      	beq.n	80203ca <forward_conv2d_deep_3x3_sssa8_ch+0x15e>
 802030a:	683f      	ldr	r7, [r7, #0]
 802030c:	edd7 8a00 	vldr	s17, [r7]
 8020310:	2c00      	cmp	r4, #0
 8020312:	d057      	beq.n	80203c4 <forward_conv2d_deep_3x3_sssa8_ch+0x158>
 8020314:	6867      	ldr	r7, [r4, #4]
 8020316:	2f00      	cmp	r7, #0
 8020318:	d054      	beq.n	80203c4 <forward_conv2d_deep_3x3_sssa8_ch+0x158>
 802031a:	f8b4 e002 	ldrh.w	lr, [r4, #2]
 802031e:	f1be 0f00 	cmp.w	lr, #0
 8020322:	d04f      	beq.n	80203c4 <forward_conv2d_deep_3x3_sssa8_ch+0x158>
 8020324:	683f      	ldr	r7, [r7, #0]
 8020326:	ed97 8a00 	vldr	s16, [r7]
 802032a:	699b      	ldr	r3, [r3, #24]
 802032c:	6997      	ldr	r7, [r2, #24]
 802032e:	6989      	ldr	r1, [r1, #24]
 8020330:	f890 9041 	ldrb.w	r9, [r0, #65]	@ 0x41
 8020334:	f8d3 a008 	ldr.w	sl, [r3, #8]
 8020338:	68bf      	ldr	r7, [r7, #8]
 802033a:	f8d1 8008 	ldr.w	r8, [r1, #8]
 802033e:	b116      	cbz	r6, 8020346 <forward_conv2d_deep_3x3_sssa8_ch+0xda>
 8020340:	6876      	ldr	r6, [r6, #4]
 8020342:	b106      	cbz	r6, 8020346 <forward_conv2d_deep_3x3_sssa8_ch+0xda>
 8020344:	6836      	ldr	r6, [r6, #0]
 8020346:	b13d      	cbz	r5, 8020358 <forward_conv2d_deep_3x3_sssa8_ch+0xec>
 8020348:	6869      	ldr	r1, [r5, #4]
 802034a:	2900      	cmp	r1, #0
 802034c:	d040      	beq.n	80203d0 <forward_conv2d_deep_3x3_sssa8_ch+0x164>
 802034e:	886d      	ldrh	r5, [r5, #2]
 8020350:	b115      	cbz	r5, 8020358 <forward_conv2d_deep_3x3_sssa8_ch+0xec>
 8020352:	6849      	ldr	r1, [r1, #4]
 8020354:	f991 5000 	ldrsb.w	r5, [r1]
 8020358:	b13c      	cbz	r4, 802036a <forward_conv2d_deep_3x3_sssa8_ch+0xfe>
 802035a:	6861      	ldr	r1, [r4, #4]
 802035c:	2900      	cmp	r1, #0
 802035e:	d039      	beq.n	80203d4 <forward_conv2d_deep_3x3_sssa8_ch+0x168>
 8020360:	8864      	ldrh	r4, [r4, #2]
 8020362:	b114      	cbz	r4, 802036a <forward_conv2d_deep_3x3_sssa8_ch+0xfe>
 8020364:	6849      	ldr	r1, [r1, #4]
 8020366:	f991 4000 	ldrsb.w	r4, [r1]
 802036a:	e9dc 0100 	ldrd	r0, r1, [ip]
 802036e:	f011 f943 	bl	80315f8 <ai_array_get_byte_size>
 8020372:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020374:	f8bd 2048 	ldrh.w	r2, [sp, #72]	@ 0x48
 8020378:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 802037c:	9503      	str	r5, [sp, #12]
 802037e:	e9cd 030b 	strd	r0, r3, [sp, #44]	@ 0x2c
 8020382:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8020384:	9302      	str	r3, [sp, #8]
 8020386:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020388:	e9cd 8300 	strd	r8, r3, [sp]
 802038c:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
 8020390:	9309      	str	r3, [sp, #36]	@ 0x24
 8020392:	e9cd 4604 	strd	r4, r6, [sp, #16]
 8020396:	fa1f f38b 	uxth.w	r3, fp
 802039a:	2401      	movs	r4, #1
 802039c:	9308      	str	r3, [sp, #32]
 802039e:	e9cd 9a06 	strd	r9, sl, [sp, #24]
 80203a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80203a4:	940a      	str	r4, [sp, #40]	@ 0x28
 80203a6:	eef0 0a48 	vmov.f32	s1, s16
 80203aa:	eeb0 0a68 	vmov.f32	s0, s17
 80203ae:	4638      	mov	r0, r7
 80203b0:	f000 fede 	bl	8021170 <forward_lite_conv2d_deep_3x3_sssa8_ch>
 80203b4:	b017      	add	sp, #92	@ 0x5c
 80203b6:	ecbd 8b02 	vpop	{d8}
 80203ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80203be:	2300      	movs	r3, #0
 80203c0:	685b      	ldr	r3, [r3, #4]
 80203c2:	deff      	udf	#255	@ 0xff
 80203c4:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 80203c8:	e7af      	b.n	802032a <forward_conv2d_deep_3x3_sssa8_ch+0xbe>
 80203ca:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 80203ce:	e79f      	b.n	8020310 <forward_conv2d_deep_3x3_sssa8_ch+0xa4>
 80203d0:	460d      	mov	r5, r1
 80203d2:	e7c1      	b.n	8020358 <forward_conv2d_deep_3x3_sssa8_ch+0xec>
 80203d4:	460c      	mov	r4, r1
 80203d6:	e7c8      	b.n	802036a <forward_conv2d_deep_3x3_sssa8_ch+0xfe>
 80203d8:	4631      	mov	r1, r6
 80203da:	e768      	b.n	80202ae <forward_conv2d_deep_3x3_sssa8_ch+0x42>
 80203dc:	2600      	movs	r6, #0
 80203de:	e766      	b.n	80202ae <forward_conv2d_deep_3x3_sssa8_ch+0x42>
 80203e0:	b90d      	cbnz	r5, 80203e6 <forward_conv2d_deep_3x3_sssa8_ch+0x17a>
 80203e2:	69ab      	ldr	r3, [r5, #24]
 80203e4:	deff      	udf	#255	@ 0xff
 80203e6:	68e3      	ldr	r3, [r4, #12]
 80203e8:	deff      	udf	#255	@ 0xff
 80203ea:	bf00      	nop

080203ec <forward_conv2d_sssa8_ch>:
 80203ec:	6983      	ldr	r3, [r0, #24]
 80203ee:	8819      	ldrh	r1, [r3, #0]
 80203f0:	b909      	cbnz	r1, 80203f6 <forward_conv2d_sssa8_ch+0xa>
 80203f2:	684b      	ldr	r3, [r1, #4]
 80203f4:	deff      	udf	#255	@ 0xff
 80203f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80203fa:	ed2d 8b02 	vpush	{d8}
 80203fe:	685c      	ldr	r4, [r3, #4]
 8020400:	6862      	ldr	r2, [r4, #4]
 8020402:	b0a3      	sub	sp, #140	@ 0x8c
 8020404:	b102      	cbz	r2, 8020408 <forward_conv2d_sssa8_ch+0x1c>
 8020406:	6812      	ldr	r2, [r2, #0]
 8020408:	2901      	cmp	r1, #1
 802040a:	f000 80c5 	beq.w	8020598 <forward_conv2d_sssa8_ch+0x1ac>
 802040e:	6923      	ldr	r3, [r4, #16]
 8020410:	b103      	cbz	r3, 8020414 <forward_conv2d_sssa8_ch+0x28>
 8020412:	681b      	ldr	r3, [r3, #0]
 8020414:	2902      	cmp	r1, #2
 8020416:	f000 80b6 	beq.w	8020586 <forward_conv2d_sssa8_ch+0x19a>
 802041a:	69e5      	ldr	r5, [r4, #28]
 802041c:	2d00      	cmp	r5, #0
 802041e:	f000 80b9 	beq.w	8020594 <forward_conv2d_sssa8_ch+0x1a8>
 8020422:	8b26      	ldrh	r6, [r4, #24]
 8020424:	f8d5 8000 	ldr.w	r8, [r5]
 8020428:	2e01      	cmp	r6, #1
 802042a:	f240 80b8 	bls.w	802059e <forward_conv2d_sssa8_ch+0x1b2>
 802042e:	686d      	ldr	r5, [r5, #4]
 8020430:	2903      	cmp	r1, #3
 8020432:	f000 80b9 	beq.w	80205a8 <forward_conv2d_sssa8_ch+0x1bc>
 8020436:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8020438:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 802043a:	2900      	cmp	r1, #0
 802043c:	f000 80b1 	beq.w	80205a2 <forward_conv2d_sssa8_ch+0x1b6>
 8020440:	b104      	cbz	r4, 8020444 <forward_conv2d_sssa8_ch+0x58>
 8020442:	684b      	ldr	r3, [r1, #4]
 8020444:	680c      	ldr	r4, [r1, #0]
 8020446:	69a9      	ldr	r1, [r5, #24]
 8020448:	68d6      	ldr	r6, [r2, #12]
 802044a:	68df      	ldr	r7, [r3, #12]
 802044c:	6889      	ldr	r1, [r1, #8]
 802044e:	9120      	str	r1, [sp, #128]	@ 0x80
 8020450:	88b1      	ldrh	r1, [r6, #4]
 8020452:	9115      	str	r1, [sp, #84]	@ 0x54
 8020454:	88b9      	ldrh	r1, [r7, #4]
 8020456:	9116      	str	r1, [sp, #88]	@ 0x58
 8020458:	68f9      	ldr	r1, [r7, #12]
 802045a:	9117      	str	r1, [sp, #92]	@ 0x5c
 802045c:	68b9      	ldr	r1, [r7, #8]
 802045e:	9118      	str	r1, [sp, #96]	@ 0x60
 8020460:	e9d6 1b02 	ldrd	r1, fp, [r6, #8]
 8020464:	f8d4 c018 	ldr.w	ip, [r4, #24]
 8020468:	9119      	str	r1, [sp, #100]	@ 0x64
 802046a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 802046c:	8d01      	ldrh	r1, [r0, #40]	@ 0x28
 802046e:	911a      	str	r1, [sp, #104]	@ 0x68
 8020470:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8020472:	f8d8 e00c 	ldr.w	lr, [r8, #12]
 8020476:	911b      	str	r1, [sp, #108]	@ 0x6c
 8020478:	8821      	ldrh	r1, [r4, #0]
 802047a:	911c      	str	r1, [sp, #112]	@ 0x70
 802047c:	88a1      	ldrh	r1, [r4, #4]
 802047e:	911d      	str	r1, [sp, #116]	@ 0x74
 8020480:	f8de 1008 	ldr.w	r1, [lr, #8]
 8020484:	911e      	str	r1, [sp, #120]	@ 0x78
 8020486:	6815      	ldr	r5, [r2, #0]
 8020488:	f8de 1004 	ldr.w	r1, [lr, #4]
 802048c:	911f      	str	r1, [sp, #124]	@ 0x7c
 802048e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8020492:	681c      	ldr	r4, [r3, #0]
 8020494:	f8d8 6000 	ldr.w	r6, [r8]
 8020498:	9121      	str	r1, [sp, #132]	@ 0x84
 802049a:	2d00      	cmp	r5, #0
 802049c:	d070      	beq.n	8020580 <forward_conv2d_sssa8_ch+0x194>
 802049e:	6869      	ldr	r1, [r5, #4]
 80204a0:	2900      	cmp	r1, #0
 80204a2:	d06d      	beq.n	8020580 <forward_conv2d_sssa8_ch+0x194>
 80204a4:	886f      	ldrh	r7, [r5, #2]
 80204a6:	2f00      	cmp	r7, #0
 80204a8:	d06a      	beq.n	8020580 <forward_conv2d_sssa8_ch+0x194>
 80204aa:	6809      	ldr	r1, [r1, #0]
 80204ac:	edd1 8a00 	vldr	s17, [r1]
 80204b0:	2c00      	cmp	r4, #0
 80204b2:	d062      	beq.n	802057a <forward_conv2d_sssa8_ch+0x18e>
 80204b4:	6861      	ldr	r1, [r4, #4]
 80204b6:	2900      	cmp	r1, #0
 80204b8:	d05f      	beq.n	802057a <forward_conv2d_sssa8_ch+0x18e>
 80204ba:	8867      	ldrh	r7, [r4, #2]
 80204bc:	2f00      	cmp	r7, #0
 80204be:	d05c      	beq.n	802057a <forward_conv2d_sssa8_ch+0x18e>
 80204c0:	6809      	ldr	r1, [r1, #0]
 80204c2:	ed91 8a00 	vldr	s16, [r1]
 80204c6:	699f      	ldr	r7, [r3, #24]
 80204c8:	6991      	ldr	r1, [r2, #24]
 80204ca:	f8d8 3018 	ldr.w	r3, [r8, #24]
 80204ce:	f8d7 9008 	ldr.w	r9, [r7, #8]
 80204d2:	f890 a041 	ldrb.w	sl, [r0, #65]	@ 0x41
 80204d6:	f8d1 8008 	ldr.w	r8, [r1, #8]
 80204da:	689f      	ldr	r7, [r3, #8]
 80204dc:	b116      	cbz	r6, 80204e4 <forward_conv2d_sssa8_ch+0xf8>
 80204de:	6876      	ldr	r6, [r6, #4]
 80204e0:	b106      	cbz	r6, 80204e4 <forward_conv2d_sssa8_ch+0xf8>
 80204e2:	6836      	ldr	r6, [r6, #0]
 80204e4:	b13d      	cbz	r5, 80204f6 <forward_conv2d_sssa8_ch+0x10a>
 80204e6:	6869      	ldr	r1, [r5, #4]
 80204e8:	2900      	cmp	r1, #0
 80204ea:	d051      	beq.n	8020590 <forward_conv2d_sssa8_ch+0x1a4>
 80204ec:	886d      	ldrh	r5, [r5, #2]
 80204ee:	b115      	cbz	r5, 80204f6 <forward_conv2d_sssa8_ch+0x10a>
 80204f0:	6849      	ldr	r1, [r1, #4]
 80204f2:	f991 5000 	ldrsb.w	r5, [r1]
 80204f6:	b13c      	cbz	r4, 8020508 <forward_conv2d_sssa8_ch+0x11c>
 80204f8:	6861      	ldr	r1, [r4, #4]
 80204fa:	2900      	cmp	r1, #0
 80204fc:	d046      	beq.n	802058c <forward_conv2d_sssa8_ch+0x1a0>
 80204fe:	8864      	ldrh	r4, [r4, #2]
 8020500:	b114      	cbz	r4, 8020508 <forward_conv2d_sssa8_ch+0x11c>
 8020502:	6849      	ldr	r1, [r1, #4]
 8020504:	f991 4000 	ldrsb.w	r4, [r1]
 8020508:	e9dc 0100 	ldrd	r0, r1, [ip]
 802050c:	f011 f874 	bl	80315f8 <ai_array_get_byte_size>
 8020510:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8020512:	9308      	str	r3, [sp, #32]
 8020514:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8020516:	9307      	str	r3, [sp, #28]
 8020518:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802051a:	9306      	str	r3, [sp, #24]
 802051c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 802051e:	9305      	str	r3, [sp, #20]
 8020520:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8020522:	9304      	str	r3, [sp, #16]
 8020524:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8020526:	f8bd 1064 	ldrh.w	r1, [sp, #100]	@ 0x64
 802052a:	f8cd 9034 	str.w	r9, [sp, #52]	@ 0x34
 802052e:	e9cd 7300 	strd	r7, r3, [sp]
 8020532:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8020534:	f8bd 707c 	ldrh.w	r7, [sp, #124]	@ 0x7c
 8020538:	9702      	str	r7, [sp, #8]
 802053a:	e9cd 0311 	strd	r0, r3, [sp, #68]	@ 0x44
 802053e:	f8bd 3078 	ldrh.w	r3, [sp, #120]	@ 0x78
 8020542:	9303      	str	r3, [sp, #12]
 8020544:	e9cd 5409 	strd	r5, r4, [sp, #36]	@ 0x24
 8020548:	f8bd 305c 	ldrh.w	r3, [sp, #92]	@ 0x5c
 802054c:	f8bd 4060 	ldrh.w	r4, [sp, #96]	@ 0x60
 8020550:	930f      	str	r3, [sp, #60]	@ 0x3c
 8020552:	940e      	str	r4, [sp, #56]	@ 0x38
 8020554:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020556:	eef0 0a48 	vmov.f32	s1, s16
 802055a:	eeb0 0a68 	vmov.f32	s0, s17
 802055e:	fa1f f28b 	uxth.w	r2, fp
 8020562:	4640      	mov	r0, r8
 8020564:	2401      	movs	r4, #1
 8020566:	e9cd 6a0b 	strd	r6, sl, [sp, #44]	@ 0x2c
 802056a:	9410      	str	r4, [sp, #64]	@ 0x40
 802056c:	f000 fe9e 	bl	80212ac <forward_lite_conv2d_sssa8_ch>
 8020570:	b023      	add	sp, #140	@ 0x8c
 8020572:	ecbd 8b02 	vpop	{d8}
 8020576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802057a:	eeb7 8a00 	vmov.f32	s16, #112	@ 0x3f800000  1.0
 802057e:	e7a2      	b.n	80204c6 <forward_conv2d_sssa8_ch+0xda>
 8020580:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8020584:	e794      	b.n	80204b0 <forward_conv2d_sssa8_ch+0xc4>
 8020586:	2300      	movs	r3, #0
 8020588:	685b      	ldr	r3, [r3, #4]
 802058a:	deff      	udf	#255	@ 0xff
 802058c:	460c      	mov	r4, r1
 802058e:	e7bb      	b.n	8020508 <forward_conv2d_sssa8_ch+0x11c>
 8020590:	460d      	mov	r5, r1
 8020592:	e7b0      	b.n	80204f6 <forward_conv2d_sssa8_ch+0x10a>
 8020594:	46a8      	mov	r8, r5
 8020596:	e74b      	b.n	8020430 <forward_conv2d_sssa8_ch+0x44>
 8020598:	2300      	movs	r3, #0
 802059a:	685b      	ldr	r3, [r3, #4]
 802059c:	deff      	udf	#255	@ 0xff
 802059e:	2500      	movs	r5, #0
 80205a0:	e746      	b.n	8020430 <forward_conv2d_sssa8_ch+0x44>
 80205a2:	b924      	cbnz	r4, 80205ae <forward_conv2d_sssa8_ch+0x1c2>
 80205a4:	69a3      	ldr	r3, [r4, #24]
 80205a6:	deff      	udf	#255	@ 0xff
 80205a8:	2300      	movs	r3, #0
 80205aa:	685b      	ldr	r3, [r3, #4]
 80205ac:	deff      	udf	#255	@ 0xff
 80205ae:	68cb      	ldr	r3, [r1, #12]
 80205b0:	deff      	udf	#255	@ 0xff
 80205b2:	bf00      	nop

080205b4 <forward_dense_integer_SSSA>:
 80205b4:	6983      	ldr	r3, [r0, #24]
 80205b6:	881a      	ldrh	r2, [r3, #0]
 80205b8:	b90a      	cbnz	r2, 80205be <forward_dense_integer_SSSA+0xa>
 80205ba:	6853      	ldr	r3, [r2, #4]
 80205bc:	deff      	udf	#255	@ 0xff
 80205be:	6858      	ldr	r0, [r3, #4]
 80205c0:	6841      	ldr	r1, [r0, #4]
 80205c2:	b101      	cbz	r1, 80205c6 <forward_dense_integer_SSSA+0x12>
 80205c4:	6809      	ldr	r1, [r1, #0]
 80205c6:	2a01      	cmp	r2, #1
 80205c8:	f000 80d8 	beq.w	802077c <forward_dense_integer_SSSA+0x1c8>
 80205cc:	6903      	ldr	r3, [r0, #16]
 80205ce:	b103      	cbz	r3, 80205d2 <forward_dense_integer_SSSA+0x1e>
 80205d0:	681b      	ldr	r3, [r3, #0]
 80205d2:	2a02      	cmp	r2, #2
 80205d4:	f000 80cf 	beq.w	8020776 <forward_dense_integer_SSSA+0x1c2>
 80205d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80205dc:	69c4      	ldr	r4, [r0, #28]
 80205de:	b089      	sub	sp, #36	@ 0x24
 80205e0:	2c00      	cmp	r4, #0
 80205e2:	f000 8099 	beq.w	8020718 <forward_dense_integer_SSSA+0x164>
 80205e6:	8b05      	ldrh	r5, [r0, #24]
 80205e8:	6827      	ldr	r7, [r4, #0]
 80205ea:	2d01      	cmp	r5, #1
 80205ec:	f240 80b7 	bls.w	802075e <forward_dense_integer_SSSA+0x1aa>
 80205f0:	6864      	ldr	r4, [r4, #4]
 80205f2:	2a03      	cmp	r2, #3
 80205f4:	f000 80c5 	beq.w	8020782 <forward_dense_integer_SSSA+0x1ce>
 80205f8:	69a2      	ldr	r2, [r4, #24]
 80205fa:	68dc      	ldr	r4, [r3, #12]
 80205fc:	6892      	ldr	r2, [r2, #8]
 80205fe:	9207      	str	r2, [sp, #28]
 8020600:	68ca      	ldr	r2, [r1, #12]
 8020602:	6a85      	ldr	r5, [r0, #40]	@ 0x28
 8020604:	f8b2 a004 	ldrh.w	sl, [r2, #4]
 8020608:	f8b4 b004 	ldrh.w	fp, [r4, #4]
 802060c:	e9d4 0202 	ldrd	r0, r2, [r4, #8]
 8020610:	fb00 f802 	mul.w	r8, r0, r2
 8020614:	6988      	ldr	r0, [r1, #24]
 8020616:	699a      	ldr	r2, [r3, #24]
 8020618:	b11d      	cbz	r5, 8020622 <forward_dense_integer_SSSA+0x6e>
 802061a:	682d      	ldr	r5, [r5, #0]
 802061c:	b10d      	cbz	r5, 8020622 <forward_dense_integer_SSSA+0x6e>
 802061e:	69ac      	ldr	r4, [r5, #24]
 8020620:	68a5      	ldr	r5, [r4, #8]
 8020622:	681c      	ldr	r4, [r3, #0]
 8020624:	680e      	ldr	r6, [r1, #0]
 8020626:	6893      	ldr	r3, [r2, #8]
 8020628:	69ba      	ldr	r2, [r7, #24]
 802062a:	9306      	str	r3, [sp, #24]
 802062c:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8020630:	683b      	ldr	r3, [r7, #0]
 8020632:	f8d2 e008 	ldr.w	lr, [r2, #8]
 8020636:	2e00      	cmp	r6, #0
 8020638:	d043      	beq.n	80206c2 <forward_dense_integer_SSSA+0x10e>
 802063a:	6871      	ldr	r1, [r6, #4]
 802063c:	2900      	cmp	r1, #0
 802063e:	d037      	beq.n	80206b0 <forward_dense_integer_SSSA+0xfc>
 8020640:	8877      	ldrh	r7, [r6, #2]
 8020642:	2f00      	cmp	r7, #0
 8020644:	d153      	bne.n	80206ee <forward_dense_integer_SSSA+0x13a>
 8020646:	2c00      	cmp	r4, #0
 8020648:	d034      	beq.n	80206b4 <forward_dense_integer_SSSA+0x100>
 802064a:	6862      	ldr	r2, [r4, #4]
 802064c:	4691      	mov	r9, r2
 802064e:	2a00      	cmp	r2, #0
 8020650:	f000 8089 	beq.w	8020766 <forward_dense_integer_SSSA+0x1b2>
 8020654:	8867      	ldrh	r7, [r4, #2]
 8020656:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 802065a:	2f00      	cmp	r7, #0
 802065c:	d152      	bne.n	8020704 <forward_dense_integer_SSSA+0x150>
 802065e:	2900      	cmp	r1, #0
 8020660:	f000 8086 	beq.w	8020770 <forward_dense_integer_SSSA+0x1bc>
 8020664:	8877      	ldrh	r7, [r6, #2]
 8020666:	2f00      	cmp	r7, #0
 8020668:	d171      	bne.n	802074e <forward_dense_integer_SSSA+0x19a>
 802066a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 802066e:	2100      	movs	r1, #0
 8020670:	2c00      	cmp	r4, #0
 8020672:	d07b      	beq.n	802076c <forward_dense_integer_SSSA+0x1b8>
 8020674:	4691      	mov	r9, r2
 8020676:	2a00      	cmp	r2, #0
 8020678:	d073      	beq.n	8020762 <forward_dense_integer_SSSA+0x1ae>
 802067a:	8867      	ldrh	r7, [r4, #2]
 802067c:	2f00      	cmp	r7, #0
 802067e:	d131      	bne.n	80206e4 <forward_dense_integer_SSSA+0x130>
 8020680:	2b00      	cmp	r3, #0
 8020682:	f000 8081 	beq.w	8020788 <forward_dense_integer_SSSA+0x1d4>
 8020686:	685b      	ldr	r3, [r3, #4]
 8020688:	2b00      	cmp	r3, #0
 802068a:	d07d      	beq.n	8020788 <forward_dense_integer_SSSA+0x1d4>
 802068c:	681b      	ldr	r3, [r3, #0]
 802068e:	9806      	ldr	r0, [sp, #24]
 8020690:	ed93 1a00 	vldr	s2, [r3]
 8020694:	9b07      	ldr	r3, [sp, #28]
 8020696:	e9cd 1700 	strd	r1, r7, [sp]
 802069a:	e9cd 8504 	strd	r8, r5, [sp, #16]
 802069e:	e9cd ab02 	strd	sl, fp, [sp, #8]
 80206a2:	4672      	mov	r2, lr
 80206a4:	4661      	mov	r1, ip
 80206a6:	f000 fcfb 	bl	80210a0 <forward_lite_dense_is8os8ws8>
 80206aa:	b009      	add	sp, #36	@ 0x24
 80206ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80206b0:	2c00      	cmp	r4, #0
 80206b2:	d133      	bne.n	802071c <forward_dense_integer_SSSA+0x168>
 80206b4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80206b8:	4621      	mov	r1, r4
 80206ba:	eef0 0a40 	vmov.f32	s1, s0
 80206be:	460f      	mov	r7, r1
 80206c0:	e7de      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 80206c2:	2c00      	cmp	r4, #0
 80206c4:	d0f6      	beq.n	80206b4 <forward_dense_integer_SSSA+0x100>
 80206c6:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80206ca:	f1b9 0f00 	cmp.w	r9, #0
 80206ce:	d037      	beq.n	8020740 <forward_dense_integer_SSSA+0x18c>
 80206d0:	8861      	ldrh	r1, [r4, #2]
 80206d2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80206d6:	2900      	cmp	r1, #0
 80206d8:	d0ef      	beq.n	80206ba <forward_dense_integer_SSSA+0x106>
 80206da:	f8d9 2000 	ldr.w	r2, [r9]
 80206de:	edd2 0a00 	vldr	s1, [r2]
 80206e2:	4631      	mov	r1, r6
 80206e4:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80206e8:	f992 7000 	ldrsb.w	r7, [r2]
 80206ec:	e7c8      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 80206ee:	680f      	ldr	r7, [r1, #0]
 80206f0:	ed97 0a00 	vldr	s0, [r7]
 80206f4:	b1ec      	cbz	r4, 8020732 <forward_dense_integer_SSSA+0x17e>
 80206f6:	6862      	ldr	r2, [r4, #4]
 80206f8:	4691      	mov	r9, r2
 80206fa:	2a00      	cmp	r2, #0
 80206fc:	d0af      	beq.n	802065e <forward_dense_integer_SSSA+0xaa>
 80206fe:	8867      	ldrh	r7, [r4, #2]
 8020700:	2f00      	cmp	r7, #0
 8020702:	d0ac      	beq.n	802065e <forward_dense_integer_SSSA+0xaa>
 8020704:	6810      	ldr	r0, [r2, #0]
 8020706:	edd0 0a00 	vldr	s1, [r0]
 802070a:	2900      	cmp	r1, #0
 802070c:	d0b6      	beq.n	802067c <forward_dense_integer_SSSA+0xc8>
 802070e:	8876      	ldrh	r6, [r6, #2]
 8020710:	b9fe      	cbnz	r6, 8020752 <forward_dense_integer_SSSA+0x19e>
 8020712:	4631      	mov	r1, r6
 8020714:	4691      	mov	r9, r2
 8020716:	e7ae      	b.n	8020676 <forward_dense_integer_SSSA+0xc2>
 8020718:	4627      	mov	r7, r4
 802071a:	e76a      	b.n	80205f2 <forward_dense_integer_SSSA+0x3e>
 802071c:	6862      	ldr	r2, [r4, #4]
 802071e:	4691      	mov	r9, r2
 8020720:	2a00      	cmp	r2, #0
 8020722:	d197      	bne.n	8020654 <forward_dense_integer_SSSA+0xa0>
 8020724:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020728:	4611      	mov	r1, r2
 802072a:	eef0 0a40 	vmov.f32	s1, s0
 802072e:	4617      	mov	r7, r2
 8020730:	e7a6      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 8020732:	684a      	ldr	r2, [r1, #4]
 8020734:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020738:	f992 1000 	ldrsb.w	r1, [r2]
 802073c:	4627      	mov	r7, r4
 802073e:	e79f      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 8020740:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020744:	4649      	mov	r1, r9
 8020746:	eef0 0a40 	vmov.f32	s1, s0
 802074a:	464f      	mov	r7, r9
 802074c:	e798      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 802074e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020752:	6849      	ldr	r1, [r1, #4]
 8020754:	f991 1000 	ldrsb.w	r1, [r1]
 8020758:	2c00      	cmp	r4, #0
 802075a:	d18b      	bne.n	8020674 <forward_dense_integer_SSSA+0xc0>
 802075c:	e006      	b.n	802076c <forward_dense_integer_SSSA+0x1b8>
 802075e:	2400      	movs	r4, #0
 8020760:	e747      	b.n	80205f2 <forward_dense_integer_SSSA+0x3e>
 8020762:	4617      	mov	r7, r2
 8020764:	e78c      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 8020766:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 802076a:	e77e      	b.n	802066a <forward_dense_integer_SSSA+0xb6>
 802076c:	4627      	mov	r7, r4
 802076e:	e787      	b.n	8020680 <forward_dense_integer_SSSA+0xcc>
 8020770:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020774:	e77f      	b.n	8020676 <forward_dense_integer_SSSA+0xc2>
 8020776:	2300      	movs	r3, #0
 8020778:	685b      	ldr	r3, [r3, #4]
 802077a:	deff      	udf	#255	@ 0xff
 802077c:	2300      	movs	r3, #0
 802077e:	685b      	ldr	r3, [r3, #4]
 8020780:	deff      	udf	#255	@ 0xff
 8020782:	2300      	movs	r3, #0
 8020784:	685b      	ldr	r3, [r3, #4]
 8020786:	deff      	udf	#255	@ 0xff
 8020788:	2300      	movs	r3, #0
 802078a:	681b      	ldr	r3, [r3, #0]
 802078c:	deff      	udf	#255	@ 0xff
 802078e:	bf00      	nop

08020790 <forward_pad>:
 8020790:	7f03      	ldrb	r3, [r0, #28]
 8020792:	2b03      	cmp	r3, #3
 8020794:	d80b      	bhi.n	80207ae <forward_pad+0x1e>
 8020796:	e8df f003 	tbb	[pc, r3]
 802079a:	0608      	.short	0x0608
 802079c:	0204      	.short	0x0204
 802079e:	f000 b8b1 	b.w	8020904 <forward_pad_8bit_ch1st_3x3_constant>
 80207a2:	f000 b93f 	b.w	8020a24 <forward_pad_edge>
 80207a6:	f000 b97d 	b.w	8020aa4 <forward_pad_reflect>
 80207aa:	f000 b8f5 	b.w	8020998 <forward_pad_constant>
 80207ae:	4770      	bx	lr

080207b0 <forward_relu_integer>:
 80207b0:	6982      	ldr	r2, [r0, #24]
 80207b2:	8813      	ldrh	r3, [r2, #0]
 80207b4:	b90b      	cbnz	r3, 80207ba <forward_relu_integer+0xa>
 80207b6:	685b      	ldr	r3, [r3, #4]
 80207b8:	deff      	udf	#255	@ 0xff
 80207ba:	b470      	push	{r4, r5, r6}
 80207bc:	6852      	ldr	r2, [r2, #4]
 80207be:	6855      	ldr	r5, [r2, #4]
 80207c0:	b105      	cbz	r5, 80207c4 <forward_relu_integer+0x14>
 80207c2:	682d      	ldr	r5, [r5, #0]
 80207c4:	2b01      	cmp	r3, #1
 80207c6:	d04a      	beq.n	802085e <forward_relu_integer+0xae>
 80207c8:	6916      	ldr	r6, [r2, #16]
 80207ca:	b106      	cbz	r6, 80207ce <forward_relu_integer+0x1e>
 80207cc:	6836      	ldr	r6, [r6, #0]
 80207ce:	68ab      	ldr	r3, [r5, #8]
 80207d0:	0a1b      	lsrs	r3, r3, #8
 80207d2:	d033      	beq.n	802083c <forward_relu_integer+0x8c>
 80207d4:	68ec      	ldr	r4, [r5, #12]
 80207d6:	2201      	movs	r2, #1
 80207d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80207dc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80207e0:	429c      	cmp	r4, r3
 80207e2:	fb01 f202 	mul.w	r2, r1, r2
 80207e6:	d1f9      	bne.n	80207dc <forward_relu_integer+0x2c>
 80207e8:	69ab      	ldr	r3, [r5, #24]
 80207ea:	69c1      	ldr	r1, [r0, #28]
 80207ec:	6818      	ldr	r0, [r3, #0]
 80207ee:	688c      	ldr	r4, [r1, #8]
 80207f0:	69b5      	ldr	r5, [r6, #24]
 80207f2:	6899      	ldr	r1, [r3, #8]
 80207f4:	f894 c000 	ldrb.w	ip, [r4]
 80207f8:	68ab      	ldr	r3, [r5, #8]
 80207fa:	0200      	lsls	r0, r0, #8
 80207fc:	d50f      	bpl.n	802081e <forward_relu_integer+0x6e>
 80207fe:	fa4f fc8c 	sxtb.w	ip, ip
 8020802:	b152      	cbz	r2, 802081a <forward_relu_integer+0x6a>
 8020804:	3901      	subs	r1, #1
 8020806:	441a      	add	r2, r3
 8020808:	f911 0f01 	ldrsb.w	r0, [r1, #1]!
 802080c:	4560      	cmp	r0, ip
 802080e:	bfb8      	it	lt
 8020810:	4660      	movlt	r0, ip
 8020812:	f803 0b01 	strb.w	r0, [r3], #1
 8020816:	4293      	cmp	r3, r2
 8020818:	d1f6      	bne.n	8020808 <forward_relu_integer+0x58>
 802081a:	bc70      	pop	{r4, r5, r6}
 802081c:	4770      	bx	lr
 802081e:	2a00      	cmp	r2, #0
 8020820:	d0fb      	beq.n	802081a <forward_relu_integer+0x6a>
 8020822:	3901      	subs	r1, #1
 8020824:	441a      	add	r2, r3
 8020826:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 802082a:	4560      	cmp	r0, ip
 802082c:	bf38      	it	cc
 802082e:	4660      	movcc	r0, ip
 8020830:	f803 0b01 	strb.w	r0, [r3], #1
 8020834:	4293      	cmp	r3, r2
 8020836:	d1f6      	bne.n	8020826 <forward_relu_integer+0x76>
 8020838:	bc70      	pop	{r4, r5, r6}
 802083a:	4770      	bx	lr
 802083c:	69ab      	ldr	r3, [r5, #24]
 802083e:	69c2      	ldr	r2, [r0, #28]
 8020840:	69b4      	ldr	r4, [r6, #24]
 8020842:	6890      	ldr	r0, [r2, #8]
 8020844:	681a      	ldr	r2, [r3, #0]
 8020846:	6899      	ldr	r1, [r3, #8]
 8020848:	f890 c000 	ldrb.w	ip, [r0]
 802084c:	68a3      	ldr	r3, [r4, #8]
 802084e:	0212      	lsls	r2, r2, #8
 8020850:	d401      	bmi.n	8020856 <forward_relu_integer+0xa6>
 8020852:	2201      	movs	r2, #1
 8020854:	e7e5      	b.n	8020822 <forward_relu_integer+0x72>
 8020856:	fa4f fc8c 	sxtb.w	ip, ip
 802085a:	2201      	movs	r2, #1
 802085c:	e7d2      	b.n	8020804 <forward_relu_integer+0x54>
 802085e:	2300      	movs	r3, #0
 8020860:	685b      	ldr	r3, [r3, #4]
 8020862:	deff      	udf	#255	@ 0xff

08020864 <forward_nl_integer>:
 8020864:	6982      	ldr	r2, [r0, #24]
 8020866:	8813      	ldrh	r3, [r2, #0]
 8020868:	b90b      	cbnz	r3, 802086e <forward_nl_integer+0xa>
 802086a:	685b      	ldr	r3, [r3, #4]
 802086c:	deff      	udf	#255	@ 0xff
 802086e:	b470      	push	{r4, r5, r6}
 8020870:	6852      	ldr	r2, [r2, #4]
 8020872:	6855      	ldr	r5, [r2, #4]
 8020874:	b105      	cbz	r5, 8020878 <forward_nl_integer+0x14>
 8020876:	682d      	ldr	r5, [r5, #0]
 8020878:	2b01      	cmp	r3, #1
 802087a:	d040      	beq.n	80208fe <forward_nl_integer+0x9a>
 802087c:	6916      	ldr	r6, [r2, #16]
 802087e:	b106      	cbz	r6, 8020882 <forward_nl_integer+0x1e>
 8020880:	6836      	ldr	r6, [r6, #0]
 8020882:	68ab      	ldr	r3, [r5, #8]
 8020884:	0a1b      	lsrs	r3, r3, #8
 8020886:	d02d      	beq.n	80208e4 <forward_nl_integer+0x80>
 8020888:	68ec      	ldr	r4, [r5, #12]
 802088a:	2201      	movs	r2, #1
 802088c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8020890:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020894:	429c      	cmp	r4, r3
 8020896:	fb01 f202 	mul.w	r2, r1, r2
 802089a:	d1f9      	bne.n	8020890 <forward_nl_integer+0x2c>
 802089c:	69ab      	ldr	r3, [r5, #24]
 802089e:	69c1      	ldr	r1, [r0, #28]
 80208a0:	6818      	ldr	r0, [r3, #0]
 80208a2:	69b5      	ldr	r5, [r6, #24]
 80208a4:	688c      	ldr	r4, [r1, #8]
 80208a6:	6899      	ldr	r1, [r3, #8]
 80208a8:	68ab      	ldr	r3, [r5, #8]
 80208aa:	0200      	lsls	r0, r0, #8
 80208ac:	d50d      	bpl.n	80208ca <forward_nl_integer+0x66>
 80208ae:	b152      	cbz	r2, 80208c6 <forward_nl_integer+0x62>
 80208b0:	3901      	subs	r1, #1
 80208b2:	441a      	add	r2, r3
 80208b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80208b8:	f080 0080 	eor.w	r0, r0, #128	@ 0x80
 80208bc:	5c20      	ldrb	r0, [r4, r0]
 80208be:	f803 0b01 	strb.w	r0, [r3], #1
 80208c2:	4293      	cmp	r3, r2
 80208c4:	d1f6      	bne.n	80208b4 <forward_nl_integer+0x50>
 80208c6:	bc70      	pop	{r4, r5, r6}
 80208c8:	4770      	bx	lr
 80208ca:	2a00      	cmp	r2, #0
 80208cc:	d0fb      	beq.n	80208c6 <forward_nl_integer+0x62>
 80208ce:	3901      	subs	r1, #1
 80208d0:	441a      	add	r2, r3
 80208d2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80208d6:	5c20      	ldrb	r0, [r4, r0]
 80208d8:	f803 0b01 	strb.w	r0, [r3], #1
 80208dc:	4293      	cmp	r3, r2
 80208de:	d1f8      	bne.n	80208d2 <forward_nl_integer+0x6e>
 80208e0:	bc70      	pop	{r4, r5, r6}
 80208e2:	4770      	bx	lr
 80208e4:	69ab      	ldr	r3, [r5, #24]
 80208e6:	69c1      	ldr	r1, [r0, #28]
 80208e8:	681a      	ldr	r2, [r3, #0]
 80208ea:	69b0      	ldr	r0, [r6, #24]
 80208ec:	688c      	ldr	r4, [r1, #8]
 80208ee:	6899      	ldr	r1, [r3, #8]
 80208f0:	6883      	ldr	r3, [r0, #8]
 80208f2:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 80208f6:	f04f 0201 	mov.w	r2, #1
 80208fa:	d0e8      	beq.n	80208ce <forward_nl_integer+0x6a>
 80208fc:	e7d8      	b.n	80208b0 <forward_nl_integer+0x4c>
 80208fe:	2300      	movs	r3, #0
 8020900:	685b      	ldr	r3, [r3, #4]
 8020902:	deff      	udf	#255	@ 0xff

08020904 <forward_pad_8bit_ch1st_3x3_constant>:
 8020904:	6982      	ldr	r2, [r0, #24]
 8020906:	8813      	ldrh	r3, [r2, #0]
 8020908:	b90b      	cbnz	r3, 802090e <forward_pad_8bit_ch1st_3x3_constant+0xa>
 802090a:	685b      	ldr	r3, [r3, #4]
 802090c:	deff      	udf	#255	@ 0xff
 802090e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020912:	6852      	ldr	r2, [r2, #4]
 8020914:	6855      	ldr	r5, [r2, #4]
 8020916:	b085      	sub	sp, #20
 8020918:	b105      	cbz	r5, 802091c <forward_pad_8bit_ch1st_3x3_constant+0x18>
 802091a:	682d      	ldr	r5, [r5, #0]
 802091c:	2b01      	cmp	r3, #1
 802091e:	d037      	beq.n	8020990 <forward_pad_8bit_ch1st_3x3_constant+0x8c>
 8020920:	6913      	ldr	r3, [r2, #16]
 8020922:	b39b      	cbz	r3, 802098c <forward_pad_8bit_ch1st_3x3_constant+0x88>
 8020924:	e9d0 6209 	ldrd	r6, r2, [r0, #36]	@ 0x24
 8020928:	e9d6 1000 	ldrd	r1, r0, [r6]
 802092c:	4301      	orrs	r1, r0
 802092e:	b20c      	sxth	r4, r1
 8020930:	e9d5 7105 	ldrd	r7, r1, [r5, #20]
 8020934:	f8d3 c000 	ldr.w	ip, [r3]
 8020938:	6888      	ldr	r0, [r1, #8]
 802093a:	68eb      	ldr	r3, [r5, #12]
 802093c:	6892      	ldr	r2, [r2, #8]
 802093e:	f8d3 e004 	ldr.w	lr, [r3, #4]
 8020942:	f8d6 900c 	ldr.w	r9, [r6, #12]
 8020946:	68db      	ldr	r3, [r3, #12]
 8020948:	e9dc 5105 	ldrd	r5, r1, [ip, #20]
 802094c:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8020950:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8020954:	6889      	ldr	r1, [r1, #8]
 8020956:	687d      	ldr	r5, [r7, #4]
 8020958:	b144      	cbz	r4, 802096c <forward_pad_8bit_ch1st_3x3_constant+0x68>
 802095a:	e9cd c802 	strd	ip, r8, [sp, #8]
 802095e:	e9cd e500 	strd	lr, r5, [sp]
 8020962:	f001 f9f1 	bl	8021d48 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111>
 8020966:	b005      	add	sp, #20
 8020968:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802096c:	f9b6 4008 	ldrsh.w	r4, [r6, #8]
 8020970:	2c02      	cmp	r4, #2
 8020972:	d1f2      	bne.n	802095a <forward_pad_8bit_ch1st_3x3_constant+0x56>
 8020974:	fa0f f989 	sxth.w	r9, r9
 8020978:	f1b9 0f02 	cmp.w	r9, #2
 802097c:	d1ed      	bne.n	802095a <forward_pad_8bit_ch1st_3x3_constant+0x56>
 802097e:	e9cd c802 	strd	ip, r8, [sp, #8]
 8020982:	e9cd e500 	strd	lr, r5, [sp]
 8020986:	f001 f9af 	bl	8021ce8 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022>
 802098a:	e7ec      	b.n	8020966 <forward_pad_8bit_ch1st_3x3_constant+0x62>
 802098c:	699b      	ldr	r3, [r3, #24]
 802098e:	deff      	udf	#255	@ 0xff
 8020990:	2300      	movs	r3, #0
 8020992:	685b      	ldr	r3, [r3, #4]
 8020994:	deff      	udf	#255	@ 0xff
 8020996:	bf00      	nop

08020998 <forward_pad_constant>:
 8020998:	6982      	ldr	r2, [r0, #24]
 802099a:	8813      	ldrh	r3, [r2, #0]
 802099c:	b90b      	cbnz	r3, 80209a2 <forward_pad_constant+0xa>
 802099e:	685b      	ldr	r3, [r3, #4]
 80209a0:	deff      	udf	#255	@ 0xff
 80209a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80209a6:	6852      	ldr	r2, [r2, #4]
 80209a8:	6854      	ldr	r4, [r2, #4]
 80209aa:	b088      	sub	sp, #32
 80209ac:	b104      	cbz	r4, 80209b0 <forward_pad_constant+0x18>
 80209ae:	6824      	ldr	r4, [r4, #0]
 80209b0:	2b01      	cmp	r3, #1
 80209b2:	d034      	beq.n	8020a1e <forward_pad_constant+0x86>
 80209b4:	6913      	ldr	r3, [r2, #16]
 80209b6:	2b00      	cmp	r3, #0
 80209b8:	d02f      	beq.n	8020a1a <forward_pad_constant+0x82>
 80209ba:	6819      	ldr	r1, [r3, #0]
 80209bc:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 80209be:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80209c0:	f9b5 600c 	ldrsh.w	r6, [r5, #12]
 80209c4:	69a3      	ldr	r3, [r4, #24]
 80209c6:	6967      	ldr	r7, [r4, #20]
 80209c8:	f8d3 8000 	ldr.w	r8, [r3]
 80209cc:	6892      	ldr	r2, [r2, #8]
 80209ce:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 80209d2:	e9d0 ec02 	ldrd	lr, ip, [r0, #8]
 80209d6:	fb0e f606 	mul.w	r6, lr, r6
 80209da:	6898      	ldr	r0, [r3, #8]
 80209dc:	6889      	ldr	r1, [r1, #8]
 80209de:	9606      	str	r6, [sp, #24]
 80209e0:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 80209e4:	fb0e f606 	mul.w	r6, lr, r6
 80209e8:	9605      	str	r6, [sp, #20]
 80209ea:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 80209ee:	fb0c f606 	mul.w	r6, ip, r6
 80209f2:	9604      	str	r6, [sp, #16]
 80209f4:	f9b5 5000 	ldrsh.w	r5, [r5]
 80209f8:	fb0c f505 	mul.w	r5, ip, r5
 80209fc:	9503      	str	r5, [sp, #12]
 80209fe:	68fd      	ldr	r5, [r7, #12]
 8020a00:	9502      	str	r5, [sp, #8]
 8020a02:	687d      	ldr	r5, [r7, #4]
 8020a04:	9501      	str	r5, [sp, #4]
 8020a06:	68e4      	ldr	r4, [r4, #12]
 8020a08:	68e4      	ldr	r4, [r4, #12]
 8020a0a:	9400      	str	r4, [sp, #0]
 8020a0c:	f3c8 13c6 	ubfx	r3, r8, #7, #7
 8020a10:	f001 fa5c 	bl	8021ecc <forward_lite_pad_constant>
 8020a14:	b008      	add	sp, #32
 8020a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020a1a:	699b      	ldr	r3, [r3, #24]
 8020a1c:	deff      	udf	#255	@ 0xff
 8020a1e:	2300      	movs	r3, #0
 8020a20:	685b      	ldr	r3, [r3, #4]
 8020a22:	deff      	udf	#255	@ 0xff

08020a24 <forward_pad_edge>:
 8020a24:	6982      	ldr	r2, [r0, #24]
 8020a26:	8813      	ldrh	r3, [r2, #0]
 8020a28:	b90b      	cbnz	r3, 8020a2e <forward_pad_edge+0xa>
 8020a2a:	685b      	ldr	r3, [r3, #4]
 8020a2c:	deff      	udf	#255	@ 0xff
 8020a2e:	6851      	ldr	r1, [r2, #4]
 8020a30:	684a      	ldr	r2, [r1, #4]
 8020a32:	b102      	cbz	r2, 8020a36 <forward_pad_edge+0x12>
 8020a34:	6812      	ldr	r2, [r2, #0]
 8020a36:	2b01      	cmp	r3, #1
 8020a38:	d030      	beq.n	8020a9c <forward_pad_edge+0x78>
 8020a3a:	690b      	ldr	r3, [r1, #16]
 8020a3c:	b363      	cbz	r3, 8020a98 <forward_pad_edge+0x74>
 8020a3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8020a40:	681b      	ldr	r3, [r3, #0]
 8020a42:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8020a44:	f8d2 e00c 	ldr.w	lr, [r2, #12]
 8020a48:	f9b5 6008 	ldrsh.w	r6, [r5, #8]
 8020a4c:	6990      	ldr	r0, [r2, #24]
 8020a4e:	6957      	ldr	r7, [r2, #20]
 8020a50:	6880      	ldr	r0, [r0, #8]
 8020a52:	f8de 200c 	ldr.w	r2, [lr, #12]
 8020a56:	e9d3 c105 	ldrd	ip, r1, [r3, #20]
 8020a5a:	f8dc 400c 	ldr.w	r4, [ip, #12]
 8020a5e:	f9b5 3000 	ldrsh.w	r3, [r5]
 8020a62:	6889      	ldr	r1, [r1, #8]
 8020a64:	b089      	sub	sp, #36	@ 0x24
 8020a66:	fb04 f606 	mul.w	r6, r4, r6
 8020a6a:	9606      	str	r6, [sp, #24]
 8020a6c:	f8dc c008 	ldr.w	ip, [ip, #8]
 8020a70:	f9b5 6004 	ldrsh.w	r6, [r5, #4]
 8020a74:	9403      	str	r4, [sp, #12]
 8020a76:	fb0c f606 	mul.w	r6, ip, r6
 8020a7a:	fb03 f404 	mul.w	r4, r3, r4
 8020a7e:	9605      	str	r6, [sp, #20]
 8020a80:	9404      	str	r4, [sp, #16]
 8020a82:	68bc      	ldr	r4, [r7, #8]
 8020a84:	9402      	str	r4, [sp, #8]
 8020a86:	68fc      	ldr	r4, [r7, #12]
 8020a88:	9401      	str	r4, [sp, #4]
 8020a8a:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 8020a8e:	9400      	str	r4, [sp, #0]
 8020a90:	f001 faba 	bl	8022008 <forward_lite_pad_edge>
 8020a94:	b009      	add	sp, #36	@ 0x24
 8020a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020a98:	699b      	ldr	r3, [r3, #24]
 8020a9a:	deff      	udf	#255	@ 0xff
 8020a9c:	2300      	movs	r3, #0
 8020a9e:	685b      	ldr	r3, [r3, #4]
 8020aa0:	deff      	udf	#255	@ 0xff
 8020aa2:	bf00      	nop

08020aa4 <forward_pad_reflect>:
 8020aa4:	6982      	ldr	r2, [r0, #24]
 8020aa6:	8813      	ldrh	r3, [r2, #0]
 8020aa8:	b90b      	cbnz	r3, 8020aae <forward_pad_reflect+0xa>
 8020aaa:	685b      	ldr	r3, [r3, #4]
 8020aac:	deff      	udf	#255	@ 0xff
 8020aae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020ab2:	6852      	ldr	r2, [r2, #4]
 8020ab4:	6857      	ldr	r7, [r2, #4]
 8020ab6:	b08f      	sub	sp, #60	@ 0x3c
 8020ab8:	b107      	cbz	r7, 8020abc <forward_pad_reflect+0x18>
 8020aba:	683f      	ldr	r7, [r7, #0]
 8020abc:	2b01      	cmp	r3, #1
 8020abe:	d03e      	beq.n	8020b3e <forward_pad_reflect+0x9a>
 8020ac0:	6913      	ldr	r3, [r2, #16]
 8020ac2:	2b00      	cmp	r3, #0
 8020ac4:	d039      	beq.n	8020b3a <forward_pad_reflect+0x96>
 8020ac6:	6819      	ldr	r1, [r3, #0]
 8020ac8:	68fa      	ldr	r2, [r7, #12]
 8020aca:	e9d2 8302 	ldrd	r8, r3, [r2, #8]
 8020ace:	e9d1 4202 	ldrd	r4, r2, [r1, #8]
 8020ad2:	f5b4 6fa0 	cmp.w	r4, #1280	@ 0x500
 8020ad6:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 8020ad8:	e9d1 0105 	ldrd	r0, r1, [r1, #20]
 8020adc:	e9d0 5c02 	ldrd	r5, ip, [r0, #8]
 8020ae0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
 8020ae4:	f9b4 e004 	ldrsh.w	lr, [r4, #4]
 8020ae8:	f9b4 b000 	ldrsh.w	fp, [r4]
 8020aec:	6889      	ldr	r1, [r1, #8]
 8020aee:	e9d7 7005 	ldrd	r7, r0, [r7, #20]
 8020af2:	fb05 f606 	mul.w	r6, r5, r6
 8020af6:	e9d2 a902 	ldrd	sl, r9, [r2, #8]
 8020afa:	6880      	ldr	r0, [r0, #8]
 8020afc:	bf28      	it	cs
 8020afe:	6912      	ldrcs	r2, [r2, #16]
 8020b00:	960c      	str	r6, [sp, #48]	@ 0x30
 8020b02:	fb05 f60e 	mul.w	r6, r5, lr
 8020b06:	960b      	str	r6, [sp, #44]	@ 0x2c
 8020b08:	fb0c f60b 	mul.w	r6, ip, fp
 8020b0c:	960a      	str	r6, [sp, #40]	@ 0x28
 8020b0e:	f9b4 4008 	ldrsh.w	r4, [r4, #8]
 8020b12:	f8cd c014 	str.w	ip, [sp, #20]
 8020b16:	e9cd 5e06 	strd	r5, lr, [sp, #24]
 8020b1a:	e9cd b408 	strd	fp, r4, [sp, #32]
 8020b1e:	68bc      	ldr	r4, [r7, #8]
 8020b20:	9404      	str	r4, [sp, #16]
 8020b22:	68fc      	ldr	r4, [r7, #12]
 8020b24:	bf38      	it	cc
 8020b26:	2201      	movcc	r2, #1
 8020b28:	e9cd a402 	strd	sl, r4, [sp, #8]
 8020b2c:	e9cd 8900 	strd	r8, r9, [sp]
 8020b30:	f001 fadc 	bl	80220ec <forward_lite_pad_reflect>
 8020b34:	b00f      	add	sp, #60	@ 0x3c
 8020b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020b3a:	68db      	ldr	r3, [r3, #12]
 8020b3c:	deff      	udf	#255	@ 0xff
 8020b3e:	2300      	movs	r3, #0
 8020b40:	685b      	ldr	r3, [r3, #4]
 8020b42:	deff      	udf	#255	@ 0xff

08020b44 <forward_ap_integer_INT8>:
 8020b44:	6983      	ldr	r3, [r0, #24]
 8020b46:	881a      	ldrh	r2, [r3, #0]
 8020b48:	b90a      	cbnz	r2, 8020b4e <forward_ap_integer_INT8+0xa>
 8020b4a:	6853      	ldr	r3, [r2, #4]
 8020b4c:	deff      	udf	#255	@ 0xff
 8020b4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020b52:	6859      	ldr	r1, [r3, #4]
 8020b54:	684b      	ldr	r3, [r1, #4]
 8020b56:	b093      	sub	sp, #76	@ 0x4c
 8020b58:	4607      	mov	r7, r0
 8020b5a:	b103      	cbz	r3, 8020b5e <forward_ap_integer_INT8+0x1a>
 8020b5c:	681b      	ldr	r3, [r3, #0]
 8020b5e:	2a01      	cmp	r2, #1
 8020b60:	f000 80c8 	beq.w	8020cf4 <forward_ap_integer_INT8+0x1b0>
 8020b64:	690a      	ldr	r2, [r1, #16]
 8020b66:	2a00      	cmp	r2, #0
 8020b68:	f000 80c7 	beq.w	8020cfa <forward_ap_integer_INT8+0x1b6>
 8020b6c:	6812      	ldr	r2, [r2, #0]
 8020b6e:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8020b72:	68d5      	ldr	r5, [r2, #12]
 8020b74:	6991      	ldr	r1, [r2, #24]
 8020b76:	6814      	ldr	r4, [r2, #0]
 8020b78:	681e      	ldr	r6, [r3, #0]
 8020b7a:	699a      	ldr	r2, [r3, #24]
 8020b7c:	f8be 300c 	ldrh.w	r3, [lr, #12]
 8020b80:	f8d7 c030 	ldr.w	ip, [r7, #48]	@ 0x30
 8020b84:	930c      	str	r3, [sp, #48]	@ 0x30
 8020b86:	8bbb      	ldrh	r3, [r7, #28]
 8020b88:	930d      	str	r3, [sp, #52]	@ 0x34
 8020b8a:	8c3b      	ldrh	r3, [r7, #32]
 8020b8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8020b8e:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 8020b92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8020b94:	f8bc 3000 	ldrh.w	r3, [ip]
 8020b98:	9310      	str	r3, [sp, #64]	@ 0x40
 8020b9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8020b9c:	6890      	ldr	r0, [r2, #8]
 8020b9e:	f8be 8004 	ldrh.w	r8, [lr, #4]
 8020ba2:	f8be 2008 	ldrh.w	r2, [lr, #8]
 8020ba6:	6889      	ldr	r1, [r1, #8]
 8020ba8:	f8b7 b028 	ldrh.w	fp, [r7, #40]	@ 0x28
 8020bac:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 8020bb0:	f8b5 e00c 	ldrh.w	lr, [r5, #12]
 8020bb4:	9311      	str	r3, [sp, #68]	@ 0x44
 8020bb6:	b32e      	cbz	r6, 8020c04 <forward_ap_integer_INT8+0xc0>
 8020bb8:	f8d6 c004 	ldr.w	ip, [r6, #4]
 8020bbc:	f1bc 0f00 	cmp.w	ip, #0
 8020bc0:	d030      	beq.n	8020c24 <forward_ap_integer_INT8+0xe0>
 8020bc2:	8875      	ldrh	r5, [r6, #2]
 8020bc4:	2d00      	cmp	r5, #0
 8020bc6:	d156      	bne.n	8020c76 <forward_ap_integer_INT8+0x132>
 8020bc8:	2c00      	cmp	r4, #0
 8020bca:	d037      	beq.n	8020c3c <forward_ap_integer_INT8+0xf8>
 8020bcc:	6867      	ldr	r7, [r4, #4]
 8020bce:	46b9      	mov	r9, r7
 8020bd0:	2f00      	cmp	r7, #0
 8020bd2:	d079      	beq.n	8020cc8 <forward_ap_integer_INT8+0x184>
 8020bd4:	8865      	ldrh	r5, [r4, #2]
 8020bd6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020bda:	2d00      	cmp	r5, #0
 8020bdc:	d056      	beq.n	8020c8c <forward_ap_integer_INT8+0x148>
 8020bde:	683b      	ldr	r3, [r7, #0]
 8020be0:	edd3 0a00 	vldr	s1, [r3]
 8020be4:	f1bc 0f00 	cmp.w	ip, #0
 8020be8:	d07b      	beq.n	8020ce2 <forward_ap_integer_INT8+0x19e>
 8020bea:	8876      	ldrh	r6, [r6, #2]
 8020bec:	2e00      	cmp	r6, #0
 8020bee:	d154      	bne.n	8020c9a <forward_ap_integer_INT8+0x156>
 8020bf0:	46b9      	mov	r9, r7
 8020bf2:	2f00      	cmp	r7, #0
 8020bf4:	d066      	beq.n	8020cc4 <forward_ap_integer_INT8+0x180>
 8020bf6:	8865      	ldrh	r5, [r4, #2]
 8020bf8:	b335      	cbz	r5, 8020c48 <forward_ap_integer_INT8+0x104>
 8020bfa:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8020bfe:	f994 5000 	ldrsb.w	r5, [r4]
 8020c02:	e021      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020c04:	b1d4      	cbz	r4, 8020c3c <forward_ap_integer_INT8+0xf8>
 8020c06:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8020c0a:	f1b9 0f00 	cmp.w	r9, #0
 8020c0e:	d06a      	beq.n	8020ce6 <forward_ap_integer_INT8+0x1a2>
 8020c10:	8864      	ldrh	r4, [r4, #2]
 8020c12:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020c16:	2c00      	cmp	r4, #0
 8020c18:	d15e      	bne.n	8020cd8 <forward_ap_integer_INT8+0x194>
 8020c1a:	4626      	mov	r6, r4
 8020c1c:	eef0 0a40 	vmov.f32	s1, s0
 8020c20:	4625      	mov	r5, r4
 8020c22:	e011      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020c24:	b154      	cbz	r4, 8020c3c <forward_ap_integer_INT8+0xf8>
 8020c26:	6867      	ldr	r7, [r4, #4]
 8020c28:	46b9      	mov	r9, r7
 8020c2a:	2f00      	cmp	r7, #0
 8020c2c:	d1d2      	bne.n	8020bd4 <forward_ap_integer_INT8+0x90>
 8020c2e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020c32:	463e      	mov	r6, r7
 8020c34:	eef0 0a40 	vmov.f32	s1, s0
 8020c38:	463d      	mov	r5, r7
 8020c3a:	e005      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020c3c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020c40:	4626      	mov	r6, r4
 8020c42:	eef0 0a40 	vmov.f32	s1, s0
 8020c46:	4625      	mov	r5, r4
 8020c48:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8020c4a:	9405      	str	r4, [sp, #20]
 8020c4c:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8020c4e:	9404      	str	r4, [sp, #16]
 8020c50:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8020c52:	9403      	str	r4, [sp, #12]
 8020c54:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8020c56:	9402      	str	r4, [sp, #8]
 8020c58:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8020c5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020c5c:	f8cd b018 	str.w	fp, [sp, #24]
 8020c60:	e9cd 6509 	strd	r6, r5, [sp, #36]	@ 0x24
 8020c64:	e9cd ae07 	strd	sl, lr, [sp, #28]
 8020c68:	e9cd 8400 	strd	r8, r4, [sp]
 8020c6c:	f000 fa5a 	bl	8021124 <forward_lite_avepool_is8os8>
 8020c70:	b013      	add	sp, #76	@ 0x4c
 8020c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020c76:	f8dc 5000 	ldr.w	r5, [ip]
 8020c7a:	ed95 0a00 	vldr	s0, [r5]
 8020c7e:	b1a4      	cbz	r4, 8020caa <forward_ap_integer_INT8+0x166>
 8020c80:	6867      	ldr	r7, [r4, #4]
 8020c82:	46b9      	mov	r9, r7
 8020c84:	b117      	cbz	r7, 8020c8c <forward_ap_integer_INT8+0x148>
 8020c86:	8865      	ldrh	r5, [r4, #2]
 8020c88:	2d00      	cmp	r5, #0
 8020c8a:	d1a8      	bne.n	8020bde <forward_ap_integer_INT8+0x9a>
 8020c8c:	f1bc 0f00 	cmp.w	ip, #0
 8020c90:	d013      	beq.n	8020cba <forward_ap_integer_INT8+0x176>
 8020c92:	8875      	ldrh	r5, [r6, #2]
 8020c94:	b1d5      	cbz	r5, 8020ccc <forward_ap_integer_INT8+0x188>
 8020c96:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020c9a:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8020c9e:	f995 6000 	ldrsb.w	r6, [r5]
 8020ca2:	2c00      	cmp	r4, #0
 8020ca4:	d1a4      	bne.n	8020bf0 <forward_ap_integer_INT8+0xac>
 8020ca6:	4625      	mov	r5, r4
 8020ca8:	e7ce      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020caa:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8020cae:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020cb2:	f995 6000 	ldrsb.w	r6, [r5]
 8020cb6:	4625      	mov	r5, r4
 8020cb8:	e7c6      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020cba:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020cbe:	4666      	mov	r6, ip
 8020cc0:	2f00      	cmp	r7, #0
 8020cc2:	d198      	bne.n	8020bf6 <forward_ap_integer_INT8+0xb2>
 8020cc4:	463d      	mov	r5, r7
 8020cc6:	e7bf      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020cc8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020ccc:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 8020cd0:	2600      	movs	r6, #0
 8020cd2:	2c00      	cmp	r4, #0
 8020cd4:	d18c      	bne.n	8020bf0 <forward_ap_integer_INT8+0xac>
 8020cd6:	e7e6      	b.n	8020ca6 <forward_ap_integer_INT8+0x162>
 8020cd8:	f8d9 4000 	ldr.w	r4, [r9]
 8020cdc:	edd4 0a00 	vldr	s1, [r4]
 8020ce0:	e78b      	b.n	8020bfa <forward_ap_integer_INT8+0xb6>
 8020ce2:	4666      	mov	r6, ip
 8020ce4:	e788      	b.n	8020bf8 <forward_ap_integer_INT8+0xb4>
 8020ce6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8020cea:	464e      	mov	r6, r9
 8020cec:	eef0 0a40 	vmov.f32	s1, s0
 8020cf0:	464d      	mov	r5, r9
 8020cf2:	e7a9      	b.n	8020c48 <forward_ap_integer_INT8+0x104>
 8020cf4:	2300      	movs	r3, #0
 8020cf6:	685b      	ldr	r3, [r3, #4]
 8020cf8:	deff      	udf	#255	@ 0xff
 8020cfa:	68d3      	ldr	r3, [r2, #12]
 8020cfc:	deff      	udf	#255	@ 0xff
 8020cfe:	bf00      	nop

08020d00 <forward_eltwise_integer_INT8>:
 8020d00:	6982      	ldr	r2, [r0, #24]
 8020d02:	8813      	ldrh	r3, [r2, #0]
 8020d04:	b90b      	cbnz	r3, 8020d0a <forward_eltwise_integer_INT8+0xa>
 8020d06:	685b      	ldr	r3, [r3, #4]
 8020d08:	deff      	udf	#255	@ 0xff
 8020d0a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d0e:	ed2d 8b02 	vpush	{d8}
 8020d12:	6852      	ldr	r2, [r2, #4]
 8020d14:	6854      	ldr	r4, [r2, #4]
 8020d16:	b0a9      	sub	sp, #164	@ 0xa4
 8020d18:	2c00      	cmp	r4, #0
 8020d1a:	f000 80f7 	beq.w	8020f0c <forward_eltwise_integer_INT8+0x20c>
 8020d1e:	e9d4 5400 	ldrd	r5, r4, [r4]
 8020d22:	2b01      	cmp	r3, #1
 8020d24:	f000 81b7 	beq.w	8021096 <forward_eltwise_integer_INT8+0x396>
 8020d28:	6916      	ldr	r6, [r2, #16]
 8020d2a:	b106      	cbz	r6, 8020d2e <forward_eltwise_integer_INT8+0x2e>
 8020d2c:	6836      	ldr	r6, [r6, #0]
 8020d2e:	68a9      	ldr	r1, [r5, #8]
 8020d30:	e9d0 8307 	ldrd	r8, r3, [r0, #28]
 8020d34:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020d36:	68a3      	ldr	r3, [r4, #8]
 8020d38:	f105 0208 	add.w	r2, r5, #8
 8020d3c:	9208      	str	r2, [sp, #32]
 8020d3e:	ea81 0203 	eor.w	r2, r1, r3
 8020d42:	f104 0008 	add.w	r0, r4, #8
 8020d46:	2aff      	cmp	r2, #255	@ 0xff
 8020d48:	f3c1 2117 	ubfx	r1, r1, #8, #24
 8020d4c:	9009      	str	r0, [sp, #36]	@ 0x24
 8020d4e:	d80c      	bhi.n	8020d6a <forward_eltwise_integer_INT8+0x6a>
 8020d50:	4608      	mov	r0, r1
 8020d52:	2800      	cmp	r0, #0
 8020d54:	f000 80d7 	beq.w	8020f06 <forward_eltwise_integer_INT8+0x206>
 8020d58:	3801      	subs	r0, #1
 8020d5a:	68ef      	ldr	r7, [r5, #12]
 8020d5c:	68e2      	ldr	r2, [r4, #12]
 8020d5e:	f857 7020 	ldr.w	r7, [r7, r0, lsl #2]
 8020d62:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8020d66:	4297      	cmp	r7, r2
 8020d68:	d0f3      	beq.n	8020d52 <forward_eltwise_integer_INT8+0x52>
 8020d6a:	f04f 0900 	mov.w	r9, #0
 8020d6e:	b199      	cbz	r1, 8020d98 <forward_eltwise_integer_INT8+0x98>
 8020d70:	68ea      	ldr	r2, [r5, #12]
 8020d72:	3901      	subs	r1, #1
 8020d74:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8020d78:	2a01      	cmp	r2, #1
 8020d7a:	d0f8      	beq.n	8020d6e <forward_eltwise_integer_INT8+0x6e>
 8020d7c:	f04f 0a00 	mov.w	sl, #0
 8020d80:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8020d84:	b173      	cbz	r3, 8020da4 <forward_eltwise_integer_INT8+0xa4>
 8020d86:	68e2      	ldr	r2, [r4, #12]
 8020d88:	3b01      	subs	r3, #1
 8020d8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8020d8e:	2a01      	cmp	r2, #1
 8020d90:	d0f8      	beq.n	8020d84 <forward_eltwise_integer_INT8+0x84>
 8020d92:	f04f 0b00 	mov.w	fp, #0
 8020d96:	e007      	b.n	8020da8 <forward_eltwise_integer_INT8+0xa8>
 8020d98:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8020d9c:	f04f 0a01 	mov.w	sl, #1
 8020da0:	2b00      	cmp	r3, #0
 8020da2:	d1f0      	bne.n	8020d86 <forward_eltwise_integer_INT8+0x86>
 8020da4:	f04f 0b01 	mov.w	fp, #1
 8020da8:	696a      	ldr	r2, [r5, #20]
 8020daa:	6853      	ldr	r3, [r2, #4]
 8020dac:	6972      	ldr	r2, [r6, #20]
 8020dae:	930a      	str	r3, [sp, #40]	@ 0x28
 8020db0:	6857      	ldr	r7, [r2, #4]
 8020db2:	aa19      	add	r2, sp, #100	@ 0x64
 8020db4:	2100      	movs	r1, #0
 8020db6:	9214      	str	r2, [sp, #80]	@ 0x50
 8020db8:	f240 5201 	movw	r2, #1281	@ 0x501
 8020dbc:	e9cd 1119 	strd	r1, r1, [sp, #100]	@ 0x64
 8020dc0:	e9cd 111b 	strd	r1, r1, [sp, #108]	@ 0x6c
 8020dc4:	911d      	str	r1, [sp, #116]	@ 0x74
 8020dc6:	9213      	str	r2, [sp, #76]	@ 0x4c
 8020dc8:	a813      	add	r0, sp, #76	@ 0x4c
 8020dca:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8020dce:	f010 fc61 	bl	8031694 <core_get_broadcasted_shape>
 8020dd2:	6828      	ldr	r0, [r5, #0]
 8020dd4:	6832      	ldr	r2, [r6, #0]
 8020dd6:	69ad      	ldr	r5, [r5, #24]
 8020dd8:	6821      	ldr	r1, [r4, #0]
 8020dda:	b1e0      	cbz	r0, 8020e16 <forward_eltwise_integer_INT8+0x116>
 8020ddc:	6843      	ldr	r3, [r0, #4]
 8020dde:	b1d3      	cbz	r3, 8020e16 <forward_eltwise_integer_INT8+0x116>
 8020de0:	f8b0 e002 	ldrh.w	lr, [r0, #2]
 8020de4:	f1be 0f00 	cmp.w	lr, #0
 8020de8:	d015      	beq.n	8020e16 <forward_eltwise_integer_INT8+0x116>
 8020dea:	681b      	ldr	r3, [r3, #0]
 8020dec:	f8d3 c000 	ldr.w	ip, [r3]
 8020df0:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8020df4:	b9a9      	cbnz	r1, 8020e22 <forward_eltwise_integer_INT8+0x122>
 8020df6:	f04f 5c7e 	mov.w	ip, #1065353216	@ 0x3f800000
 8020dfa:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
 8020dfe:	b1fa      	cbz	r2, 8020e40 <forward_eltwise_integer_INT8+0x140>
 8020e00:	6853      	ldr	r3, [r2, #4]
 8020e02:	b1eb      	cbz	r3, 8020e40 <forward_eltwise_integer_INT8+0x140>
 8020e04:	f8b2 e002 	ldrh.w	lr, [r2, #2]
 8020e08:	f1be 0f00 	cmp.w	lr, #0
 8020e0c:	d018      	beq.n	8020e40 <forward_eltwise_integer_INT8+0x140>
 8020e0e:	681b      	ldr	r3, [r3, #0]
 8020e10:	f8d3 c000 	ldr.w	ip, [r3]
 8020e14:	e016      	b.n	8020e44 <forward_eltwise_integer_INT8+0x144>
 8020e16:	f04f 5c7e 	mov.w	ip, #1065353216	@ 0x3f800000
 8020e1a:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 8020e1e:	2900      	cmp	r1, #0
 8020e20:	d0e9      	beq.n	8020df6 <forward_eltwise_integer_INT8+0xf6>
 8020e22:	684b      	ldr	r3, [r1, #4]
 8020e24:	2b00      	cmp	r3, #0
 8020e26:	d0e6      	beq.n	8020df6 <forward_eltwise_integer_INT8+0xf6>
 8020e28:	f8b1 e002 	ldrh.w	lr, [r1, #2]
 8020e2c:	f1be 0f00 	cmp.w	lr, #0
 8020e30:	d0e1      	beq.n	8020df6 <forward_eltwise_integer_INT8+0xf6>
 8020e32:	681b      	ldr	r3, [r3, #0]
 8020e34:	f8d3 c000 	ldr.w	ip, [r3]
 8020e38:	f8cd c038 	str.w	ip, [sp, #56]	@ 0x38
 8020e3c:	2a00      	cmp	r2, #0
 8020e3e:	d1df      	bne.n	8020e00 <forward_eltwise_integer_INT8+0x100>
 8020e40:	f04f 5c7e 	mov.w	ip, #1065353216	@ 0x3f800000
 8020e44:	69a4      	ldr	r4, [r4, #24]
 8020e46:	69b6      	ldr	r6, [r6, #24]
 8020e48:	68ad      	ldr	r5, [r5, #8]
 8020e4a:	68a4      	ldr	r4, [r4, #8]
 8020e4c:	68b6      	ldr	r6, [r6, #8]
 8020e4e:	f8cd c03c 	str.w	ip, [sp, #60]	@ 0x3c
 8020e52:	b138      	cbz	r0, 8020e64 <forward_eltwise_integer_INT8+0x164>
 8020e54:	6843      	ldr	r3, [r0, #4]
 8020e56:	2b00      	cmp	r3, #0
 8020e58:	d053      	beq.n	8020f02 <forward_eltwise_integer_INT8+0x202>
 8020e5a:	8840      	ldrh	r0, [r0, #2]
 8020e5c:	b110      	cbz	r0, 8020e64 <forward_eltwise_integer_INT8+0x164>
 8020e5e:	6858      	ldr	r0, [r3, #4]
 8020e60:	f990 0000 	ldrsb.w	r0, [r0]
 8020e64:	f88d 0031 	strb.w	r0, [sp, #49]	@ 0x31
 8020e68:	b139      	cbz	r1, 8020e7a <forward_eltwise_integer_INT8+0x17a>
 8020e6a:	6848      	ldr	r0, [r1, #4]
 8020e6c:	2800      	cmp	r0, #0
 8020e6e:	d046      	beq.n	8020efe <forward_eltwise_integer_INT8+0x1fe>
 8020e70:	8849      	ldrh	r1, [r1, #2]
 8020e72:	b111      	cbz	r1, 8020e7a <forward_eltwise_integer_INT8+0x17a>
 8020e74:	6841      	ldr	r1, [r0, #4]
 8020e76:	f991 1000 	ldrsb.w	r1, [r1]
 8020e7a:	f88d 1032 	strb.w	r1, [sp, #50]	@ 0x32
 8020e7e:	b13a      	cbz	r2, 8020e90 <forward_eltwise_integer_INT8+0x190>
 8020e80:	6851      	ldr	r1, [r2, #4]
 8020e82:	2900      	cmp	r1, #0
 8020e84:	d039      	beq.n	8020efa <forward_eltwise_integer_INT8+0x1fa>
 8020e86:	8852      	ldrh	r2, [r2, #2]
 8020e88:	b112      	cbz	r2, 8020e90 <forward_eltwise_integer_INT8+0x190>
 8020e8a:	684a      	ldr	r2, [r1, #4]
 8020e8c:	f992 2000 	ldrsb.w	r2, [r2]
 8020e90:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 8020e94:	f1b9 0f00 	cmp.w	r9, #0
 8020e98:	d12b      	bne.n	8020ef2 <forward_eltwise_integer_INT8+0x1f2>
 8020e9a:	45d3      	cmp	fp, sl
 8020e9c:	d038      	beq.n	8020f10 <forward_eltwise_integer_INT8+0x210>
 8020e9e:	f1ca 0702 	rsb	r7, sl, #2
 8020ea2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020ea4:	0a1b      	lsrs	r3, r3, #8
 8020ea6:	f000 80f4 	beq.w	8021092 <forward_eltwise_integer_INT8+0x392>
 8020eaa:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8020eac:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 8020eb0:	2301      	movs	r3, #1
 8020eb2:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8020eb6:	4290      	cmp	r0, r2
 8020eb8:	fb01 f303 	mul.w	r3, r1, r3
 8020ebc:	d1f9      	bne.n	8020eb2 <forward_eltwise_integer_INT8+0x1b2>
 8020ebe:	4622      	mov	r2, r4
 8020ec0:	f10d 0433 	add.w	r4, sp, #51	@ 0x33
 8020ec4:	9405      	str	r4, [sp, #20]
 8020ec6:	ac0f      	add	r4, sp, #60	@ 0x3c
 8020ec8:	9404      	str	r4, [sp, #16]
 8020eca:	f10d 0432 	add.w	r4, sp, #50	@ 0x32
 8020ece:	9403      	str	r4, [sp, #12]
 8020ed0:	ac0e      	add	r4, sp, #56	@ 0x38
 8020ed2:	9402      	str	r4, [sp, #8]
 8020ed4:	f10d 0431 	add.w	r4, sp, #49	@ 0x31
 8020ed8:	9401      	str	r4, [sp, #4]
 8020eda:	ac0d      	add	r4, sp, #52	@ 0x34
 8020edc:	9400      	str	r4, [sp, #0]
 8020ede:	9706      	str	r7, [sp, #24]
 8020ee0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8020ee2:	4629      	mov	r1, r5
 8020ee4:	4630      	mov	r0, r6
 8020ee6:	47a0      	blx	r4
 8020ee8:	b029      	add	sp, #164	@ 0xa4
 8020eea:	ecbd 8b02 	vpop	{d8}
 8020eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020ef2:	45d3      	cmp	fp, sl
 8020ef4:	d1d3      	bne.n	8020e9e <forward_eltwise_integer_INT8+0x19e>
 8020ef6:	2700      	movs	r7, #0
 8020ef8:	e7d3      	b.n	8020ea2 <forward_eltwise_integer_INT8+0x1a2>
 8020efa:	460a      	mov	r2, r1
 8020efc:	e7c8      	b.n	8020e90 <forward_eltwise_integer_INT8+0x190>
 8020efe:	4601      	mov	r1, r0
 8020f00:	e7bb      	b.n	8020e7a <forward_eltwise_integer_INT8+0x17a>
 8020f02:	4618      	mov	r0, r3
 8020f04:	e7ae      	b.n	8020e64 <forward_eltwise_integer_INT8+0x164>
 8020f06:	f04f 0901 	mov.w	r9, #1
 8020f0a:	e730      	b.n	8020d6e <forward_eltwise_integer_INT8+0x6e>
 8020f0c:	4625      	mov	r5, r4
 8020f0e:	e708      	b.n	8020d22 <forward_eltwise_integer_INT8+0x22>
 8020f10:	ab1e      	add	r3, sp, #120	@ 0x78
 8020f12:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8020f16:	9316      	str	r3, [sp, #88]	@ 0x58
 8020f18:	ab23      	add	r3, sp, #140	@ 0x8c
 8020f1a:	9318      	str	r3, [sp, #96]	@ 0x60
 8020f1c:	f240 5302 	movw	r3, #1282	@ 0x502
 8020f20:	9908      	ldr	r1, [sp, #32]
 8020f22:	9315      	str	r3, [sp, #84]	@ 0x54
 8020f24:	9317      	str	r3, [sp, #92]	@ 0x5c
 8020f26:	a815      	add	r0, sp, #84	@ 0x54
 8020f28:	4653      	mov	r3, sl
 8020f2a:	aa13      	add	r2, sp, #76	@ 0x4c
 8020f2c:	e9cd 991f 	strd	r9, r9, [sp, #124]	@ 0x7c
 8020f30:	e9cd 9921 	strd	r9, r9, [sp, #132]	@ 0x84
 8020f34:	e9cd 9924 	strd	r9, r9, [sp, #144]	@ 0x90
 8020f38:	e9cd 9926 	strd	r9, r9, [sp, #152]	@ 0x98
 8020f3c:	f8cd 9078 	str.w	r9, [sp, #120]	@ 0x78
 8020f40:	f8cd 908c 	str.w	r9, [sp, #140]	@ 0x8c
 8020f44:	f010 fbd0 	bl	80316e8 <core_compute_offsets>
 8020f48:	4653      	mov	r3, sl
 8020f4a:	aa13      	add	r2, sp, #76	@ 0x4c
 8020f4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020f4e:	a817      	add	r0, sp, #92	@ 0x5c
 8020f50:	f010 fbca 	bl	80316e8 <core_compute_offsets>
 8020f54:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8020f56:	68d3      	ldr	r3, [r2, #12]
 8020f58:	2b00      	cmp	r3, #0
 8020f5a:	d0c5      	beq.n	8020ee8 <forward_eltwise_integer_INT8+0x1e8>
 8020f5c:	eddf 8a4f 	vldr	s17, [pc, #316]	@ 802109c <forward_eltwise_integer_INT8+0x39c>
 8020f60:	6891      	ldr	r1, [r2, #8]
 8020f62:	f8cd 9020 	str.w	r9, [sp, #32]
 8020f66:	2900      	cmp	r1, #0
 8020f68:	d0be      	beq.n	8020ee8 <forward_eltwise_integer_INT8+0x1e8>
 8020f6a:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8020f6c:	f04f 0b00 	mov.w	fp, #0
 8020f70:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8020f74:	f04f 0a00 	mov.w	sl, #0
 8020f78:	2804      	cmp	r0, #4
 8020f7a:	bf8c      	ite	hi
 8020f7c:	6911      	ldrhi	r1, [r2, #16]
 8020f7e:	2101      	movls	r1, #1
 8020f80:	458a      	cmp	sl, r1
 8020f82:	d26b      	bcs.n	802105c <forward_eltwise_integer_INT8+0x35c>
 8020f84:	6851      	ldr	r1, [r2, #4]
 8020f86:	2900      	cmp	r1, #0
 8020f88:	d057      	beq.n	802103a <forward_eltwise_integer_INT8+0x33a>
 8020f8a:	f04f 0900 	mov.w	r9, #0
 8020f8e:	eeb6 8a00 	vmov.f32	s16, #96	@ 0x3f000000  0.5
 8020f92:	f995 2000 	ldrsb.w	r2, [r5]
 8020f96:	f99d 1031 	ldrsb.w	r1, [sp, #49]	@ 0x31
 8020f9a:	eddd 6a0d 	vldr	s13, [sp, #52]	@ 0x34
 8020f9e:	ed9d 7a0e 	vldr	s14, [sp, #56]	@ 0x38
 8020fa2:	1a53      	subs	r3, r2, r1
 8020fa4:	ee07 3a90 	vmov	s15, r3
 8020fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020fac:	f99d 1032 	ldrsb.w	r1, [sp, #50]	@ 0x32
 8020fb0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8020fb4:	a812      	add	r0, sp, #72	@ 0x48
 8020fb6:	edcd 7a10 	vstr	s15, [sp, #64]	@ 0x40
 8020fba:	f994 2000 	ldrsb.w	r2, [r4]
 8020fbe:	1a53      	subs	r3, r2, r1
 8020fc0:	ee07 3a90 	vmov	s15, r3
 8020fc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8020fc8:	aa11      	add	r2, sp, #68	@ 0x44
 8020fca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8020fce:	a910      	add	r1, sp, #64	@ 0x40
 8020fd0:	edcd 7a11 	vstr	s15, [sp, #68]	@ 0x44
 8020fd4:	47c0      	blx	r8
 8020fd6:	ed9d 6a12 	vldr	s12, [sp, #72]	@ 0x48
 8020fda:	eddd 6a0f 	vldr	s13, [sp, #60]	@ 0x3c
 8020fde:	f99d 3033 	ldrsb.w	r3, [sp, #51]	@ 0x33
 8020fe2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8020fe6:	ee07 3a10 	vmov	s14, r3
 8020fea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8020fee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8020ff2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8020ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020ffa:	bfd4      	ite	le
 8020ffc:	eeb0 7a68 	vmovle.f32	s14, s17
 8021000:	eeb0 7a48 	vmovgt.f32	s14, s16
 8021004:	ee77 7a87 	vadd.f32	s15, s15, s14
 8021008:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 802100c:	edcd 7a12 	vstr	s15, [sp, #72]	@ 0x48
 8021010:	ee17 2a10 	vmov	r2, s14
 8021014:	f302 0207 	ssat	r2, #8, r2
 8021018:	7032      	strb	r2, [r6, #0]
 802101a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 802101c:	6852      	ldr	r2, [r2, #4]
 802101e:	4415      	add	r5, r2
 8021020:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8021022:	6852      	ldr	r2, [r2, #4]
 8021024:	4414      	add	r4, r2
 8021026:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8021028:	6851      	ldr	r1, [r2, #4]
 802102a:	f109 0901 	add.w	r9, r9, #1
 802102e:	4549      	cmp	r1, r9
 8021030:	443e      	add	r6, r7
 8021032:	d8ae      	bhi.n	8020f92 <forward_eltwise_integer_INT8+0x292>
 8021034:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8021036:	f3c0 2017 	ubfx	r0, r0, #8, #24
 802103a:	9915      	ldr	r1, [sp, #84]	@ 0x54
 802103c:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 8021040:	d302      	bcc.n	8021048 <forward_eltwise_integer_INT8+0x348>
 8021042:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8021044:	6909      	ldr	r1, [r1, #16]
 8021046:	440d      	add	r5, r1
 8021048:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 802104a:	f5b1 6fa0 	cmp.w	r1, #1280	@ 0x500
 802104e:	d302      	bcc.n	8021056 <forward_eltwise_integer_INT8+0x356>
 8021050:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8021052:	6909      	ldr	r1, [r1, #16]
 8021054:	440c      	add	r4, r1
 8021056:	f10a 0a01 	add.w	sl, sl, #1
 802105a:	e78d      	b.n	8020f78 <forward_eltwise_integer_INT8+0x278>
 802105c:	f8dd e058 	ldr.w	lr, [sp, #88]	@ 0x58
 8021060:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 8021062:	f8de 1008 	ldr.w	r1, [lr, #8]
 8021066:	440d      	add	r5, r1
 8021068:	6899      	ldr	r1, [r3, #8]
 802106a:	440c      	add	r4, r1
 802106c:	6891      	ldr	r1, [r2, #8]
 802106e:	f10b 0b01 	add.w	fp, fp, #1
 8021072:	4559      	cmp	r1, fp
 8021074:	f63f af7e 	bhi.w	8020f74 <forward_eltwise_integer_INT8+0x274>
 8021078:	f8de 000c 	ldr.w	r0, [lr, #12]
 802107c:	4405      	add	r5, r0
 802107e:	68d8      	ldr	r0, [r3, #12]
 8021080:	9b08      	ldr	r3, [sp, #32]
 8021082:	4404      	add	r4, r0
 8021084:	68d0      	ldr	r0, [r2, #12]
 8021086:	3301      	adds	r3, #1
 8021088:	4298      	cmp	r0, r3
 802108a:	9308      	str	r3, [sp, #32]
 802108c:	f63f af6b 	bhi.w	8020f66 <forward_eltwise_integer_INT8+0x266>
 8021090:	e72a      	b.n	8020ee8 <forward_eltwise_integer_INT8+0x1e8>
 8021092:	2301      	movs	r3, #1
 8021094:	e713      	b.n	8020ebe <forward_eltwise_integer_INT8+0x1be>
 8021096:	2300      	movs	r3, #0
 8021098:	685b      	ldr	r3, [r3, #4]
 802109a:	deff      	udf	#255	@ 0xff
 802109c:	befffffc 	.word	0xbefffffc

080210a0 <forward_lite_dense_is8os8ws8>:
 80210a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80210a4:	b08f      	sub	sp, #60	@ 0x3c
 80210a6:	ee21 0a00 	vmul.f32	s0, s2, s0
 80210aa:	f99d 4060 	ldrsb.w	r4, [sp, #96]	@ 0x60
 80210ae:	940a      	str	r4, [sp, #40]	@ 0x28
 80210b0:	f10d 0932 	add.w	r9, sp, #50	@ 0x32
 80210b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80210b6:	2400      	movs	r4, #0
 80210b8:	f99d 3064 	ldrsb.w	r3, [sp, #100]	@ 0x64
 80210bc:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80210c0:	f8bd 7068 	ldrh.w	r7, [sp, #104]	@ 0x68
 80210c4:	f8bd 806c 	ldrh.w	r8, [sp, #108]	@ 0x6c
 80210c8:	f8ad 4032 	strh.w	r4, [sp, #50]	@ 0x32
 80210cc:	ee80 0a20 	vdiv.f32	s0, s0, s1
 80210d0:	4605      	mov	r5, r0
 80210d2:	4648      	mov	r0, r9
 80210d4:	460e      	mov	r6, r1
 80210d6:	4693      	mov	fp, r2
 80210d8:	940d      	str	r4, [sp, #52]	@ 0x34
 80210da:	930b      	str	r3, [sp, #44]	@ 0x2c
 80210dc:	f001 f8b0 	bl	8022240 <align_factor>
 80210e0:	900d      	str	r0, [sp, #52]	@ 0x34
 80210e2:	f1ba 0f00 	cmp.w	sl, #0
 80210e6:	d019      	beq.n	802111c <forward_lite_dense_is8os8ws8+0x7c>
 80210e8:	4643      	mov	r3, r8
 80210ea:	46b8      	mov	r8, r7
 80210ec:	461f      	mov	r7, r3
 80210ee:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80210f0:	9306      	str	r3, [sp, #24]
 80210f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80210f4:	9304      	str	r3, [sp, #16]
 80210f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80210f8:	9303      	str	r3, [sp, #12]
 80210fa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80210fc:	9505      	str	r5, [sp, #20]
 80210fe:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8021102:	ab0d      	add	r3, sp, #52	@ 0x34
 8021104:	9300      	str	r3, [sp, #0]
 8021106:	4630      	mov	r0, r6
 8021108:	3401      	adds	r4, #1
 802110a:	463b      	mov	r3, r7
 802110c:	4642      	mov	r2, r8
 802110e:	4659      	mov	r1, fp
 8021110:	f001 fd8e 	bl	8022c30 <st_sssa8_fully_connected>
 8021114:	45a2      	cmp	sl, r4
 8021116:	443d      	add	r5, r7
 8021118:	4446      	add	r6, r8
 802111a:	d1e8      	bne.n	80210ee <forward_lite_dense_is8os8ws8+0x4e>
 802111c:	b00f      	add	sp, #60	@ 0x3c
 802111e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021122:	bf00      	nop

08021124 <forward_lite_avepool_is8os8>:
 8021124:	b410      	push	{r4}
 8021126:	f8bd 4004 	ldrh.w	r4, [sp, #4]
 802112a:	9401      	str	r4, [sp, #4]
 802112c:	f8bd 4008 	ldrh.w	r4, [sp, #8]
 8021130:	9402      	str	r4, [sp, #8]
 8021132:	f8bd 400c 	ldrh.w	r4, [sp, #12]
 8021136:	9403      	str	r4, [sp, #12]
 8021138:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 802113c:	9404      	str	r4, [sp, #16]
 802113e:	f8bd 4014 	ldrh.w	r4, [sp, #20]
 8021142:	9405      	str	r4, [sp, #20]
 8021144:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 8021148:	9406      	str	r4, [sp, #24]
 802114a:	f8bd 401c 	ldrh.w	r4, [sp, #28]
 802114e:	9407      	str	r4, [sp, #28]
 8021150:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8021154:	9408      	str	r4, [sp, #32]
 8021156:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 802115a:	9409      	str	r4, [sp, #36]	@ 0x24
 802115c:	f99d 4028 	ldrsb.w	r4, [sp, #40]	@ 0x28
 8021160:	940a      	str	r4, [sp, #40]	@ 0x28
 8021162:	f99d 402c 	ldrsb.w	r4, [sp, #44]	@ 0x2c
 8021166:	940b      	str	r4, [sp, #44]	@ 0x2c
 8021168:	f85d 4b04 	ldr.w	r4, [sp], #4
 802116c:	f001 bba8 	b.w	80228c0 <st_int8_avepool>

08021170 <forward_lite_conv2d_deep_3x3_sssa8_ch>:
 8021170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021174:	b095      	sub	sp, #84	@ 0x54
 8021176:	4604      	mov	r4, r0
 8021178:	f8bd 6098 	ldrh.w	r6, [sp, #152]	@ 0x98
 802117c:	f8bd 009c 	ldrh.w	r0, [sp, #156]	@ 0x9c
 8021180:	f8bd 807c 	ldrh.w	r8, [sp, #124]	@ 0x7c
 8021184:	9d25      	ldr	r5, [sp, #148]	@ 0x94
 8021186:	930d      	str	r3, [sp, #52]	@ 0x34
 8021188:	469c      	mov	ip, r3
 802118a:	fb06 f300 	mul.w	r3, r6, r0
 802118e:	fb08 5303 	mla	r3, r8, r3, r5
 8021192:	f89d 7090 	ldrb.w	r7, [sp, #144]	@ 0x90
 8021196:	960e      	str	r6, [sp, #56]	@ 0x38
 8021198:	429c      	cmp	r4, r3
 802119a:	f99d 6084 	ldrsb.w	r6, [sp, #132]	@ 0x84
 802119e:	9610      	str	r6, [sp, #64]	@ 0x40
 80211a0:	f8dd 90a8 	ldr.w	r9, [sp, #168]	@ 0xa8
 80211a4:	f99d 6088 	ldrsb.w	r6, [sp, #136]	@ 0x88
 80211a8:	910c      	str	r1, [sp, #48]	@ 0x30
 80211aa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80211ac:	9711      	str	r7, [sp, #68]	@ 0x44
 80211ae:	d205      	bcs.n	80211bc <forward_lite_conv2d_deep_3x3_sssa8_ch+0x4c>
 80211b0:	fb01 f202 	mul.w	r2, r1, r2
 80211b4:	fb0c 4202 	mla	r2, ip, r2, r4
 80211b8:	4295      	cmp	r5, r2
 80211ba:	d371      	bcc.n	80212a0 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x130>
 80211bc:	f04f 0a01 	mov.w	sl, #1
 80211c0:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 80211c2:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 80211c4:	eba3 0348 	sub.w	r3, r3, r8, lsl #1
 80211c8:	eb09 0703 	add.w	r7, r9, r3
 80211cc:	4641      	mov	r1, r8
 80211ce:	463b      	mov	r3, r7
 80211d0:	464a      	mov	r2, r9
 80211d2:	f001 f889 	bl	80222e8 <align_factor_ch>
 80211d6:	ea4f 0048 	mov.w	r0, r8, lsl #1
 80211da:	eb09 01c8 	add.w	r1, r9, r8, lsl #3
 80211de:	eb09 0c88 	add.w	ip, r9, r8, lsl #2
 80211e2:	f1b8 0f00 	cmp.w	r8, #0
 80211e6:	d05f      	beq.n	80212a8 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x138>
 80211e8:	e9cd 0a12 	strd	r0, sl, [sp, #72]	@ 0x48
 80211ec:	463b      	mov	r3, r7
 80211ee:	eb07 0b00 	add.w	fp, r7, r0
 80211f2:	f1ac 0204 	sub.w	r2, ip, #4
 80211f6:	2701      	movs	r7, #1
 80211f8:	f933 0b02 	ldrsh.w	r0, [r3], #2
 80211fc:	f100 3eff 	add.w	lr, r0, #4294967295
 8021200:	fa1f fe8e 	uxth.w	lr, lr
 8021204:	fa07 fa00 	lsl.w	sl, r7, r0
 8021208:	f1be 0f14 	cmp.w	lr, #20
 802120c:	fa06 f000 	lsl.w	r0, r6, r0
 8021210:	eb00 005a 	add.w	r0, r0, sl, lsr #1
 8021214:	d83f      	bhi.n	8021296 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x126>
 8021216:	459b      	cmp	fp, r3
 8021218:	f842 0f04 	str.w	r0, [r2, #4]!
 802121c:	d1ec      	bne.n	80211f8 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x88>
 802121e:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
 8021220:	e9dd 0a12 	ldrd	r0, sl, [sp, #72]	@ 0x48
 8021224:	eb09 0703 	add.w	r7, r9, r3
 8021228:	e9dd 320c 	ldrd	r3, r2, [sp, #48]	@ 0x30
 802122c:	1a38      	subs	r0, r7, r0
 802122e:	fb13 f702 	smulbb	r7, r3, r2
 8021232:	b2bf      	uxth	r7, r7
 8021234:	f1ba 0f00 	cmp.w	sl, #0
 8021238:	d02a      	beq.n	8021290 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x120>
 802123a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802123c:	f8cd 90a8 	str.w	r9, [sp, #168]	@ 0xa8
 8021240:	e9cd c812 	strd	ip, r8, [sp, #72]	@ 0x48
 8021244:	fb08 fb03 	mul.w	fp, r8, r3
 8021248:	2600      	movs	r6, #0
 802124a:	4688      	mov	r8, r1
 802124c:	4681      	mov	r9, r0
 802124e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8021250:	930a      	str	r3, [sp, #40]	@ 0x28
 8021252:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021254:	9309      	str	r3, [sp, #36]	@ 0x24
 8021256:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8021258:	9308      	str	r3, [sp, #32]
 802125a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802125c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 802125e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8021260:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
 8021264:	e9cd 7306 	strd	r7, r3, [sp, #24]
 8021268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802126a:	9305      	str	r3, [sp, #20]
 802126c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802126e:	9304      	str	r3, [sp, #16]
 8021270:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021272:	9303      	str	r3, [sp, #12]
 8021274:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021276:	e9cd 9301 	strd	r9, r3, [sp, #4]
 802127a:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 802127c:	9300      	str	r3, [sp, #0]
 802127e:	4620      	mov	r0, r4
 8021280:	462b      	mov	r3, r5
 8021282:	3601      	adds	r6, #1
 8021284:	f00e febc 	bl	8030000 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3>
 8021288:	45b2      	cmp	sl, r6
 802128a:	445d      	add	r5, fp
 802128c:	443c      	add	r4, r7
 802128e:	d1de      	bne.n	802124e <forward_lite_conv2d_deep_3x3_sssa8_ch+0xde>
 8021290:	b015      	add	sp, #84	@ 0x54
 8021292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021296:	459b      	cmp	fp, r3
 8021298:	f842 6f04 	str.w	r6, [r2, #4]!
 802129c:	d1ac      	bne.n	80211f8 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x88>
 802129e:	e7be      	b.n	802121e <forward_lite_conv2d_deep_3x3_sssa8_ch+0xae>
 80212a0:	2301      	movs	r3, #1
 80212a2:	4682      	mov	sl, r0
 80212a4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80212a6:	e78b      	b.n	80211c0 <forward_lite_conv2d_deep_3x3_sssa8_ch+0x50>
 80212a8:	46cc      	mov	ip, r9
 80212aa:	e7bd      	b.n	8021228 <forward_lite_conv2d_deep_3x3_sssa8_ch+0xb8>

080212ac <forward_lite_conv2d_sssa8_ch>:
 80212ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80212b0:	b0e9      	sub	sp, #420	@ 0x1a4
 80212b2:	4681      	mov	r9, r0
 80212b4:	469a      	mov	sl, r3
 80212b6:	f8bd 0204 	ldrh.w	r0, [sp, #516]	@ 0x204
 80212ba:	f8bd 3200 	ldrh.w	r3, [sp, #512]	@ 0x200
 80212be:	930e      	str	r3, [sp, #56]	@ 0x38
 80212c0:	9032      	str	r0, [sp, #200]	@ 0xc8
 80212c2:	fb03 f300 	mul.w	r3, r3, r0
 80212c6:	f8bd 01d0 	ldrh.w	r0, [sp, #464]	@ 0x1d0
 80212ca:	9030      	str	r0, [sp, #192]	@ 0xc0
 80212cc:	f8bd 01d4 	ldrh.w	r0, [sp, #468]	@ 0x1d4
 80212d0:	9031      	str	r0, [sp, #196]	@ 0xc4
 80212d2:	f8bd 01d8 	ldrh.w	r0, [sp, #472]	@ 0x1d8
 80212d6:	9012      	str	r0, [sp, #72]	@ 0x48
 80212d8:	f8bd 01dc 	ldrh.w	r0, [sp, #476]	@ 0x1dc
 80212dc:	903c      	str	r0, [sp, #240]	@ 0xf0
 80212de:	f8bd 01e0 	ldrh.w	r0, [sp, #480]	@ 0x1e0
 80212e2:	f8bd 51cc 	ldrh.w	r5, [sp, #460]	@ 0x1cc
 80212e6:	9c7f      	ldr	r4, [sp, #508]	@ 0x1fc
 80212e8:	902c      	str	r0, [sp, #176]	@ 0xb0
 80212ea:	f8bd 01e4 	ldrh.w	r0, [sp, #484]	@ 0x1e4
 80212ee:	9038      	str	r0, [sp, #224]	@ 0xe0
 80212f0:	f99d 01ec 	ldrsb.w	r0, [sp, #492]	@ 0x1ec
 80212f4:	9324      	str	r3, [sp, #144]	@ 0x90
 80212f6:	900b      	str	r0, [sp, #44]	@ 0x2c
 80212f8:	fb05 4303 	mla	r3, r5, r3, r4
 80212fc:	f89d 01f8 	ldrb.w	r0, [sp, #504]	@ 0x1f8
 8021300:	9027      	str	r0, [sp, #156]	@ 0x9c
 8021302:	4599      	cmp	r9, r3
 8021304:	f8bd 0208 	ldrh.w	r0, [sp, #520]	@ 0x208
 8021308:	f99d 81f0 	ldrsb.w	r8, [sp, #496]	@ 0x1f0
 802130c:	911a      	str	r1, [sp, #104]	@ 0x68
 802130e:	920f      	str	r2, [sp, #60]	@ 0x3c
 8021310:	9522      	str	r5, [sp, #136]	@ 0x88
 8021312:	900c      	str	r0, [sp, #48]	@ 0x30
 8021314:	f080 82af 	bcs.w	8021876 <forward_lite_conv2d_sssa8_ch+0x5ca>
 8021318:	4613      	mov	r3, r2
 802131a:	fb01 f303 	mul.w	r3, r1, r3
 802131e:	fb0a 9303 	mla	r3, sl, r3, r9
 8021322:	429c      	cmp	r4, r3
 8021324:	bf2c      	ite	cs
 8021326:	2500      	movcs	r5, #0
 8021328:	2501      	movcc	r5, #1
 802132a:	9922      	ldr	r1, [sp, #136]	@ 0x88
 802132c:	9b83      	ldr	r3, [sp, #524]	@ 0x20c
 802132e:	9a84      	ldr	r2, [sp, #528]	@ 0x210
 8021330:	987d      	ldr	r0, [sp, #500]	@ 0x1f4
 8021332:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 8021336:	18d6      	adds	r6, r2, r3
 8021338:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 802133a:	3b02      	subs	r3, #2
 802133c:	2b01      	cmp	r3, #1
 802133e:	4633      	mov	r3, r6
 8021340:	bf98      	it	ls
 8021342:	2500      	movls	r5, #0
 8021344:	ea4f 0b41 	mov.w	fp, r1, lsl #1
 8021348:	f000 ffce 	bl	80222e8 <align_factor_ch>
 802134c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 802134e:	07db      	lsls	r3, r3, #31
 8021350:	d506      	bpl.n	8021360 <forward_lite_conv2d_sssa8_ch+0xb4>
 8021352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021354:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8021356:	3302      	adds	r3, #2
 8021358:	3202      	adds	r2, #2
 802135a:	fb02 f303 	mul.w	r3, r2, r3
 802135e:	9324      	str	r3, [sp, #144]	@ 0x90
 8021360:	9b7a      	ldr	r3, [sp, #488]	@ 0x1e8
 8021362:	9301      	str	r3, [sp, #4]
 8021364:	9b84      	ldr	r3, [sp, #528]	@ 0x210
 8021366:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 8021368:	9303      	str	r3, [sp, #12]
 802136a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 802136c:	9302      	str	r3, [sp, #8]
 802136e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8021370:	9972      	ldr	r1, [sp, #456]	@ 0x1c8
 8021372:	9300      	str	r3, [sp, #0]
 8021374:	4650      	mov	r0, sl
 8021376:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 8021378:	463a      	mov	r2, r7
 802137a:	f001 fbc5 	bl	8022b08 <st_sssa8_ch_convolve_rank1upd>
 802137e:	9984      	ldr	r1, [sp, #528]	@ 0x210
 8021380:	eb0b 0307 	add.w	r3, fp, r7
 8021384:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8021388:	e9dd 0330 	ldrd	r0, r3, [sp, #192]	@ 0xc0
 802138c:	fb10 f303 	smulbb	r3, r0, r3
 8021390:	fb13 f30a 	smulbb	r3, r3, sl
 8021394:	b29b      	uxth	r3, r3
 8021396:	9321      	str	r3, [sp, #132]	@ 0x84
 8021398:	ebc7 7347 	rsb	r3, r7, r7, lsl #29
 802139c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 80213a0:	9329      	str	r3, [sp, #164]	@ 0xa4
 80213a2:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 80213a6:	911d      	str	r1, [sp, #116]	@ 0x74
 80213a8:	932a      	str	r3, [sp, #168]	@ 0xa8
 80213aa:	b1df      	cbz	r7, 80213e4 <forward_lite_conv2d_sssa8_ch+0x138>
 80213ac:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80213ae:	4632      	mov	r2, r6
 80213b0:	1f18      	subs	r0, r3, #4
 80213b2:	eb06 0c0b 	add.w	ip, r6, fp
 80213b6:	f04f 0e01 	mov.w	lr, #1
 80213ba:	f932 3b02 	ldrsh.w	r3, [r2], #2
 80213be:	1e59      	subs	r1, r3, #1
 80213c0:	b289      	uxth	r1, r1
 80213c2:	fa0e f603 	lsl.w	r6, lr, r3
 80213c6:	2914      	cmp	r1, #20
 80213c8:	fa08 f303 	lsl.w	r3, r8, r3
 80213cc:	eb03 0356 	add.w	r3, r3, r6, lsr #1
 80213d0:	f200 823a 	bhi.w	8021848 <forward_lite_conv2d_sssa8_ch+0x59c>
 80213d4:	4562      	cmp	r2, ip
 80213d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80213da:	d1ee      	bne.n	80213ba <forward_lite_conv2d_sssa8_ch+0x10e>
 80213dc:	e9dd 2383 	ldrd	r2, r3, [sp, #524]	@ 0x20c
 80213e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80213e2:	189e      	adds	r6, r3, r2
 80213e4:	eba6 030b 	sub.w	r3, r6, fp
 80213e8:	9328      	str	r3, [sp, #160]	@ 0xa0
 80213ea:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80213ec:	934a      	str	r3, [sp, #296]	@ 0x128
 80213ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80213f0:	9349      	str	r3, [sp, #292]	@ 0x124
 80213f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80213f4:	934e      	str	r3, [sp, #312]	@ 0x138
 80213f6:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 80213f8:	934d      	str	r3, [sp, #308]	@ 0x134
 80213fa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80213fc:	9360      	str	r3, [sp, #384]	@ 0x180
 80213fe:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8021400:	9361      	str	r3, [sp, #388]	@ 0x184
 8021402:	9b2c      	ldr	r3, [sp, #176]	@ 0xb0
 8021404:	9362      	str	r3, [sp, #392]	@ 0x188
 8021406:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8021408:	9e30      	ldr	r6, [sp, #192]	@ 0xc0
 802140a:	9f31      	ldr	r7, [sp, #196]	@ 0xc4
 802140c:	9363      	str	r3, [sp, #396]	@ 0x18c
 802140e:	ab50      	add	r3, sp, #320	@ 0x140
 8021410:	9300      	str	r3, [sp, #0]
 8021412:	aa48      	add	r2, sp, #288	@ 0x120
 8021414:	ab4c      	add	r3, sp, #304	@ 0x130
 8021416:	a95e      	add	r1, sp, #376	@ 0x178
 8021418:	a854      	add	r0, sp, #336	@ 0x150
 802141a:	9652      	str	r6, [sp, #328]	@ 0x148
 802141c:	fb07 f806 	mul.w	r8, r7, r6
 8021420:	9751      	str	r7, [sp, #324]	@ 0x144
 8021422:	f001 f9db 	bl	80227dc <ai_padding_opt_init>
 8021426:	9822      	ldr	r0, [sp, #136]	@ 0x88
 8021428:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 802142a:	fb0a f106 	mul.w	r1, sl, r6
 802142e:	fb0a f308 	mul.w	r3, sl, r8
 8021432:	fb00 f603 	mul.w	r6, r0, r3
 8021436:	fb01 f307 	mul.w	r3, r1, r7
 802143a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 802143e:	9323      	str	r3, [sp, #140]	@ 0x8c
 8021440:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8021442:	9117      	str	r1, [sp, #92]	@ 0x5c
 8021444:	f003 0202 	and.w	r2, r3, #2
 8021448:	f3c3 0340 	ubfx	r3, r3, #1, #1
 802144c:	9326      	str	r3, [sp, #152]	@ 0x98
 802144e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021450:	923b      	str	r2, [sp, #236]	@ 0xec
 8021452:	f5b6 6f20 	cmp.w	r6, #2560	@ 0xa00
 8021456:	bfa8      	it	ge
 8021458:	f44f 6620 	movge.w	r6, #2560	@ 0xa00
 802145c:	2b01      	cmp	r3, #1
 802145e:	f000 842b 	beq.w	8021cb8 <forward_lite_conv2d_sssa8_ch+0xa0c>
 8021462:	2300      	movs	r3, #0
 8021464:	933d      	str	r3, [sp, #244]	@ 0xf4
 8021466:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8021468:	fbb6 f3f3 	udiv	r3, r6, r3
 802146c:	b29b      	uxth	r3, r3
 802146e:	461a      	mov	r2, r3
 8021470:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021472:	429a      	cmp	r2, r3
 8021474:	bf28      	it	cs
 8021476:	461a      	movcs	r2, r3
 8021478:	fbb3 f1f2 	udiv	r1, r3, r2
 802147c:	fb02 3311 	mls	r3, r2, r1, r3
 8021480:	b29b      	uxth	r3, r3
 8021482:	9225      	str	r2, [sp, #148]	@ 0x94
 8021484:	b289      	uxth	r1, r1
 8021486:	2b00      	cmp	r3, #0
 8021488:	f000 81f7 	beq.w	802187a <forward_lite_conv2d_sssa8_ch+0x5ce>
 802148c:	2d01      	cmp	r5, #1
 802148e:	f000 81f9 	beq.w	8021884 <forward_lite_conv2d_sssa8_ch+0x5d8>
 8021492:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021494:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 8021496:	f8dd b02c 	ldr.w	fp, [sp, #44]	@ 0x2c
 802149a:	f8cd a0d0 	str.w	sl, [sp, #208]	@ 0xd0
 802149e:	fb0a f308 	mul.w	r3, sl, r8
 80214a2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80214a6:	9318      	str	r3, [sp, #96]	@ 0x60
 80214a8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80214aa:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80214ac:	f8dd 8088 	ldr.w	r8, [sp, #136]	@ 0x88
 80214b0:	fb03 f302 	mul.w	r3, r3, r2
 80214b4:	425b      	negs	r3, r3
 80214b6:	1a1b      	subs	r3, r3, r0
 80214b8:	fb0a 9303 	mla	r3, sl, r3, r9
 80214bc:	933e      	str	r3, [sp, #248]	@ 0xf8
 80214be:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 80214c0:	fb03 f30a 	mul.w	r3, r3, sl
 80214c4:	fb02 f303 	mul.w	r3, r2, r3
 80214c8:	9335      	str	r3, [sp, #212]	@ 0xd4
 80214ca:	f00a 0303 	and.w	r3, sl, #3
 80214ce:	9314      	str	r3, [sp, #80]	@ 0x50
 80214d0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80214d2:	005b      	lsls	r3, r3, #1
 80214d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80214d6:	4243      	negs	r3, r0
 80214d8:	9336      	str	r3, [sp, #216]	@ 0xd8
 80214da:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80214dc:	e9cd 1839 	strd	r1, r8, [sp, #228]	@ 0xe4
 80214e0:	fb03 f30a 	mul.w	r3, r3, sl
 80214e4:	ea4f 094a 	mov.w	r9, sl, lsl #1
 80214e8:	9319      	str	r3, [sp, #100]	@ 0x64
 80214ea:	fb02 f30a 	mul.w	r3, r2, sl
 80214ee:	9337      	str	r3, [sp, #220]	@ 0xdc
 80214f0:	f8cd 90cc 	str.w	r9, [sp, #204]	@ 0xcc
 80214f4:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 80214f6:	b94b      	cbnz	r3, 802150c <forward_lite_conv2d_sssa8_ch+0x260>
 80214f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80214fa:	2b00      	cmp	r3, #0
 80214fc:	f040 81b4 	bne.w	8021868 <forward_lite_conv2d_sssa8_ch+0x5bc>
 8021500:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8021502:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8021504:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021506:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 8021508:	f001 f8ae 	bl	8022668 <st_int8_to16_dual_interleaved>
 802150c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 802150e:	2b03      	cmp	r3, #3
 8021510:	f000 81a2 	beq.w	8021858 <forward_lite_conv2d_sssa8_ch+0x5ac>
 8021514:	941e      	str	r4, [sp, #120]	@ 0x78
 8021516:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8021518:	2b00      	cmp	r3, #0
 802151a:	f000 80b7 	beq.w	802168c <forward_lite_conv2d_sssa8_ch+0x3e0>
 802151e:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 8021520:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 8021522:	9d3e      	ldr	r5, [sp, #248]	@ 0xf8
 8021524:	947f      	str	r4, [sp, #508]	@ 0x1fc
 8021526:	eba2 0803 	sub.w	r8, r2, r3
 802152a:	425b      	negs	r3, r3
 802152c:	9313      	str	r3, [sp, #76]	@ 0x4c
 802152e:	46a9      	mov	r9, r5
 8021530:	2300      	movs	r3, #0
 8021532:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021534:	9d3c      	ldr	r5, [sp, #240]	@ 0xf0
 8021536:	461f      	mov	r7, r3
 8021538:	a854      	add	r0, sp, #336	@ 0x150
 802153a:	920b      	str	r2, [sp, #44]	@ 0x2c
 802153c:	f001 f9a6 	bl	802288c <ai_padding_opt_phase1>
 8021540:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021542:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8021544:	2b00      	cmp	r3, #0
 8021546:	d07d      	beq.n	8021644 <forward_lite_conv2d_sssa8_ch+0x398>
 8021548:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 802154a:	981b      	ldr	r0, [sp, #108]	@ 0x6c
 802154c:	972d      	str	r7, [sp, #180]	@ 0xb4
 802154e:	eba8 0301 	sub.w	r3, r8, r1
 8021552:	fb00 f303 	mul.w	r3, r0, r3
 8021556:	931c      	str	r3, [sp, #112]	@ 0x70
 8021558:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 802155a:	9b30      	ldr	r3, [sp, #192]	@ 0xc0
 802155c:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 802155e:	1a1c      	subs	r4, r3, r0
 8021560:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8021562:	440b      	add	r3, r1
 8021564:	932b      	str	r3, [sp, #172]	@ 0xac
 8021566:	9b36      	ldr	r3, [sp, #216]	@ 0xd8
 8021568:	e9cd 952e 	strd	r9, r5, [sp, #184]	@ 0xb8
 802156c:	e9cd 390b 	strd	r3, r9, [sp, #44]	@ 0x2c
 8021570:	2300      	movs	r3, #0
 8021572:	930d      	str	r3, [sp, #52]	@ 0x34
 8021574:	9b54      	ldr	r3, [sp, #336]	@ 0x150
 8021576:	2b00      	cmp	r3, #0
 8021578:	f000 80e0 	beq.w	802173c <forward_lite_conv2d_sssa8_ch+0x490>
 802157c:	3b01      	subs	r3, #1
 802157e:	9354      	str	r3, [sp, #336]	@ 0x150
 8021580:	f04f 0301 	mov.w	r3, #1
 8021584:	f8ad 3176 	strh.w	r3, [sp, #374]	@ 0x176
 8021588:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802158a:	992b      	ldr	r1, [sp, #172]	@ 0xac
 802158c:	428b      	cmp	r3, r1
 802158e:	da43      	bge.n	8021618 <forward_lite_conv2d_sssa8_ch+0x36c>
 8021590:	4619      	mov	r1, r3
 8021592:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021594:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 8021596:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8021598:	9e34      	ldr	r6, [sp, #208]	@ 0xd0
 802159a:	1ae3      	subs	r3, r4, r3
 802159c:	fb05 f303 	mul.w	r3, r5, r3
 80215a0:	e9cd 7810 	strd	r7, r8, [sp, #64]	@ 0x40
 80215a4:	9315      	str	r3, [sp, #84]	@ 0x54
 80215a6:	46aa      	mov	sl, r5
 80215a8:	4688      	mov	r8, r1
 80215aa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80215ac:	42a5      	cmp	r5, r4
 80215ae:	da2a      	bge.n	8021606 <forward_lite_conv2d_sssa8_ch+0x35a>
 80215b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80215b2:	4543      	cmp	r3, r8
 80215b4:	f240 80b1 	bls.w	802171a <forward_lite_conv2d_sssa8_ch+0x46e>
 80215b8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80215ba:	f8cd 8058 	str.w	r8, [sp, #88]	@ 0x58
 80215be:	e9cd 201f 	strd	r2, r0, [sp, #124]	@ 0x7c
 80215c2:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80215c6:	4607      	mov	r7, r0
 80215c8:	4691      	mov	r9, r2
 80215ca:	2b00      	cmp	r3, #0
 80215cc:	f000 809d 	beq.w	802170a <forward_lite_conv2d_sssa8_ch+0x45e>
 80215d0:	e006      	b.n	80215e0 <forward_lite_conv2d_sssa8_ch+0x334>
 80215d2:	3501      	adds	r5, #1
 80215d4:	f000 feb8 	bl	8022348 <st_int8_to16_no_shift>
 80215d8:	42a5      	cmp	r5, r4
 80215da:	44d1      	add	r9, sl
 80215dc:	4437      	add	r7, r6
 80215de:	d00c      	beq.n	80215fa <forward_lite_conv2d_sssa8_ch+0x34e>
 80215e0:	4545      	cmp	r5, r8
 80215e2:	4632      	mov	r2, r6
 80215e4:	4649      	mov	r1, r9
 80215e6:	4638      	mov	r0, r7
 80215e8:	d3f3      	bcc.n	80215d2 <forward_lite_conv2d_sssa8_ch+0x326>
 80215ea:	4658      	mov	r0, fp
 80215ec:	3501      	adds	r5, #1
 80215ee:	f001 fa6b 	bl	8022ac8 <st_int16_fill>
 80215f2:	42a5      	cmp	r5, r4
 80215f4:	44d1      	add	r9, sl
 80215f6:	4437      	add	r7, r6
 80215f8:	d1f2      	bne.n	80215e0 <forward_lite_conv2d_sssa8_ch+0x334>
 80215fa:	e9dd 201f 	ldrd	r2, r0, [sp, #124]	@ 0x7c
 80215fe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8021600:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8021604:	441a      	add	r2, r3
 8021606:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021608:	4418      	add	r0, r3
 802160a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802160c:	f108 0801 	add.w	r8, r8, #1
 8021610:	4598      	cmp	r8, r3
 8021612:	d1ca      	bne.n	80215aa <forward_lite_conv2d_sssa8_ch+0x2fe>
 8021614:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8021616:	4698      	mov	r8, r3
 8021618:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 802161a:	4293      	cmp	r3, r2
 802161c:	f000 80c2 	beq.w	80217a4 <forward_lite_conv2d_sssa8_ch+0x4f8>
 8021620:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8021622:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8021624:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021626:	4401      	add	r1, r0
 8021628:	910c      	str	r1, [sp, #48]	@ 0x30
 802162a:	9812      	ldr	r0, [sp, #72]	@ 0x48
 802162c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 802162e:	4401      	add	r1, r0
 8021630:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021632:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8021634:	3301      	adds	r3, #1
 8021636:	4299      	cmp	r1, r3
 8021638:	930d      	str	r3, [sp, #52]	@ 0x34
 802163a:	4404      	add	r4, r0
 802163c:	d19a      	bne.n	8021574 <forward_lite_conv2d_sssa8_ch+0x2c8>
 802163e:	e9dd 792d 	ldrd	r7, r9, [sp, #180]	@ 0xb4
 8021642:	9d2f      	ldr	r5, [sp, #188]	@ 0xbc
 8021644:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021646:	442b      	add	r3, r5
 8021648:	9313      	str	r3, [sp, #76]	@ 0x4c
 802164a:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 802164c:	4499      	add	r9, r3
 802164e:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8021650:	3701      	adds	r7, #1
 8021652:	42bb      	cmp	r3, r7
 8021654:	44a8      	add	r8, r5
 8021656:	f47f af6f 	bne.w	8021538 <forward_lite_conv2d_sssa8_ch+0x28c>
 802165a:	991d      	ldr	r1, [sp, #116]	@ 0x74
 802165c:	9c7f      	ldr	r4, [sp, #508]	@ 0x1fc
 802165e:	4291      	cmp	r1, r2
 8021660:	d014      	beq.n	802168c <forward_lite_conv2d_sssa8_ch+0x3e0>
 8021662:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8021664:	9307      	str	r3, [sp, #28]
 8021666:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8021668:	9306      	str	r3, [sp, #24]
 802166a:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 802166c:	9305      	str	r3, [sp, #20]
 802166e:	9b84      	ldr	r3, [sp, #528]	@ 0x210
 8021670:	9304      	str	r3, [sp, #16]
 8021672:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 8021674:	9303      	str	r3, [sp, #12]
 8021676:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8021678:	9302      	str	r3, [sp, #8]
 802167a:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 802167c:	9301      	str	r3, [sp, #4]
 802167e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8021680:	9300      	str	r3, [sp, #0]
 8021682:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 8021684:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021686:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8021688:	f001 fd98 	bl	80231bc <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 802168c:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 802168e:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 8021690:	1a9b      	subs	r3, r3, r2
 8021692:	b299      	uxth	r1, r3
 8021694:	428a      	cmp	r2, r1
 8021696:	4613      	mov	r3, r2
 8021698:	bf28      	it	cs
 802169a:	460b      	movcs	r3, r1
 802169c:	913a      	str	r1, [sp, #232]	@ 0xe8
 802169e:	2b00      	cmp	r3, #0
 80216a0:	f000 80d8 	beq.w	8021854 <forward_lite_conv2d_sssa8_ch+0x5a8>
 80216a4:	9972      	ldr	r1, [sp, #456]	@ 0x1c8
 80216a6:	9821      	ldr	r0, [sp, #132]	@ 0x84
 80216a8:	fb00 1102 	mla	r1, r0, r2, r1
 80216ac:	9172      	str	r1, [sp, #456]	@ 0x1c8
 80216ae:	9929      	ldr	r1, [sp, #164]	@ 0xa4
 80216b0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80216b4:	9129      	str	r1, [sp, #164]	@ 0xa4
 80216b6:	9928      	ldr	r1, [sp, #160]	@ 0xa0
 80216b8:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 80216bc:	9128      	str	r1, [sp, #160]	@ 0xa0
 80216be:	9984      	ldr	r1, [sp, #528]	@ 0x210
 80216c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80216c4:	9184      	str	r1, [sp, #528]	@ 0x210
 80216c6:	992a      	ldr	r1, [sp, #168]	@ 0xa8
 80216c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80216cc:	912a      	str	r1, [sp, #168]	@ 0xa8
 80216ce:	993b      	ldr	r1, [sp, #236]	@ 0xec
 80216d0:	2900      	cmp	r1, #0
 80216d2:	f000 80c6 	beq.w	8021862 <forward_lite_conv2d_sssa8_ch+0x5b6>
 80216d6:	9924      	ldr	r1, [sp, #144]	@ 0x90
 80216d8:	9325      	str	r3, [sp, #148]	@ 0x94
 80216da:	fb01 4402 	mla	r4, r1, r2, r4
 80216de:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80216e0:	3b01      	subs	r3, #1
 80216e2:	b29b      	uxth	r3, r3
 80216e4:	461a      	mov	r2, r3
 80216e6:	9339      	str	r3, [sp, #228]	@ 0xe4
 80216e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80216ec:	429a      	cmp	r2, r3
 80216ee:	f47f af01 	bne.w	80214f4 <forward_lite_conv2d_sssa8_ch+0x248>
 80216f2:	b069      	add	sp, #420	@ 0x1a4
 80216f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80216f8:	4638      	mov	r0, r7
 80216fa:	f000 fe87 	bl	802240c <st_int8_to16_no_shift_interleaved>
 80216fe:	3501      	adds	r5, #1
 8021700:	42a5      	cmp	r5, r4
 8021702:	44d1      	add	r9, sl
 8021704:	4437      	add	r7, r6
 8021706:	f43f af78 	beq.w	80215fa <forward_lite_conv2d_sssa8_ch+0x34e>
 802170a:	4545      	cmp	r5, r8
 802170c:	4632      	mov	r2, r6
 802170e:	4649      	mov	r1, r9
 8021710:	4658      	mov	r0, fp
 8021712:	d3f1      	bcc.n	80216f8 <forward_lite_conv2d_sssa8_ch+0x44c>
 8021714:	f001 f9d8 	bl	8022ac8 <st_int16_fill>
 8021718:	e7f1      	b.n	80216fe <forward_lite_conv2d_sssa8_ch+0x452>
 802171a:	4691      	mov	r9, r2
 802171c:	4617      	mov	r7, r2
 802171e:	9016      	str	r0, [sp, #88]	@ 0x58
 8021720:	4649      	mov	r1, r9
 8021722:	3501      	adds	r5, #1
 8021724:	4632      	mov	r2, r6
 8021726:	4658      	mov	r0, fp
 8021728:	f001 f9ce 	bl	8022ac8 <st_int16_fill>
 802172c:	42a5      	cmp	r5, r4
 802172e:	44d1      	add	r9, sl
 8021730:	d1f6      	bne.n	8021720 <forward_lite_conv2d_sssa8_ch+0x474>
 8021732:	e9dd 3015 	ldrd	r3, r0, [sp, #84]	@ 0x54
 8021736:	463a      	mov	r2, r7
 8021738:	441a      	add	r2, r3
 802173a:	e764      	b.n	8021606 <forward_lite_conv2d_sssa8_ch+0x35a>
 802173c:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 802173e:	b93b      	cbnz	r3, 8021750 <forward_lite_conv2d_sssa8_ch+0x4a4>
 8021740:	f04f 0301 	mov.w	r3, #1
 8021744:	f8ad 3176 	strh.w	r3, [sp, #374]	@ 0x176
 8021748:	9b56      	ldr	r3, [sp, #344]	@ 0x158
 802174a:	3b01      	subs	r3, #1
 802174c:	9356      	str	r3, [sp, #344]	@ 0x158
 802174e:	e71b      	b.n	8021588 <forward_lite_conv2d_sssa8_ch+0x2dc>
 8021750:	3b01      	subs	r3, #1
 8021752:	9355      	str	r3, [sp, #340]	@ 0x154
 8021754:	f8bd 3174 	ldrh.w	r3, [sp, #372]	@ 0x174
 8021758:	f8ad 3176 	strh.w	r3, [sp, #374]	@ 0x176
 802175c:	2b01      	cmp	r3, #1
 802175e:	f43f af13 	beq.w	8021588 <forward_lite_conv2d_sssa8_ch+0x2dc>
 8021762:	e9dd 5313 	ldrd	r5, r3, [sp, #76]	@ 0x4c
 8021766:	2b00      	cmp	r3, #0
 8021768:	d13b      	bne.n	80217e2 <forward_lite_conv2d_sssa8_ch+0x536>
 802176a:	4545      	cmp	r5, r8
 802176c:	f6bf af54 	bge.w	8021618 <forward_lite_conv2d_sssa8_ch+0x36c>
 8021770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021772:	9411      	str	r4, [sp, #68]	@ 0x44
 8021774:	f8dd a06c 	ldr.w	sl, [sp, #108]	@ 0x6c
 8021778:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 802177a:	9210      	str	r2, [sp, #64]	@ 0x40
 802177c:	4691      	mov	r9, r2
 802177e:	461e      	mov	r6, r3
 8021780:	4649      	mov	r1, r9
 8021782:	4630      	mov	r0, r6
 8021784:	3501      	adds	r5, #1
 8021786:	4622      	mov	r2, r4
 8021788:	f000 fe40 	bl	802240c <st_int8_to16_no_shift_interleaved>
 802178c:	4545      	cmp	r5, r8
 802178e:	44d1      	add	r9, sl
 8021790:	443e      	add	r6, r7
 8021792:	d1f5      	bne.n	8021780 <forward_lite_conv2d_sssa8_ch+0x4d4>
 8021794:	e9dd 2410 	ldrd	r2, r4, [sp, #64]	@ 0x40
 8021798:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 802179a:	441a      	add	r2, r3
 802179c:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 802179e:	4293      	cmp	r3, r2
 80217a0:	f47f af3e 	bne.w	8021620 <forward_lite_conv2d_sssa8_ch+0x374>
 80217a4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80217a6:	2b03      	cmp	r3, #3
 80217a8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80217aa:	9308      	str	r3, [sp, #32]
 80217ac:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80217ae:	9307      	str	r3, [sp, #28]
 80217b0:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 80217b2:	9306      	str	r3, [sp, #24]
 80217b4:	9b84      	ldr	r3, [sp, #528]	@ 0x210
 80217b6:	9305      	str	r3, [sp, #20]
 80217b8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 80217ba:	9304      	str	r3, [sp, #16]
 80217bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80217be:	9303      	str	r3, [sp, #12]
 80217c0:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 80217c2:	9302      	str	r3, [sp, #8]
 80217c4:	d027      	beq.n	8021816 <forward_lite_conv2d_sssa8_ch+0x56a>
 80217c6:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80217c8:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 80217ca:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 80217cc:	2300      	movs	r3, #0
 80217ce:	9301      	str	r3, [sp, #4]
 80217d0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80217d2:	9300      	str	r3, [sp, #0]
 80217d4:	4629      	mov	r1, r5
 80217d6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80217d8:	f00f f9aa 	bl	8030b30 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 80217dc:	462a      	mov	r2, r5
 80217de:	901e      	str	r0, [sp, #120]	@ 0x78
 80217e0:	e71e      	b.n	8021620 <forward_lite_conv2d_sssa8_ch+0x374>
 80217e2:	4545      	cmp	r5, r8
 80217e4:	f6bf af18 	bge.w	8021618 <forward_lite_conv2d_sssa8_ch+0x36c>
 80217e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80217ea:	9411      	str	r4, [sp, #68]	@ 0x44
 80217ec:	f8dd a06c 	ldr.w	sl, [sp, #108]	@ 0x6c
 80217f0:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 80217f2:	9210      	str	r2, [sp, #64]	@ 0x40
 80217f4:	4691      	mov	r9, r2
 80217f6:	461e      	mov	r6, r3
 80217f8:	4649      	mov	r1, r9
 80217fa:	4630      	mov	r0, r6
 80217fc:	3501      	adds	r5, #1
 80217fe:	4622      	mov	r2, r4
 8021800:	f000 fda2 	bl	8022348 <st_int8_to16_no_shift>
 8021804:	4545      	cmp	r5, r8
 8021806:	44d1      	add	r9, sl
 8021808:	443e      	add	r6, r7
 802180a:	d1f5      	bne.n	80217f8 <forward_lite_conv2d_sssa8_ch+0x54c>
 802180c:	e9dd 2410 	ldrd	r2, r4, [sp, #64]	@ 0x40
 8021810:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8021812:	441a      	add	r2, r3
 8021814:	e7c2      	b.n	802179c <forward_lite_conv2d_sssa8_ch+0x4f0>
 8021816:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8021818:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 802181a:	9300      	str	r3, [sp, #0]
 802181c:	fab5 f385 	clz	r3, r5
 8021820:	095b      	lsrs	r3, r3, #5
 8021822:	005b      	lsls	r3, r3, #1
 8021824:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 8021826:	9301      	str	r3, [sp, #4]
 8021828:	991d      	ldr	r1, [sp, #116]	@ 0x74
 802182a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 802182c:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 802182e:	f00f f97f 	bl	8030b30 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8021832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021834:	901e      	str	r0, [sp, #120]	@ 0x78
 8021836:	3b01      	subs	r3, #1
 8021838:	42ab      	cmp	r3, r5
 802183a:	bf04      	itt	eq
 802183c:	4603      	moveq	r3, r0
 802183e:	3302      	addeq	r3, #2
 8021840:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021842:	bf08      	it	eq
 8021844:	931e      	streq	r3, [sp, #120]	@ 0x78
 8021846:	e6eb      	b.n	8021620 <forward_lite_conv2d_sssa8_ch+0x374>
 8021848:	4562      	cmp	r2, ip
 802184a:	f840 8f04 	str.w	r8, [r0, #4]!
 802184e:	f47f adb4 	bne.w	80213ba <forward_lite_conv2d_sssa8_ch+0x10e>
 8021852:	e5c3      	b.n	80213dc <forward_lite_conv2d_sssa8_ch+0x130>
 8021854:	9325      	str	r3, [sp, #148]	@ 0x94
 8021856:	e742      	b.n	80216de <forward_lite_conv2d_sssa8_ch+0x432>
 8021858:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802185a:	3303      	adds	r3, #3
 802185c:	18e3      	adds	r3, r4, r3
 802185e:	931e      	str	r3, [sp, #120]	@ 0x78
 8021860:	e659      	b.n	8021516 <forward_lite_conv2d_sssa8_ch+0x26a>
 8021862:	4414      	add	r4, r2
 8021864:	9325      	str	r3, [sp, #148]	@ 0x94
 8021866:	e73a      	b.n	80216de <forward_lite_conv2d_sssa8_ch+0x432>
 8021868:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 802186a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 802186c:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 802186e:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 8021870:	f000 fe0e 	bl	8022490 <st_int8_to16_dual>
 8021874:	e64a      	b.n	802150c <forward_lite_conv2d_sssa8_ch+0x260>
 8021876:	2500      	movs	r5, #0
 8021878:	e557      	b.n	802132a <forward_lite_conv2d_sssa8_ch+0x7e>
 802187a:	2d01      	cmp	r5, #1
 802187c:	d004      	beq.n	8021888 <forward_lite_conv2d_sssa8_ch+0x5dc>
 802187e:	3901      	subs	r1, #1
 8021880:	b289      	uxth	r1, r1
 8021882:	e606      	b.n	8021492 <forward_lite_conv2d_sssa8_ch+0x1e6>
 8021884:	3101      	adds	r1, #1
 8021886:	b289      	uxth	r1, r1
 8021888:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 802188a:	2b00      	cmp	r3, #0
 802188c:	f43f af31 	beq.w	80216f2 <forward_lite_conv2d_sssa8_ch+0x446>
 8021890:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021892:	9838      	ldr	r0, [sp, #224]	@ 0xe0
 8021894:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8021896:	9f31      	ldr	r7, [sp, #196]	@ 0xc4
 8021898:	f8cd a0e8 	str.w	sl, [sp, #232]	@ 0xe8
 802189c:	fb0a f308 	mul.w	r3, sl, r8
 80218a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80218a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80218a6:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 80218a8:	9442      	str	r4, [sp, #264]	@ 0x108
 80218aa:	fb05 f300 	mul.w	r3, r5, r0
 80218ae:	425b      	negs	r3, r3
 80218b0:	1a9b      	subs	r3, r3, r2
 80218b2:	fb0a 9303 	mla	r3, sl, r3, r9
 80218b6:	9339      	str	r3, [sp, #228]	@ 0xe4
 80218b8:	1e4b      	subs	r3, r1, #1
 80218ba:	b29b      	uxth	r3, r3
 80218bc:	9344      	str	r3, [sp, #272]	@ 0x110
 80218be:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 80218c0:	fb0a f303 	mul.w	r3, sl, r3
 80218c4:	fb05 f303 	mul.w	r3, r5, r3
 80218c8:	eba7 0b00 	sub.w	fp, r7, r0
 80218cc:	9343      	str	r3, [sp, #268]	@ 0x10c
 80218ce:	4247      	negs	r7, r0
 80218d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80218d2:	982c      	ldr	r0, [sp, #176]	@ 0xb0
 80218d4:	9715      	str	r7, [sp, #84]	@ 0x54
 80218d6:	3303      	adds	r3, #3
 80218d8:	4240      	negs	r0, r0
 80218da:	18e6      	adds	r6, r4, r3
 80218dc:	903e      	str	r0, [sp, #248]	@ 0xf8
 80218de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80218e0:	9822      	ldr	r0, [sp, #136]	@ 0x88
 80218e2:	9640      	str	r6, [sp, #256]	@ 0x100
 80218e4:	f00a 0603 	and.w	r6, sl, #3
 80218e8:	f103 0902 	add.w	r9, r3, #2
 80218ec:	9613      	str	r6, [sp, #76]	@ 0x4c
 80218ee:	fb03 f300 	mul.w	r3, r3, r0
 80218f2:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 80218f4:	9345      	str	r3, [sp, #276]	@ 0x114
 80218f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80218f8:	f8cd 9118 	str.w	r9, [sp, #280]	@ 0x118
 80218fc:	0076      	lsls	r6, r6, #1
 80218fe:	fb05 f80a 	mul.w	r8, r5, sl
 8021902:	fb03 f30a 	mul.w	r3, r3, sl
 8021906:	2200      	movs	r2, #0
 8021908:	961b      	str	r6, [sp, #108]	@ 0x6c
 802190a:	ea4f 064a 	mov.w	r6, sl, lsl #1
 802190e:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
 8021912:	f8cd 80fc 	str.w	r8, [sp, #252]	@ 0xfc
 8021916:	9318      	str	r3, [sp, #96]	@ 0x60
 8021918:	9241      	str	r2, [sp, #260]	@ 0x104
 802191a:	46d8      	mov	r8, fp
 802191c:	4689      	mov	r9, r1
 802191e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8021920:	a854      	add	r0, sp, #336	@ 0x150
 8021922:	3301      	adds	r3, #1
 8021924:	9341      	str	r3, [sp, #260]	@ 0x104
 8021926:	f000 ffb1 	bl	802288c <ai_padding_opt_phase1>
 802192a:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 802192c:	9d42      	ldr	r5, [sp, #264]	@ 0x108
 802192e:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8021930:	2a03      	cmp	r2, #3
 8021932:	bf08      	it	eq
 8021934:	461d      	moveq	r5, r3
 8021936:	9b3d      	ldr	r3, [sp, #244]	@ 0xf4
 8021938:	b94b      	cbnz	r3, 802194e <forward_lite_conv2d_sssa8_ch+0x6a2>
 802193a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802193c:	2b00      	cmp	r3, #0
 802193e:	f040 81b4 	bne.w	8021caa <forward_lite_conv2d_sssa8_ch+0x9fe>
 8021942:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8021944:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8021946:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021948:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 802194a:	f000 fe8d 	bl	8022668 <st_int8_to16_dual_interleaved>
 802194e:	f1b9 0f00 	cmp.w	r9, #0
 8021952:	f000 8186 	beq.w	8021c62 <forward_lite_conv2d_sssa8_ch+0x9b6>
 8021956:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8021958:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 802195a:	f8dd b110 	ldr.w	fp, [sp, #272]	@ 0x110
 802195e:	f8cd 911c 	str.w	r9, [sp, #284]	@ 0x11c
 8021962:	eba8 0302 	sub.w	r3, r8, r2
 8021966:	fb01 f303 	mul.w	r3, r1, r3
 802196a:	931c      	str	r3, [sp, #112]	@ 0x70
 802196c:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 802196e:	9638      	str	r6, [sp, #224]	@ 0xe0
 8021970:	18d3      	adds	r3, r2, r3
 8021972:	9a25      	ldr	r2, [sp, #148]	@ 0x94
 8021974:	922b      	str	r2, [sp, #172]	@ 0xac
 8021976:	9a72      	ldr	r2, [sp, #456]	@ 0x1c8
 8021978:	923b      	str	r2, [sp, #236]	@ 0xec
 802197a:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 802197c:	9233      	str	r2, [sp, #204]	@ 0xcc
 802197e:	9a29      	ldr	r2, [sp, #164]	@ 0xa4
 8021980:	9337      	str	r3, [sp, #220]	@ 0xdc
 8021982:	922f      	str	r2, [sp, #188]	@ 0xbc
 8021984:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021986:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 8021988:	922e      	str	r2, [sp, #184]	@ 0xb8
 802198a:	9a84      	ldr	r2, [sp, #528]	@ 0x210
 802198c:	922d      	str	r2, [sp, #180]	@ 0xb4
 802198e:	46a9      	mov	r9, r5
 8021990:	461d      	mov	r5, r3
 8021992:	9a59      	ldr	r2, [sp, #356]	@ 0x164
 8021994:	9b58      	ldr	r3, [sp, #352]	@ 0x160
 8021996:	9256      	str	r2, [sp, #344]	@ 0x158
 8021998:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802199a:	9355      	str	r3, [sp, #340]	@ 0x154
 802199c:	9b57      	ldr	r3, [sp, #348]	@ 0x15c
 802199e:	9354      	str	r3, [sp, #336]	@ 0x150
 80219a0:	2a00      	cmp	r2, #0
 80219a2:	f000 8127 	beq.w	8021bf4 <forward_lite_conv2d_sssa8_ch+0x948>
 80219a6:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 80219a8:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 80219aa:	f8cd 9080 	str.w	r9, [sp, #128]	@ 0x80
 80219ae:	1a54      	subs	r4, r2, r1
 80219b0:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 80219b2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80219b4:	2100      	movs	r1, #0
 80219b6:	9a39      	ldr	r2, [sp, #228]	@ 0xe4
 80219b8:	920c      	str	r2, [sp, #48]	@ 0x30
 80219ba:	e9cd b934 	strd	fp, r9, [sp, #208]	@ 0xd0
 80219be:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80219c0:	f8dd 90fc 	ldr.w	r9, [sp, #252]	@ 0xfc
 80219c4:	910d      	str	r1, [sp, #52]	@ 0x34
 80219c6:	9536      	str	r5, [sp, #216]	@ 0xd8
 80219c8:	2b00      	cmp	r3, #0
 80219ca:	d05e      	beq.n	8021a8a <forward_lite_conv2d_sssa8_ch+0x7de>
 80219cc:	3b01      	subs	r3, #1
 80219ce:	9354      	str	r3, [sp, #336]	@ 0x150
 80219d0:	f04f 0301 	mov.w	r3, #1
 80219d4:	f8ad 3176 	strh.w	r3, [sp, #374]	@ 0x176
 80219d8:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80219da:	9937      	ldr	r1, [sp, #220]	@ 0xdc
 80219dc:	428b      	cmp	r3, r1
 80219de:	da3e      	bge.n	8021a5e <forward_lite_conv2d_sssa8_ch+0x7b2>
 80219e0:	4619      	mov	r1, r3
 80219e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80219e4:	9e38      	ldr	r6, [sp, #224]	@ 0xe0
 80219e6:	980c      	ldr	r0, [sp, #48]	@ 0x30
 80219e8:	9f3a      	ldr	r7, [sp, #232]	@ 0xe8
 80219ea:	1ae3      	subs	r3, r4, r3
 80219ec:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 80219f0:	fb06 f303 	mul.w	r3, r6, r3
 80219f4:	9314      	str	r3, [sp, #80]	@ 0x50
 80219f6:	4603      	mov	r3, r0
 80219f8:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80219fa:	42ac      	cmp	r4, r5
 80219fc:	dd26      	ble.n	8021a4c <forward_lite_conv2d_sssa8_ch+0x7a0>
 80219fe:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 8021a00:	4281      	cmp	r1, r0
 8021a02:	d25c      	bcs.n	8021abe <forward_lite_conv2d_sssa8_ch+0x812>
 8021a04:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 8021a06:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8021a0a:	9316      	str	r3, [sp, #88]	@ 0x58
 8021a0c:	e9cd 121e 	strd	r1, r2, [sp, #120]	@ 0x78
 8021a10:	4699      	mov	r9, r3
 8021a12:	4693      	mov	fp, r2
 8021a14:	2800      	cmp	r0, #0
 8021a16:	d04a      	beq.n	8021aae <forward_lite_conv2d_sssa8_ch+0x802>
 8021a18:	e006      	b.n	8021a28 <forward_lite_conv2d_sssa8_ch+0x77c>
 8021a1a:	3501      	adds	r5, #1
 8021a1c:	f000 fc94 	bl	8022348 <st_int8_to16_no_shift>
 8021a20:	42ac      	cmp	r4, r5
 8021a22:	44b3      	add	fp, r6
 8021a24:	44b9      	add	r9, r7
 8021a26:	d00c      	beq.n	8021a42 <forward_lite_conv2d_sssa8_ch+0x796>
 8021a28:	4545      	cmp	r5, r8
 8021a2a:	463a      	mov	r2, r7
 8021a2c:	4659      	mov	r1, fp
 8021a2e:	4648      	mov	r0, r9
 8021a30:	d3f3      	bcc.n	8021a1a <forward_lite_conv2d_sssa8_ch+0x76e>
 8021a32:	4650      	mov	r0, sl
 8021a34:	3501      	adds	r5, #1
 8021a36:	f001 f847 	bl	8022ac8 <st_int16_fill>
 8021a3a:	42ac      	cmp	r4, r5
 8021a3c:	44b3      	add	fp, r6
 8021a3e:	44b9      	add	r9, r7
 8021a40:	d1f2      	bne.n	8021a28 <forward_lite_conv2d_sssa8_ch+0x77c>
 8021a42:	e9dd 121e 	ldrd	r1, r2, [sp, #120]	@ 0x78
 8021a46:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8021a48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8021a4a:	4402      	add	r2, r0
 8021a4c:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8021a4e:	4403      	add	r3, r0
 8021a50:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8021a52:	3101      	adds	r1, #1
 8021a54:	4281      	cmp	r1, r0
 8021a56:	d1cf      	bne.n	80219f8 <forward_lite_conv2d_sssa8_ch+0x74c>
 8021a58:	f8dd 9044 	ldr.w	r9, [sp, #68]	@ 0x44
 8021a5c:	4680      	mov	r8, r0
 8021a5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8021a60:	4293      	cmp	r3, r2
 8021a62:	d067      	beq.n	8021b34 <forward_lite_conv2d_sssa8_ch+0x888>
 8021a64:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8021a66:	9818      	ldr	r0, [sp, #96]	@ 0x60
 8021a68:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021a6a:	4401      	add	r1, r0
 8021a6c:	910c      	str	r1, [sp, #48]	@ 0x30
 8021a6e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8021a70:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8021a72:	4401      	add	r1, r0
 8021a74:	910b      	str	r1, [sp, #44]	@ 0x2c
 8021a76:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8021a78:	3301      	adds	r3, #1
 8021a7a:	4299      	cmp	r1, r3
 8021a7c:	930d      	str	r3, [sp, #52]	@ 0x34
 8021a7e:	4404      	add	r4, r0
 8021a80:	f000 809d 	beq.w	8021bbe <forward_lite_conv2d_sssa8_ch+0x912>
 8021a84:	9b54      	ldr	r3, [sp, #336]	@ 0x150
 8021a86:	2b00      	cmp	r3, #0
 8021a88:	d1a0      	bne.n	80219cc <forward_lite_conv2d_sssa8_ch+0x720>
 8021a8a:	9b55      	ldr	r3, [sp, #340]	@ 0x154
 8021a8c:	bb53      	cbnz	r3, 8021ae4 <forward_lite_conv2d_sssa8_ch+0x838>
 8021a8e:	f04f 0301 	mov.w	r3, #1
 8021a92:	f8ad 3176 	strh.w	r3, [sp, #374]	@ 0x176
 8021a96:	9b56      	ldr	r3, [sp, #344]	@ 0x158
 8021a98:	3b01      	subs	r3, #1
 8021a9a:	9356      	str	r3, [sp, #344]	@ 0x158
 8021a9c:	e79c      	b.n	80219d8 <forward_lite_conv2d_sssa8_ch+0x72c>
 8021a9e:	4648      	mov	r0, r9
 8021aa0:	f000 fcb4 	bl	802240c <st_int8_to16_no_shift_interleaved>
 8021aa4:	3501      	adds	r5, #1
 8021aa6:	42ac      	cmp	r4, r5
 8021aa8:	44b3      	add	fp, r6
 8021aaa:	44b9      	add	r9, r7
 8021aac:	d0c9      	beq.n	8021a42 <forward_lite_conv2d_sssa8_ch+0x796>
 8021aae:	4545      	cmp	r5, r8
 8021ab0:	463a      	mov	r2, r7
 8021ab2:	4659      	mov	r1, fp
 8021ab4:	4650      	mov	r0, sl
 8021ab6:	d3f2      	bcc.n	8021a9e <forward_lite_conv2d_sssa8_ch+0x7f2>
 8021ab8:	f001 f806 	bl	8022ac8 <st_int16_fill>
 8021abc:	e7f2      	b.n	8021aa4 <forward_lite_conv2d_sssa8_ch+0x7f8>
 8021abe:	4693      	mov	fp, r2
 8021ac0:	9316      	str	r3, [sp, #88]	@ 0x58
 8021ac2:	4689      	mov	r9, r1
 8021ac4:	4690      	mov	r8, r2
 8021ac6:	4641      	mov	r1, r8
 8021ac8:	3501      	adds	r5, #1
 8021aca:	463a      	mov	r2, r7
 8021acc:	4650      	mov	r0, sl
 8021ace:	f000 fffb 	bl	8022ac8 <st_int16_fill>
 8021ad2:	42ac      	cmp	r4, r5
 8021ad4:	44b0      	add	r8, r6
 8021ad6:	d1f6      	bne.n	8021ac6 <forward_lite_conv2d_sssa8_ch+0x81a>
 8021ad8:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8021ada:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8021adc:	465a      	mov	r2, fp
 8021ade:	4649      	mov	r1, r9
 8021ae0:	4402      	add	r2, r0
 8021ae2:	e7b3      	b.n	8021a4c <forward_lite_conv2d_sssa8_ch+0x7a0>
 8021ae4:	3b01      	subs	r3, #1
 8021ae6:	9355      	str	r3, [sp, #340]	@ 0x154
 8021ae8:	f8bd 3174 	ldrh.w	r3, [sp, #372]	@ 0x174
 8021aec:	f8ad 3176 	strh.w	r3, [sp, #374]	@ 0x176
 8021af0:	2b01      	cmp	r3, #1
 8021af2:	f43f af71 	beq.w	80219d8 <forward_lite_conv2d_sssa8_ch+0x72c>
 8021af6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021af8:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 8021afa:	2b00      	cmp	r3, #0
 8021afc:	d145      	bne.n	8021b8a <forward_lite_conv2d_sssa8_ch+0x8de>
 8021afe:	4545      	cmp	r5, r8
 8021b00:	daad      	bge.n	8021a5e <forward_lite_conv2d_sssa8_ch+0x7b2>
 8021b02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021b04:	9e1b      	ldr	r6, [sp, #108]	@ 0x6c
 8021b06:	9410      	str	r4, [sp, #64]	@ 0x40
 8021b08:	462f      	mov	r7, r5
 8021b0a:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8021b0c:	9211      	str	r2, [sp, #68]	@ 0x44
 8021b0e:	4693      	mov	fp, r2
 8021b10:	461c      	mov	r4, r3
 8021b12:	4659      	mov	r1, fp
 8021b14:	4620      	mov	r0, r4
 8021b16:	3701      	adds	r7, #1
 8021b18:	462a      	mov	r2, r5
 8021b1a:	f000 fc77 	bl	802240c <st_int8_to16_no_shift_interleaved>
 8021b1e:	4547      	cmp	r7, r8
 8021b20:	44b3      	add	fp, r6
 8021b22:	444c      	add	r4, r9
 8021b24:	d1f5      	bne.n	8021b12 <forward_lite_conv2d_sssa8_ch+0x866>
 8021b26:	e9dd 4210 	ldrd	r4, r2, [sp, #64]	@ 0x40
 8021b2a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8021b2c:	441a      	add	r2, r3
 8021b2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8021b30:	4293      	cmp	r3, r2
 8021b32:	d197      	bne.n	8021a64 <forward_lite_conv2d_sssa8_ch+0x7b8>
 8021b34:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8021b36:	9308      	str	r3, [sp, #32]
 8021b38:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8021b3a:	9307      	str	r3, [sp, #28]
 8021b3c:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8021b3e:	9306      	str	r3, [sp, #24]
 8021b40:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8021b42:	9305      	str	r3, [sp, #20]
 8021b44:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 8021b46:	9304      	str	r3, [sp, #16]
 8021b48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8021b4a:	9303      	str	r3, [sp, #12]
 8021b4c:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8021b4e:	9302      	str	r3, [sp, #8]
 8021b50:	2300      	movs	r3, #0
 8021b52:	9301      	str	r3, [sp, #4]
 8021b54:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8021b56:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8021b58:	9300      	str	r3, [sp, #0]
 8021b5a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021b5c:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8021b5e:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8021b60:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8021b62:	4413      	add	r3, r2
 8021b64:	930c      	str	r3, [sp, #48]	@ 0x30
 8021b66:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8021b68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8021b6a:	4413      	add	r3, r2
 8021b6c:	3501      	adds	r5, #1
 8021b6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8021b70:	4414      	add	r4, r2
 8021b72:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021b74:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8021b76:	950d      	str	r5, [sp, #52]	@ 0x34
 8021b78:	f00e ffda 	bl	8030b30 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8021b7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021b7e:	9020      	str	r0, [sp, #128]	@ 0x80
 8021b80:	42ab      	cmp	r3, r5
 8021b82:	f000 808e 	beq.w	8021ca2 <forward_lite_conv2d_sssa8_ch+0x9f6>
 8021b86:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8021b88:	e77c      	b.n	8021a84 <forward_lite_conv2d_sssa8_ch+0x7d8>
 8021b8a:	4545      	cmp	r5, r8
 8021b8c:	f6bf af67 	bge.w	8021a5e <forward_lite_conv2d_sssa8_ch+0x7b2>
 8021b90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021b92:	9e1b      	ldr	r6, [sp, #108]	@ 0x6c
 8021b94:	9410      	str	r4, [sp, #64]	@ 0x40
 8021b96:	462f      	mov	r7, r5
 8021b98:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 8021b9a:	9211      	str	r2, [sp, #68]	@ 0x44
 8021b9c:	4693      	mov	fp, r2
 8021b9e:	461c      	mov	r4, r3
 8021ba0:	4659      	mov	r1, fp
 8021ba2:	4620      	mov	r0, r4
 8021ba4:	3701      	adds	r7, #1
 8021ba6:	462a      	mov	r2, r5
 8021ba8:	f000 fbce 	bl	8022348 <st_int8_to16_no_shift>
 8021bac:	4547      	cmp	r7, r8
 8021bae:	44b3      	add	fp, r6
 8021bb0:	444c      	add	r4, r9
 8021bb2:	d1f5      	bne.n	8021ba0 <forward_lite_conv2d_sssa8_ch+0x8f4>
 8021bb4:	e9dd 4210 	ldrd	r4, r2, [sp, #64]	@ 0x40
 8021bb8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8021bba:	441a      	add	r2, r3
 8021bbc:	e7b7      	b.n	8021b2e <forward_lite_conv2d_sssa8_ch+0x882>
 8021bbe:	991d      	ldr	r1, [sp, #116]	@ 0x74
 8021bc0:	9d36      	ldr	r5, [sp, #216]	@ 0xd8
 8021bc2:	428a      	cmp	r2, r1
 8021bc4:	e9dd b934 	ldrd	fp, r9, [sp, #208]	@ 0xd0
 8021bc8:	d014      	beq.n	8021bf4 <forward_lite_conv2d_sssa8_ch+0x948>
 8021bca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8021bcc:	9307      	str	r3, [sp, #28]
 8021bce:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8021bd0:	9306      	str	r3, [sp, #24]
 8021bd2:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8021bd4:	9305      	str	r3, [sp, #20]
 8021bd6:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 8021bd8:	9304      	str	r3, [sp, #16]
 8021bda:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 8021bdc:	9303      	str	r3, [sp, #12]
 8021bde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8021be0:	9302      	str	r3, [sp, #8]
 8021be2:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8021be4:	9301      	str	r3, [sp, #4]
 8021be6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8021be8:	9300      	str	r3, [sp, #0]
 8021bea:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8021bec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8021bee:	9823      	ldr	r0, [sp, #140]	@ 0x8c
 8021bf0:	f001 fae4 	bl	80231bc <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 8021bf4:	9a2b      	ldr	r2, [sp, #172]	@ 0xac
 8021bf6:	1aab      	subs	r3, r5, r2
 8021bf8:	b29d      	uxth	r5, r3
 8021bfa:	42aa      	cmp	r2, r5
 8021bfc:	4614      	mov	r4, r2
 8021bfe:	bf28      	it	cs
 8021c00:	462c      	movcs	r4, r5
 8021c02:	b2a4      	uxth	r4, r4
 8021c04:	4613      	mov	r3, r2
 8021c06:	4491      	add	r9, r2
 8021c08:	2c00      	cmp	r4, #0
 8021c0a:	d043      	beq.n	8021c94 <forward_lite_conv2d_sssa8_ch+0x9e8>
 8021c0c:	993b      	ldr	r1, [sp, #236]	@ 0xec
 8021c0e:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8021c10:	fb02 1303 	mla	r3, r2, r3, r1
 8021c14:	4618      	mov	r0, r3
 8021c16:	933b      	str	r3, [sp, #236]	@ 0xec
 8021c18:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021c1a:	2b00      	cmp	r3, #0
 8021c1c:	d13c      	bne.n	8021c98 <forward_lite_conv2d_sssa8_ch+0x9ec>
 8021c1e:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021c20:	4623      	mov	r3, r4
 8021c22:	f000 fd21 	bl	8022668 <st_int8_to16_dual_interleaved>
 8021c26:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8021c28:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 8021c2a:	942b      	str	r4, [sp, #172]	@ 0xac
 8021c2c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8021c30:	922f      	str	r2, [sp, #188]	@ 0xbc
 8021c32:	9a2e      	ldr	r2, [sp, #184]	@ 0xb8
 8021c34:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8021c38:	922e      	str	r2, [sp, #184]	@ 0xb8
 8021c3a:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 8021c3c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8021c40:	922d      	str	r2, [sp, #180]	@ 0xb4
 8021c42:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 8021c44:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8021c48:	9333      	str	r3, [sp, #204]	@ 0xcc
 8021c4a:	f10b 33ff 	add.w	r3, fp, #4294967295
 8021c4e:	fa1f fb83 	uxth.w	fp, r3
 8021c52:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8021c56:	459b      	cmp	fp, r3
 8021c58:	f47f ae9b 	bne.w	8021992 <forward_lite_conv2d_sssa8_ch+0x6e6>
 8021c5c:	9e38      	ldr	r6, [sp, #224]	@ 0xe0
 8021c5e:	f8dd 911c 	ldr.w	r9, [sp, #284]	@ 0x11c
 8021c62:	9b3c      	ldr	r3, [sp, #240]	@ 0xf0
 8021c64:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8021c66:	441a      	add	r2, r3
 8021c68:	4498      	add	r8, r3
 8021c6a:	9215      	str	r2, [sp, #84]	@ 0x54
 8021c6c:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 8021c6e:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8021c70:	4413      	add	r3, r2
 8021c72:	9339      	str	r3, [sp, #228]	@ 0xe4
 8021c74:	9a46      	ldr	r2, [sp, #280]	@ 0x118
 8021c76:	9b40      	ldr	r3, [sp, #256]	@ 0x100
 8021c78:	4413      	add	r3, r2
 8021c7a:	9340      	str	r3, [sp, #256]	@ 0x100
 8021c7c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8021c7e:	9b42      	ldr	r3, [sp, #264]	@ 0x108
 8021c80:	4413      	add	r3, r2
 8021c82:	9342      	str	r3, [sp, #264]	@ 0x108
 8021c84:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8021c86:	9b32      	ldr	r3, [sp, #200]	@ 0xc8
 8021c88:	4293      	cmp	r3, r2
 8021c8a:	f47f ae48 	bne.w	802191e <forward_lite_conv2d_sssa8_ch+0x672>
 8021c8e:	b069      	add	sp, #420	@ 0x1a4
 8021c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021c94:	942b      	str	r4, [sp, #172]	@ 0xac
 8021c96:	e7d8      	b.n	8021c4a <forward_lite_conv2d_sssa8_ch+0x99e>
 8021c98:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021c9a:	4623      	mov	r3, r4
 8021c9c:	f000 fbf8 	bl	8022490 <st_int8_to16_dual>
 8021ca0:	e7c1      	b.n	8021c26 <forward_lite_conv2d_sssa8_ch+0x97a>
 8021ca2:	e9dd b934 	ldrd	fp, r9, [sp, #208]	@ 0xd0
 8021ca6:	9d36      	ldr	r5, [sp, #216]	@ 0xd8
 8021ca8:	e7a4      	b.n	8021bf4 <forward_lite_conv2d_sssa8_ch+0x948>
 8021caa:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8021cac:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8021cae:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021cb0:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 8021cb2:	f000 fbed 	bl	8022490 <st_int8_to16_dual>
 8021cb6:	e64a      	b.n	802194e <forward_lite_conv2d_sssa8_ch+0x6a2>
 8021cb8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8021cba:	fb02 f300 	mul.w	r3, r2, r0
 8021cbe:	42b3      	cmp	r3, r6
 8021cc0:	f73f abcf 	bgt.w	8021462 <forward_lite_conv2d_sssa8_ch+0x1b6>
 8021cc4:	f01a 0f03 	tst.w	sl, #3
 8021cc8:	d108      	bne.n	8021cdc <forward_lite_conv2d_sssa8_ch+0xa30>
 8021cca:	4603      	mov	r3, r0
 8021ccc:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021cce:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 8021cd0:	f000 fcca 	bl	8022668 <st_int8_to16_dual_interleaved>
 8021cd4:	2301      	movs	r3, #1
 8021cd6:	933d      	str	r3, [sp, #244]	@ 0xf4
 8021cd8:	f7ff bbc5 	b.w	8021466 <forward_lite_conv2d_sssa8_ch+0x1ba>
 8021cdc:	4603      	mov	r3, r0
 8021cde:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 8021ce0:	9872      	ldr	r0, [sp, #456]	@ 0x1c8
 8021ce2:	f000 fbd5 	bl	8022490 <st_int8_to16_dual>
 8021ce6:	e7f5      	b.n	8021cd4 <forward_lite_conv2d_sssa8_ch+0xa28>

08021ce8 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022>:
 8021ce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021cec:	461c      	mov	r4, r3
 8021cee:	f992 9000 	ldrsb.w	r9, [r2]
 8021cf2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021cf4:	f04f 0500 	mov.w	r5, #0
 8021cf8:	f369 0507 	bfi	r5, r9, #0, #8
 8021cfc:	2b00      	cmp	r3, #0
 8021cfe:	f369 250f 	bfi	r5, r9, #8, #8
 8021d02:	dd1e      	ble.n	8021d42 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x5a>
 8021d04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021d06:	1c9e      	adds	r6, r3, #2
 8021d08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8021d0a:	4688      	mov	r8, r1
 8021d0c:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8021d10:	fb06 fa04 	mul.w	sl, r6, r4
 8021d14:	2700      	movs	r7, #0
 8021d16:	2c00      	cmp	r4, #0
 8021d18:	dd09      	ble.n	8021d2e <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x46>
 8021d1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021d1c:	2100      	movs	r1, #0
 8021d1e:	eb08 0003 	add.w	r0, r8, r3
 8021d22:	3101      	adds	r1, #1
 8021d24:	428c      	cmp	r4, r1
 8021d26:	8005      	strh	r5, [r0, #0]
 8021d28:	4430      	add	r0, r6
 8021d2a:	d1fa      	bne.n	8021d22 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x3a>
 8021d2c:	44d0      	add	r8, sl
 8021d2e:	4641      	mov	r1, r8
 8021d30:	465a      	mov	r2, fp
 8021d32:	4648      	mov	r0, r9
 8021d34:	f001 f9ce 	bl	80230d4 <st_int8_fill>
 8021d38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8021d3a:	3701      	adds	r7, #1
 8021d3c:	42bb      	cmp	r3, r7
 8021d3e:	44d8      	add	r8, fp
 8021d40:	d1e9      	bne.n	8021d16 <forward_lite_pad_8bit_ch1st_3x3_constant_P0022+0x2e>
 8021d42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021d46:	bf00      	nop

08021d48 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111>:
 8021d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021d4c:	b085      	sub	sp, #20
 8021d4e:	f992 8000 	ldrsb.w	r8, [r2]
 8021d52:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8021d54:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8021d56:	9203      	str	r2, [sp, #12]
 8021d58:	469b      	mov	fp, r3
 8021d5a:	f04f 0500 	mov.w	r5, #0
 8021d5e:	f368 0507 	bfi	r5, r8, #0, #8
 8021d62:	f1bb 0f06 	cmp.w	fp, #6
 8021d66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021d68:	460c      	mov	r4, r1
 8021d6a:	f368 250f 	bfi	r5, r8, #8, #8
 8021d6e:	f000 8082 	beq.w	8021e76 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x12e>
 8021d72:	f1bb 0f03 	cmp.w	fp, #3
 8021d76:	d058      	beq.n	8021e2a <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xe2>
 8021d78:	2a00      	cmp	r2, #0
 8021d7a:	db08      	blt.n	8021d8e <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x46>
 8021d7c:	9300      	str	r3, [sp, #0]
 8021d7e:	9b03      	ldr	r3, [sp, #12]
 8021d80:	4608      	mov	r0, r1
 8021d82:	1c5a      	adds	r2, r3, #1
 8021d84:	4641      	mov	r1, r8
 8021d86:	4414      	add	r4, r2
 8021d88:	f010 f82a 	bl	8031de0 <memset>
 8021d8c:	9b00      	ldr	r3, [sp, #0]
 8021d8e:	2f01      	cmp	r7, #1
 8021d90:	f107 3eff 	add.w	lr, r7, #4294967295
 8021d94:	f10b 36ff 	add.w	r6, fp, #4294967295
 8021d98:	dd2c      	ble.n	8021df4 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xac>
 8021d9a:	9a03      	ldr	r2, [sp, #12]
 8021d9c:	f8cd 8000 	str.w	r8, [sp]
 8021da0:	3201      	adds	r2, #1
 8021da2:	1c9f      	adds	r7, r3, #2
 8021da4:	ea4f 0a42 	mov.w	sl, r2, lsl #1
 8021da8:	fb07 f206 	mul.w	r2, r7, r6
 8021dac:	46d0      	mov	r8, sl
 8021dae:	9202      	str	r2, [sp, #8]
 8021db0:	f04f 0900 	mov.w	r9, #0
 8021db4:	f8cd e004 	str.w	lr, [sp, #4]
 8021db8:	469a      	mov	sl, r3
 8021dba:	f1bb 0f01 	cmp.w	fp, #1
 8021dbe:	eb04 010a 	add.w	r1, r4, sl
 8021dc2:	dd09      	ble.n	8021dd8 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x90>
 8021dc4:	468c      	mov	ip, r1
 8021dc6:	2000      	movs	r0, #0
 8021dc8:	3001      	adds	r0, #1
 8021dca:	4286      	cmp	r6, r0
 8021dcc:	f8ac 5000 	strh.w	r5, [ip]
 8021dd0:	44bc      	add	ip, r7
 8021dd2:	d1f9      	bne.n	8021dc8 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x80>
 8021dd4:	9b02      	ldr	r3, [sp, #8]
 8021dd6:	4419      	add	r1, r3
 8021dd8:	9800      	ldr	r0, [sp, #0]
 8021dda:	4642      	mov	r2, r8
 8021ddc:	eb01 0408 	add.w	r4, r1, r8
 8021de0:	f001 f978 	bl	80230d4 <st_int8_fill>
 8021de4:	9b01      	ldr	r3, [sp, #4]
 8021de6:	f109 0901 	add.w	r9, r9, #1
 8021dea:	4599      	cmp	r9, r3
 8021dec:	d1e5      	bne.n	8021dba <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x72>
 8021dee:	f8dd 8000 	ldr.w	r8, [sp]
 8021df2:	4653      	mov	r3, sl
 8021df4:	f1bb 0f01 	cmp.w	fp, #1
 8021df8:	eb04 0003 	add.w	r0, r4, r3
 8021dfc:	dd0a      	ble.n	8021e14 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xcc>
 8021dfe:	f103 0a02 	add.w	sl, r3, #2
 8021e02:	4602      	mov	r2, r0
 8021e04:	2300      	movs	r3, #0
 8021e06:	3301      	adds	r3, #1
 8021e08:	429e      	cmp	r6, r3
 8021e0a:	8015      	strh	r5, [r2, #0]
 8021e0c:	4452      	add	r2, sl
 8021e0e:	d1fa      	bne.n	8021e06 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0xbe>
 8021e10:	fb06 000a 	mla	r0, r6, sl, r0
 8021e14:	9b03      	ldr	r3, [sp, #12]
 8021e16:	2b00      	cmp	r3, #0
 8021e18:	db2a      	blt.n	8021e70 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8021e1a:	461a      	mov	r2, r3
 8021e1c:	3201      	adds	r2, #1
 8021e1e:	4641      	mov	r1, r8
 8021e20:	b005      	add	sp, #20
 8021e22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021e26:	f00f bfdb 	b.w	8031de0 <memset>
 8021e2a:	fa5f f388 	uxtb.w	r3, r8
 8021e2e:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8021e32:	b292      	uxth	r2, r2
 8021e34:	ea43 6308 	orr.w	r3, r3, r8, lsl #24
 8021e38:	4313      	orrs	r3, r2
 8021e3a:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8021e3e:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 8021e42:	2f00      	cmp	r7, #0
 8021e44:	ea42 0203 	orr.w	r2, r2, r3
 8021e48:	b29b      	uxth	r3, r3
 8021e4a:	dd11      	ble.n	8021e70 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8021e4c:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8021e50:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8021e54:	4439      	add	r1, r7
 8021e56:	6022      	str	r2, [r4, #0]
 8021e58:	80a3      	strh	r3, [r4, #4]
 8021e5a:	f8a4 5009 	strh.w	r5, [r4, #9]
 8021e5e:	81e3      	strh	r3, [r4, #14]
 8021e60:	f884 8013 	strb.w	r8, [r4, #19]
 8021e64:	6162      	str	r2, [r4, #20]
 8021e66:	f884 8018 	strb.w	r8, [r4, #24]
 8021e6a:	3419      	adds	r4, #25
 8021e6c:	42a1      	cmp	r1, r4
 8021e6e:	d1f2      	bne.n	8021e56 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x10e>
 8021e70:	b005      	add	sp, #20
 8021e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021e76:	fa5f f388 	uxtb.w	r3, r8
 8021e7a:	ea4f 2208 	mov.w	r2, r8, lsl #8
 8021e7e:	b292      	uxth	r2, r2
 8021e80:	ea43 6308 	orr.w	r3, r3, r8, lsl #24
 8021e84:	4313      	orrs	r3, r2
 8021e86:	ea4f 4208 	mov.w	r2, r8, lsl #16
 8021e8a:	f402 027f 	and.w	r2, r2, #16711680	@ 0xff0000
 8021e8e:	2f00      	cmp	r7, #0
 8021e90:	ea43 0302 	orr.w	r3, r3, r2
 8021e94:	ddec      	ble.n	8021e70 <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x128>
 8021e96:	340f      	adds	r4, #15
 8021e98:	2200      	movs	r2, #0
 8021e9a:	3201      	adds	r2, #1
 8021e9c:	4297      	cmp	r7, r2
 8021e9e:	f844 3c0f 	str.w	r3, [r4, #-15]
 8021ea2:	f844 3c0b 	str.w	r3, [r4, #-11]
 8021ea6:	f804 8c07 	strb.w	r8, [r4, #-7]
 8021eaa:	8025      	strh	r5, [r4, #0]
 8021eac:	8125      	strh	r5, [r4, #8]
 8021eae:	8225      	strh	r5, [r4, #16]
 8021eb0:	8325      	strh	r5, [r4, #24]
 8021eb2:	8425      	strh	r5, [r4, #32]
 8021eb4:	f884 8028 	strb.w	r8, [r4, #40]	@ 0x28
 8021eb8:	f8c4 3029 	str.w	r3, [r4, #41]	@ 0x29
 8021ebc:	f8c4 302d 	str.w	r3, [r4, #45]	@ 0x2d
 8021ec0:	f104 0440 	add.w	r4, r4, #64	@ 0x40
 8021ec4:	d1e9      	bne.n	8021e9a <forward_lite_pad_8bit_ch1st_3x3_constant_P1111+0x152>
 8021ec6:	b005      	add	sp, #20
 8021ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08021ecc <forward_lite_pad_constant>:
 8021ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ed0:	b085      	sub	sp, #20
 8021ed2:	4616      	mov	r6, r2
 8021ed4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8021ed6:	9201      	str	r2, [sp, #4]
 8021ed8:	4681      	mov	r9, r0
 8021eda:	e9dd 2011 	ldrd	r2, r0, [sp, #68]	@ 0x44
 8021ede:	2b08      	cmp	r3, #8
 8021ee0:	e9dd 5a0f 	ldrd	r5, sl, [sp, #60]	@ 0x3c
 8021ee4:	e9dd 7813 	ldrd	r7, r8, [sp, #76]	@ 0x4c
 8021ee8:	460c      	mov	r4, r1
 8021eea:	9002      	str	r0, [sp, #8]
 8021eec:	d050      	beq.n	8021f90 <forward_lite_pad_constant+0xc4>
 8021eee:	2a00      	cmp	r2, #0
 8021ef0:	dd0f      	ble.n	8021f12 <forward_lite_pad_constant+0x46>
 8021ef2:	9700      	str	r7, [sp, #0]
 8021ef4:	f04f 0b00 	mov.w	fp, #0
 8021ef8:	462f      	mov	r7, r5
 8021efa:	4615      	mov	r5, r2
 8021efc:	4621      	mov	r1, r4
 8021efe:	463a      	mov	r2, r7
 8021f00:	44bb      	add	fp, r7
 8021f02:	4630      	mov	r0, r6
 8021f04:	f001 f848 	bl	8022f98 <st_int8_copy>
 8021f08:	455d      	cmp	r5, fp
 8021f0a:	443c      	add	r4, r7
 8021f0c:	dcf6      	bgt.n	8021efc <forward_lite_pad_constant+0x30>
 8021f0e:	463d      	mov	r5, r7
 8021f10:	9f00      	ldr	r7, [sp, #0]
 8021f12:	9b01      	ldr	r3, [sp, #4]
 8021f14:	2b00      	cmp	r3, #0
 8021f16:	dd2a      	ble.n	8021f6e <forward_lite_pad_constant+0xa2>
 8021f18:	2300      	movs	r3, #0
 8021f1a:	9300      	str	r3, [sp, #0]
 8021f1c:	2f00      	cmp	r7, #0
 8021f1e:	bfc8      	it	gt
 8021f20:	f04f 0b00 	movgt.w	fp, #0
 8021f24:	dd08      	ble.n	8021f38 <forward_lite_pad_constant+0x6c>
 8021f26:	4621      	mov	r1, r4
 8021f28:	462a      	mov	r2, r5
 8021f2a:	44ab      	add	fp, r5
 8021f2c:	4630      	mov	r0, r6
 8021f2e:	f001 f833 	bl	8022f98 <st_int8_copy>
 8021f32:	455f      	cmp	r7, fp
 8021f34:	442c      	add	r4, r5
 8021f36:	dcf6      	bgt.n	8021f26 <forward_lite_pad_constant+0x5a>
 8021f38:	4621      	mov	r1, r4
 8021f3a:	4648      	mov	r0, r9
 8021f3c:	4652      	mov	r2, sl
 8021f3e:	f001 f82b 	bl	8022f98 <st_int8_copy>
 8021f42:	f1b8 0f00 	cmp.w	r8, #0
 8021f46:	4454      	add	r4, sl
 8021f48:	44d1      	add	r9, sl
 8021f4a:	dd0a      	ble.n	8021f62 <forward_lite_pad_constant+0x96>
 8021f4c:	f04f 0b00 	mov.w	fp, #0
 8021f50:	4621      	mov	r1, r4
 8021f52:	462a      	mov	r2, r5
 8021f54:	44ab      	add	fp, r5
 8021f56:	4630      	mov	r0, r6
 8021f58:	f001 f81e 	bl	8022f98 <st_int8_copy>
 8021f5c:	45d8      	cmp	r8, fp
 8021f5e:	442c      	add	r4, r5
 8021f60:	dcf6      	bgt.n	8021f50 <forward_lite_pad_constant+0x84>
 8021f62:	9b00      	ldr	r3, [sp, #0]
 8021f64:	9a01      	ldr	r2, [sp, #4]
 8021f66:	3301      	adds	r3, #1
 8021f68:	429a      	cmp	r2, r3
 8021f6a:	9300      	str	r3, [sp, #0]
 8021f6c:	d1d6      	bne.n	8021f1c <forward_lite_pad_constant+0x50>
 8021f6e:	9b02      	ldr	r3, [sp, #8]
 8021f70:	2b00      	cmp	r3, #0
 8021f72:	dd0a      	ble.n	8021f8a <forward_lite_pad_constant+0xbe>
 8021f74:	2700      	movs	r7, #0
 8021f76:	4698      	mov	r8, r3
 8021f78:	4621      	mov	r1, r4
 8021f7a:	462a      	mov	r2, r5
 8021f7c:	4630      	mov	r0, r6
 8021f7e:	442f      	add	r7, r5
 8021f80:	f001 f80a 	bl	8022f98 <st_int8_copy>
 8021f84:	45b8      	cmp	r8, r7
 8021f86:	442c      	add	r4, r5
 8021f88:	dcf6      	bgt.n	8021f78 <forward_lite_pad_constant+0xac>
 8021f8a:	b005      	add	sp, #20
 8021f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021f90:	f996 6000 	ldrsb.w	r6, [r6]
 8021f94:	188b      	adds	r3, r1, r2
 8021f96:	4630      	mov	r0, r6
 8021f98:	9300      	str	r3, [sp, #0]
 8021f9a:	f001 f89b 	bl	80230d4 <st_int8_fill>
 8021f9e:	9b01      	ldr	r3, [sp, #4]
 8021fa0:	2b00      	cmp	r3, #0
 8021fa2:	9b00      	ldr	r3, [sp, #0]
 8021fa4:	dd27      	ble.n	8021ff6 <forward_lite_pad_constant+0x12a>
 8021fa6:	eb08 020a 	add.w	r2, r8, sl
 8021faa:	f04f 0b00 	mov.w	fp, #0
 8021fae:	19d5      	adds	r5, r2, r7
 8021fb0:	461c      	mov	r4, r3
 8021fb2:	eb07 020a 	add.w	r2, r7, sl
 8021fb6:	9303      	str	r3, [sp, #12]
 8021fb8:	4643      	mov	r3, r8
 8021fba:	9200      	str	r2, [sp, #0]
 8021fbc:	46d8      	mov	r8, fp
 8021fbe:	469b      	mov	fp, r3
 8021fc0:	4621      	mov	r1, r4
 8021fc2:	4630      	mov	r0, r6
 8021fc4:	463a      	mov	r2, r7
 8021fc6:	f001 f885 	bl	80230d4 <st_int8_fill>
 8021fca:	19e1      	adds	r1, r4, r7
 8021fcc:	4648      	mov	r0, r9
 8021fce:	4652      	mov	r2, sl
 8021fd0:	f000 ffe2 	bl	8022f98 <st_int8_copy>
 8021fd4:	9b00      	ldr	r3, [sp, #0]
 8021fd6:	465a      	mov	r2, fp
 8021fd8:	18e1      	adds	r1, r4, r3
 8021fda:	4630      	mov	r0, r6
 8021fdc:	f001 f87a 	bl	80230d4 <st_int8_fill>
 8021fe0:	9b01      	ldr	r3, [sp, #4]
 8021fe2:	f108 0801 	add.w	r8, r8, #1
 8021fe6:	4543      	cmp	r3, r8
 8021fe8:	44d1      	add	r9, sl
 8021fea:	442c      	add	r4, r5
 8021fec:	d1e8      	bne.n	8021fc0 <forward_lite_pad_constant+0xf4>
 8021fee:	461a      	mov	r2, r3
 8021ff0:	9b03      	ldr	r3, [sp, #12]
 8021ff2:	fb05 3302 	mla	r3, r5, r2, r3
 8021ff6:	9a02      	ldr	r2, [sp, #8]
 8021ff8:	4619      	mov	r1, r3
 8021ffa:	4630      	mov	r0, r6
 8021ffc:	b005      	add	sp, #20
 8021ffe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022002:	f001 b867 	b.w	80230d4 <st_int8_fill>
 8022006:	bf00      	nop

08022008 <forward_lite_pad_edge>:
 8022008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802200c:	b087      	sub	sp, #28
 802200e:	469b      	mov	fp, r3
 8022010:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8022012:	f9bd 8040 	ldrsh.w	r8, [sp, #64]	@ 0x40
 8022016:	f8dd 9054 	ldr.w	r9, [sp, #84]	@ 0x54
 802201a:	18ce      	adds	r6, r1, r3
 802201c:	1e13      	subs	r3, r2, #0
 802201e:	e9dd 4a12 	ldrd	r4, sl, [sp, #72]	@ 0x48
 8022022:	9301      	str	r3, [sp, #4]
 8022024:	dd3e      	ble.n	80220a4 <forward_lite_pad_edge+0x9c>
 8022026:	fb04 f308 	mul.w	r3, r4, r8
 802202a:	e9cd 6103 	strd	r6, r1, [sp, #12]
 802202e:	9302      	str	r3, [sp, #8]
 8022030:	2300      	movs	r3, #0
 8022032:	4607      	mov	r7, r0
 8022034:	4635      	mov	r5, r6
 8022036:	9300      	str	r3, [sp, #0]
 8022038:	f8cd b014 	str.w	fp, [sp, #20]
 802203c:	f1b9 0f00 	cmp.w	r9, #0
 8022040:	bfc8      	it	gt
 8022042:	2600      	movgt	r6, #0
 8022044:	dd08      	ble.n	8022058 <forward_lite_pad_edge+0x50>
 8022046:	4629      	mov	r1, r5
 8022048:	4426      	add	r6, r4
 802204a:	4622      	mov	r2, r4
 802204c:	4638      	mov	r0, r7
 802204e:	f000 ffa3 	bl	8022f98 <st_int8_copy>
 8022052:	45b1      	cmp	r9, r6
 8022054:	4425      	add	r5, r4
 8022056:	dcf6      	bgt.n	8022046 <forward_lite_pad_edge+0x3e>
 8022058:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802205a:	4629      	mov	r1, r5
 802205c:	4638      	mov	r0, r7
 802205e:	461a      	mov	r2, r3
 8022060:	441f      	add	r7, r3
 8022062:	441d      	add	r5, r3
 8022064:	f000 ff98 	bl	8022f98 <st_int8_copy>
 8022068:	f1b8 0f00 	cmp.w	r8, #0
 802206c:	eba7 0a04 	sub.w	sl, r7, r4
 8022070:	dd0c      	ble.n	802208c <forward_lite_pad_edge+0x84>
 8022072:	46ab      	mov	fp, r5
 8022074:	2600      	movs	r6, #0
 8022076:	4659      	mov	r1, fp
 8022078:	3601      	adds	r6, #1
 802207a:	4622      	mov	r2, r4
 802207c:	4650      	mov	r0, sl
 802207e:	f000 ff8b 	bl	8022f98 <st_int8_copy>
 8022082:	45b0      	cmp	r8, r6
 8022084:	44a3      	add	fp, r4
 8022086:	d1f6      	bne.n	8022076 <forward_lite_pad_edge+0x6e>
 8022088:	9b02      	ldr	r3, [sp, #8]
 802208a:	441d      	add	r5, r3
 802208c:	9b00      	ldr	r3, [sp, #0]
 802208e:	9a01      	ldr	r2, [sp, #4]
 8022090:	3301      	adds	r3, #1
 8022092:	429a      	cmp	r2, r3
 8022094:	9300      	str	r3, [sp, #0]
 8022096:	d1d1      	bne.n	802203c <forward_lite_pad_edge+0x34>
 8022098:	e9dd 6103 	ldrd	r6, r1, [sp, #12]
 802209c:	f8dd b014 	ldr.w	fp, [sp, #20]
 80220a0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80220a4:	42b1      	cmp	r1, r6
 80220a6:	d00a      	beq.n	80220be <forward_lite_pad_edge+0xb6>
 80220a8:	460c      	mov	r4, r1
 80220aa:	460d      	mov	r5, r1
 80220ac:	4621      	mov	r1, r4
 80220ae:	4652      	mov	r2, sl
 80220b0:	4630      	mov	r0, r6
 80220b2:	4454      	add	r4, sl
 80220b4:	f000 ff70 	bl	8022f98 <st_int8_copy>
 80220b8:	42a6      	cmp	r6, r4
 80220ba:	d1f7      	bne.n	80220ac <forward_lite_pad_edge+0xa4>
 80220bc:	4629      	mov	r1, r5
 80220be:	9b01      	ldr	r3, [sp, #4]
 80220c0:	445b      	add	r3, fp
 80220c2:	3b01      	subs	r3, #1
 80220c4:	fb0a 1503 	mla	r5, sl, r3, r1
 80220c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80220ca:	18ec      	adds	r4, r5, r3
 80220cc:	42a5      	cmp	r5, r4
 80220ce:	bf18      	it	ne
 80220d0:	f1ca 0600 	rsbne	r6, sl, #0
 80220d4:	d007      	beq.n	80220e6 <forward_lite_pad_edge+0xde>
 80220d6:	4621      	mov	r1, r4
 80220d8:	4652      	mov	r2, sl
 80220da:	4628      	mov	r0, r5
 80220dc:	4434      	add	r4, r6
 80220de:	f000 ff5b 	bl	8022f98 <st_int8_copy>
 80220e2:	42a5      	cmp	r5, r4
 80220e4:	d1f7      	bne.n	80220d6 <forward_lite_pad_edge+0xce>
 80220e6:	b007      	add	sp, #28
 80220e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080220ec <forward_lite_pad_reflect>:
 80220ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80220f0:	b08f      	sub	sp, #60	@ 0x3c
 80220f2:	460d      	mov	r5, r1
 80220f4:	9f22      	ldr	r7, [sp, #136]	@ 0x88
 80220f6:	9002      	str	r0, [sp, #8]
 80220f8:	4692      	mov	sl, r2
 80220fa:	f1b3 0c00 	subs.w	ip, r3, #0
 80220fe:	f9bd 2084 	ldrsh.w	r2, [sp, #132]	@ 0x84
 8022102:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8022104:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8022108:	f8dd 9078 	ldr.w	r9, [sp, #120]	@ 0x78
 802210c:	f9bd e07c 	ldrsh.w	lr, [sp, #124]	@ 0x7c
 8022110:	f9bd 0080 	ldrsh.w	r0, [sp, #128]	@ 0x80
 8022114:	f8dd b08c 	ldr.w	fp, [sp, #140]	@ 0x8c
 8022118:	920b      	str	r2, [sp, #44]	@ 0x2c
 802211a:	e9dd 461c 	ldrd	r4, r6, [sp, #112]	@ 0x70
 802211e:	442f      	add	r7, r5
 8022120:	dd62      	ble.n	80221e8 <forward_lite_pad_reflect+0xfc>
 8022122:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8022124:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8022126:	950c      	str	r5, [sp, #48]	@ 0x30
 8022128:	4413      	add	r3, r2
 802212a:	445b      	add	r3, fp
 802212c:	fb04 f201 	mul.w	r2, r4, r1
 8022130:	9309      	str	r3, [sp, #36]	@ 0x24
 8022132:	9208      	str	r2, [sp, #32]
 8022134:	eb07 030b 	add.w	r3, r7, fp
 8022138:	9a02      	ldr	r2, [sp, #8]
 802213a:	9301      	str	r3, [sp, #4]
 802213c:	448e      	add	lr, r1
 802213e:	1e8b      	subs	r3, r1, #2
 8022140:	fb0a fe0e 	mul.w	lr, sl, lr
 8022144:	fb04 2303 	mla	r3, r4, r3, r2
 8022148:	9304      	str	r3, [sp, #16]
 802214a:	fb08 e300 	mla	r3, r8, r0, lr
 802214e:	fb09 5303 	mla	r3, r9, r3, r5
 8022152:	9303      	str	r3, [sp, #12]
 8022154:	fb09 f308 	mul.w	r3, r9, r8
 8022158:	9307      	str	r3, [sp, #28]
 802215a:	2300      	movs	r3, #0
 802215c:	9305      	str	r3, [sp, #20]
 802215e:	f1c9 0a00 	rsb	sl, r9, #0
 8022162:	f8cd e018 	str.w	lr, [sp, #24]
 8022166:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 802216a:	961d      	str	r6, [sp, #116]	@ 0x74
 802216c:	900d      	str	r0, [sp, #52]	@ 0x34
 802216e:	9b01      	ldr	r3, [sp, #4]
 8022170:	42bb      	cmp	r3, r7
 8022172:	d00a      	beq.n	802218a <forward_lite_pad_reflect+0x9e>
 8022174:	9e02      	ldr	r6, [sp, #8]
 8022176:	461d      	mov	r5, r3
 8022178:	4455      	add	r5, sl
 802217a:	4426      	add	r6, r4
 802217c:	4622      	mov	r2, r4
 802217e:	4629      	mov	r1, r5
 8022180:	4630      	mov	r0, r6
 8022182:	f000 ff09 	bl	8022f98 <st_int8_copy>
 8022186:	42bd      	cmp	r5, r7
 8022188:	d1f6      	bne.n	8022178 <forward_lite_pad_reflect+0x8c>
 802218a:	9b02      	ldr	r3, [sp, #8]
 802218c:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 802218e:	9901      	ldr	r1, [sp, #4]
 8022190:	4618      	mov	r0, r3
 8022192:	4413      	add	r3, r2
 8022194:	9302      	str	r3, [sp, #8]
 8022196:	f000 feff 	bl	8022f98 <st_int8_copy>
 802219a:	9b06      	ldr	r3, [sp, #24]
 802219c:	4543      	cmp	r3, r8
 802219e:	da0d      	bge.n	80221bc <forward_lite_pad_reflect+0xd0>
 80221a0:	e9dd b603 	ldrd	fp, r6, [sp, #12]
 80221a4:	461d      	mov	r5, r3
 80221a6:	4659      	mov	r1, fp
 80221a8:	4630      	mov	r0, r6
 80221aa:	3501      	adds	r5, #1
 80221ac:	4622      	mov	r2, r4
 80221ae:	f000 fef3 	bl	8022f98 <st_int8_copy>
 80221b2:	45a8      	cmp	r8, r5
 80221b4:	44cb      	add	fp, r9
 80221b6:	eba6 0604 	sub.w	r6, r6, r4
 80221ba:	d1f4      	bne.n	80221a6 <forward_lite_pad_reflect+0xba>
 80221bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80221be:	9901      	ldr	r1, [sp, #4]
 80221c0:	9b05      	ldr	r3, [sp, #20]
 80221c2:	4411      	add	r1, r2
 80221c4:	4417      	add	r7, r2
 80221c6:	9101      	str	r1, [sp, #4]
 80221c8:	9a04      	ldr	r2, [sp, #16]
 80221ca:	9908      	ldr	r1, [sp, #32]
 80221cc:	440a      	add	r2, r1
 80221ce:	9204      	str	r2, [sp, #16]
 80221d0:	9907      	ldr	r1, [sp, #28]
 80221d2:	9a03      	ldr	r2, [sp, #12]
 80221d4:	440a      	add	r2, r1
 80221d6:	9203      	str	r2, [sp, #12]
 80221d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80221da:	3301      	adds	r3, #1
 80221dc:	429a      	cmp	r2, r3
 80221de:	9305      	str	r3, [sp, #20]
 80221e0:	d1c5      	bne.n	802216e <forward_lite_pad_reflect+0x82>
 80221e2:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 80221e4:	9e1d      	ldr	r6, [sp, #116]	@ 0x74
 80221e6:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80221e8:	fb00 f406 	mul.w	r4, r0, r6
 80221ec:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 80221f0:	42a5      	cmp	r5, r4
 80221f2:	d00b      	beq.n	802220c <forward_lite_pad_reflect+0x120>
 80221f4:	f1c6 0800 	rsb	r8, r6, #0
 80221f8:	462f      	mov	r7, r5
 80221fa:	4639      	mov	r1, r7
 80221fc:	4620      	mov	r0, r4
 80221fe:	4632      	mov	r2, r6
 8022200:	4437      	add	r7, r6
 8022202:	4444      	add	r4, r8
 8022204:	f000 fec8 	bl	8022f98 <st_int8_copy>
 8022208:	42a7      	cmp	r7, r4
 802220a:	d1f6      	bne.n	80221fa <forward_lite_pad_reflect+0x10e>
 802220c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802220e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8022210:	3b01      	subs	r3, #1
 8022212:	fb06 5503 	mla	r5, r6, r3, r5
 8022216:	fb06 f404 	mul.w	r4, r6, r4
 802221a:	eba5 0444 	sub.w	r4, r5, r4, lsl #1
 802221e:	42a5      	cmp	r5, r4
 8022220:	bf18      	it	ne
 8022222:	4277      	negne	r7, r6
 8022224:	d008      	beq.n	8022238 <forward_lite_pad_reflect+0x14c>
 8022226:	4629      	mov	r1, r5
 8022228:	4620      	mov	r0, r4
 802222a:	4632      	mov	r2, r6
 802222c:	443d      	add	r5, r7
 802222e:	4434      	add	r4, r6
 8022230:	f000 feb2 	bl	8022f98 <st_int8_copy>
 8022234:	42a5      	cmp	r5, r4
 8022236:	d1f6      	bne.n	8022226 <forward_lite_pad_reflect+0x13a>
 8022238:	b00f      	add	sp, #60	@ 0x3c
 802223a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802223e:	bf00      	nop

08022240 <align_factor>:
 8022240:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8022244:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8022248:	b508      	push	{r3, lr}
 802224a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802224e:	f04f 0300 	mov.w	r3, #0
 8022252:	8003      	strh	r3, [r0, #0]
 8022254:	d425      	bmi.n	80222a2 <align_factor+0x62>
 8022256:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 802225a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 802225e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8022262:	f64f 71e0 	movw	r1, #65504	@ 0xffe0
 8022266:	e005      	b.n	8022274 <align_factor+0x34>
 8022268:	8003      	strh	r3, [r0, #0]
 802226a:	b293      	uxth	r3, r2
 802226c:	428b      	cmp	r3, r1
 802226e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8022272:	d02d      	beq.n	80222d0 <align_factor+0x90>
 8022274:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8022278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802227c:	f103 32ff 	add.w	r2, r3, #4294967295
 8022280:	dcf2      	bgt.n	8022268 <align_factor+0x28>
 8022282:	eddf 7a18 	vldr	s15, [pc, #96]	@ 80222e4 <align_factor+0xa4>
 8022286:	ee60 7a27 	vmul.f32	s15, s0, s15
 802228a:	ee17 0a90 	vmov	r0, s15
 802228e:	f7ee fb15 	bl	80108bc <__aeabi_f2lz>
 8022292:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8022296:	bf1c      	itt	ne
 8022298:	f06f 4000 	mvnne.w	r0, #2147483648	@ 0x80000000
 802229c:	ea80 70e1 	eorne.w	r0, r0, r1, asr #31
 80222a0:	bd08      	pop	{r3, pc}
 80222a2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80222a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80222aa:	ddd4      	ble.n	8022256 <align_factor+0x16>
 80222ac:	2301      	movs	r3, #1
 80222ae:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80222b2:	e005      	b.n	80222c0 <align_factor+0x80>
 80222b4:	8003      	strh	r3, [r0, #0]
 80222b6:	b293      	uxth	r3, r2
 80222b8:	2b21      	cmp	r3, #33	@ 0x21
 80222ba:	ee30 0a00 	vadd.f32	s0, s0, s0
 80222be:	d00d      	beq.n	80222dc <align_factor+0x9c>
 80222c0:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80222c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80222c8:	f103 0201 	add.w	r2, r3, #1
 80222cc:	d4f2      	bmi.n	80222b4 <align_factor+0x74>
 80222ce:	e7d8      	b.n	8022282 <align_factor+0x42>
 80222d0:	f64f 73e2 	movw	r3, #65506	@ 0xffe2
 80222d4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80222d8:	8003      	strh	r3, [r0, #0]
 80222da:	e7d2      	b.n	8022282 <align_factor+0x42>
 80222dc:	2300      	movs	r3, #0
 80222de:	8003      	strh	r3, [r0, #0]
 80222e0:	4618      	mov	r0, r3
 80222e2:	bd08      	pop	{r3, pc}
 80222e4:	4f000000 	.word	0x4f000000

080222e8 <align_factor_ch>:
 80222e8:	b361      	cbz	r1, 8022344 <align_factor_ch+0x5c>
 80222ea:	ee80 7a20 	vdiv.f32	s14, s0, s1
 80222ee:	b570      	push	{r4, r5, r6, lr}
 80222f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80222f4:	1e9d      	subs	r5, r3, #2
 80222f6:	1f14      	subs	r4, r2, #4
 80222f8:	2600      	movs	r6, #0
 80222fa:	ecf0 7a01 	vldmia	r0!, {s15}
 80222fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8022302:	ee17 ea90 	vmov	lr, s15
 8022306:	f3ce 52c7 	ubfx	r2, lr, #23, #8
 802230a:	f3ce 0c16 	ubfx	ip, lr, #0, #23
 802230e:	f50c 0c00 	add.w	ip, ip, #8388608	@ 0x800000
 8022312:	f1be 0f00 	cmp.w	lr, #0
 8022316:	f1c2 027e 	rsb	r2, r2, #126	@ 0x7e
 802231a:	bfb8      	it	lt
 802231c:	f1cc 0c00 	rsblt	ip, ip, #0
 8022320:	2a1f      	cmp	r2, #31
 8022322:	ea4f 13cc 	mov.w	r3, ip, lsl #7
 8022326:	dc06      	bgt.n	8022336 <align_factor_ch+0x4e>
 8022328:	4281      	cmp	r1, r0
 802232a:	f825 2f02 	strh.w	r2, [r5, #2]!
 802232e:	f844 3f04 	str.w	r3, [r4, #4]!
 8022332:	d1e2      	bne.n	80222fa <align_factor_ch+0x12>
 8022334:	bd70      	pop	{r4, r5, r6, pc}
 8022336:	4281      	cmp	r1, r0
 8022338:	f825 6f02 	strh.w	r6, [r5, #2]!
 802233c:	f844 6f04 	str.w	r6, [r4, #4]!
 8022340:	d1db      	bne.n	80222fa <align_factor_ch+0x12>
 8022342:	bd70      	pop	{r4, r5, r6, pc}
 8022344:	4770      	bx	lr
 8022346:	bf00      	nop

08022348 <st_int8_to16_no_shift>:
 8022348:	b570      	push	{r4, r5, r6, lr}
 802234a:	f1b2 0410 	subs.w	r4, r2, #16
 802234e:	f04f 0e00 	mov.w	lr, #0
 8022352:	d437      	bmi.n	80223c4 <st_int8_to16_no_shift+0x7c>
 8022354:	f8d0 c000 	ldr.w	ip, [r0]
 8022358:	6843      	ldr	r3, [r0, #4]
 802235a:	fa2f f59c 	sxtb16	r5, ip, ror #8
 802235e:	fa2f fc8c 	sxtb16	ip, ip
 8022362:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 8022366:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 802236a:	fa2f f593 	sxtb16	r5, r3, ror #8
 802236e:	604e      	str	r6, [r1, #4]
 8022370:	f8c1 c000 	str.w	ip, [r1]
 8022374:	fa2f f383 	sxtb16	r3, r3
 8022378:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 802237c:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 8022380:	60ce      	str	r6, [r1, #12]
 8022382:	608b      	str	r3, [r1, #8]
 8022384:	f8d0 c008 	ldr.w	ip, [r0, #8]
 8022388:	68c3      	ldr	r3, [r0, #12]
 802238a:	3010      	adds	r0, #16
 802238c:	fa2f f59c 	sxtb16	r5, ip, ror #8
 8022390:	fa2f fc8c 	sxtb16	ip, ip
 8022394:	eac5 462c 	pkhtb	r6, r5, ip, asr #16
 8022398:	eacc 4c05 	pkhbt	ip, ip, r5, lsl #16
 802239c:	fa2f f593 	sxtb16	r5, r3, ror #8
 80223a0:	f8c1 c010 	str.w	ip, [r1, #16]
 80223a4:	614e      	str	r6, [r1, #20]
 80223a6:	f10e 0e10 	add.w	lr, lr, #16
 80223aa:	3120      	adds	r1, #32
 80223ac:	45a6      	cmp	lr, r4
 80223ae:	fa2f f383 	sxtb16	r3, r3
 80223b2:	eac5 4c23 	pkhtb	ip, r5, r3, asr #16
 80223b6:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 80223ba:	f841 cc04 	str.w	ip, [r1, #-4]
 80223be:	f841 3c08 	str.w	r3, [r1, #-8]
 80223c2:	ddc7      	ble.n	8022354 <st_int8_to16_no_shift+0xc>
 80223c4:	1f16      	subs	r6, r2, #4
 80223c6:	4576      	cmp	r6, lr
 80223c8:	db12      	blt.n	80223f0 <st_int8_to16_no_shift+0xa8>
 80223ca:	f850 3b04 	ldr.w	r3, [r0], #4
 80223ce:	fa2f f493 	sxtb16	r4, r3, ror #8
 80223d2:	3108      	adds	r1, #8
 80223d4:	f10e 0e04 	add.w	lr, lr, #4
 80223d8:	45b6      	cmp	lr, r6
 80223da:	fa2f f383 	sxtb16	r3, r3
 80223de:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 80223e2:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 80223e6:	f841 5c04 	str.w	r5, [r1, #-4]
 80223ea:	f841 3c08 	str.w	r3, [r1, #-8]
 80223ee:	ddec      	ble.n	80223ca <st_int8_to16_no_shift+0x82>
 80223f0:	4572      	cmp	r2, lr
 80223f2:	dd09      	ble.n	8022408 <st_int8_to16_no_shift+0xc0>
 80223f4:	eba2 020e 	sub.w	r2, r2, lr
 80223f8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80223fc:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8022400:	f821 3b02 	strh.w	r3, [r1], #2
 8022404:	4291      	cmp	r1, r2
 8022406:	d1f9      	bne.n	80223fc <st_int8_to16_no_shift+0xb4>
 8022408:	bd70      	pop	{r4, r5, r6, pc}
 802240a:	bf00      	nop

0802240c <st_int8_to16_no_shift_interleaved>:
 802240c:	b570      	push	{r4, r5, r6, lr}
 802240e:	f1b2 0510 	subs.w	r5, r2, #16
 8022412:	f04f 0e00 	mov.w	lr, #0
 8022416:	d426      	bmi.n	8022466 <st_int8_to16_no_shift_interleaved+0x5a>
 8022418:	f8d0 c000 	ldr.w	ip, [r0]
 802241c:	6843      	ldr	r3, [r0, #4]
 802241e:	fa2f f69c 	sxtb16	r6, ip, ror #8
 8022422:	fa2f fc8c 	sxtb16	ip, ip
 8022426:	fa2f f493 	sxtb16	r4, r3, ror #8
 802242a:	600e      	str	r6, [r1, #0]
 802242c:	f8c1 c004 	str.w	ip, [r1, #4]
 8022430:	608c      	str	r4, [r1, #8]
 8022432:	fa2f f383 	sxtb16	r3, r3
 8022436:	60cb      	str	r3, [r1, #12]
 8022438:	f8d0 c008 	ldr.w	ip, [r0, #8]
 802243c:	68c3      	ldr	r3, [r0, #12]
 802243e:	3010      	adds	r0, #16
 8022440:	fa2f f69c 	sxtb16	r6, ip, ror #8
 8022444:	fa2f fc8c 	sxtb16	ip, ip
 8022448:	fa2f f493 	sxtb16	r4, r3, ror #8
 802244c:	610e      	str	r6, [r1, #16]
 802244e:	f8c1 c014 	str.w	ip, [r1, #20]
 8022452:	618c      	str	r4, [r1, #24]
 8022454:	f10e 0e10 	add.w	lr, lr, #16
 8022458:	3120      	adds	r1, #32
 802245a:	45ae      	cmp	lr, r5
 802245c:	fa2f f383 	sxtb16	r3, r3
 8022460:	f841 3c04 	str.w	r3, [r1, #-4]
 8022464:	ddd8      	ble.n	8022418 <st_int8_to16_no_shift_interleaved+0xc>
 8022466:	1f14      	subs	r4, r2, #4
 8022468:	4574      	cmp	r4, lr
 802246a:	db0f      	blt.n	802248c <st_int8_to16_no_shift_interleaved+0x80>
 802246c:	ebae 0e00 	sub.w	lr, lr, r0
 8022470:	f850 3b04 	ldr.w	r3, [r0], #4
 8022474:	fa2f f293 	sxtb16	r2, r3, ror #8
 8022478:	600a      	str	r2, [r1, #0]
 802247a:	eb00 0c0e 	add.w	ip, r0, lr
 802247e:	3108      	adds	r1, #8
 8022480:	4564      	cmp	r4, ip
 8022482:	fa2f f383 	sxtb16	r3, r3
 8022486:	f841 3c04 	str.w	r3, [r1, #-4]
 802248a:	daf1      	bge.n	8022470 <st_int8_to16_no_shift_interleaved+0x64>
 802248c:	bd70      	pop	{r4, r5, r6, pc}
 802248e:	bf00      	nop

08022490 <st_int8_to16_dual>:
 8022490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022494:	085f      	lsrs	r7, r3, #1
 8022496:	4616      	mov	r6, r2
 8022498:	4698      	mov	r8, r3
 802249a:	eb00 0c02 	add.w	ip, r0, r2
 802249e:	f000 80ba 	beq.w	8022616 <st_int8_to16_dual+0x186>
 80224a2:	f1a2 0510 	sub.w	r5, r2, #16
 80224a6:	1f14      	subs	r4, r2, #4
 80224a8:	2d00      	cmp	r5, #0
 80224aa:	f04f 0200 	mov.w	r2, #0
 80224ae:	db73      	blt.n	8022598 <st_int8_to16_dual+0x108>
 80224b0:	f8d0 e000 	ldr.w	lr, [r0]
 80224b4:	f8dc 3000 	ldr.w	r3, [ip]
 80224b8:	fa2f f99e 	sxtb16	r9, lr, ror #8
 80224bc:	fa2f fe8e 	sxtb16	lr, lr
 80224c0:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 80224c4:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 80224c8:	fa2f f993 	sxtb16	r9, r3, ror #8
 80224cc:	f8c1 e000 	str.w	lr, [r1]
 80224d0:	f8c1 a008 	str.w	sl, [r1, #8]
 80224d4:	fa2f f383 	sxtb16	r3, r3
 80224d8:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 80224dc:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 80224e0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80224e4:	604b      	str	r3, [r1, #4]
 80224e6:	f8d0 e004 	ldr.w	lr, [r0, #4]
 80224ea:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80224ee:	fa2f f99e 	sxtb16	r9, lr, ror #8
 80224f2:	fa2f fe8e 	sxtb16	lr, lr
 80224f6:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 80224fa:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 80224fe:	fa2f f993 	sxtb16	r9, r3, ror #8
 8022502:	f8c1 e010 	str.w	lr, [r1, #16]
 8022506:	f8c1 a018 	str.w	sl, [r1, #24]
 802250a:	fa2f f383 	sxtb16	r3, r3
 802250e:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 8022512:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 8022516:	f8c1 e01c 	str.w	lr, [r1, #28]
 802251a:	614b      	str	r3, [r1, #20]
 802251c:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8022520:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8022524:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8022528:	fa2f fe8e 	sxtb16	lr, lr
 802252c:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 8022530:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8022534:	fa2f f993 	sxtb16	r9, r3, ror #8
 8022538:	3010      	adds	r0, #16
 802253a:	f8c1 e020 	str.w	lr, [r1, #32]
 802253e:	f8c1 a028 	str.w	sl, [r1, #40]	@ 0x28
 8022542:	fa2f f383 	sxtb16	r3, r3
 8022546:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 802254a:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 802254e:	f8c1 e02c 	str.w	lr, [r1, #44]	@ 0x2c
 8022552:	624b      	str	r3, [r1, #36]	@ 0x24
 8022554:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8022558:	f850 ec04 	ldr.w	lr, [r0, #-4]
 802255c:	f10c 0c10 	add.w	ip, ip, #16
 8022560:	fa2f f99e 	sxtb16	r9, lr, ror #8
 8022564:	fa2f fe8e 	sxtb16	lr, lr
 8022568:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 802256c:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 8022570:	fa2f f993 	sxtb16	r9, r3, ror #8
 8022574:	f8c1 e030 	str.w	lr, [r1, #48]	@ 0x30
 8022578:	f8c1 a038 	str.w	sl, [r1, #56]	@ 0x38
 802257c:	3210      	adds	r2, #16
 802257e:	3140      	adds	r1, #64	@ 0x40
 8022580:	42aa      	cmp	r2, r5
 8022582:	fa2f f383 	sxtb16	r3, r3
 8022586:	eac9 4e23 	pkhtb	lr, r9, r3, asr #16
 802258a:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 802258e:	f841 ec04 	str.w	lr, [r1, #-4]
 8022592:	f841 3c0c 	str.w	r3, [r1, #-12]
 8022596:	dd8b      	ble.n	80224b0 <st_int8_to16_dual+0x20>
 8022598:	4294      	cmp	r4, r2
 802259a:	db1e      	blt.n	80225da <st_int8_to16_dual+0x14a>
 802259c:	f850 3b04 	ldr.w	r3, [r0], #4
 80225a0:	f85c eb04 	ldr.w	lr, [ip], #4
 80225a4:	fa2f f993 	sxtb16	r9, r3, ror #8
 80225a8:	fa2f f383 	sxtb16	r3, r3
 80225ac:	eac9 4a23 	pkhtb	sl, r9, r3, asr #16
 80225b0:	eac3 4309 	pkhbt	r3, r3, r9, lsl #16
 80225b4:	fa2f f99e 	sxtb16	r9, lr, ror #8
 80225b8:	600b      	str	r3, [r1, #0]
 80225ba:	f8c1 a008 	str.w	sl, [r1, #8]
 80225be:	3204      	adds	r2, #4
 80225c0:	3110      	adds	r1, #16
 80225c2:	42a2      	cmp	r2, r4
 80225c4:	fa2f fe8e 	sxtb16	lr, lr
 80225c8:	eac9 432e 	pkhtb	r3, r9, lr, asr #16
 80225cc:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 80225d0:	f841 3c04 	str.w	r3, [r1, #-4]
 80225d4:	f841 ec0c 	str.w	lr, [r1, #-12]
 80225d8:	dde0      	ble.n	802259c <st_int8_to16_dual+0x10c>
 80225da:	4296      	cmp	r6, r2
 80225dc:	dd41      	ble.n	8022662 <st_int8_to16_dual+0x1d2>
 80225de:	1ab2      	subs	r2, r6, r2
 80225e0:	1d0b      	adds	r3, r1, #4
 80225e2:	eb00 0a02 	add.w	sl, r0, r2
 80225e6:	46e6      	mov	lr, ip
 80225e8:	f910 9b01 	ldrsb.w	r9, [r0], #1
 80225ec:	f823 9c04 	strh.w	r9, [r3, #-4]
 80225f0:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 80225f4:	f823 9c02 	strh.w	r9, [r3, #-2]
 80225f8:	4550      	cmp	r0, sl
 80225fa:	f103 0304 	add.w	r3, r3, #4
 80225fe:	d1f3      	bne.n	80225e8 <st_int8_to16_dual+0x158>
 8022600:	4494      	add	ip, r2
 8022602:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8022606:	3f01      	subs	r7, #1
 8022608:	b2bf      	uxth	r7, r7
 802260a:	eb0a 0006 	add.w	r0, sl, r6
 802260e:	44b4      	add	ip, r6
 8022610:	2f00      	cmp	r7, #0
 8022612:	f47f af49 	bne.w	80224a8 <st_int8_to16_dual+0x18>
 8022616:	f018 0f01 	tst.w	r8, #1
 802261a:	d020      	beq.n	802265e <st_int8_to16_dual+0x1ce>
 802261c:	1f37      	subs	r7, r6, #4
 802261e:	f04f 0200 	mov.w	r2, #0
 8022622:	d411      	bmi.n	8022648 <st_int8_to16_dual+0x1b8>
 8022624:	f850 3b04 	ldr.w	r3, [r0], #4
 8022628:	fa2f f493 	sxtb16	r4, r3, ror #8
 802262c:	3108      	adds	r1, #8
 802262e:	3204      	adds	r2, #4
 8022630:	4297      	cmp	r7, r2
 8022632:	fa2f f383 	sxtb16	r3, r3
 8022636:	eac4 4523 	pkhtb	r5, r4, r3, asr #16
 802263a:	eac3 4304 	pkhbt	r3, r3, r4, lsl #16
 802263e:	f841 5c04 	str.w	r5, [r1, #-4]
 8022642:	f841 3c08 	str.w	r3, [r1, #-8]
 8022646:	daed      	bge.n	8022624 <st_int8_to16_dual+0x194>
 8022648:	4296      	cmp	r6, r2
 802264a:	dd08      	ble.n	802265e <st_int8_to16_dual+0x1ce>
 802264c:	1ab3      	subs	r3, r6, r2
 802264e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8022652:	f910 2b01 	ldrsb.w	r2, [r0], #1
 8022656:	f821 2b02 	strh.w	r2, [r1], #2
 802265a:	428b      	cmp	r3, r1
 802265c:	d1f9      	bne.n	8022652 <st_int8_to16_dual+0x1c2>
 802265e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022662:	4682      	mov	sl, r0
 8022664:	e7cf      	b.n	8022606 <st_int8_to16_dual+0x176>
 8022666:	bf00      	nop

08022668 <st_int8_to16_dual_interleaved>:
 8022668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802266c:	085f      	lsrs	r7, r3, #1
 802266e:	4616      	mov	r6, r2
 8022670:	4698      	mov	r8, r3
 8022672:	eb00 0c02 	add.w	ip, r0, r2
 8022676:	f000 808d 	beq.w	8022794 <st_int8_to16_dual_interleaved+0x12c>
 802267a:	f1a2 0510 	sub.w	r5, r2, #16
 802267e:	1f14      	subs	r4, r2, #4
 8022680:	2d00      	cmp	r5, #0
 8022682:	f04f 0e00 	mov.w	lr, #0
 8022686:	db4c      	blt.n	8022722 <st_int8_to16_dual_interleaved+0xba>
 8022688:	6802      	ldr	r2, [r0, #0]
 802268a:	f8dc 3000 	ldr.w	r3, [ip]
 802268e:	fa2f fa92 	sxtb16	sl, r2, ror #8
 8022692:	fa2f f282 	sxtb16	r2, r2
 8022696:	fa2f f993 	sxtb16	r9, r3, ror #8
 802269a:	f8c1 a000 	str.w	sl, [r1]
 802269e:	f8c1 9004 	str.w	r9, [r1, #4]
 80226a2:	608a      	str	r2, [r1, #8]
 80226a4:	fa2f f383 	sxtb16	r3, r3
 80226a8:	60cb      	str	r3, [r1, #12]
 80226aa:	6842      	ldr	r2, [r0, #4]
 80226ac:	f8dc 3004 	ldr.w	r3, [ip, #4]
 80226b0:	fa2f fa92 	sxtb16	sl, r2, ror #8
 80226b4:	fa2f f282 	sxtb16	r2, r2
 80226b8:	fa2f f993 	sxtb16	r9, r3, ror #8
 80226bc:	f8c1 a010 	str.w	sl, [r1, #16]
 80226c0:	f8c1 9014 	str.w	r9, [r1, #20]
 80226c4:	618a      	str	r2, [r1, #24]
 80226c6:	fa2f f383 	sxtb16	r3, r3
 80226ca:	61cb      	str	r3, [r1, #28]
 80226cc:	6882      	ldr	r2, [r0, #8]
 80226ce:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80226d2:	fa2f fa92 	sxtb16	sl, r2, ror #8
 80226d6:	fa2f f282 	sxtb16	r2, r2
 80226da:	fa2f f993 	sxtb16	r9, r3, ror #8
 80226de:	f8c1 a020 	str.w	sl, [r1, #32]
 80226e2:	f8c1 9024 	str.w	r9, [r1, #36]	@ 0x24
 80226e6:	628a      	str	r2, [r1, #40]	@ 0x28
 80226e8:	fa2f f383 	sxtb16	r3, r3
 80226ec:	62cb      	str	r3, [r1, #44]	@ 0x2c
 80226ee:	68c2      	ldr	r2, [r0, #12]
 80226f0:	f8dc 300c 	ldr.w	r3, [ip, #12]
 80226f4:	3010      	adds	r0, #16
 80226f6:	f10c 0c10 	add.w	ip, ip, #16
 80226fa:	fa2f fa92 	sxtb16	sl, r2, ror #8
 80226fe:	fa2f f282 	sxtb16	r2, r2
 8022702:	fa2f f993 	sxtb16	r9, r3, ror #8
 8022706:	f8c1 a030 	str.w	sl, [r1, #48]	@ 0x30
 802270a:	f8c1 9034 	str.w	r9, [r1, #52]	@ 0x34
 802270e:	638a      	str	r2, [r1, #56]	@ 0x38
 8022710:	f10e 0e10 	add.w	lr, lr, #16
 8022714:	3140      	adds	r1, #64	@ 0x40
 8022716:	45ae      	cmp	lr, r5
 8022718:	fa2f f383 	sxtb16	r3, r3
 802271c:	f841 3c04 	str.w	r3, [r1, #-4]
 8022720:	ddb2      	ble.n	8022688 <st_int8_to16_dual_interleaved+0x20>
 8022722:	4574      	cmp	r4, lr
 8022724:	db17      	blt.n	8022756 <st_int8_to16_dual_interleaved+0xee>
 8022726:	f850 2b04 	ldr.w	r2, [r0], #4
 802272a:	f85c 3b04 	ldr.w	r3, [ip], #4
 802272e:	fa2f fa92 	sxtb16	sl, r2, ror #8
 8022732:	fa2f f282 	sxtb16	r2, r2
 8022736:	fa2f f993 	sxtb16	r9, r3, ror #8
 802273a:	f8c1 a000 	str.w	sl, [r1]
 802273e:	f8c1 9004 	str.w	r9, [r1, #4]
 8022742:	608a      	str	r2, [r1, #8]
 8022744:	f10e 0e04 	add.w	lr, lr, #4
 8022748:	3110      	adds	r1, #16
 802274a:	45a6      	cmp	lr, r4
 802274c:	fa2f f383 	sxtb16	r3, r3
 8022750:	f841 3c04 	str.w	r3, [r1, #-4]
 8022754:	dde7      	ble.n	8022726 <st_int8_to16_dual_interleaved+0xbe>
 8022756:	4576      	cmp	r6, lr
 8022758:	dd3d      	ble.n	80227d6 <st_int8_to16_dual_interleaved+0x16e>
 802275a:	eba6 0e0e 	sub.w	lr, r6, lr
 802275e:	1d0b      	adds	r3, r1, #4
 8022760:	eb00 0a0e 	add.w	sl, r0, lr
 8022764:	4662      	mov	r2, ip
 8022766:	f910 9b01 	ldrsb.w	r9, [r0], #1
 802276a:	f823 9c04 	strh.w	r9, [r3, #-4]
 802276e:	f912 9b01 	ldrsb.w	r9, [r2], #1
 8022772:	f823 9c02 	strh.w	r9, [r3, #-2]
 8022776:	4550      	cmp	r0, sl
 8022778:	f103 0304 	add.w	r3, r3, #4
 802277c:	d1f3      	bne.n	8022766 <st_int8_to16_dual_interleaved+0xfe>
 802277e:	44f4      	add	ip, lr
 8022780:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 8022784:	3f01      	subs	r7, #1
 8022786:	b2bf      	uxth	r7, r7
 8022788:	eb0a 0006 	add.w	r0, sl, r6
 802278c:	44b4      	add	ip, r6
 802278e:	2f00      	cmp	r7, #0
 8022790:	f47f af76 	bne.w	8022680 <st_int8_to16_dual_interleaved+0x18>
 8022794:	f018 0f01 	tst.w	r8, #1
 8022798:	d01b      	beq.n	80227d2 <st_int8_to16_dual_interleaved+0x16a>
 802279a:	1f35      	subs	r5, r6, #4
 802279c:	f04f 0200 	mov.w	r2, #0
 80227a0:	d40c      	bmi.n	80227bc <st_int8_to16_dual_interleaved+0x154>
 80227a2:	f850 3b04 	ldr.w	r3, [r0], #4
 80227a6:	fa2f f493 	sxtb16	r4, r3, ror #8
 80227aa:	600c      	str	r4, [r1, #0]
 80227ac:	3204      	adds	r2, #4
 80227ae:	3108      	adds	r1, #8
 80227b0:	4295      	cmp	r5, r2
 80227b2:	fa2f f383 	sxtb16	r3, r3
 80227b6:	f841 3c04 	str.w	r3, [r1, #-4]
 80227ba:	daf2      	bge.n	80227a2 <st_int8_to16_dual_interleaved+0x13a>
 80227bc:	4296      	cmp	r6, r2
 80227be:	dd08      	ble.n	80227d2 <st_int8_to16_dual_interleaved+0x16a>
 80227c0:	1ab3      	subs	r3, r6, r2
 80227c2:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 80227c6:	f910 2b01 	ldrsb.w	r2, [r0], #1
 80227ca:	f821 2b02 	strh.w	r2, [r1], #2
 80227ce:	428b      	cmp	r3, r1
 80227d0:	d1f9      	bne.n	80227c6 <st_int8_to16_dual_interleaved+0x15e>
 80227d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80227d6:	4682      	mov	sl, r0
 80227d8:	e7d4      	b.n	8022784 <st_int8_to16_dual_interleaved+0x11c>
 80227da:	bf00      	nop

080227dc <ai_padding_opt_init>:
 80227dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80227e0:	2700      	movs	r7, #0
 80227e2:	e9c0 7700 	strd	r7, r7, [r0]
 80227e6:	6087      	str	r7, [r0, #8]
 80227e8:	690e      	ldr	r6, [r1, #16]
 80227ea:	9c07      	ldr	r4, [sp, #28]
 80227ec:	f1c6 0c00 	rsb	ip, r6, #0
 80227f0:	689e      	ldr	r6, [r3, #8]
 80227f2:	42be      	cmp	r6, r7
 80227f4:	46b9      	mov	r9, r7
 80227f6:	dd1b      	ble.n	8022830 <ai_padding_opt_init+0x54>
 80227f8:	463e      	mov	r6, r7
 80227fa:	46be      	mov	lr, r7
 80227fc:	e012      	b.n	8022824 <ai_padding_opt_init+0x48>
 80227fe:	6895      	ldr	r5, [r2, #8]
 8022800:	eba5 080c 	sub.w	r8, r5, ip
 8022804:	68a5      	ldr	r5, [r4, #8]
 8022806:	45a8      	cmp	r8, r5
 8022808:	bfb5      	itete	lt
 802280a:	f109 0901 	addlt.w	r9, r9, #1
 802280e:	3701      	addge	r7, #1
 8022810:	f8c0 9008 	strlt.w	r9, [r0, #8]
 8022814:	6047      	strge	r7, [r0, #4]
 8022816:	688d      	ldr	r5, [r1, #8]
 8022818:	44ac      	add	ip, r5
 802281a:	689d      	ldr	r5, [r3, #8]
 802281c:	f10e 0e01 	add.w	lr, lr, #1
 8022820:	4575      	cmp	r5, lr
 8022822:	dd06      	ble.n	8022832 <ai_padding_opt_init+0x56>
 8022824:	f1bc 0f00 	cmp.w	ip, #0
 8022828:	dae9      	bge.n	80227fe <ai_padding_opt_init+0x22>
 802282a:	3601      	adds	r6, #1
 802282c:	6006      	str	r6, [r0, #0]
 802282e:	e7f2      	b.n	8022816 <ai_padding_opt_init+0x3a>
 8022830:	463e      	mov	r6, r7
 8022832:	2500      	movs	r5, #0
 8022834:	e9c0 6703 	strd	r6, r7, [r0, #12]
 8022838:	e9c0 5506 	strd	r5, r5, [r0, #24]
 802283c:	f8c0 9014 	str.w	r9, [r0, #20]
 8022840:	6205      	str	r5, [r0, #32]
 8022842:	694e      	ldr	r6, [r1, #20]
 8022844:	f1c6 0c00 	rsb	ip, r6, #0
 8022848:	685e      	ldr	r6, [r3, #4]
 802284a:	42ae      	cmp	r6, r5
 802284c:	dd1c      	ble.n	8022888 <ai_padding_opt_init+0xac>
 802284e:	46ae      	mov	lr, r5
 8022850:	e00f      	b.n	8022872 <ai_padding_opt_init+0x96>
 8022852:	6855      	ldr	r5, [r2, #4]
 8022854:	6866      	ldr	r6, [r4, #4]
 8022856:	eba5 050c 	sub.w	r5, r5, ip
 802285a:	42b5      	cmp	r5, r6
 802285c:	da10      	bge.n	8022880 <ai_padding_opt_init+0xa4>
 802285e:	6a05      	ldr	r5, [r0, #32]
 8022860:	3501      	adds	r5, #1
 8022862:	6205      	str	r5, [r0, #32]
 8022864:	68cd      	ldr	r5, [r1, #12]
 8022866:	44ac      	add	ip, r5
 8022868:	685d      	ldr	r5, [r3, #4]
 802286a:	f10e 0e01 	add.w	lr, lr, #1
 802286e:	4575      	cmp	r5, lr
 8022870:	dd0a      	ble.n	8022888 <ai_padding_opt_init+0xac>
 8022872:	f1bc 0f00 	cmp.w	ip, #0
 8022876:	daec      	bge.n	8022852 <ai_padding_opt_init+0x76>
 8022878:	6985      	ldr	r5, [r0, #24]
 802287a:	3501      	adds	r5, #1
 802287c:	6185      	str	r5, [r0, #24]
 802287e:	e7f1      	b.n	8022864 <ai_padding_opt_init+0x88>
 8022880:	69c5      	ldr	r5, [r0, #28]
 8022882:	3501      	adds	r5, #1
 8022884:	61c5      	str	r5, [r0, #28]
 8022886:	e7ed      	b.n	8022864 <ai_padding_opt_init+0x88>
 8022888:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0802288c <ai_padding_opt_phase1>:
 802288c:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 8022890:	b923      	cbnz	r3, 802289c <ai_padding_opt_phase1+0x10>
 8022892:	b17a      	cbz	r2, 80228b4 <ai_padding_opt_phase1+0x28>
 8022894:	3a01      	subs	r2, #1
 8022896:	8483      	strh	r3, [r0, #36]	@ 0x24
 8022898:	61c2      	str	r2, [r0, #28]
 802289a:	e004      	b.n	80228a6 <ai_padding_opt_phase1+0x1a>
 802289c:	b152      	cbz	r2, 80228b4 <ai_padding_opt_phase1+0x28>
 802289e:	2201      	movs	r2, #1
 80228a0:	3b01      	subs	r3, #1
 80228a2:	8482      	strh	r2, [r0, #36]	@ 0x24
 80228a4:	6183      	str	r3, [r0, #24]
 80228a6:	e9d0 2304 	ldrd	r2, r3, [r0, #16]
 80228aa:	68c1      	ldr	r1, [r0, #12]
 80228ac:	6083      	str	r3, [r0, #8]
 80228ae:	e9c0 1200 	strd	r1, r2, [r0]
 80228b2:	4770      	bx	lr
 80228b4:	6a03      	ldr	r3, [r0, #32]
 80228b6:	2201      	movs	r2, #1
 80228b8:	3b01      	subs	r3, #1
 80228ba:	8482      	strh	r2, [r0, #36]	@ 0x24
 80228bc:	6203      	str	r3, [r0, #32]
 80228be:	e7f2      	b.n	80228a6 <ai_padding_opt_phase1+0x1a>

080228c0 <st_int8_avepool>:
 80228c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80228c4:	b097      	sub	sp, #92	@ 0x5c
 80228c6:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80228ca:	4619      	mov	r1, r3
 80228cc:	f8bd 3084 	ldrh.w	r3, [sp, #132]	@ 0x84
 80228d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80228d2:	f8bd 308c 	ldrh.w	r3, [sp, #140]	@ 0x8c
 80228d6:	f99d 40a4 	ldrsb.w	r4, [sp, #164]	@ 0xa4
 80228da:	930d      	str	r3, [sp, #52]	@ 0x34
 80228dc:	f8bd 50a0 	ldrh.w	r5, [sp, #160]	@ 0xa0
 80228e0:	f8bd 3094 	ldrh.w	r3, [sp, #148]	@ 0x94
 80228e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80228e6:	9404      	str	r4, [sp, #16]
 80228e8:	f8bd 309c 	ldrh.w	r3, [sp, #156]	@ 0x9c
 80228ec:	f99d 40a8 	ldrsb.w	r4, [sp, #168]	@ 0xa8
 80228f0:	f8bd b080 	ldrh.w	fp, [sp, #128]	@ 0x80
 80228f4:	f8bd c088 	ldrh.w	ip, [sp, #136]	@ 0x88
 80228f8:	f8bd 6090 	ldrh.w	r6, [sp, #144]	@ 0x90
 80228fc:	f8bd 0098 	ldrh.w	r0, [sp, #152]	@ 0x98
 8022900:	9206      	str	r2, [sp, #24]
 8022902:	9307      	str	r3, [sp, #28]
 8022904:	9405      	str	r4, [sp, #20]
 8022906:	b135      	cbz	r5, 8022916 <st_int8_avepool+0x56>
 8022908:	fb02 fa0b 	mul.w	sl, r2, fp
 802290c:	2200      	movs	r2, #0
 802290e:	b92b      	cbnz	r3, 802291c <st_int8_avepool+0x5c>
 8022910:	3201      	adds	r2, #1
 8022912:	4295      	cmp	r5, r2
 8022914:	dcfc      	bgt.n	8022910 <st_int8_avepool+0x50>
 8022916:	b017      	add	sp, #92	@ 0x5c
 8022918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802291c:	eec0 4a20 	vdiv.f32	s9, s0, s1
 8022920:	4688      	mov	r8, r1
 8022922:	4637      	mov	r7, r6
 8022924:	4629      	mov	r1, r5
 8022926:	eddd 7a04 	vldr	s15, [sp, #16]
 802292a:	eddf 5a65 	vldr	s11, [pc, #404]	@ 8022ac0 <st_int8_avepool+0x200>
 802292e:	eddf 2a65 	vldr	s5, [pc, #404]	@ 8022ac4 <st_int8_avepool+0x204>
 8022932:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 8022936:	eeb0 6a40 	vmov.f32	s12, s0
 802293a:	eef0 6a60 	vmov.f32	s13, s1
 802293e:	fb02 f400 	mul.w	r4, r2, r0
 8022942:	1be4      	subs	r4, r4, r7
 8022944:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8022948:	4464      	add	r4, ip
 802294a:	4544      	cmp	r4, r8
 802294c:	bfa8      	it	ge
 802294e:	4644      	movge	r4, r8
 8022950:	46a1      	mov	r9, r4
 8022952:	9c07      	ldr	r4, [sp, #28]
 8022954:	fb02 f404 	mul.w	r4, r2, r4
 8022958:	9408      	str	r4, [sp, #32]
 802295a:	9c06      	ldr	r4, [sp, #24]
 802295c:	fb03 f404 	mul.w	r4, r3, r4
 8022960:	9409      	str	r4, [sp, #36]	@ 0x24
 8022962:	f1bb 0f00 	cmp.w	fp, #0
 8022966:	f000 8085 	beq.w	8022a74 <st_int8_avepool+0x1b4>
 802296a:	eddd 7a05 	vldr	s15, [sp, #20]
 802296e:	e9cd c711 	strd	ip, r7, [sp, #68]	@ 0x44
 8022972:	e9cd 0113 	strd	r0, r1, [sp, #76]	@ 0x4c
 8022976:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 802297a:	e9cd 280f 	strd	r2, r8, [sp, #60]	@ 0x3c
 802297e:	2500      	movs	r5, #0
 8022980:	4698      	mov	r8, r3
 8022982:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022984:	9c06      	ldr	r4, [sp, #24]
 8022986:	9515      	str	r5, [sp, #84]	@ 0x54
 8022988:	fb05 f203 	mul.w	r2, r5, r3
 802298c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 802298e:	1ad2      	subs	r2, r2, r3
 8022990:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022992:	ea22 7ce2 	bic.w	ip, r2, r2, asr #31
 8022996:	441a      	add	r2, r3
 8022998:	9b08      	ldr	r3, [sp, #32]
 802299a:	4294      	cmp	r4, r2
 802299c:	bfa8      	it	ge
 802299e:	4614      	movge	r4, r2
 80229a0:	18ea      	adds	r2, r5, r3
 80229a2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80229a4:	fb0b 3002 	mla	r0, fp, r2, r3
 80229a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80229aa:	eb03 020c 	add.w	r2, r3, ip
 80229ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80229b0:	fb0b 3302 	mla	r3, fp, r2, r3
 80229b4:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 80229b8:	9303      	str	r3, [sp, #12]
 80229ba:	2200      	movs	r2, #0
 80229bc:	eba4 0e0c 	sub.w	lr, r4, ip
 80229c0:	4645      	mov	r5, r8
 80229c2:	4601      	mov	r1, r0
 80229c4:	45a9      	cmp	r9, r5
 80229c6:	dd66      	ble.n	8022a96 <st_int8_avepool+0x1d6>
 80229c8:	9b03      	ldr	r3, [sp, #12]
 80229ca:	e9cd 5201 	strd	r5, r2, [sp, #4]
 80229ce:	f04f 0800 	mov.w	r8, #0
 80229d2:	18d7      	adds	r7, r2, r3
 80229d4:	462e      	mov	r6, r5
 80229d6:	4640      	mov	r0, r8
 80229d8:	4564      	cmp	r4, ip
 80229da:	dd09      	ble.n	80229f0 <st_int8_avepool+0x130>
 80229dc:	463a      	mov	r2, r7
 80229de:	4663      	mov	r3, ip
 80229e0:	f992 5000 	ldrsb.w	r5, [r2]
 80229e4:	3301      	adds	r3, #1
 80229e6:	429c      	cmp	r4, r3
 80229e8:	4428      	add	r0, r5
 80229ea:	445a      	add	r2, fp
 80229ec:	d1f8      	bne.n	80229e0 <st_int8_avepool+0x120>
 80229ee:	44f0      	add	r8, lr
 80229f0:	3601      	adds	r6, #1
 80229f2:	45b1      	cmp	r9, r6
 80229f4:	4457      	add	r7, sl
 80229f6:	d1ef      	bne.n	80229d8 <st_int8_avepool+0x118>
 80229f8:	eeb4 6a66 	vcmp.f32	s12, s13
 80229fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a00:	e9dd 5201 	ldrd	r5, r2, [sp, #4]
 8022a04:	d103      	bne.n	8022a0e <st_int8_avepool+0x14e>
 8022a06:	e9dd 3604 	ldrd	r3, r6, [sp, #16]
 8022a0a:	42b3      	cmp	r3, r6
 8022a0c:	d039      	beq.n	8022a82 <st_int8_avepool+0x1c2>
 8022a0e:	ee07 0a90 	vmov	s15, r0
 8022a12:	eeb8 3ae7 	vcvt.f32.s32	s6, s15
 8022a16:	ee07 8a90 	vmov	s15, r8
 8022a1a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8022a1e:	eec3 7a07 	vdiv.f32	s15, s6, s14
 8022a22:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8022a26:	eeb0 7a44 	vmov.f32	s14, s8
 8022a2a:	eea7 7aa4 	vfma.f32	s14, s15, s9
 8022a2e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8022a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a36:	bfb4      	ite	lt
 8022a38:	eef0 7a65 	vmovlt.f32	s15, s11
 8022a3c:	eef0 7a63 	vmovge.f32	s15, s7
 8022a40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8022a44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8022a48:	ee17 3a90 	vmov	r3, s15
 8022a4c:	f303 0307 	ssat	r3, #8, r3
 8022a50:	700b      	strb	r3, [r1, #0]
 8022a52:	3201      	adds	r2, #1
 8022a54:	455a      	cmp	r2, fp
 8022a56:	f101 0101 	add.w	r1, r1, #1
 8022a5a:	d1b3      	bne.n	80229c4 <st_int8_avepool+0x104>
 8022a5c:	46a8      	mov	r8, r5
 8022a5e:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 8022a60:	9b07      	ldr	r3, [sp, #28]
 8022a62:	3501      	adds	r5, #1
 8022a64:	42ab      	cmp	r3, r5
 8022a66:	dc8c      	bgt.n	8022982 <st_int8_avepool+0xc2>
 8022a68:	e9dd 280f 	ldrd	r2, r8, [sp, #60]	@ 0x3c
 8022a6c:	e9dd c711 	ldrd	ip, r7, [sp, #68]	@ 0x44
 8022a70:	e9dd 0113 	ldrd	r0, r1, [sp, #76]	@ 0x4c
 8022a74:	3201      	adds	r2, #1
 8022a76:	4291      	cmp	r1, r2
 8022a78:	f73f af61 	bgt.w	802293e <st_int8_avepool+0x7e>
 8022a7c:	b017      	add	sp, #92	@ 0x5c
 8022a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022a82:	2800      	cmp	r0, #0
 8022a84:	db13      	blt.n	8022aae <st_int8_avepool+0x1ee>
 8022a86:	eb00 0068 	add.w	r0, r0, r8, asr #1
 8022a8a:	fbb0 f8f8 	udiv	r8, r0, r8
 8022a8e:	f308 0307 	ssat	r3, #8, r8
 8022a92:	700b      	strb	r3, [r1, #0]
 8022a94:	e7dd      	b.n	8022a52 <st_int8_avepool+0x192>
 8022a96:	eeb4 6a66 	vcmp.f32	s12, s13
 8022a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022a9e:	d103      	bne.n	8022aa8 <st_int8_avepool+0x1e8>
 8022aa0:	e9dd 3004 	ldrd	r3, r0, [sp, #16]
 8022aa4:	4283      	cmp	r3, r0
 8022aa6:	d009      	beq.n	8022abc <st_int8_avepool+0x1fc>
 8022aa8:	eef0 7a62 	vmov.f32	s15, s5
 8022aac:	e7b9      	b.n	8022a22 <st_int8_avepool+0x162>
 8022aae:	eb08 73d8 	add.w	r3, r8, r8, lsr #31
 8022ab2:	eba0 0063 	sub.w	r0, r0, r3, asr #1
 8022ab6:	fb90 f8f8 	sdiv	r8, r0, r8
 8022aba:	e7e8      	b.n	8022a8e <st_int8_avepool+0x1ce>
 8022abc:	deff      	udf	#255	@ 0xff
 8022abe:	bf00      	nop
 8022ac0:	befffffc 	.word	0xbefffffc
 8022ac4:	7fc00000 	.word	0x7fc00000

08022ac8 <st_int16_fill>:
 8022ac8:	b510      	push	{r4, lr}
 8022aca:	eac0 4e00 	pkhbt	lr, r0, r0, lsl #16
 8022ace:	0894      	lsrs	r4, r2, #2
 8022ad0:	d00e      	beq.n	8022af0 <st_int16_fill+0x28>
 8022ad2:	460b      	mov	r3, r1
 8022ad4:	f04f 0c00 	mov.w	ip, #0
 8022ad8:	f10c 0c01 	add.w	ip, ip, #1
 8022adc:	4564      	cmp	r4, ip
 8022ade:	f8c3 e000 	str.w	lr, [r3]
 8022ae2:	f8c3 e004 	str.w	lr, [r3, #4]
 8022ae6:	f103 0308 	add.w	r3, r3, #8
 8022aea:	d1f5      	bne.n	8022ad8 <st_int16_fill+0x10>
 8022aec:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8022af0:	f012 0203 	ands.w	r2, r2, #3
 8022af4:	d006      	beq.n	8022b04 <st_int16_fill+0x3c>
 8022af6:	2a01      	cmp	r2, #1
 8022af8:	8008      	strh	r0, [r1, #0]
 8022afa:	d003      	beq.n	8022b04 <st_int16_fill+0x3c>
 8022afc:	2a02      	cmp	r2, #2
 8022afe:	8048      	strh	r0, [r1, #2]
 8022b00:	bf18      	it	ne
 8022b02:	8088      	strhne	r0, [r1, #4]
 8022b04:	bd10      	pop	{r4, pc}
 8022b06:	bf00      	nop

08022b08 <st_sssa8_ch_convolve_rank1upd>:
 8022b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022b0c:	b087      	sub	sp, #28
 8022b0e:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 8022b12:	f99d a048 	ldrsb.w	sl, [sp, #72]	@ 0x48
 8022b16:	fb13 f304 	smulbb	r3, r3, r4
 8022b1a:	fb13 f400 	smulbb	r4, r3, r0
 8022b1e:	4608      	mov	r0, r1
 8022b20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022b22:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8022b24:	2a00      	cmp	r2, #0
 8022b26:	d078      	beq.n	8022c1a <st_sssa8_ch_convolve_rank1upd+0x112>
 8022b28:	b2a4      	uxth	r4, r4
 8022b2a:	08a7      	lsrs	r7, r4, #2
 8022b2c:	f1a3 0804 	sub.w	r8, r3, #4
 8022b30:	f1a7 0381 	sub.w	r3, r7, #129	@ 0x81
 8022b34:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 8022b38:	ebc3 2643 	rsb	r6, r3, r3, lsl #9
 8022b3c:	f004 0403 	and.w	r4, r4, #3
 8022b40:	f1a7 0580 	sub.w	r5, r7, #128	@ 0x80
 8022b44:	eb05 15c6 	add.w	r5, r5, r6, lsl #7
 8022b48:	1e66      	subs	r6, r4, #1
 8022b4a:	b2b6      	uxth	r6, r6
 8022b4c:	fa1f fb85 	uxth.w	fp, r5
 8022b50:	eb01 0982 	add.w	r9, r1, r2, lsl #2
 8022b54:	025d      	lsls	r5, r3, #9
 8022b56:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8022b5a:	3301      	adds	r3, #1
 8022b5c:	025b      	lsls	r3, r3, #9
 8022b5e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8022b62:	9201      	str	r2, [sp, #4]
 8022b64:	1c72      	adds	r2, r6, #1
 8022b66:	9502      	str	r5, [sp, #8]
 8022b68:	9203      	str	r2, [sp, #12]
 8022b6a:	461d      	mov	r5, r3
 8022b6c:	4633      	mov	r3, r6
 8022b6e:	2f80      	cmp	r7, #128	@ 0x80
 8022b70:	d958      	bls.n	8022c24 <st_sssa8_ch_convolve_rank1upd+0x11c>
 8022b72:	9a02      	ldr	r2, [sp, #8]
 8022b74:	e9cd 9304 	strd	r9, r3, [sp, #16]
 8022b78:	f500 7600 	add.w	r6, r0, #512	@ 0x200
 8022b7c:	eb00 0e02 	add.w	lr, r0, r2
 8022b80:	f04f 0c00 	mov.w	ip, #0
 8022b84:	f5a6 7900 	sub.w	r9, r6, #512	@ 0x200
 8022b88:	2200      	movs	r2, #0
 8022b8a:	f859 3b04 	ldr.w	r3, [r9], #4
 8022b8e:	fa2f f183 	sxtb16	r1, r3
 8022b92:	45b1      	cmp	r9, r6
 8022b94:	ea4f 2333 	mov.w	r3, r3, ror #8
 8022b98:	fa92 f211 	qadd16	r2, r2, r1
 8022b9c:	fa2f f383 	sxtb16	r3, r3
 8022ba0:	fa92 f213 	qadd16	r2, r2, r3
 8022ba4:	d1f1      	bne.n	8022b8a <st_sssa8_ch_convolve_rank1upd+0x82>
 8022ba6:	f509 7600 	add.w	r6, r9, #512	@ 0x200
 8022baa:	b213      	sxth	r3, r2
 8022bac:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8022bb0:	4576      	cmp	r6, lr
 8022bb2:	449c      	add	ip, r3
 8022bb4:	d1e6      	bne.n	8022b84 <st_sssa8_ch_convolve_rank1upd+0x7c>
 8022bb6:	e9dd 9304 	ldrd	r9, r3, [sp, #16]
 8022bba:	1946      	adds	r6, r0, r5
 8022bbc:	4658      	mov	r0, fp
 8022bbe:	b378      	cbz	r0, 8022c20 <st_sssa8_ch_convolve_rank1upd+0x118>
 8022bc0:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 8022bc4:	2100      	movs	r1, #0
 8022bc6:	f856 2b04 	ldr.w	r2, [r6], #4
 8022bca:	fa2f fe82 	sxtb16	lr, r2
 8022bce:	4286      	cmp	r6, r0
 8022bd0:	ea4f 2232 	mov.w	r2, r2, ror #8
 8022bd4:	fa91 f11e 	qadd16	r1, r1, lr
 8022bd8:	fa2f f282 	sxtb16	r2, r2
 8022bdc:	fa91 f112 	qadd16	r1, r1, r2
 8022be0:	d1f1      	bne.n	8022bc6 <st_sssa8_ch_convolve_rank1upd+0xbe>
 8022be2:	b20a      	sxth	r2, r1
 8022be4:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8022be8:	4494      	add	ip, r2
 8022bea:	b16c      	cbz	r4, 8022c08 <st_sssa8_ch_convolve_rank1upd+0x100>
 8022bec:	f990 2000 	ldrsb.w	r2, [r0]
 8022bf0:	4494      	add	ip, r2
 8022bf2:	b13b      	cbz	r3, 8022c04 <st_sssa8_ch_convolve_rank1upd+0xfc>
 8022bf4:	f990 2001 	ldrsb.w	r2, [r0, #1]
 8022bf8:	2c02      	cmp	r4, #2
 8022bfa:	4494      	add	ip, r2
 8022bfc:	bf1c      	itt	ne
 8022bfe:	f990 2002 	ldrsbne.w	r2, [r0, #2]
 8022c02:	4494      	addne	ip, r2
 8022c04:	9a03      	ldr	r2, [sp, #12]
 8022c06:	4410      	add	r0, r2
 8022c08:	f858 2f04 	ldr.w	r2, [r8, #4]!
 8022c0c:	fb0c 221a 	mls	r2, ip, sl, r2
 8022c10:	f849 2b04 	str.w	r2, [r9], #4
 8022c14:	9a01      	ldr	r2, [sp, #4]
 8022c16:	4591      	cmp	r9, r2
 8022c18:	d1a9      	bne.n	8022b6e <st_sssa8_ch_convolve_rank1upd+0x66>
 8022c1a:	b007      	add	sp, #28
 8022c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022c20:	4630      	mov	r0, r6
 8022c22:	e7e2      	b.n	8022bea <st_sssa8_ch_convolve_rank1upd+0xe2>
 8022c24:	4606      	mov	r6, r0
 8022c26:	f04f 0c00 	mov.w	ip, #0
 8022c2a:	4638      	mov	r0, r7
 8022c2c:	e7c7      	b.n	8022bbe <st_sssa8_ch_convolve_rank1upd+0xb6>
 8022c2e:	bf00      	nop

08022c30 <st_sssa8_fully_connected>:
 8022c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022c34:	b091      	sub	sp, #68	@ 0x44
 8022c36:	468a      	mov	sl, r1
 8022c38:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8022c3a:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8022c3c:	f9b1 8000 	ldrsh.w	r8, [r1]
 8022c40:	6824      	ldr	r4, [r4, #0]
 8022c42:	920a      	str	r2, [sp, #40]	@ 0x28
 8022c44:	f108 32ff 	add.w	r2, r8, #4294967295
 8022c48:	f99d 1074 	ldrsb.w	r1, [sp, #116]	@ 0x74
 8022c4c:	f99d 6070 	ldrsb.w	r6, [sp, #112]	@ 0x70
 8022c50:	920b      	str	r2, [sp, #44]	@ 0x2c
 8022c52:	2a14      	cmp	r2, #20
 8022c54:	e9cd 0408 	strd	r0, r4, [sp, #32]
 8022c58:	9107      	str	r1, [sp, #28]
 8022c5a:	d807      	bhi.n	8022c6c <st_sssa8_fully_connected+0x3c>
 8022c5c:	fa01 f008 	lsl.w	r0, r1, r8
 8022c60:	2101      	movs	r1, #1
 8022c62:	fa01 f108 	lsl.w	r1, r1, r8
 8022c66:	eb00 0251 	add.w	r2, r0, r1, lsr #1
 8022c6a:	9207      	str	r2, [sp, #28]
 8022c6c:	49c2      	ldr	r1, [pc, #776]	@ (8022f78 <st_sssa8_fully_connected+0x348>)
 8022c6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8022c70:	fba1 0103 	umull	r0, r1, r1, r3
 8022c74:	ea4f 0b91 	mov.w	fp, r1, lsr #2
 8022c78:	eb0b 014b 	add.w	r1, fp, fp, lsl #1
 8022c7c:	eba3 0941 	sub.w	r9, r3, r1, lsl #1
 8022c80:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8022c82:	eb03 0541 	add.w	r5, r3, r1, lsl #1
 8022c86:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8022c88:	fb0b f402 	mul.w	r4, fp, r2
 8022c8c:	eb03 07c1 	add.w	r7, r3, r1, lsl #3
 8022c90:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8022c92:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8022c96:	fa1f f989 	uxth.w	r9, r9
 8022c9a:	eb0a 0444 	add.w	r4, sl, r4, lsl #1
 8022c9e:	2b00      	cmp	r3, #0
 8022ca0:	f000 80a3 	beq.w	8022dea <st_sssa8_fully_connected+0x1ba>
 8022ca4:	4619      	mov	r1, r3
 8022ca6:	9808      	ldr	r0, [sp, #32]
 8022ca8:	eac6 4306 	pkhbt	r3, r6, r6, lsl #16
 8022cac:	9600      	str	r6, [sp, #0]
 8022cae:	4616      	mov	r6, r2
 8022cb0:	f000 fa50 	bl	8023154 <st_int8_reordered_no_shift_zero>
 8022cb4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8022cb6:	9304      	str	r3, [sp, #16]
 8022cb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022cba:	9302      	str	r3, [sp, #8]
 8022cbc:	9b07      	ldr	r3, [sp, #28]
 8022cbe:	9301      	str	r3, [sp, #4]
 8022cc0:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8022cc2:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8022cc4:	f8cd b000 	str.w	fp, [sp]
 8022cc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8022ccc:	4651      	mov	r1, sl
 8022cce:	4632      	mov	r2, r6
 8022cd0:	f000 fc16 	bl	8023500 <st_sssa8_dense_loop>
 8022cd4:	f1b9 0f00 	cmp.w	r9, #0
 8022cd8:	d063      	beq.n	8022da2 <st_sssa8_fully_connected+0x172>
 8022cda:	f006 0203 	and.w	r2, r6, #3
 8022cde:	1e51      	subs	r1, r2, #1
 8022ce0:	2001      	movs	r0, #1
 8022ce2:	ea4f 0e96 	mov.w	lr, r6, lsr #2
 8022ce6:	b28e      	uxth	r6, r1
 8022ce8:	f1a8 0102 	sub.w	r1, r8, #2
 8022cec:	fa00 f101 	lsl.w	r1, r0, r1
 8022cf0:	f10e 33ff 	add.w	r3, lr, #4294967295
 8022cf4:	b29b      	uxth	r3, r3
 8022cf6:	910d      	str	r1, [sp, #52]	@ 0x34
 8022cf8:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8022cfa:	920a      	str	r2, [sp, #40]	@ 0x28
 8022cfc:	3301      	adds	r3, #1
 8022cfe:	eb01 0ac3 	add.w	sl, r1, r3, lsl #3
 8022d02:	eb05 0b09 	add.w	fp, r5, r9
 8022d06:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8022d0a:	1833      	adds	r3, r6, r0
 8022d0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8022d0e:	eba0 0308 	sub.w	r3, r0, r8
 8022d12:	930e      	str	r3, [sp, #56]	@ 0x38
 8022d14:	4649      	mov	r1, r9
 8022d16:	4632      	mov	r2, r6
 8022d18:	f857 3b04 	ldr.w	r3, [r7], #4
 8022d1c:	f1be 0f00 	cmp.w	lr, #0
 8022d20:	d060      	beq.n	8022de4 <st_sssa8_fully_connected+0x1b4>
 8022d22:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8022d24:	9508      	str	r5, [sp, #32]
 8022d26:	eb04 0901 	add.w	r9, r4, r1
 8022d2a:	f854 0b04 	ldr.w	r0, [r4], #4
 8022d2e:	fa2f fc90 	sxtb16	ip, r0, ror #8
 8022d32:	6835      	ldr	r5, [r6, #0]
 8022d34:	fa2f f080 	sxtb16	r0, r0
 8022d38:	fb25 3500 	smlad	r5, r5, r0, r3
 8022d3c:	6873      	ldr	r3, [r6, #4]
 8022d3e:	3608      	adds	r6, #8
 8022d40:	fb23 530c 	smlad	r3, r3, ip, r5
 8022d44:	45a1      	cmp	r9, r4
 8022d46:	d1f0      	bne.n	8022d2a <st_sssa8_fully_connected+0xfa>
 8022d48:	9d08      	ldr	r5, [sp, #32]
 8022d4a:	4650      	mov	r0, sl
 8022d4c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8022d4e:	2c00      	cmp	r4, #0
 8022d50:	d039      	beq.n	8022dc6 <st_sssa8_fully_connected+0x196>
 8022d52:	f999 4000 	ldrsb.w	r4, [r9]
 8022d56:	8806      	ldrh	r6, [r0, #0]
 8022d58:	fb16 3304 	smlabb	r3, r6, r4, r3
 8022d5c:	b162      	cbz	r2, 8022d78 <st_sssa8_fully_connected+0x148>
 8022d5e:	f999 4001 	ldrsb.w	r4, [r9, #1]
 8022d62:	8846      	ldrh	r6, [r0, #2]
 8022d64:	fb16 3304 	smlabb	r3, r6, r4, r3
 8022d68:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8022d6a:	2c02      	cmp	r4, #2
 8022d6c:	d004      	beq.n	8022d78 <st_sssa8_fully_connected+0x148>
 8022d6e:	8884      	ldrh	r4, [r0, #4]
 8022d70:	f999 0002 	ldrsb.w	r0, [r9, #2]
 8022d74:	fb14 3300 	smlabb	r3, r4, r0, r3
 8022d78:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8022d7a:	eb09 0400 	add.w	r4, r9, r0
 8022d7e:	f1b8 0f15 	cmp.w	r8, #21
 8022d82:	dd12      	ble.n	8022daa <st_sssa8_fully_connected+0x17a>
 8022d84:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022d86:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8022d88:	fb53 6300 	smmla	r3, r3, r0, r6
 8022d8c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8022d8e:	4103      	asrs	r3, r0
 8022d90:	9807      	ldr	r0, [sp, #28]
 8022d92:	4403      	add	r3, r0
 8022d94:	f303 0307 	ssat	r3, #8, r3
 8022d98:	b25b      	sxtb	r3, r3
 8022d9a:	f805 3b01 	strb.w	r3, [r5], #1
 8022d9e:	455d      	cmp	r5, fp
 8022da0:	d1ba      	bne.n	8022d18 <st_sssa8_fully_connected+0xe8>
 8022da2:	2000      	movs	r0, #0
 8022da4:	b011      	add	sp, #68	@ 0x44
 8022da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8022daa:	f1b8 0f00 	cmp.w	r8, #0
 8022dae:	dd0c      	ble.n	8022dca <st_sssa8_fully_connected+0x19a>
 8022db0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022db2:	9e07      	ldr	r6, [sp, #28]
 8022db4:	005b      	lsls	r3, r3, #1
 8022db6:	fb53 6300 	smmla	r3, r3, r0, r6
 8022dba:	fa43 f308 	asr.w	r3, r3, r8
 8022dbe:	f303 0307 	ssat	r3, #8, r3
 8022dc2:	b25b      	sxtb	r3, r3
 8022dc4:	e7e9      	b.n	8022d9a <st_sssa8_fully_connected+0x16a>
 8022dc6:	464c      	mov	r4, r9
 8022dc8:	e7d9      	b.n	8022d7e <st_sssa8_fully_connected+0x14e>
 8022dca:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8022dcc:	4083      	lsls	r3, r0
 8022dce:	f303 031f 	ssat	r3, #32, r3
 8022dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8022dd4:	fb53 f310 	smmulr	r3, r3, r0
 8022dd8:	9807      	ldr	r0, [sp, #28]
 8022dda:	4403      	add	r3, r0
 8022ddc:	f303 0307 	ssat	r3, #8, r3
 8022de0:	b25b      	sxtb	r3, r3
 8022de2:	e7da      	b.n	8022d9a <st_sssa8_fully_connected+0x16a>
 8022de4:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8022de6:	46a1      	mov	r9, r4
 8022de8:	e7b0      	b.n	8022d4c <st_sssa8_fully_connected+0x11c>
 8022dea:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8022dec:	9305      	str	r3, [sp, #20]
 8022dee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022df0:	f8cd b000 	str.w	fp, [sp]
 8022df4:	4651      	mov	r1, sl
 8022df6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8022dfa:	f8cd 8010 	str.w	r8, [sp, #16]
 8022dfe:	e9cd 6302 	strd	r6, r3, [sp, #8]
 8022e02:	9b07      	ldr	r3, [sp, #28]
 8022e04:	9301      	str	r3, [sp, #4]
 8022e06:	4650      	mov	r0, sl
 8022e08:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8022e0a:	f000 fd51 	bl	80238b0 <st_sssa8_dense_memopt_loop>
 8022e0e:	f1b9 0f00 	cmp.w	r9, #0
 8022e12:	d0c6      	beq.n	8022da2 <st_sssa8_fully_connected+0x172>
 8022e14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022e16:	f1a0 0310 	sub.w	r3, r0, #16
 8022e1a:	f023 030f 	bic.w	r3, r3, #15
 8022e1e:	eb05 0b09 	add.w	fp, r5, r9
 8022e22:	2101      	movs	r1, #1
 8022e24:	f103 0910 	add.w	r9, r3, #16
 8022e28:	f1a8 0302 	sub.w	r3, r8, #2
 8022e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8022e30:	eb0a 0209 	add.w	r2, sl, r9
 8022e34:	4682      	mov	sl, r0
 8022e36:	930e      	str	r3, [sp, #56]	@ 0x38
 8022e38:	f1ba 0f0f 	cmp.w	sl, #15
 8022e3c:	eba1 0308 	sub.w	r3, r1, r8
 8022e40:	930f      	str	r3, [sp, #60]	@ 0x3c
 8022e42:	f1c6 0100 	rsb	r1, r6, #0
 8022e46:	46de      	mov	lr, fp
 8022e48:	f857 3b04 	ldr.w	r3, [r7], #4
 8022e4c:	920d      	str	r2, [sp, #52]	@ 0x34
 8022e4e:	46c3      	mov	fp, r8
 8022e50:	eac1 4101 	pkhbt	r1, r1, r1, lsl #16
 8022e54:	dd78      	ble.n	8022f48 <st_sssa8_fully_connected+0x318>
 8022e56:	9808      	ldr	r0, [sp, #32]
 8022e58:	f8cd 9028 	str.w	r9, [sp, #40]	@ 0x28
 8022e5c:	eb04 0809 	add.w	r8, r4, r9
 8022e60:	950c      	str	r5, [sp, #48]	@ 0x30
 8022e62:	6822      	ldr	r2, [r4, #0]
 8022e64:	6805      	ldr	r5, [r0, #0]
 8022e66:	fa2f f992 	sxtb16	r9, r2, ror #8
 8022e6a:	ea4f 2c35 	mov.w	ip, r5, ror #8
 8022e6e:	fa2f f282 	sxtb16	r2, r2
 8022e72:	fa21 f585 	sxtab16	r5, r1, r5
 8022e76:	fa21 fc8c 	sxtab16	ip, r1, ip
 8022e7a:	fb25 3502 	smlad	r5, r5, r2, r3
 8022e7e:	fb2c 5509 	smlad	r5, ip, r9, r5
 8022e82:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8022e86:	6843      	ldr	r3, [r0, #4]
 8022e88:	fa2f f99c 	sxtb16	r9, ip, ror #8
 8022e8c:	ea4f 2233 	mov.w	r2, r3, ror #8
 8022e90:	fa2f fc8c 	sxtb16	ip, ip
 8022e94:	fa21 f383 	sxtab16	r3, r1, r3
 8022e98:	fa21 f282 	sxtab16	r2, r1, r2
 8022e9c:	fb23 530c 	smlad	r3, r3, ip, r5
 8022ea0:	fb22 3209 	smlad	r2, r2, r9, r3
 8022ea4:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8022ea8:	6883      	ldr	r3, [r0, #8]
 8022eaa:	fa2f f99c 	sxtb16	r9, ip, ror #8
 8022eae:	ea4f 2533 	mov.w	r5, r3, ror #8
 8022eb2:	fa2f fc8c 	sxtb16	ip, ip
 8022eb6:	fa21 f383 	sxtab16	r3, r1, r3
 8022eba:	fa21 f585 	sxtab16	r5, r1, r5
 8022ebe:	fb23 230c 	smlad	r3, r3, ip, r2
 8022ec2:	fb25 3509 	smlad	r5, r5, r9, r3
 8022ec6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8022eca:	68c2      	ldr	r2, [r0, #12]
 8022ecc:	3410      	adds	r4, #16
 8022ece:	3010      	adds	r0, #16
 8022ed0:	fa2f f99c 	sxtb16	r9, ip, ror #8
 8022ed4:	ea4f 2332 	mov.w	r3, r2, ror #8
 8022ed8:	fa2f fc8c 	sxtb16	ip, ip
 8022edc:	fa21 f282 	sxtab16	r2, r1, r2
 8022ee0:	fa21 f383 	sxtab16	r3, r1, r3
 8022ee4:	fb22 520c 	smlad	r2, r2, ip, r5
 8022ee8:	fb23 2309 	smlad	r3, r3, r9, r2
 8022eec:	45a0      	cmp	r8, r4
 8022eee:	d1b8      	bne.n	8022e62 <st_sssa8_fully_connected+0x232>
 8022ef0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8022ef4:	464c      	mov	r4, r9
 8022ef6:	45a2      	cmp	sl, r4
 8022ef8:	e9dd 500c 	ldrd	r5, r0, [sp, #48]	@ 0x30
 8022efc:	dd29      	ble.n	8022f52 <st_sssa8_fully_connected+0x322>
 8022efe:	ebaa 0404 	sub.w	r4, sl, r4
 8022f02:	4444      	add	r4, r8
 8022f04:	f918 cb01 	ldrsb.w	ip, [r8], #1
 8022f08:	f910 2b01 	ldrsb.w	r2, [r0], #1
 8022f0c:	45a0      	cmp	r8, r4
 8022f0e:	eba2 0206 	sub.w	r2, r2, r6
 8022f12:	fb12 330c 	smlabb	r3, r2, ip, r3
 8022f16:	d1f5      	bne.n	8022f04 <st_sssa8_fully_connected+0x2d4>
 8022f18:	f1bb 0f15 	cmp.w	fp, #21
 8022f1c:	dd1d      	ble.n	8022f5a <st_sssa8_fully_connected+0x32a>
 8022f1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022f20:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8022f22:	fb53 0302 	smmla	r3, r3, r2, r0
 8022f26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8022f28:	4113      	asrs	r3, r2
 8022f2a:	9a07      	ldr	r2, [sp, #28]
 8022f2c:	4413      	add	r3, r2
 8022f2e:	f303 0307 	ssat	r3, #8, r3
 8022f32:	b25b      	sxtb	r3, r3
 8022f34:	f805 3b01 	strb.w	r3, [r5], #1
 8022f38:	4575      	cmp	r5, lr
 8022f3a:	f43f af32 	beq.w	8022da2 <st_sssa8_fully_connected+0x172>
 8022f3e:	f1ba 0f0f 	cmp.w	sl, #15
 8022f42:	f857 3b04 	ldr.w	r3, [r7], #4
 8022f46:	dc86      	bgt.n	8022e56 <st_sssa8_fully_connected+0x226>
 8022f48:	46a0      	mov	r8, r4
 8022f4a:	2400      	movs	r4, #0
 8022f4c:	45a2      	cmp	sl, r4
 8022f4e:	9808      	ldr	r0, [sp, #32]
 8022f50:	dcd5      	bgt.n	8022efe <st_sssa8_fully_connected+0x2ce>
 8022f52:	f1bb 0f15 	cmp.w	fp, #21
 8022f56:	4644      	mov	r4, r8
 8022f58:	dce1      	bgt.n	8022f1e <st_sssa8_fully_connected+0x2ee>
 8022f5a:	f1bb 0f00 	cmp.w	fp, #0
 8022f5e:	dd0d      	ble.n	8022f7c <st_sssa8_fully_connected+0x34c>
 8022f60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022f62:	9807      	ldr	r0, [sp, #28]
 8022f64:	005b      	lsls	r3, r3, #1
 8022f66:	fb53 0302 	smmla	r3, r3, r2, r0
 8022f6a:	fa43 f30b 	asr.w	r3, r3, fp
 8022f6e:	f303 0307 	ssat	r3, #8, r3
 8022f72:	b25b      	sxtb	r3, r3
 8022f74:	e7de      	b.n	8022f34 <st_sssa8_fully_connected+0x304>
 8022f76:	bf00      	nop
 8022f78:	aaaaaaab 	.word	0xaaaaaaab
 8022f7c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8022f7e:	4093      	lsls	r3, r2
 8022f80:	f303 031f 	ssat	r3, #32, r3
 8022f84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022f86:	fb53 f312 	smmulr	r3, r3, r2
 8022f8a:	9a07      	ldr	r2, [sp, #28]
 8022f8c:	4413      	add	r3, r2
 8022f8e:	f303 0307 	ssat	r3, #8, r3
 8022f92:	b25b      	sxtb	r3, r3
 8022f94:	e7ce      	b.n	8022f34 <st_sssa8_fully_connected+0x304>
 8022f96:	bf00      	nop

08022f98 <st_int8_copy>:
 8022f98:	4288      	cmp	r0, r1
 8022f9a:	d021      	beq.n	8022fe0 <st_int8_copy+0x48>
 8022f9c:	b302      	cbz	r2, 8022fe0 <st_int8_copy+0x48>
 8022f9e:	4288      	cmp	r0, r1
 8022fa0:	d313      	bcc.n	8022fca <st_int8_copy+0x32>
 8022fa2:	2a03      	cmp	r2, #3
 8022fa4:	d81d      	bhi.n	8022fe2 <st_int8_copy+0x4a>
 8022fa6:	3a01      	subs	r2, #1
 8022fa8:	f810 3b01 	ldrb.w	r3, [r0], #1
 8022fac:	f801 3b01 	strb.w	r3, [r1], #1
 8022fb0:	b1b2      	cbz	r2, 8022fe0 <st_int8_copy+0x48>
 8022fb2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8022fb6:	f801 3b01 	strb.w	r3, [r1], #1
 8022fba:	2a01      	cmp	r2, #1
 8022fbc:	f000 8088 	beq.w	80230d0 <st_int8_copy+0x138>
 8022fc0:	f810 3b01 	ldrb.w	r3, [r0], #1
 8022fc4:	f801 3b01 	strb.w	r3, [r1], #1
 8022fc8:	4770      	bx	lr
 8022fca:	1883      	adds	r3, r0, r2
 8022fcc:	428b      	cmp	r3, r1
 8022fce:	d9e8      	bls.n	8022fa2 <st_int8_copy+0xa>
 8022fd0:	440a      	add	r2, r1
 8022fd2:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8022fd6:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8022fda:	4298      	cmp	r0, r3
 8022fdc:	d1f9      	bne.n	8022fd2 <st_int8_copy+0x3a>
 8022fde:	4770      	bx	lr
 8022fe0:	4770      	bx	lr
 8022fe2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8022fe6:	f001 0e03 	and.w	lr, r1, #3
 8022fea:	f1ce 0304 	rsb	r3, lr, #4
 8022fee:	eba2 0c03 	sub.w	ip, r2, r3
 8022ff2:	f000 0803 	and.w	r8, r0, #3
 8022ff6:	f1ce 0203 	rsb	r2, lr, #3
 8022ffa:	f810 3b01 	ldrb.w	r3, [r0], #1
 8022ffe:	f801 3b01 	strb.w	r3, [r1], #1
 8023002:	b182      	cbz	r2, 8023026 <st_int8_copy+0x8e>
 8023004:	f810 3b01 	ldrb.w	r3, [r0], #1
 8023008:	f801 3b01 	strb.w	r3, [r1], #1
 802300c:	2a01      	cmp	r2, #1
 802300e:	d00a      	beq.n	8023026 <st_int8_copy+0x8e>
 8023010:	f810 3b01 	ldrb.w	r3, [r0], #1
 8023014:	f801 3b01 	strb.w	r3, [r1], #1
 8023018:	f1be 0f01 	cmp.w	lr, #1
 802301c:	d003      	beq.n	8023026 <st_int8_copy+0x8e>
 802301e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8023022:	f801 3b01 	strb.w	r3, [r1], #1
 8023026:	45c6      	cmp	lr, r8
 8023028:	d02a      	beq.n	8023080 <st_int8_copy+0xe8>
 802302a:	ea5f 121c 	movs.w	r2, ip, lsr #4
 802302e:	d00a      	beq.n	8023046 <st_int8_copy+0xae>
 8023030:	f850 3b04 	ldr.w	r3, [r0], #4
 8023034:	f850 4b04 	ldr.w	r4, [r0], #4
 8023038:	f850 5b04 	ldr.w	r5, [r0], #4
 802303c:	f850 6b04 	ldr.w	r6, [r0], #4
 8023040:	c178      	stmia	r1!, {r3, r4, r5, r6}
 8023042:	3a01      	subs	r2, #1
 8023044:	d1f4      	bne.n	8023030 <st_int8_copy+0x98>
 8023046:	f01c 0f08 	tst.w	ip, #8
 802304a:	d004      	beq.n	8023056 <st_int8_copy+0xbe>
 802304c:	f850 3b04 	ldr.w	r3, [r0], #4
 8023050:	f850 4b04 	ldr.w	r4, [r0], #4
 8023054:	c118      	stmia	r1!, {r3, r4}
 8023056:	f01c 0f04 	tst.w	ip, #4
 802305a:	d003      	beq.n	8023064 <st_int8_copy+0xcc>
 802305c:	f850 3b04 	ldr.w	r3, [r0], #4
 8023060:	f841 3b04 	str.w	r3, [r1], #4
 8023064:	f01c 0f02 	tst.w	ip, #2
 8023068:	d003      	beq.n	8023072 <st_int8_copy+0xda>
 802306a:	f830 3b02 	ldrh.w	r3, [r0], #2
 802306e:	f821 3b02 	strh.w	r3, [r1], #2
 8023072:	f01c 0f01 	tst.w	ip, #1
 8023076:	d001      	beq.n	802307c <st_int8_copy+0xe4>
 8023078:	7803      	ldrb	r3, [r0, #0]
 802307a:	700b      	strb	r3, [r1, #0]
 802307c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8023080:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8023084:	d00e      	beq.n	80230a4 <st_int8_copy+0x10c>
 8023086:	4688      	mov	r8, r1
 8023088:	4686      	mov	lr, r0
 802308a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 802308e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8023092:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8023096:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 802309a:	f1b9 0901 	subs.w	r9, r9, #1
 802309e:	4641      	mov	r1, r8
 80230a0:	4670      	mov	r0, lr
 80230a2:	d1f0      	bne.n	8023086 <st_int8_copy+0xee>
 80230a4:	f01c 0f20 	tst.w	ip, #32
 80230a8:	d007      	beq.n	80230ba <st_int8_copy+0x122>
 80230aa:	4688      	mov	r8, r1
 80230ac:	4686      	mov	lr, r0
 80230ae:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80230b2:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80230b6:	4641      	mov	r1, r8
 80230b8:	4670      	mov	r0, lr
 80230ba:	f01c 0f10 	tst.w	ip, #16
 80230be:	d001      	beq.n	80230c4 <st_int8_copy+0x12c>
 80230c0:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 80230c2:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80230c4:	f01c 0f08 	tst.w	ip, #8
 80230c8:	d0c5      	beq.n	8023056 <st_int8_copy+0xbe>
 80230ca:	c818      	ldmia	r0!, {r3, r4}
 80230cc:	c118      	stmia	r1!, {r3, r4}
 80230ce:	e7c2      	b.n	8023056 <st_int8_copy+0xbe>
 80230d0:	4770      	bx	lr
 80230d2:	bf00      	nop

080230d4 <st_int8_fill>:
 80230d4:	fa5f fc80 	uxtb.w	ip, r0
 80230d8:	0203      	lsls	r3, r0, #8
 80230da:	b29b      	uxth	r3, r3
 80230dc:	ea4c 6c00 	orr.w	ip, ip, r0, lsl #24
 80230e0:	ea4c 0c03 	orr.w	ip, ip, r3
 80230e4:	0403      	lsls	r3, r0, #16
 80230e6:	b410      	push	{r4}
 80230e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80230ec:	078c      	lsls	r4, r1, #30
 80230ee:	ea4c 0c03 	orr.w	ip, ip, r3
 80230f2:	d006      	beq.n	8023102 <st_int8_fill+0x2e>
 80230f4:	b35a      	cbz	r2, 802314e <st_int8_fill+0x7a>
 80230f6:	f801 0b01 	strb.w	r0, [r1], #1
 80230fa:	078b      	lsls	r3, r1, #30
 80230fc:	f102 32ff 	add.w	r2, r2, #4294967295
 8023100:	d1f8      	bne.n	80230f4 <st_int8_fill+0x20>
 8023102:	0913      	lsrs	r3, r2, #4
 8023104:	f3c2 0481 	ubfx	r4, r2, #2, #2
 8023108:	f002 0203 	and.w	r2, r2, #3
 802310c:	b14b      	cbz	r3, 8023122 <st_int8_fill+0x4e>
 802310e:	f841 cb04 	str.w	ip, [r1], #4
 8023112:	f841 cb04 	str.w	ip, [r1], #4
 8023116:	f841 cb04 	str.w	ip, [r1], #4
 802311a:	f841 cb04 	str.w	ip, [r1], #4
 802311e:	3b01      	subs	r3, #1
 8023120:	d1f5      	bne.n	802310e <st_int8_fill+0x3a>
 8023122:	b14c      	cbz	r4, 8023138 <st_int8_fill+0x64>
 8023124:	f841 cb04 	str.w	ip, [r1], #4
 8023128:	2c01      	cmp	r4, #1
 802312a:	d005      	beq.n	8023138 <st_int8_fill+0x64>
 802312c:	f841 cb04 	str.w	ip, [r1], #4
 8023130:	2c02      	cmp	r4, #2
 8023132:	d001      	beq.n	8023138 <st_int8_fill+0x64>
 8023134:	f841 cb04 	str.w	ip, [r1], #4
 8023138:	b14a      	cbz	r2, 802314e <st_int8_fill+0x7a>
 802313a:	f801 0b01 	strb.w	r0, [r1], #1
 802313e:	2a01      	cmp	r2, #1
 8023140:	d005      	beq.n	802314e <st_int8_fill+0x7a>
 8023142:	f801 0b01 	strb.w	r0, [r1], #1
 8023146:	2a02      	cmp	r2, #2
 8023148:	d001      	beq.n	802314e <st_int8_fill+0x7a>
 802314a:	f801 0b01 	strb.w	r0, [r1], #1
 802314e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8023152:	4770      	bx	lr

08023154 <st_int8_reordered_no_shift_zero>:
 8023154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023156:	0897      	lsrs	r7, r2, #2
 8023158:	f9bd 6014 	ldrsh.w	r6, [sp, #20]
 802315c:	d02c      	beq.n	80231b8 <st_int8_reordered_no_shift_zero+0x64>
 802315e:	eb00 0587 	add.w	r5, r0, r7, lsl #2
 8023162:	468e      	mov	lr, r1
 8023164:	f850 cb04 	ldr.w	ip, [r0], #4
 8023168:	fa2f f49c 	sxtb16	r4, ip, ror #8
 802316c:	fad4 f403 	ssub16	r4, r4, r3
 8023170:	fa2f fc8c 	sxtb16	ip, ip
 8023174:	fadc fc03 	ssub16	ip, ip, r3
 8023178:	4285      	cmp	r5, r0
 802317a:	f8ce c000 	str.w	ip, [lr]
 802317e:	f8ce 4004 	str.w	r4, [lr, #4]
 8023182:	f10e 0e08 	add.w	lr, lr, #8
 8023186:	d1ed      	bne.n	8023164 <st_int8_reordered_no_shift_zero+0x10>
 8023188:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 802318c:	f012 0203 	ands.w	r2, r2, #3
 8023190:	d011      	beq.n	80231b6 <st_int8_reordered_no_shift_zero+0x62>
 8023192:	f995 0000 	ldrsb.w	r0, [r5]
 8023196:	b273      	sxtb	r3, r6
 8023198:	1ac0      	subs	r0, r0, r3
 802319a:	2a01      	cmp	r2, #1
 802319c:	8008      	strh	r0, [r1, #0]
 802319e:	d00a      	beq.n	80231b6 <st_int8_reordered_no_shift_zero+0x62>
 80231a0:	f995 0001 	ldrsb.w	r0, [r5, #1]
 80231a4:	2a02      	cmp	r2, #2
 80231a6:	eba0 0003 	sub.w	r0, r0, r3
 80231aa:	8048      	strh	r0, [r1, #2]
 80231ac:	d003      	beq.n	80231b6 <st_int8_reordered_no_shift_zero+0x62>
 80231ae:	f995 2002 	ldrsb.w	r2, [r5, #2]
 80231b2:	1ad3      	subs	r3, r2, r3
 80231b4:	808b      	strh	r3, [r1, #4]
 80231b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80231b8:	4605      	mov	r5, r0
 80231ba:	e7e7      	b.n	802318c <st_int8_reordered_no_shift_zero+0x38>

080231bc <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 80231bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80231c0:	b093      	sub	sp, #76	@ 0x4c
 80231c2:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80231c6:	f8bd c074 	ldrh.w	ip, [sp, #116]	@ 0x74
 80231ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80231cc:	4611      	mov	r1, r2
 80231ce:	f89d 2088 	ldrb.w	r2, [sp, #136]	@ 0x88
 80231d2:	f8bd e078 	ldrh.w	lr, [sp, #120]	@ 0x78
 80231d6:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 80231d8:	ea4f 035c 	mov.w	r3, ip, lsr #1
 80231dc:	2a00      	cmp	r2, #0
 80231de:	f000 816d 	beq.w	80234bc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x300>
 80231e2:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80231e4:	b280      	uxth	r0, r0
 80231e6:	eb04 0b00 	add.w	fp, r4, r0
 80231ea:	2b00      	cmp	r3, #0
 80231ec:	f000 80d1 	beq.w	8023392 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d6>
 80231f0:	0040      	lsls	r0, r0, #1
 80231f2:	9004      	str	r0, [sp, #16]
 80231f4:	ea4f 009e 	mov.w	r0, lr, lsr #2
 80231f8:	4605      	mov	r5, r0
 80231fa:	f00e 0003 	and.w	r0, lr, #3
 80231fe:	9005      	str	r0, [sp, #20]
 8023200:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8023202:	9503      	str	r5, [sp, #12]
 8023204:	f100 0908 	add.w	r9, r0, #8
 8023208:	9821      	ldr	r0, [sp, #132]	@ 0x84
 802320a:	930a      	str	r3, [sp, #40]	@ 0x28
 802320c:	f100 0808 	add.w	r8, r0, #8
 8023210:	0128      	lsls	r0, r5, #4
 8023212:	9007      	str	r0, [sp, #28]
 8023214:	e9dd 5002 	ldrd	r5, r0, [sp, #8]
 8023218:	1e5e      	subs	r6, r3, #1
 802321a:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 802321e:	f101 0710 	add.w	r7, r1, #16
 8023222:	b2b6      	uxth	r6, r6
 8023224:	9008      	str	r0, [sp, #32]
 8023226:	9805      	ldr	r0, [sp, #20]
 8023228:	9d01      	ldr	r5, [sp, #4]
 802322a:	9423      	str	r4, [sp, #140]	@ 0x8c
 802322c:	eb07 06c6 	add.w	r6, r7, r6, lsl #3
 8023230:	e9cd 1c0b 	strd	r1, ip, [sp, #44]	@ 0x2c
 8023234:	9f1f      	ldr	r7, [sp, #124]	@ 0x7c
 8023236:	9606      	str	r6, [sp, #24]
 8023238:	e9cd e20d 	strd	lr, r2, [sp, #52]	@ 0x34
 802323c:	0080      	lsls	r0, r0, #2
 802323e:	f101 0608 	add.w	r6, r1, #8
 8023242:	3704      	adds	r7, #4
 8023244:	9009      	str	r0, [sp, #36]	@ 0x24
 8023246:	46a2      	mov	sl, r4
 8023248:	f856 3c08 	ldr.w	r3, [r6, #-8]
 802324c:	9311      	str	r3, [sp, #68]	@ 0x44
 802324e:	9c03      	ldr	r4, [sp, #12]
 8023250:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8023254:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8023256:	9311      	str	r3, [sp, #68]	@ 0x44
 8023258:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 802325a:	2c00      	cmp	r4, #0
 802325c:	f000 812c 	beq.w	80234b8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2fc>
 8023260:	9802      	ldr	r0, [sp, #8]
 8023262:	9601      	str	r6, [sp, #4]
 8023264:	46a6      	mov	lr, r4
 8023266:	462b      	mov	r3, r5
 8023268:	460c      	mov	r4, r1
 802326a:	4616      	mov	r6, r2
 802326c:	f8d0 c000 	ldr.w	ip, [r0]
 8023270:	6819      	ldr	r1, [r3, #0]
 8023272:	fb21 410c 	smlad	r1, r1, ip, r4
 8023276:	685a      	ldr	r2, [r3, #4]
 8023278:	fb22 620c 	smlad	r2, r2, ip, r6
 802327c:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8023280:	689c      	ldr	r4, [r3, #8]
 8023282:	68de      	ldr	r6, [r3, #12]
 8023284:	3008      	adds	r0, #8
 8023286:	3310      	adds	r3, #16
 8023288:	fb24 140c 	smlad	r4, r4, ip, r1
 802328c:	fb26 260c 	smlad	r6, r6, ip, r2
 8023290:	f1be 0e01 	subs.w	lr, lr, #1
 8023294:	d1ea      	bne.n	802326c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xb0>
 8023296:	9b07      	ldr	r3, [sp, #28]
 8023298:	4632      	mov	r2, r6
 802329a:	441d      	add	r5, r3
 802329c:	9e01      	ldr	r6, [sp, #4]
 802329e:	9b08      	ldr	r3, [sp, #32]
 80232a0:	4621      	mov	r1, r4
 80232a2:	9c05      	ldr	r4, [sp, #20]
 80232a4:	b30c      	cbz	r4, 80232ea <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x12e>
 80232a6:	f9b3 0000 	ldrsh.w	r0, [r3]
 80232aa:	f8b5 c000 	ldrh.w	ip, [r5]
 80232ae:	fb10 110c 	smlabb	r1, r0, ip, r1
 80232b2:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 80232b6:	2c01      	cmp	r4, #1
 80232b8:	fb1c 2200 	smlabb	r2, ip, r0, r2
 80232bc:	d013      	beq.n	80232e6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x12a>
 80232be:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 80232c2:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80232c6:	fb10 110c 	smlabb	r1, r0, ip, r1
 80232ca:	f8b5 c006 	ldrh.w	ip, [r5, #6]
 80232ce:	2c02      	cmp	r4, #2
 80232d0:	fb1c 2200 	smlabb	r2, ip, r0, r2
 80232d4:	d007      	beq.n	80232e6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x12a>
 80232d6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80232da:	8928      	ldrh	r0, [r5, #8]
 80232dc:	fb10 1103 	smlabb	r1, r0, r3, r1
 80232e0:	8968      	ldrh	r0, [r5, #10]
 80232e2:	fb13 2200 	smlabb	r2, r3, r0, r2
 80232e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80232e8:	441d      	add	r5, r3
 80232ea:	f937 0c04 	ldrsh.w	r0, [r7, #-4]
 80232ee:	f859 ec08 	ldr.w	lr, [r9, #-8]
 80232f2:	f858 cc08 	ldr.w	ip, [r8, #-8]
 80232f6:	2815      	cmp	r0, #21
 80232f8:	f340 80a3 	ble.w	8023442 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x286>
 80232fc:	1e83      	subs	r3, r0, #2
 80232fe:	2401      	movs	r4, #1
 8023300:	3801      	subs	r0, #1
 8023302:	fa04 f303 	lsl.w	r3, r4, r3
 8023306:	fb51 330e 	smmla	r3, r1, lr, r3
 802330a:	4103      	asrs	r3, r0
 802330c:	4463      	add	r3, ip
 802330e:	f303 0307 	ssat	r3, #8, r3
 8023312:	b25b      	sxtb	r3, r3
 8023314:	f88a 3000 	strb.w	r3, [sl]
 8023318:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 802331c:	2815      	cmp	r0, #21
 802331e:	f340 80a0 	ble.w	8023462 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2a6>
 8023322:	f858 3c04 	ldr.w	r3, [r8, #-4]
 8023326:	1e81      	subs	r1, r0, #2
 8023328:	2401      	movs	r4, #1
 802332a:	3801      	subs	r0, #1
 802332c:	fa04 f101 	lsl.w	r1, r4, r1
 8023330:	f859 4c04 	ldr.w	r4, [r9, #-4]
 8023334:	fb52 1204 	smmla	r2, r2, r4, r1
 8023338:	4102      	asrs	r2, r0
 802333a:	4413      	add	r3, r2
 802333c:	f303 0307 	ssat	r3, #8, r3
 8023340:	b25b      	sxtb	r3, r3
 8023342:	f88b 3000 	strb.w	r3, [fp]
 8023346:	9b04      	ldr	r3, [sp, #16]
 8023348:	449a      	add	sl, r3
 802334a:	449b      	add	fp, r3
 802334c:	9b06      	ldr	r3, [sp, #24]
 802334e:	3608      	adds	r6, #8
 8023350:	429e      	cmp	r6, r3
 8023352:	f107 0704 	add.w	r7, r7, #4
 8023356:	f109 0908 	add.w	r9, r9, #8
 802335a:	f108 0808 	add.w	r8, r8, #8
 802335e:	f47f af73 	bne.w	8023248 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8c>
 8023362:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8023364:	9804      	ldr	r0, [sp, #16]
 8023366:	9c23      	ldr	r4, [sp, #140]	@ 0x8c
 8023368:	9501      	str	r5, [sp, #4]
 802336a:	fb03 4400 	mla	r4, r3, r0, r4
 802336e:	981f      	ldr	r0, [sp, #124]	@ 0x7c
 8023370:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8023374:	901f      	str	r0, [sp, #124]	@ 0x7c
 8023376:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8023378:	e9dd 1c0b 	ldrd	r1, ip, [sp, #44]	@ 0x2c
 802337c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8023380:	9020      	str	r0, [sp, #128]	@ 0x80
 8023382:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8023384:	e9dd e20d 	ldrd	lr, r2, [sp, #52]	@ 0x34
 8023388:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 802338c:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8023390:	9321      	str	r3, [sp, #132]	@ 0x84
 8023392:	f01c 0f01 	tst.w	ip, #1
 8023396:	d049      	beq.n	802342c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x270>
 8023398:	ea5f 089e 	movs.w	r8, lr, lsr #2
 802339c:	680b      	ldr	r3, [r1, #0]
 802339e:	f000 80ac 	beq.w	80234fa <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x33e>
 80233a2:	9d01      	ldr	r5, [sp, #4]
 80233a4:	9802      	ldr	r0, [sp, #8]
 80233a6:	ea4f 07c8 	mov.w	r7, r8, lsl #3
 80233aa:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 80233ae:	682e      	ldr	r6, [r5, #0]
 80233b0:	6869      	ldr	r1, [r5, #4]
 80233b2:	f8d0 9000 	ldr.w	r9, [r0]
 80233b6:	3508      	adds	r5, #8
 80233b8:	fb26 3309 	smlad	r3, r6, r9, r3
 80233bc:	6846      	ldr	r6, [r0, #4]
 80233be:	3008      	adds	r0, #8
 80233c0:	fb21 3306 	smlad	r3, r1, r6, r3
 80233c4:	45a8      	cmp	r8, r5
 80233c6:	d1f2      	bne.n	80233ae <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1f2>
 80233c8:	9902      	ldr	r1, [sp, #8]
 80233ca:	4439      	add	r1, r7
 80233cc:	9102      	str	r1, [sp, #8]
 80233ce:	f01e 0103 	ands.w	r1, lr, #3
 80233d2:	d013      	beq.n	80233fc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 80233d4:	9e02      	ldr	r6, [sp, #8]
 80233d6:	f8b8 0000 	ldrh.w	r0, [r8]
 80233da:	8835      	ldrh	r5, [r6, #0]
 80233dc:	2901      	cmp	r1, #1
 80233de:	fb15 3300 	smlabb	r3, r5, r0, r3
 80233e2:	d00b      	beq.n	80233fc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 80233e4:	8875      	ldrh	r5, [r6, #2]
 80233e6:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 80233ea:	2902      	cmp	r1, #2
 80233ec:	fb15 3300 	smlabb	r3, r5, r0, r3
 80233f0:	d004      	beq.n	80233fc <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 80233f2:	f8b8 0004 	ldrh.w	r0, [r8, #4]
 80233f6:	88b1      	ldrh	r1, [r6, #4]
 80233f8:	fb10 3301 	smlabb	r3, r0, r1, r3
 80233fc:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 80233fe:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8023400:	f9b1 1000 	ldrsh.w	r1, [r1]
 8023404:	6805      	ldr	r5, [r0, #0]
 8023406:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8023408:	2915      	cmp	r1, #21
 802340a:	6800      	ldr	r0, [r0, #0]
 802340c:	dd5f      	ble.n	80234ce <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x312>
 802340e:	1e8f      	subs	r7, r1, #2
 8023410:	1e4e      	subs	r6, r1, #1
 8023412:	2101      	movs	r1, #1
 8023414:	40b9      	lsls	r1, r7
 8023416:	fb53 1305 	smmla	r3, r3, r5, r1
 802341a:	4133      	asrs	r3, r6
 802341c:	4403      	add	r3, r0
 802341e:	f303 0307 	ssat	r3, #8, r3
 8023422:	b25b      	sxtb	r3, r3
 8023424:	4621      	mov	r1, r4
 8023426:	f801 3b01 	strb.w	r3, [r1], #1
 802342a:	460c      	mov	r4, r1
 802342c:	2a00      	cmp	r2, #0
 802342e:	d047      	beq.n	80234c0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x304>
 8023430:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 8023432:	fb0c f303 	mul.w	r3, ip, r3
 8023436:	f1c3 0301 	rsb	r3, r3, #1
 802343a:	18e0      	adds	r0, r4, r3
 802343c:	b013      	add	sp, #76	@ 0x4c
 802343e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023442:	2800      	cmp	r0, #0
 8023444:	dd1b      	ble.n	802347e <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2c2>
 8023446:	004b      	lsls	r3, r1, #1
 8023448:	fb53 c30e 	smmla	r3, r3, lr, ip
 802344c:	4103      	asrs	r3, r0
 802344e:	f303 0307 	ssat	r3, #8, r3
 8023452:	b25b      	sxtb	r3, r3
 8023454:	f88a 3000 	strb.w	r3, [sl]
 8023458:	f937 0c02 	ldrsh.w	r0, [r7, #-2]
 802345c:	2815      	cmp	r0, #21
 802345e:	f73f af60 	bgt.w	8023322 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x166>
 8023462:	2800      	cmp	r0, #0
 8023464:	dd18      	ble.n	8023498 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2dc>
 8023466:	f859 3c04 	ldr.w	r3, [r9, #-4]
 802346a:	f858 1c04 	ldr.w	r1, [r8, #-4]
 802346e:	0052      	lsls	r2, r2, #1
 8023470:	fb52 1203 	smmla	r2, r2, r3, r1
 8023474:	4102      	asrs	r2, r0
 8023476:	f302 0307 	ssat	r3, #8, r2
 802347a:	b25b      	sxtb	r3, r3
 802347c:	e761      	b.n	8023342 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x186>
 802347e:	f1c0 0301 	rsb	r3, r0, #1
 8023482:	fa01 f303 	lsl.w	r3, r1, r3
 8023486:	f303 031f 	ssat	r3, #32, r3
 802348a:	fb53 f31e 	smmulr	r3, r3, lr
 802348e:	4463      	add	r3, ip
 8023490:	f303 0307 	ssat	r3, #8, r3
 8023494:	b25b      	sxtb	r3, r3
 8023496:	e73d      	b.n	8023314 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x158>
 8023498:	f1c0 0001 	rsb	r0, r0, #1
 802349c:	4082      	lsls	r2, r0
 802349e:	f302 021f 	ssat	r2, #32, r2
 80234a2:	f859 3c04 	ldr.w	r3, [r9, #-4]
 80234a6:	fb52 f213 	smmulr	r2, r2, r3
 80234aa:	f858 3c04 	ldr.w	r3, [r8, #-4]
 80234ae:	4413      	add	r3, r2
 80234b0:	f303 0307 	ssat	r3, #8, r3
 80234b4:	b25b      	sxtb	r3, r3
 80234b6:	e744      	b.n	8023342 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x186>
 80234b8:	9b02      	ldr	r3, [sp, #8]
 80234ba:	e6f2      	b.n	80232a2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0xe6>
 80234bc:	2001      	movs	r0, #1
 80234be:	e692      	b.n	80231e6 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2a>
 80234c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80234c2:	eba3 030c 	sub.w	r3, r3, ip
 80234c6:	18e0      	adds	r0, r4, r3
 80234c8:	b013      	add	sp, #76	@ 0x4c
 80234ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80234ce:	2900      	cmp	r1, #0
 80234d0:	dd07      	ble.n	80234e2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x326>
 80234d2:	005b      	lsls	r3, r3, #1
 80234d4:	fb53 0305 	smmla	r3, r3, r5, r0
 80234d8:	410b      	asrs	r3, r1
 80234da:	f303 0307 	ssat	r3, #8, r3
 80234de:	b25b      	sxtb	r3, r3
 80234e0:	e7a0      	b.n	8023424 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x268>
 80234e2:	f1c1 0101 	rsb	r1, r1, #1
 80234e6:	408b      	lsls	r3, r1
 80234e8:	f303 031f 	ssat	r3, #32, r3
 80234ec:	fb53 f315 	smmulr	r3, r3, r5
 80234f0:	4403      	add	r3, r0
 80234f2:	f303 0307 	ssat	r3, #8, r3
 80234f6:	b25b      	sxtb	r3, r3
 80234f8:	e794      	b.n	8023424 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x268>
 80234fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80234fe:	e766      	b.n	80233ce <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x212>

08023500 <st_sssa8_dense_loop>:
 8023500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023504:	b086      	sub	sp, #24
 8023506:	bf00      	nop
 8023508:	bf00      	nop
 802350a:	f8dd b048 	ldr.w	fp, [sp, #72]	@ 0x48
 802350e:	f1bb 0f00 	cmp.w	fp, #0
 8023512:	bfcc      	ite	gt
 8023514:	f04f 0c00 	movgt.w	ip, #0
 8023518:	f04f 3cff 	movle.w	ip, #4294967295
 802351c:	f1bb 0f15 	cmp.w	fp, #21
 8023520:	bfc8      	it	gt
 8023522:	f04f 0c01 	movgt.w	ip, #1
 8023526:	f8cd c000 	str.w	ip, [sp]
 802352a:	9001      	str	r0, [sp, #4]
 802352c:	4692      	mov	sl, r2
 802352e:	4699      	mov	r9, r3
 8023530:	f8cd 9014 	str.w	r9, [sp, #20]
 8023534:	f8dd b04c 	ldr.w	fp, [sp, #76]	@ 0x4c
 8023538:	460f      	mov	r7, r1
 802353a:	ea4f 06aa 	mov.w	r6, sl, asr #2
 802353e:	9603      	str	r6, [sp, #12]
 8023540:	f00a 0603 	and.w	r6, sl, #3
 8023544:	9604      	str	r6, [sp, #16]
 8023546:	f8bd 403c 	ldrh.w	r4, [sp, #60]	@ 0x3c
 802354a:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 802354e:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 8023552:	9202      	str	r2, [sp, #8]
 8023554:	2c00      	cmp	r4, #0
 8023556:	f000 8132 	beq.w	80237be <Exit>

0802355a <MainLoop>:
 802355a:	9e03      	ldr	r6, [sp, #12]
 802355c:	f8dd e014 	ldr.w	lr, [sp, #20]
 8023560:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8023564:	e8be 003f 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5}
 8023568:	f8cd e014 	str.w	lr, [sp, #20]
 802356c:	3e01      	subs	r6, #1
 802356e:	dd7d      	ble.n	802366c <FinalLoop>

08023570 <Loop4>:
 8023570:	f857 eb04 	ldr.w	lr, [r7], #4
 8023574:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 8023578:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 802357c:	fa2f fe8e 	sxtb16	lr, lr
 8023580:	fb2c 000a 	smlad	r0, ip, sl, r0
 8023584:	fb2e 0009 	smlad	r0, lr, r9, r0
 8023588:	f857 eb04 	ldr.w	lr, [r7], #4
 802358c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023590:	fa2f fe8e 	sxtb16	lr, lr
 8023594:	fb2c 110a 	smlad	r1, ip, sl, r1
 8023598:	fb2e 1109 	smlad	r1, lr, r9, r1
 802359c:	f857 eb04 	ldr.w	lr, [r7], #4
 80235a0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80235a4:	fa2f fe8e 	sxtb16	lr, lr
 80235a8:	fb2c 220a 	smlad	r2, ip, sl, r2
 80235ac:	fb2e 2209 	smlad	r2, lr, r9, r2
 80235b0:	f857 eb04 	ldr.w	lr, [r7], #4
 80235b4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80235b8:	fa2f fe8e 	sxtb16	lr, lr
 80235bc:	fb2c 330a 	smlad	r3, ip, sl, r3
 80235c0:	fb2e 3309 	smlad	r3, lr, r9, r3
 80235c4:	f857 eb04 	ldr.w	lr, [r7], #4
 80235c8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80235cc:	fa2f fe8e 	sxtb16	lr, lr
 80235d0:	fb2c 440a 	smlad	r4, ip, sl, r4
 80235d4:	fb2e 4409 	smlad	r4, lr, r9, r4
 80235d8:	f857 eb04 	ldr.w	lr, [r7], #4
 80235dc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80235e0:	fa2f fe8e 	sxtb16	lr, lr
 80235e4:	fb2c 550a 	smlad	r5, ip, sl, r5
 80235e8:	fb2e 5509 	smlad	r5, lr, r9, r5
 80235ec:	f857 eb04 	ldr.w	lr, [r7], #4
 80235f0:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 80235f4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80235f8:	fa2f fe8e 	sxtb16	lr, lr
 80235fc:	fb2c 000a 	smlad	r0, ip, sl, r0
 8023600:	fb2e 0009 	smlad	r0, lr, r9, r0
 8023604:	f857 eb04 	ldr.w	lr, [r7], #4
 8023608:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 802360c:	fa2f fe8e 	sxtb16	lr, lr
 8023610:	fb2c 110a 	smlad	r1, ip, sl, r1
 8023614:	fb2e 1109 	smlad	r1, lr, r9, r1
 8023618:	f857 eb04 	ldr.w	lr, [r7], #4
 802361c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023620:	fa2f fe8e 	sxtb16	lr, lr
 8023624:	fb2c 220a 	smlad	r2, ip, sl, r2
 8023628:	fb2e 2209 	smlad	r2, lr, r9, r2
 802362c:	f857 eb04 	ldr.w	lr, [r7], #4
 8023630:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023634:	fa2f fe8e 	sxtb16	lr, lr
 8023638:	fb2c 330a 	smlad	r3, ip, sl, r3
 802363c:	fb2e 3309 	smlad	r3, lr, r9, r3
 8023640:	f857 eb04 	ldr.w	lr, [r7], #4
 8023644:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023648:	fa2f fe8e 	sxtb16	lr, lr
 802364c:	fb2c 440a 	smlad	r4, ip, sl, r4
 8023650:	fb2e 4409 	smlad	r4, lr, r9, r4
 8023654:	f857 eb04 	ldr.w	lr, [r7], #4
 8023658:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 802365c:	fa2f fe8e 	sxtb16	lr, lr
 8023660:	fb2c 550a 	smlad	r5, ip, sl, r5
 8023664:	fb2e 5509 	smlad	r5, lr, r9, r5
 8023668:	3e02      	subs	r6, #2
 802366a:	dc81      	bgt.n	8023570 <Loop4>

0802366c <FinalLoop>:
 802366c:	2e00      	cmp	r6, #0
 802366e:	db3d      	blt.n	80236ec <EndLoop4>
 8023670:	f857 eb04 	ldr.w	lr, [r7], #4
 8023674:	e8b8 0600 	ldmia.w	r8!, {r9, sl}
 8023678:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 802367c:	fa2f fe8e 	sxtb16	lr, lr
 8023680:	fb2c 000a 	smlad	r0, ip, sl, r0
 8023684:	fb2e 0009 	smlad	r0, lr, r9, r0
 8023688:	f857 eb04 	ldr.w	lr, [r7], #4
 802368c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023690:	fa2f fe8e 	sxtb16	lr, lr
 8023694:	fb2c 110a 	smlad	r1, ip, sl, r1
 8023698:	fb2e 1109 	smlad	r1, lr, r9, r1
 802369c:	f857 eb04 	ldr.w	lr, [r7], #4
 80236a0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80236a4:	fa2f fe8e 	sxtb16	lr, lr
 80236a8:	fb2c 220a 	smlad	r2, ip, sl, r2
 80236ac:	fb2e 2209 	smlad	r2, lr, r9, r2
 80236b0:	f857 eb04 	ldr.w	lr, [r7], #4
 80236b4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80236b8:	fa2f fe8e 	sxtb16	lr, lr
 80236bc:	fb2c 330a 	smlad	r3, ip, sl, r3
 80236c0:	fb2e 3309 	smlad	r3, lr, r9, r3
 80236c4:	f857 eb04 	ldr.w	lr, [r7], #4
 80236c8:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80236cc:	fa2f fe8e 	sxtb16	lr, lr
 80236d0:	fb2c 440a 	smlad	r4, ip, sl, r4
 80236d4:	fb2e 4409 	smlad	r4, lr, r9, r4
 80236d8:	f857 eb04 	ldr.w	lr, [r7], #4
 80236dc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80236e0:	fa2f fe8e 	sxtb16	lr, lr
 80236e4:	fb2c 550a 	smlad	r5, ip, sl, r5
 80236e8:	fb2e 5509 	smlad	r5, lr, r9, r5

080236ec <EndLoop4>:
 80236ec:	9e04      	ldr	r6, [sp, #16]
 80236ee:	b1ee      	cbz	r6, 802372c <OutputFormatting>

080236f0 <Loop1>:
 80236f0:	f938 9b02 	ldrsh.w	r9, [r8], #2
 80236f4:	f997 e000 	ldrsb.w	lr, [r7]
 80236f8:	f997 c001 	ldrsb.w	ip, [r7, #1]
 80236fc:	fb1e 0009 	smlabb	r0, lr, r9, r0
 8023700:	fb1c 1109 	smlabb	r1, ip, r9, r1
 8023704:	f997 e002 	ldrsb.w	lr, [r7, #2]
 8023708:	f997 c003 	ldrsb.w	ip, [r7, #3]
 802370c:	fb1e 2209 	smlabb	r2, lr, r9, r2
 8023710:	fb1c 3309 	smlabb	r3, ip, r9, r3
 8023714:	f997 e004 	ldrsb.w	lr, [r7, #4]
 8023718:	f997 c005 	ldrsb.w	ip, [r7, #5]
 802371c:	fb1e 4409 	smlabb	r4, lr, r9, r4
 8023720:	fb1c 5509 	smlabb	r5, ip, r9, r5
 8023724:	3e01      	subs	r6, #1
 8023726:	f107 0706 	add.w	r7, r7, #6
 802372a:	d1e1      	bne.n	80236f0 <Loop1>

0802372c <OutputFormatting>:
 802372c:	9e00      	ldr	r6, [sp, #0]
 802372e:	f8dd e044 	ldr.w	lr, [sp, #68]	@ 0x44
 8023732:	f8dd c048 	ldr.w	ip, [sp, #72]	@ 0x48
 8023736:	f8dd a040 	ldr.w	sl, [sp, #64]	@ 0x40
 802373a:	2e00      	cmp	r6, #0
 802373c:	d142      	bne.n	80237c4 <OutputFormatting_ex>
 802373e:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8023742:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8023746:	fb50 a00e 	smmla	r0, r0, lr, sl
 802374a:	fb51 a10e 	smmla	r1, r1, lr, sl
 802374e:	fa40 f00c 	asr.w	r0, r0, ip
 8023752:	fa41 f10c 	asr.w	r1, r1, ip
 8023756:	ea4f 0242 	mov.w	r2, r2, lsl #1
 802375a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 802375e:	fb52 a20e 	smmla	r2, r2, lr, sl
 8023762:	fb53 a30e 	smmla	r3, r3, lr, sl
 8023766:	fa42 f20c 	asr.w	r2, r2, ip
 802376a:	fa43 f30c 	asr.w	r3, r3, ip
 802376e:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8023772:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8023776:	fb54 a40e 	smmla	r4, r4, lr, sl
 802377a:	fb55 a50e 	smmla	r5, r5, lr, sl
 802377e:	fa44 f40c 	asr.w	r4, r4, ip
 8023782:	fa45 f50c 	asr.w	r5, r5, ip

08023786 <EndScaling>:
 8023786:	f300 0007 	ssat	r0, #8, r0
 802378a:	f301 0107 	ssat	r1, #8, r1
 802378e:	f302 0207 	ssat	r2, #8, r2
 8023792:	f303 0307 	ssat	r3, #8, r3
 8023796:	f304 0407 	ssat	r4, #8, r4
 802379a:	f305 0507 	ssat	r5, #8, r5
 802379e:	f80b 0b01 	strb.w	r0, [fp], #1
 80237a2:	f80b 1b01 	strb.w	r1, [fp], #1
 80237a6:	f80b 2b01 	strb.w	r2, [fp], #1
 80237aa:	f80b 3b01 	strb.w	r3, [fp], #1
 80237ae:	f80b 4b01 	strb.w	r4, [fp], #1
 80237b2:	9b02      	ldr	r3, [sp, #8]
 80237b4:	f80b 5b01 	strb.w	r5, [fp], #1
 80237b8:	459b      	cmp	fp, r3
 80237ba:	f47f aece 	bne.w	802355a <MainLoop>

080237be <Exit>:
 80237be:	b006      	add	sp, #24
 80237c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080237c4 <OutputFormatting_ex>:
 80237c4:	f116 0801 	adds.w	r8, r6, #1
 80237c8:	d03c      	beq.n	8023844 <OutputFormatting_Neg>
 80237ca:	f04f 0801 	mov.w	r8, #1
 80237ce:	fa08 f80c 	lsl.w	r8, r8, ip
 80237d2:	ea4f 08a8 	mov.w	r8, r8, asr #2
 80237d6:	fb50 800e 	smmla	r0, r0, lr, r8
 80237da:	ea4f 0040 	mov.w	r0, r0, lsl #1
 80237de:	fa40 f00c 	asr.w	r0, r0, ip
 80237e2:	4450      	add	r0, sl
 80237e4:	fb51 810e 	smmla	r1, r1, lr, r8
 80237e8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80237ec:	fa41 f10c 	asr.w	r1, r1, ip
 80237f0:	4451      	add	r1, sl
 80237f2:	f04f 0801 	mov.w	r8, #1
 80237f6:	fa08 f80c 	lsl.w	r8, r8, ip
 80237fa:	ea4f 08a8 	mov.w	r8, r8, asr #2
 80237fe:	fb52 820e 	smmla	r2, r2, lr, r8
 8023802:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8023806:	fa42 f20c 	asr.w	r2, r2, ip
 802380a:	4452      	add	r2, sl
 802380c:	fb53 830e 	smmla	r3, r3, lr, r8
 8023810:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8023814:	fa43 f30c 	asr.w	r3, r3, ip
 8023818:	4453      	add	r3, sl
 802381a:	f04f 0801 	mov.w	r8, #1
 802381e:	fa08 f80c 	lsl.w	r8, r8, ip
 8023822:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8023826:	fb54 840e 	smmla	r4, r4, lr, r8
 802382a:	ea4f 0444 	mov.w	r4, r4, lsl #1
 802382e:	fa44 f40c 	asr.w	r4, r4, ip
 8023832:	4454      	add	r4, sl
 8023834:	fb55 850e 	smmla	r5, r5, lr, r8
 8023838:	ea4f 0545 	mov.w	r5, r5, lsl #1
 802383c:	fa45 f50c 	asr.w	r5, r5, ip
 8023840:	4455      	add	r5, sl
 8023842:	e7a0      	b.n	8023786 <EndScaling>

08023844 <OutputFormatting_Neg>:
 8023844:	f1cc 0801 	rsb	r8, ip, #1
 8023848:	fa00 f008 	lsl.w	r0, r0, r8
 802384c:	f300 001f 	ssat	r0, #32, r0
 8023850:	fb50 f01e 	smmulr	r0, r0, lr
 8023854:	fa01 f108 	lsl.w	r1, r1, r8
 8023858:	f301 011f 	ssat	r1, #32, r1
 802385c:	fb51 f11e 	smmulr	r1, r1, lr
 8023860:	4450      	add	r0, sl
 8023862:	4451      	add	r1, sl
 8023864:	f1cc 0801 	rsb	r8, ip, #1
 8023868:	fa02 f208 	lsl.w	r2, r2, r8
 802386c:	f302 021f 	ssat	r2, #32, r2
 8023870:	fb52 f21e 	smmulr	r2, r2, lr
 8023874:	fa03 f308 	lsl.w	r3, r3, r8
 8023878:	f303 031f 	ssat	r3, #32, r3
 802387c:	fb53 f31e 	smmulr	r3, r3, lr
 8023880:	4452      	add	r2, sl
 8023882:	4453      	add	r3, sl
 8023884:	f1cc 0801 	rsb	r8, ip, #1
 8023888:	fa04 f408 	lsl.w	r4, r4, r8
 802388c:	f304 041f 	ssat	r4, #32, r4
 8023890:	fb54 f41e 	smmulr	r4, r4, lr
 8023894:	fa05 f508 	lsl.w	r5, r5, r8
 8023898:	f305 051f 	ssat	r5, #32, r5
 802389c:	fb55 f51e 	smmulr	r5, r5, lr
 80238a0:	4454      	add	r4, sl
 80238a2:	4455      	add	r5, sl
 80238a4:	e76f      	b.n	8023786 <EndScaling>
 80238a6:	bf00      	nop
 80238a8:	f3af 8000 	nop.w
 80238ac:	f3af 8000 	nop.w

080238b0 <st_sssa8_dense_memopt_loop>:
 80238b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80238b4:	b087      	sub	sp, #28
 80238b6:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 80238ba:	f1bb 0f00 	cmp.w	fp, #0
 80238be:	bfcc      	ite	gt
 80238c0:	f04f 0c00 	movgt.w	ip, #0
 80238c4:	f04f 3cff 	movle.w	ip, #4294967295
 80238c8:	f1bb 0f15 	cmp.w	fp, #21
 80238cc:	bfc8      	it	gt
 80238ce:	f04f 0c01 	movgt.w	ip, #1
 80238d2:	f8cd c000 	str.w	ip, [sp]
 80238d6:	9001      	str	r0, [sp, #4]
 80238d8:	4692      	mov	sl, r2
 80238da:	4699      	mov	r9, r3
 80238dc:	f8cd 9014 	str.w	r9, [sp, #20]
 80238e0:	f8dd b054 	ldr.w	fp, [sp, #84]	@ 0x54
 80238e4:	460f      	mov	r7, r1
 80238e6:	f8cd b018 	str.w	fp, [sp, #24]
 80238ea:	ea4f 06aa 	mov.w	r6, sl, asr #2
 80238ee:	9603      	str	r6, [sp, #12]
 80238f0:	f00a 0603 	and.w	r6, sl, #3
 80238f4:	9604      	str	r6, [sp, #16]
 80238f6:	f8bd 4040 	ldrh.w	r4, [sp, #64]	@ 0x40
 80238fa:	eb0b 0284 	add.w	r2, fp, r4, lsl #2
 80238fe:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 8023902:	9202      	str	r2, [sp, #8]
 8023904:	9d12      	ldr	r5, [sp, #72]	@ 0x48
 8023906:	f1c5 0b00 	rsb	fp, r5, #0
 802390a:	eacb 4b0b 	pkhbt	fp, fp, fp, lsl #16
 802390e:	2c00      	cmp	r4, #0
 8023910:	f000 814c 	beq.w	8023bac <Exit_m>

08023914 <MainLoop_m>:
 8023914:	9e03      	ldr	r6, [sp, #12]
 8023916:	f8dd e014 	ldr.w	lr, [sp, #20]
 802391a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802391e:	e8be 003f 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5}
 8023922:	f8cd e014 	str.w	lr, [sp, #20]
 8023926:	3e01      	subs	r6, #1
 8023928:	f340 808b 	ble.w	8023a42 <FinalLoop_m>

0802392c <Loop4_m>:
 802392c:	f857 eb04 	ldr.w	lr, [r7], #4
 8023930:	f858 9b04 	ldr.w	r9, [r8], #4
 8023934:	ea4f 2a39 	mov.w	sl, r9, ror #8
 8023938:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 802393c:	fa2f fe8e 	sxtb16	lr, lr
 8023940:	fa2b f989 	sxtab16	r9, fp, r9
 8023944:	fa2b fa8a 	sxtab16	sl, fp, sl
 8023948:	fb2c 000a 	smlad	r0, ip, sl, r0
 802394c:	fb2e 0009 	smlad	r0, lr, r9, r0
 8023950:	f857 eb04 	ldr.w	lr, [r7], #4
 8023954:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023958:	fa2f fe8e 	sxtb16	lr, lr
 802395c:	fb2c 110a 	smlad	r1, ip, sl, r1
 8023960:	fb2e 1109 	smlad	r1, lr, r9, r1
 8023964:	f857 eb04 	ldr.w	lr, [r7], #4
 8023968:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 802396c:	fa2f fe8e 	sxtb16	lr, lr
 8023970:	fb2c 220a 	smlad	r2, ip, sl, r2
 8023974:	fb2e 2209 	smlad	r2, lr, r9, r2
 8023978:	f857 eb04 	ldr.w	lr, [r7], #4
 802397c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023980:	fa2f fe8e 	sxtb16	lr, lr
 8023984:	fb2c 330a 	smlad	r3, ip, sl, r3
 8023988:	fb2e 3309 	smlad	r3, lr, r9, r3
 802398c:	f857 eb04 	ldr.w	lr, [r7], #4
 8023990:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023994:	fa2f fe8e 	sxtb16	lr, lr
 8023998:	fb2c 440a 	smlad	r4, ip, sl, r4
 802399c:	fb2e 4409 	smlad	r4, lr, r9, r4
 80239a0:	f857 eb04 	ldr.w	lr, [r7], #4
 80239a4:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80239a8:	fa2f fe8e 	sxtb16	lr, lr
 80239ac:	fb2c 550a 	smlad	r5, ip, sl, r5
 80239b0:	fb2e 5509 	smlad	r5, lr, r9, r5
 80239b4:	f857 eb04 	ldr.w	lr, [r7], #4
 80239b8:	f858 9b04 	ldr.w	r9, [r8], #4
 80239bc:	ea4f 2a39 	mov.w	sl, r9, ror #8
 80239c0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80239c4:	fa2f fe8e 	sxtb16	lr, lr
 80239c8:	fa2b f989 	sxtab16	r9, fp, r9
 80239cc:	fa2b fa8a 	sxtab16	sl, fp, sl
 80239d0:	fb2c 000a 	smlad	r0, ip, sl, r0
 80239d4:	fb2e 0009 	smlad	r0, lr, r9, r0
 80239d8:	f857 eb04 	ldr.w	lr, [r7], #4
 80239dc:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80239e0:	fa2f fe8e 	sxtb16	lr, lr
 80239e4:	fb2c 110a 	smlad	r1, ip, sl, r1
 80239e8:	fb2e 1109 	smlad	r1, lr, r9, r1
 80239ec:	f857 eb04 	ldr.w	lr, [r7], #4
 80239f0:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 80239f4:	fa2f fe8e 	sxtb16	lr, lr
 80239f8:	fb2c 220a 	smlad	r2, ip, sl, r2
 80239fc:	fb2e 2209 	smlad	r2, lr, r9, r2
 8023a00:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a04:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a08:	fa2f fe8e 	sxtb16	lr, lr
 8023a0c:	fb2c 330a 	smlad	r3, ip, sl, r3
 8023a10:	fb2e 3309 	smlad	r3, lr, r9, r3
 8023a14:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a18:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a1c:	fa2f fe8e 	sxtb16	lr, lr
 8023a20:	fb2c 440a 	smlad	r4, ip, sl, r4
 8023a24:	fb2e 4409 	smlad	r4, lr, r9, r4
 8023a28:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a2c:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a30:	fa2f fe8e 	sxtb16	lr, lr
 8023a34:	fb2c 550a 	smlad	r5, ip, sl, r5
 8023a38:	fb2e 5509 	smlad	r5, lr, r9, r5
 8023a3c:	3e02      	subs	r6, #2
 8023a3e:	f73f af75 	bgt.w	802392c <Loop4_m>

08023a42 <FinalLoop_m>:
 8023a42:	2e00      	cmp	r6, #0
 8023a44:	db43      	blt.n	8023ace <EndLoop4_m>
 8023a46:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a4a:	f858 9b04 	ldr.w	r9, [r8], #4
 8023a4e:	ea4f 2a39 	mov.w	sl, r9, ror #8
 8023a52:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a56:	fa2f fe8e 	sxtb16	lr, lr
 8023a5a:	fa2b f989 	sxtab16	r9, fp, r9
 8023a5e:	fa2b fa8a 	sxtab16	sl, fp, sl
 8023a62:	fb2c 000a 	smlad	r0, ip, sl, r0
 8023a66:	fb2e 0009 	smlad	r0, lr, r9, r0
 8023a6a:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a6e:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a72:	fa2f fe8e 	sxtb16	lr, lr
 8023a76:	fb2c 110a 	smlad	r1, ip, sl, r1
 8023a7a:	fb2e 1109 	smlad	r1, lr, r9, r1
 8023a7e:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a82:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a86:	fa2f fe8e 	sxtb16	lr, lr
 8023a8a:	fb2c 220a 	smlad	r2, ip, sl, r2
 8023a8e:	fb2e 2209 	smlad	r2, lr, r9, r2
 8023a92:	f857 eb04 	ldr.w	lr, [r7], #4
 8023a96:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023a9a:	fa2f fe8e 	sxtb16	lr, lr
 8023a9e:	fb2c 330a 	smlad	r3, ip, sl, r3
 8023aa2:	fb2e 3309 	smlad	r3, lr, r9, r3
 8023aa6:	f857 eb04 	ldr.w	lr, [r7], #4
 8023aaa:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023aae:	fa2f fe8e 	sxtb16	lr, lr
 8023ab2:	fb2c 440a 	smlad	r4, ip, sl, r4
 8023ab6:	fb2e 4409 	smlad	r4, lr, r9, r4
 8023aba:	f857 eb04 	ldr.w	lr, [r7], #4
 8023abe:	fa2f fc9e 	sxtb16	ip, lr, ror #8
 8023ac2:	fa2f fe8e 	sxtb16	lr, lr
 8023ac6:	fb2c 550a 	smlad	r5, ip, sl, r5
 8023aca:	fb2e 5509 	smlad	r5, lr, r9, r5

08023ace <EndLoop4_m>:
 8023ace:	9e04      	ldr	r6, [sp, #16]
 8023ad0:	b30e      	cbz	r6, 8023b16 <OutputFormatting_m>
 8023ad2:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48

08023ad6 <Loop1_m>:
 8023ad6:	f918 9b01 	ldrsb.w	r9, [r8], #1
 8023ada:	f997 e000 	ldrsb.w	lr, [r7]
 8023ade:	f997 c001 	ldrsb.w	ip, [r7, #1]
 8023ae2:	eba9 090a 	sub.w	r9, r9, sl
 8023ae6:	fb1e 0009 	smlabb	r0, lr, r9, r0
 8023aea:	fb1c 1109 	smlabb	r1, ip, r9, r1
 8023aee:	f997 e002 	ldrsb.w	lr, [r7, #2]
 8023af2:	f997 c003 	ldrsb.w	ip, [r7, #3]
 8023af6:	fb1e 2209 	smlabb	r2, lr, r9, r2
 8023afa:	fb1c 3309 	smlabb	r3, ip, r9, r3
 8023afe:	f997 e004 	ldrsb.w	lr, [r7, #4]
 8023b02:	f997 c005 	ldrsb.w	ip, [r7, #5]
 8023b06:	fb1e 4409 	smlabb	r4, lr, r9, r4
 8023b0a:	fb1c 5509 	smlabb	r5, ip, r9, r5
 8023b0e:	3e01      	subs	r6, #1
 8023b10:	f107 0706 	add.w	r7, r7, #6
 8023b14:	dcdf      	bgt.n	8023ad6 <Loop1_m>

08023b16 <OutputFormatting_m>:
 8023b16:	9e00      	ldr	r6, [sp, #0]
 8023b18:	f8dd e04c 	ldr.w	lr, [sp, #76]	@ 0x4c
 8023b1c:	f8dd c050 	ldr.w	ip, [sp, #80]	@ 0x50
 8023b20:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 8023b24:	2e00      	cmp	r6, #0
 8023b26:	d144      	bne.n	8023bb2 <OutputFormatting_m_ex>
 8023b28:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8023b2c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8023b30:	fb50 a00e 	smmla	r0, r0, lr, sl
 8023b34:	fb51 a10e 	smmla	r1, r1, lr, sl
 8023b38:	fa40 f00c 	asr.w	r0, r0, ip
 8023b3c:	fa41 f10c 	asr.w	r1, r1, ip
 8023b40:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8023b44:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8023b48:	fb52 a20e 	smmla	r2, r2, lr, sl
 8023b4c:	fb53 a30e 	smmla	r3, r3, lr, sl
 8023b50:	fa42 f20c 	asr.w	r2, r2, ip
 8023b54:	fa43 f30c 	asr.w	r3, r3, ip
 8023b58:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8023b5c:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8023b60:	fb54 a40e 	smmla	r4, r4, lr, sl
 8023b64:	fb55 a50e 	smmla	r5, r5, lr, sl
 8023b68:	fa44 f40c 	asr.w	r4, r4, ip
 8023b6c:	fa45 f50c 	asr.w	r5, r5, ip

08023b70 <EndScaling_m>:
 8023b70:	9e06      	ldr	r6, [sp, #24]
 8023b72:	f300 0007 	ssat	r0, #8, r0
 8023b76:	f301 0107 	ssat	r1, #8, r1
 8023b7a:	f302 0207 	ssat	r2, #8, r2
 8023b7e:	f303 0307 	ssat	r3, #8, r3
 8023b82:	f304 0407 	ssat	r4, #8, r4
 8023b86:	f305 0507 	ssat	r5, #8, r5
 8023b8a:	f806 0b01 	strb.w	r0, [r6], #1
 8023b8e:	f806 1b01 	strb.w	r1, [r6], #1
 8023b92:	f806 2b01 	strb.w	r2, [r6], #1
 8023b96:	f806 3b01 	strb.w	r3, [r6], #1
 8023b9a:	f806 4b01 	strb.w	r4, [r6], #1
 8023b9e:	9b02      	ldr	r3, [sp, #8]
 8023ba0:	f806 5b01 	strb.w	r5, [r6], #1
 8023ba4:	9606      	str	r6, [sp, #24]
 8023ba6:	429e      	cmp	r6, r3
 8023ba8:	f47f aeb4 	bne.w	8023914 <MainLoop_m>

08023bac <Exit_m>:
 8023bac:	b007      	add	sp, #28
 8023bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023bb2 <OutputFormatting_m_ex>:
 8023bb2:	f116 0801 	adds.w	r8, r6, #1
 8023bb6:	d03c      	beq.n	8023c32 <OutputFormatting_m_Neg>
 8023bb8:	f04f 0801 	mov.w	r8, #1
 8023bbc:	fa08 f80c 	lsl.w	r8, r8, ip
 8023bc0:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8023bc4:	fb50 800e 	smmla	r0, r0, lr, r8
 8023bc8:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8023bcc:	fa40 f00c 	asr.w	r0, r0, ip
 8023bd0:	4450      	add	r0, sl
 8023bd2:	fb51 810e 	smmla	r1, r1, lr, r8
 8023bd6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8023bda:	fa41 f10c 	asr.w	r1, r1, ip
 8023bde:	4451      	add	r1, sl
 8023be0:	f04f 0801 	mov.w	r8, #1
 8023be4:	fa08 f80c 	lsl.w	r8, r8, ip
 8023be8:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8023bec:	fb52 820e 	smmla	r2, r2, lr, r8
 8023bf0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8023bf4:	fa42 f20c 	asr.w	r2, r2, ip
 8023bf8:	4452      	add	r2, sl
 8023bfa:	fb53 830e 	smmla	r3, r3, lr, r8
 8023bfe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8023c02:	fa43 f30c 	asr.w	r3, r3, ip
 8023c06:	4453      	add	r3, sl
 8023c08:	f04f 0801 	mov.w	r8, #1
 8023c0c:	fa08 f80c 	lsl.w	r8, r8, ip
 8023c10:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8023c14:	fb54 840e 	smmla	r4, r4, lr, r8
 8023c18:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8023c1c:	fa44 f40c 	asr.w	r4, r4, ip
 8023c20:	4454      	add	r4, sl
 8023c22:	fb55 850e 	smmla	r5, r5, lr, r8
 8023c26:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8023c2a:	fa45 f50c 	asr.w	r5, r5, ip
 8023c2e:	4455      	add	r5, sl
 8023c30:	e79e      	b.n	8023b70 <EndScaling_m>

08023c32 <OutputFormatting_m_Neg>:
 8023c32:	f1cc 0801 	rsb	r8, ip, #1
 8023c36:	fa00 f008 	lsl.w	r0, r0, r8
 8023c3a:	f300 001f 	ssat	r0, #32, r0
 8023c3e:	fb50 f01e 	smmulr	r0, r0, lr
 8023c42:	fa01 f108 	lsl.w	r1, r1, r8
 8023c46:	f301 011f 	ssat	r1, #32, r1
 8023c4a:	fb51 f11e 	smmulr	r1, r1, lr
 8023c4e:	4450      	add	r0, sl
 8023c50:	4451      	add	r1, sl
 8023c52:	f1cc 0801 	rsb	r8, ip, #1
 8023c56:	fa02 f208 	lsl.w	r2, r2, r8
 8023c5a:	f302 021f 	ssat	r2, #32, r2
 8023c5e:	fb52 f21e 	smmulr	r2, r2, lr
 8023c62:	fa03 f308 	lsl.w	r3, r3, r8
 8023c66:	f303 031f 	ssat	r3, #32, r3
 8023c6a:	fb53 f31e 	smmulr	r3, r3, lr
 8023c6e:	4452      	add	r2, sl
 8023c70:	4453      	add	r3, sl
 8023c72:	f1cc 0801 	rsb	r8, ip, #1
 8023c76:	fa04 f408 	lsl.w	r4, r4, r8
 8023c7a:	f304 041f 	ssat	r4, #32, r4
 8023c7e:	fb54 f41e 	smmulr	r4, r4, lr
 8023c82:	fa05 f508 	lsl.w	r5, r5, r8
 8023c86:	f305 051f 	ssat	r5, #32, r5
 8023c8a:	fb55 f51e 	smmulr	r5, r5, lr
 8023c8e:	4454      	add	r4, sl
 8023c90:	4455      	add	r5, sl
 8023c92:	e76d      	b.n	8023b70 <EndScaling_m>
	...

08030000 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3>:
 8030000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8030004:	b0a4      	sub	sp, #144	@ 0x90
 8030006:	9e30      	ldr	r6, [sp, #192]	@ 0xc0
 8030008:	9313      	str	r3, [sp, #76]	@ 0x4c
 803000a:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 803000c:	9011      	str	r0, [sp, #68]	@ 0x44
 803000e:	9112      	str	r1, [sp, #72]	@ 0x48
 8030010:	9210      	str	r2, [sp, #64]	@ 0x40
 8030012:	f013 0801 	ands.w	r8, r3, #1
 8030016:	f8cd 807c 	str.w	r8, [sp, #124]	@ 0x7c
 803001a:	9c31      	ldr	r4, [sp, #196]	@ 0xc4
 803001c:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 803001e:	bf1c      	itt	ne
 8030020:	3402      	addne	r4, #2
 8030022:	3502      	addne	r5, #2
 8030024:	fb04 f405 	mul.w	r4, r4, r5
 8030028:	f013 0502 	ands.w	r5, r3, #2
 803002c:	9f2f      	ldr	r7, [sp, #188]	@ 0xbc
 803002e:	951e      	str	r5, [sp, #120]	@ 0x78
 8030030:	f04f 0c01 	mov.w	ip, #1
 8030034:	bf19      	ittee	ne
 8030036:	940b      	strne	r4, [sp, #44]	@ 0x2c
 8030038:	f8cd c028 	strne.w	ip, [sp, #40]	@ 0x28
 803003c:	f8cd c02c 	streq.w	ip, [sp, #44]	@ 0x2c
 8030040:	970a      	streq	r7, [sp, #40]	@ 0x28
 8030042:	f003 0803 	and.w	r8, r3, #3
 8030046:	f1b8 0f03 	cmp.w	r8, #3
 803004a:	bf0c      	ite	eq
 803004c:	2302      	moveq	r3, #2
 803004e:	2300      	movne	r3, #0
 8030050:	930c      	str	r3, [sp, #48]	@ 0x30
 8030052:	2f01      	cmp	r7, #1
 8030054:	f340 820f 	ble.w	8030476 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x476>
 8030058:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 803005a:	eba6 0486 	sub.w	r4, r6, r6, lsl #2
 803005e:	eb05 0304 	add.w	r3, r5, r4
 8030062:	4433      	add	r3, r6
 8030064:	931b      	str	r3, [sp, #108]	@ 0x6c
 8030066:	f1c5 0302 	rsb	r3, r5, #2
 803006a:	eba3 0006 	sub.w	r0, r3, r6
 803006e:	eb04 0c43 	add.w	ip, r4, r3, lsl #1
 8030072:	44b4      	add	ip, r6
 8030074:	f8cd c070 	str.w	ip, [sp, #112]	@ 0x70
 8030078:	f1ac 0c03 	sub.w	ip, ip, #3
 803007c:	f8cd c074 	str.w	ip, [sp, #116]	@ 0x74
 8030080:	f006 0c03 	and.w	ip, r6, #3
 8030084:	f8cd c08c 	str.w	ip, [sp, #140]	@ 0x8c
 8030088:	eb0c 03cc 	add.w	r3, ip, ip, lsl #3
 803008c:	9321      	str	r3, [sp, #132]	@ 0x84
 803008e:	ea4f 03a6 	mov.w	r3, r6, asr #2
 8030092:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 8030096:	f8cd c080 	str.w	ip, [sp, #128]	@ 0x80
 803009a:	eb06 0cc6 	add.w	ip, r6, r6, lsl #3
 803009e:	f8cd c088 	str.w	ip, [sp, #136]	@ 0x88
 80300a2:	f8dd b0bc 	ldr.w	fp, [sp, #188]	@ 0xbc
 80300a6:	9b2e      	ldr	r3, [sp, #184]	@ 0xb8
 80300a8:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
 80300ac:	eb03 0c8b 	add.w	ip, r3, fp, lsl #2
 80300b0:	f8cd c058 	str.w	ip, [sp, #88]	@ 0x58
 80300b4:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 80300b6:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 80300b8:	9a37      	ldr	r2, [sp, #220]	@ 0xdc
 80300ba:	900e      	str	r0, [sp, #56]	@ 0x38
 80300bc:	910d      	str	r1, [sp, #52]	@ 0x34
 80300be:	920f      	str	r2, [sp, #60]	@ 0x3c
 80300c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80300c2:	f9b2 3000 	ldrsh.w	r3, [r2]
 80300c6:	f9b2 4002 	ldrsh.w	r4, [r2, #2]
 80300ca:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80300ce:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80300d0:	e9d2 1200 	ldrd	r1, r2, [r2]
 80300d4:	e9cd 1200 	strd	r1, r2, [sp]
 80300d8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80300da:	e9d2 1200 	ldrd	r1, r2, [r2]
 80300de:	e9cd 1204 	strd	r1, r2, [sp, #16]
 80300e2:	2b00      	cmp	r3, #0
 80300e4:	bfcc      	ite	gt
 80300e6:	2000      	movgt	r0, #0
 80300e8:	f04f 30ff 	movle.w	r0, #4294967295
 80300ec:	2b15      	cmp	r3, #21
 80300ee:	bfc8      	it	gt
 80300f0:	2001      	movgt	r0, #1
 80300f2:	2c00      	cmp	r4, #0
 80300f4:	bfcc      	ite	gt
 80300f6:	2100      	movgt	r1, #0
 80300f8:	f04f 31ff 	movle.w	r1, #4294967295
 80300fc:	2c15      	cmp	r4, #21
 80300fe:	bfc8      	it	gt
 8030100:	2101      	movgt	r1, #1
 8030102:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8030106:	f000 bc37 	b.w	8030978 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x978>
 803010a:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 803010c:	2b00      	cmp	r3, #0
 803010e:	f040 8404 	bne.w	803091a <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x91a>
 8030112:	4618      	mov	r0, r3
 8030114:	461a      	mov	r2, r3
 8030116:	9d35      	ldr	r5, [sp, #212]	@ 0xd4
 8030118:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 803011a:	e9d4 1300 	ldrd	r1, r3, [r4]
 803011e:	4403      	add	r3, r0
 8030120:	440a      	add	r2, r1
 8030122:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8030126:	2d03      	cmp	r5, #3
 8030128:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 803012a:	d103      	bne.n	8030134 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x134>
 803012c:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 803012e:	f103 0303 	add.w	r3, r3, #3
 8030132:	441a      	add	r2, r3
 8030134:	9215      	str	r2, [sp, #84]	@ 0x54
 8030136:	f8dd 80c8 	ldr.w	r8, [sp, #200]	@ 0xc8
 803013a:	f1b8 0f00 	cmp.w	r8, #0
 803013e:	f000 817b 	beq.w	8030438 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x438>
 8030142:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8030144:	f8cd 8068 	str.w	r8, [sp, #104]	@ 0x68
 8030148:	9417      	str	r4, [sp, #92]	@ 0x5c
 803014a:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 803014c:	105b      	asrs	r3, r3, #1
 803014e:	f000 8162 	beq.w	8030416 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x416>
 8030152:	9418      	str	r4, [sp, #96]	@ 0x60
 8030154:	9319      	str	r3, [sp, #100]	@ 0x64
 8030156:	9c18      	ldr	r4, [sp, #96]	@ 0x60
 8030158:	9d38      	ldr	r5, [sp, #224]	@ 0xe0
 803015a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 803015e:	4610      	mov	r0, r2
 8030160:	4619      	mov	r1, r3
 8030162:	2e04      	cmp	r6, #4
 8030164:	f340 8101 	ble.w	803036a <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x36a>
 8030168:	ea4f 0ea6 	mov.w	lr, r6, asr #2
 803016c:	f8d4 8000 	ldr.w	r8, [r4]
 8030170:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 8030174:	fa2f f788 	sxtb16	r7, r8
 8030178:	fa2f f898 	sxtb16	r8, r8, ror #8
 803017c:	fb27 330b 	smlad	r3, r7, fp, r3
 8030180:	fb27 2209 	smlad	r2, r7, r9, r2
 8030184:	fb28 220a 	smlad	r2, r8, sl, r2
 8030188:	fb28 330c 	smlad	r3, r8, ip, r3
 803018c:	f854 8006 	ldr.w	r8, [r4, r6]
 8030190:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8030194:	fa2f f788 	sxtb16	r7, r8
 8030198:	fa2f f898 	sxtb16	r8, r8, ror #8
 803019c:	fb27 110b 	smlad	r1, r7, fp, r1
 80301a0:	fb27 0009 	smlad	r0, r7, r9, r0
 80301a4:	fb28 110c 	smlad	r1, r8, ip, r1
 80301a8:	fb28 000a 	smlad	r0, r8, sl, r0
 80301ac:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 80301b0:	fb27 2209 	smlad	r2, r7, r9, r2
 80301b4:	fb27 330b 	smlad	r3, r7, fp, r3
 80301b8:	fb28 220a 	smlad	r2, r8, sl, r2
 80301bc:	fb28 330c 	smlad	r3, r8, ip, r3
 80301c0:	f8d4 8000 	ldr.w	r8, [r4]
 80301c4:	fa2f f788 	sxtb16	r7, r8
 80301c8:	fa2f f898 	sxtb16	r8, r8, ror #8
 80301cc:	fb27 0009 	smlad	r0, r7, r9, r0
 80301d0:	fb27 110b 	smlad	r1, r7, fp, r1
 80301d4:	fb28 000a 	smlad	r0, r8, sl, r0
 80301d8:	fb28 110c 	smlad	r1, r8, ip, r1
 80301dc:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 80301e0:	fb27 2209 	smlad	r2, r7, r9, r2
 80301e4:	fb27 330b 	smlad	r3, r7, fp, r3
 80301e8:	fb28 220a 	smlad	r2, r8, sl, r2
 80301ec:	fb28 330c 	smlad	r3, r8, ip, r3
 80301f0:	f854 8006 	ldr.w	r8, [r4, r6]
 80301f4:	fa2f f788 	sxtb16	r7, r8
 80301f8:	fa2f f898 	sxtb16	r8, r8, ror #8
 80301fc:	fb27 0009 	smlad	r0, r7, r9, r0
 8030200:	fb27 110b 	smlad	r1, r7, fp, r1
 8030204:	fb28 000a 	smlad	r0, r8, sl, r0
 8030208:	fb28 110c 	smlad	r1, r8, ip, r1
 803020c:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 8030210:	4444      	add	r4, r8
 8030212:	bf00      	nop
 8030214:	f8d4 8000 	ldr.w	r8, [r4]
 8030218:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 803021c:	fa2f f788 	sxtb16	r7, r8
 8030220:	fa2f f898 	sxtb16	r8, r8, ror #8
 8030224:	fb27 330b 	smlad	r3, r7, fp, r3
 8030228:	fb27 2209 	smlad	r2, r7, r9, r2
 803022c:	fb28 220a 	smlad	r2, r8, sl, r2
 8030230:	fb28 330c 	smlad	r3, r8, ip, r3
 8030234:	f854 8006 	ldr.w	r8, [r4, r6]
 8030238:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 803023c:	fa2f f788 	sxtb16	r7, r8
 8030240:	fa2f f898 	sxtb16	r8, r8, ror #8
 8030244:	fb27 110b 	smlad	r1, r7, fp, r1
 8030248:	fb27 0009 	smlad	r0, r7, r9, r0
 803024c:	fb28 110c 	smlad	r1, r8, ip, r1
 8030250:	fb28 000a 	smlad	r0, r8, sl, r0
 8030254:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 8030258:	fb27 2209 	smlad	r2, r7, r9, r2
 803025c:	fb27 330b 	smlad	r3, r7, fp, r3
 8030260:	fb28 220a 	smlad	r2, r8, sl, r2
 8030264:	fb28 330c 	smlad	r3, r8, ip, r3
 8030268:	f8d4 8000 	ldr.w	r8, [r4]
 803026c:	fa2f f788 	sxtb16	r7, r8
 8030270:	fa2f f898 	sxtb16	r8, r8, ror #8
 8030274:	fb27 0009 	smlad	r0, r7, r9, r0
 8030278:	fb27 110b 	smlad	r1, r7, fp, r1
 803027c:	fb28 000a 	smlad	r0, r8, sl, r0
 8030280:	fb28 110c 	smlad	r1, r8, ip, r1
 8030284:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 8030288:	fb27 2209 	smlad	r2, r7, r9, r2
 803028c:	fb27 330b 	smlad	r3, r7, fp, r3
 8030290:	fb28 220a 	smlad	r2, r8, sl, r2
 8030294:	fb28 330c 	smlad	r3, r8, ip, r3
 8030298:	f854 8006 	ldr.w	r8, [r4, r6]
 803029c:	fa2f f788 	sxtb16	r7, r8
 80302a0:	fa2f f898 	sxtb16	r8, r8, ror #8
 80302a4:	fb27 0009 	smlad	r0, r7, r9, r0
 80302a8:	fb27 110b 	smlad	r1, r7, fp, r1
 80302ac:	fb28 000a 	smlad	r0, r8, sl, r0
 80302b0:	fb28 110c 	smlad	r1, r8, ip, r1
 80302b4:	f8dd 806c 	ldr.w	r8, [sp, #108]	@ 0x6c
 80302b8:	4444      	add	r4, r8
 80302ba:	bf00      	nop
 80302bc:	f8d4 8000 	ldr.w	r8, [r4]
 80302c0:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 80302c4:	fa2f f788 	sxtb16	r7, r8
 80302c8:	fa2f f898 	sxtb16	r8, r8, ror #8
 80302cc:	fb27 330b 	smlad	r3, r7, fp, r3
 80302d0:	fb27 2209 	smlad	r2, r7, r9, r2
 80302d4:	fb28 220a 	smlad	r2, r8, sl, r2
 80302d8:	fb28 330c 	smlad	r3, r8, ip, r3
 80302dc:	f854 8006 	ldr.w	r8, [r4, r6]
 80302e0:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 80302e4:	fa2f f788 	sxtb16	r7, r8
 80302e8:	fa2f f898 	sxtb16	r8, r8, ror #8
 80302ec:	fb27 110b 	smlad	r1, r7, fp, r1
 80302f0:	fb27 0009 	smlad	r0, r7, r9, r0
 80302f4:	fb28 110c 	smlad	r1, r8, ip, r1
 80302f8:	fb28 000a 	smlad	r0, r8, sl, r0
 80302fc:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 8030300:	fb27 2209 	smlad	r2, r7, r9, r2
 8030304:	fb27 330b 	smlad	r3, r7, fp, r3
 8030308:	fb28 220a 	smlad	r2, r8, sl, r2
 803030c:	fb28 330c 	smlad	r3, r8, ip, r3
 8030310:	f8d4 8000 	ldr.w	r8, [r4]
 8030314:	fa2f f788 	sxtb16	r7, r8
 8030318:	fa2f f898 	sxtb16	r8, r8, ror #8
 803031c:	fb27 0009 	smlad	r0, r7, r9, r0
 8030320:	fb27 110b 	smlad	r1, r7, fp, r1
 8030324:	fb28 000a 	smlad	r0, r8, sl, r0
 8030328:	fb28 110c 	smlad	r1, r8, ip, r1
 803032c:	e8b5 1e00 	ldmia.w	r5!, {r9, sl, fp, ip}
 8030330:	fb27 2209 	smlad	r2, r7, r9, r2
 8030334:	fb27 330b 	smlad	r3, r7, fp, r3
 8030338:	fb28 220a 	smlad	r2, r8, sl, r2
 803033c:	fb28 330c 	smlad	r3, r8, ip, r3
 8030340:	f854 8006 	ldr.w	r8, [r4, r6]
 8030344:	fa2f f788 	sxtb16	r7, r8
 8030348:	fa2f f898 	sxtb16	r8, r8, ror #8
 803034c:	fb27 0009 	smlad	r0, r7, r9, r0
 8030350:	fb27 110b 	smlad	r1, r7, fp, r1
 8030354:	fb28 000a 	smlad	r0, r8, sl, r0
 8030358:	fb28 110c 	smlad	r1, r8, ip, r1
 803035c:	f8dd 8070 	ldr.w	r8, [sp, #112]	@ 0x70
 8030360:	f1be 0e01 	subs.w	lr, lr, #1
 8030364:	4444      	add	r4, r8
 8030366:	f47f af01 	bne.w	803016c <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x16c>
 803036a:	f016 0703 	ands.w	r7, r6, #3
 803036e:	f300 80ff 	bgt.w	8030570 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x570>
 8030372:	f8dd e010 	ldr.w	lr, [sp, #16]
 8030376:	f8dd a000 	ldr.w	sl, [sp]
 803037a:	f8dd b008 	ldr.w	fp, [sp, #8]
 803037e:	f8dd c018 	ldr.w	ip, [sp, #24]
 8030382:	9d15      	ldr	r5, [sp, #84]	@ 0x54
 8030384:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8030386:	f8dd 802c 	ldr.w	r8, [sp, #44]	@ 0x2c
 803038a:	44a8      	add	r8, r5
 803038c:	f1bc 0f00 	cmp.w	ip, #0
 8030390:	f040 832d 	bne.w	80309ee <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x9ee>
 8030394:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8030398:	ea4f 0040 	mov.w	r0, r0, lsl #1
 803039c:	fb52 e20a 	smmla	r2, r2, sl, lr
 80303a0:	fb50 e00a 	smmla	r0, r0, sl, lr
 80303a4:	fa42 f20b 	asr.w	r2, r2, fp
 80303a8:	fa40 f00b 	asr.w	r0, r0, fp
 80303ac:	f302 0207 	ssat	r2, #8, r2
 80303b0:	f300 0007 	ssat	r0, #8, r0
 80303b4:	702a      	strb	r2, [r5, #0]
 80303b6:	55e8      	strb	r0, [r5, r7]
 80303b8:	f8dd e014 	ldr.w	lr, [sp, #20]
 80303bc:	f8dd a004 	ldr.w	sl, [sp, #4]
 80303c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80303c4:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80303c8:	f1bc 0f00 	cmp.w	ip, #0
 80303cc:	f040 8338 	bne.w	8030a40 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xa40>
 80303d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80303d4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80303d8:	fb53 e30a 	smmla	r3, r3, sl, lr
 80303dc:	fb51 e10a 	smmla	r1, r1, sl, lr
 80303e0:	fa43 f30b 	asr.w	r3, r3, fp
 80303e4:	fa41 f10b 	asr.w	r1, r1, fp
 80303e8:	f303 0307 	ssat	r3, #8, r3
 80303ec:	f301 0107 	ssat	r1, #8, r1
 80303f0:	f888 3000 	strb.w	r3, [r8]
 80303f4:	f808 1007 	strb.w	r1, [r8, r7]
 80303f8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80303fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80303fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80303fe:	9e30      	ldr	r6, [sp, #192]	@ 0xc0
 8030400:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 8030402:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8030406:	9215      	str	r2, [sp, #84]	@ 0x54
 8030408:	eb05 0546 	add.w	r5, r5, r6, lsl #1
 803040c:	9518      	str	r5, [sp, #96]	@ 0x60
 803040e:	3b01      	subs	r3, #1
 8030410:	9319      	str	r3, [sp, #100]	@ 0x64
 8030412:	f73f aea0 	bgt.w	8030156 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x156>
 8030416:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 8030418:	f013 0301 	ands.w	r3, r3, #1
 803041c:	f040 8141 	bne.w	80306a2 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x6a2>
 8030420:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8030422:	441a      	add	r2, r3
 8030424:	9215      	str	r2, [sp, #84]	@ 0x54
 8030426:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8030428:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 803042a:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 803042c:	440c      	add	r4, r1
 803042e:	9417      	str	r4, [sp, #92]	@ 0x5c
 8030430:	3b01      	subs	r3, #1
 8030432:	931a      	str	r3, [sp, #104]	@ 0x68
 8030434:	f47f ae89 	bne.w	803014a <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x14a>
 8030438:	9922      	ldr	r1, [sp, #136]	@ 0x88
 803043a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 803043c:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8030440:	9212      	str	r2, [sp, #72]	@ 0x48
 8030442:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8030444:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8030446:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 803044a:	9213      	str	r2, [sp, #76]	@ 0x4c
 803044c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 803044e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8030450:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8030452:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8030454:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 8030456:	f100 0008 	add.w	r0, r0, #8
 803045a:	900d      	str	r0, [sp, #52]	@ 0x34
 803045c:	f102 0208 	add.w	r2, r2, #8
 8030460:	920f      	str	r2, [sp, #60]	@ 0x3c
 8030462:	f103 0308 	add.w	r3, r3, #8
 8030466:	9310      	str	r3, [sp, #64]	@ 0x40
 8030468:	f104 0404 	add.w	r4, r4, #4
 803046c:	42a5      	cmp	r5, r4
 803046e:	940e      	str	r4, [sp, #56]	@ 0x38
 8030470:	f47f ae26 	bne.w	80300c0 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xc0>
 8030474:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8030476:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 8030478:	9932      	ldr	r1, [sp, #200]	@ 0xc8
 803047a:	9d31      	ldr	r5, [sp, #196]	@ 0xc4
 803047c:	f013 0301 	ands.w	r3, r3, #1
 8030480:	d071      	beq.n	8030566 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x566>
 8030482:	2900      	cmp	r1, #0
 8030484:	d06f      	beq.n	8030566 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x566>
 8030486:	911a      	str	r1, [sp, #104]	@ 0x68
 8030488:	2d00      	cmp	r5, #0
 803048a:	d06c      	beq.n	8030566 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x566>
 803048c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 803048e:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8030490:	f8dd 8038 	ldr.w	r8, [sp, #56]	@ 0x38
 8030494:	6818      	ldr	r0, [r3, #0]
 8030496:	6821      	ldr	r1, [r4, #0]
 8030498:	f9b8 b000 	ldrsh.w	fp, [r8]
 803049c:	9100      	str	r1, [sp, #0]
 803049e:	f1bb 0f00 	cmp.w	fp, #0
 80304a2:	bfcc      	ite	gt
 80304a4:	2200      	movgt	r2, #0
 80304a6:	f04f 32ff 	movle.w	r2, #4294967295
 80304aa:	f1bb 0f15 	cmp.w	fp, #21
 80304ae:	bfc8      	it	gt
 80304b0:	2201      	movgt	r2, #1
 80304b2:	9b35      	ldr	r3, [sp, #212]	@ 0xd4
 80304b4:	f003 0303 	and.w	r3, r3, #3
 80304b8:	2b03      	cmp	r3, #3
 80304ba:	bf03      	ittte	eq
 80304bc:	3703      	addeq	r7, #3
 80304be:	197f      	addeq	r7, r7, r5
 80304c0:	2602      	moveq	r6, #2
 80304c2:	2600      	movne	r6, #0
 80304c4:	960b      	str	r6, [sp, #44]	@ 0x2c
 80304c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80304c8:	f8dd a0cc 	ldr.w	sl, [sp, #204]	@ 0xcc
 80304cc:	9e34      	ldr	r6, [sp, #208]	@ 0xd0
 80304ce:	681c      	ldr	r4, [r3, #0]
 80304d0:	f8dd 90c0 	ldr.w	r9, [sp, #192]	@ 0xc0
 80304d4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80304d6:	9317      	str	r3, [sp, #92]	@ 0x5c
 80304d8:	9410      	str	r4, [sp, #64]	@ 0x40
 80304da:	eb09 0949 	add.w	r9, r9, r9, lsl #1
 80304de:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 80304e2:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 80304e4:	9119      	str	r1, [sp, #100]	@ 0x64
 80304e6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80304e8:	f8dd 8048 	ldr.w	r8, [sp, #72]	@ 0x48
 80304ec:	f1b9 0f00 	cmp.w	r9, #0
 80304f0:	dd1a      	ble.n	8030528 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x528>
 80304f2:	464d      	mov	r5, r9
 80304f4:	f91c 301a 	ldrsb.w	r3, [ip, sl, lsl #1]
 80304f8:	f918 4019 	ldrsb.w	r4, [r8, r9, lsl #1]
 80304fc:	eba3 0306 	sub.w	r3, r3, r6
 8030500:	3d01      	subs	r5, #1
 8030502:	fb04 1103 	mla	r1, r4, r3, r1
 8030506:	f91c 300a 	ldrsb.w	r3, [ip, sl]
 803050a:	f918 4009 	ldrsb.w	r4, [r8, r9]
 803050e:	eba3 0306 	sub.w	r3, r3, r6
 8030512:	fb04 1103 	mla	r1, r4, r3, r1
 8030516:	f91c 3b01 	ldrsb.w	r3, [ip], #1
 803051a:	f918 4b01 	ldrsb.w	r4, [r8], #1
 803051e:	eba3 0306 	sub.w	r3, r3, r6
 8030522:	fb04 1103 	mla	r1, r4, r3, r1
 8030526:	d1e5      	bne.n	80304f4 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x4f4>
 8030528:	9c00      	ldr	r4, [sp, #0]
 803052a:	2a00      	cmp	r2, #0
 803052c:	f040 82b1 	bne.w	8030a92 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xa92>
 8030530:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030534:	fb51 0104 	smmla	r1, r1, r4, r0
 8030538:	fa41 f10b 	asr.w	r1, r1, fp
 803053c:	f301 0107 	ssat	r1, #8, r1
 8030540:	7039      	strb	r1, [r7, #0]
 8030542:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8030544:	9930      	ldr	r1, [sp, #192]	@ 0xc0
 8030546:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8030548:	4427      	add	r7, r4
 803054a:	ebac 0c41 	sub.w	ip, ip, r1, lsl #1
 803054e:	3b01      	subs	r3, #1
 8030550:	9319      	str	r3, [sp, #100]	@ 0x64
 8030552:	d1c8      	bne.n	80304e6 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x4e6>
 8030554:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8030556:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8030558:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 803055a:	440f      	add	r7, r1
 803055c:	4454      	add	r4, sl
 803055e:	9417      	str	r4, [sp, #92]	@ 0x5c
 8030560:	3b01      	subs	r3, #1
 8030562:	931a      	str	r3, [sp, #104]	@ 0x68
 8030564:	d1bb      	bne.n	80304de <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x4de>
 8030566:	f04f 0000 	mov.w	r0, #0
 803056a:	b024      	add	sp, #144	@ 0x90
 803056c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8030570:	9f23      	ldr	r7, [sp, #140]	@ 0x8c
 8030572:	2f00      	cmp	r7, #0
 8030574:	f43f aefd 	beq.w	8030372 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x372>
 8030578:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 803057c:	f8dd 9074 	ldr.w	r9, [sp, #116]	@ 0x74
 8030580:	f994 c000 	ldrsb.w	ip, [r4]
 8030584:	f914 8006 	ldrsb.w	r8, [r4, r6]
 8030588:	f935 bb02 	ldrsh.w	fp, [r5], #2
 803058c:	f935 ab02 	ldrsh.w	sl, [r5], #2
 8030590:	fb1b 220c 	smlabb	r2, fp, ip, r2
 8030594:	fb1b 0008 	smlabb	r0, fp, r8, r0
 8030598:	fb1a 330c 	smlabb	r3, sl, ip, r3
 803059c:	fb1a 1108 	smlabb	r1, sl, r8, r1
 80305a0:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 80305a4:	f935 bb02 	ldrsh.w	fp, [r5], #2
 80305a8:	f935 ab02 	ldrsh.w	sl, [r5], #2
 80305ac:	f994 c000 	ldrsb.w	ip, [r4]
 80305b0:	fb1b 2208 	smlabb	r2, fp, r8, r2
 80305b4:	fb1b 000c 	smlabb	r0, fp, ip, r0
 80305b8:	fb1a 3308 	smlabb	r3, sl, r8, r3
 80305bc:	fb1a 110c 	smlabb	r1, sl, ip, r1
 80305c0:	f914 8006 	ldrsb.w	r8, [r4, r6]
 80305c4:	f935 bb02 	ldrsh.w	fp, [r5], #2
 80305c8:	f935 ab02 	ldrsh.w	sl, [r5], #2
 80305cc:	fb1b 0008 	smlabb	r0, fp, r8, r0
 80305d0:	fb1b 220c 	smlabb	r2, fp, ip, r2
 80305d4:	fb1a 330c 	smlabb	r3, sl, ip, r3
 80305d8:	fb1a 1108 	smlabb	r1, sl, r8, r1
 80305dc:	4474      	add	r4, lr
 80305de:	f994 c000 	ldrsb.w	ip, [r4]
 80305e2:	f914 8006 	ldrsb.w	r8, [r4, r6]
 80305e6:	f935 bb02 	ldrsh.w	fp, [r5], #2
 80305ea:	f935 ab02 	ldrsh.w	sl, [r5], #2
 80305ee:	fb1b 220c 	smlabb	r2, fp, ip, r2
 80305f2:	fb1b 0008 	smlabb	r0, fp, r8, r0
 80305f6:	fb1a 330c 	smlabb	r3, sl, ip, r3
 80305fa:	fb1a 1108 	smlabb	r1, sl, r8, r1
 80305fe:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8030602:	f935 bb02 	ldrsh.w	fp, [r5], #2
 8030606:	f935 ab02 	ldrsh.w	sl, [r5], #2
 803060a:	f994 c000 	ldrsb.w	ip, [r4]
 803060e:	fb1b 2208 	smlabb	r2, fp, r8, r2
 8030612:	fb1b 000c 	smlabb	r0, fp, ip, r0
 8030616:	fb1a 3308 	smlabb	r3, sl, r8, r3
 803061a:	fb1a 110c 	smlabb	r1, sl, ip, r1
 803061e:	f914 8006 	ldrsb.w	r8, [r4, r6]
 8030622:	f935 bb02 	ldrsh.w	fp, [r5], #2
 8030626:	f935 ab02 	ldrsh.w	sl, [r5], #2
 803062a:	fb1b 0008 	smlabb	r0, fp, r8, r0
 803062e:	fb1b 220c 	smlabb	r2, fp, ip, r2
 8030632:	fb1a 330c 	smlabb	r3, sl, ip, r3
 8030636:	fb1a 1108 	smlabb	r1, sl, r8, r1
 803063a:	4474      	add	r4, lr
 803063c:	f994 c000 	ldrsb.w	ip, [r4]
 8030640:	f914 8006 	ldrsb.w	r8, [r4, r6]
 8030644:	f935 bb02 	ldrsh.w	fp, [r5], #2
 8030648:	f935 ab02 	ldrsh.w	sl, [r5], #2
 803064c:	fb1b 220c 	smlabb	r2, fp, ip, r2
 8030650:	fb1b 0008 	smlabb	r0, fp, r8, r0
 8030654:	fb1a 330c 	smlabb	r3, sl, ip, r3
 8030658:	fb1a 1108 	smlabb	r1, sl, r8, r1
 803065c:	eb04 0446 	add.w	r4, r4, r6, lsl #1
 8030660:	f935 bb02 	ldrsh.w	fp, [r5], #2
 8030664:	f935 ab02 	ldrsh.w	sl, [r5], #2
 8030668:	f994 c000 	ldrsb.w	ip, [r4]
 803066c:	fb1b 2208 	smlabb	r2, fp, r8, r2
 8030670:	fb1b 000c 	smlabb	r0, fp, ip, r0
 8030674:	fb1a 3308 	smlabb	r3, sl, r8, r3
 8030678:	fb1a 110c 	smlabb	r1, sl, ip, r1
 803067c:	f914 8006 	ldrsb.w	r8, [r4, r6]
 8030680:	f935 bb02 	ldrsh.w	fp, [r5], #2
 8030684:	f935 ab02 	ldrsh.w	sl, [r5], #2
 8030688:	fb1b 0008 	smlabb	r0, fp, r8, r0
 803068c:	fb1b 220c 	smlabb	r2, fp, ip, r2
 8030690:	fb1a 330c 	smlabb	r3, sl, ip, r3
 8030694:	fb1a 1108 	smlabb	r1, sl, r8, r1
 8030698:	444c      	add	r4, r9
 803069a:	3f01      	subs	r7, #1
 803069c:	f73f af70 	bgt.w	8030580 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x580>
 80306a0:	e667      	b.n	8030372 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x372>
 80306a2:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 80306a4:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 80306a6:	2b01      	cmp	r3, #1
 80306a8:	bf1e      	ittt	ne
 80306aa:	9b1b      	ldrne	r3, [sp, #108]	@ 0x6c
 80306ac:	18c0      	addne	r0, r0, r3
 80306ae:	1b80      	subne	r0, r0, r6
 80306b0:	e9dd e508 	ldrd	lr, r5, [sp, #32]
 80306b4:	f8dd c0cc 	ldr.w	ip, [sp, #204]	@ 0xcc
 80306b8:	ea4f 0a4c 	mov.w	sl, ip, lsl #1
 80306bc:	f1ca 0a04 	rsb	sl, sl, #4
 80306c0:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80306c2:	ea5f 0ba6 	movs.w	fp, r6, asr #2
 80306c6:	f000 8091 	beq.w	80307ec <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x7ec>
 80306ca:	6802      	ldr	r2, [r0, #0]
 80306cc:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 80306d0:	fa2f f182 	sxtb16	r1, r2
 80306d4:	fa2f f292 	sxtb16	r2, r2, ror #8
 80306d8:	fb21 ee04 	smlad	lr, r1, r4, lr
 80306dc:	fb22 ee07 	smlad	lr, r2, r7, lr
 80306e0:	fb22 5509 	smlad	r5, r2, r9, r5
 80306e4:	fb21 5508 	smlad	r5, r1, r8, r5
 80306e8:	5982      	ldr	r2, [r0, r6]
 80306ea:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 80306ee:	fa2f f182 	sxtb16	r1, r2
 80306f2:	fa2f f292 	sxtb16	r2, r2, ror #8
 80306f6:	fb21 ee04 	smlad	lr, r1, r4, lr
 80306fa:	fb22 ee07 	smlad	lr, r2, r7, lr
 80306fe:	fb22 5509 	smlad	r5, r2, r9, r5
 8030702:	fb21 5508 	smlad	r5, r1, r8, r5
 8030706:	f850 2016 	ldr.w	r2, [r0, r6, lsl #1]
 803070a:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 803070e:	fa2f f182 	sxtb16	r1, r2
 8030712:	fa2f f292 	sxtb16	r2, r2, ror #8
 8030716:	fb21 ee04 	smlad	lr, r1, r4, lr
 803071a:	fb22 ee07 	smlad	lr, r2, r7, lr
 803071e:	fb22 5509 	smlad	r5, r2, r9, r5
 8030722:	fb21 5508 	smlad	r5, r1, r8, r5
 8030726:	4460      	add	r0, ip
 8030728:	6802      	ldr	r2, [r0, #0]
 803072a:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 803072e:	fa2f f182 	sxtb16	r1, r2
 8030732:	fa2f f292 	sxtb16	r2, r2, ror #8
 8030736:	fb21 ee04 	smlad	lr, r1, r4, lr
 803073a:	fb22 ee07 	smlad	lr, r2, r7, lr
 803073e:	fb22 5509 	smlad	r5, r2, r9, r5
 8030742:	fb21 5508 	smlad	r5, r1, r8, r5
 8030746:	5982      	ldr	r2, [r0, r6]
 8030748:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 803074c:	fa2f f182 	sxtb16	r1, r2
 8030750:	fa2f f292 	sxtb16	r2, r2, ror #8
 8030754:	fb21 ee04 	smlad	lr, r1, r4, lr
 8030758:	fb22 ee07 	smlad	lr, r2, r7, lr
 803075c:	fb22 5509 	smlad	r5, r2, r9, r5
 8030760:	fb21 5508 	smlad	r5, r1, r8, r5
 8030764:	f850 2016 	ldr.w	r2, [r0, r6, lsl #1]
 8030768:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 803076c:	fa2f f182 	sxtb16	r1, r2
 8030770:	fa2f f292 	sxtb16	r2, r2, ror #8
 8030774:	fb21 ee04 	smlad	lr, r1, r4, lr
 8030778:	fb22 ee07 	smlad	lr, r2, r7, lr
 803077c:	fb22 5509 	smlad	r5, r2, r9, r5
 8030780:	fb21 5508 	smlad	r5, r1, r8, r5
 8030784:	4460      	add	r0, ip
 8030786:	6802      	ldr	r2, [r0, #0]
 8030788:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 803078c:	fa2f f182 	sxtb16	r1, r2
 8030790:	fa2f f292 	sxtb16	r2, r2, ror #8
 8030794:	fb21 ee04 	smlad	lr, r1, r4, lr
 8030798:	fb22 ee07 	smlad	lr, r2, r7, lr
 803079c:	fb22 5509 	smlad	r5, r2, r9, r5
 80307a0:	fb21 5508 	smlad	r5, r1, r8, r5
 80307a4:	5982      	ldr	r2, [r0, r6]
 80307a6:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 80307aa:	fa2f f182 	sxtb16	r1, r2
 80307ae:	fa2f f292 	sxtb16	r2, r2, ror #8
 80307b2:	fb21 ee04 	smlad	lr, r1, r4, lr
 80307b6:	fb22 ee07 	smlad	lr, r2, r7, lr
 80307ba:	fb22 5509 	smlad	r5, r2, r9, r5
 80307be:	fb21 5508 	smlad	r5, r1, r8, r5
 80307c2:	f850 2016 	ldr.w	r2, [r0, r6, lsl #1]
 80307c6:	e8b3 0390 	ldmia.w	r3!, {r4, r7, r8, r9}
 80307ca:	fa2f f182 	sxtb16	r1, r2
 80307ce:	fa2f f292 	sxtb16	r2, r2, ror #8
 80307d2:	fb21 ee04 	smlad	lr, r1, r4, lr
 80307d6:	fb22 ee07 	smlad	lr, r2, r7, lr
 80307da:	fb22 5509 	smlad	r5, r2, r9, r5
 80307de:	fb21 5508 	smlad	r5, r1, r8, r5
 80307e2:	4450      	add	r0, sl
 80307e4:	f1bb 0b01 	subs.w	fp, fp, #1
 80307e8:	f73f af6f 	bgt.w	80306ca <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x6ca>
 80307ec:	f016 0b03 	ands.w	fp, r6, #3
 80307f0:	d05f      	beq.n	80308b2 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x8b2>
 80307f2:	f990 1000 	ldrsb.w	r1, [r0]
 80307f6:	5782      	ldrsb	r2, [r0, r6]
 80307f8:	f910 a016 	ldrsb.w	sl, [r0, r6, lsl #1]
 80307fc:	f933 4b02 	ldrsh.w	r4, [r3], #2
 8030800:	f933 7b02 	ldrsh.w	r7, [r3], #2
 8030804:	f933 8b02 	ldrsh.w	r8, [r3], #2
 8030808:	f933 9b02 	ldrsh.w	r9, [r3], #2
 803080c:	fb11 ee04 	smlabb	lr, r1, r4, lr
 8030810:	fb11 5507 	smlabb	r5, r1, r7, r5
 8030814:	fb12 ee08 	smlabb	lr, r2, r8, lr
 8030818:	fb12 5509 	smlabb	r5, r2, r9, r5
 803081c:	f933 4b02 	ldrsh.w	r4, [r3], #2
 8030820:	f933 7b02 	ldrsh.w	r7, [r3], #2
 8030824:	fb1a ee04 	smlabb	lr, sl, r4, lr
 8030828:	fb1a 5507 	smlabb	r5, sl, r7, r5
 803082c:	4460      	add	r0, ip
 803082e:	f990 1000 	ldrsb.w	r1, [r0]
 8030832:	5782      	ldrsb	r2, [r0, r6]
 8030834:	f910 a016 	ldrsb.w	sl, [r0, r6, lsl #1]
 8030838:	f933 4b02 	ldrsh.w	r4, [r3], #2
 803083c:	f933 7b02 	ldrsh.w	r7, [r3], #2
 8030840:	f933 8b02 	ldrsh.w	r8, [r3], #2
 8030844:	f933 9b02 	ldrsh.w	r9, [r3], #2
 8030848:	fb11 ee04 	smlabb	lr, r1, r4, lr
 803084c:	fb11 5507 	smlabb	r5, r1, r7, r5
 8030850:	fb12 ee08 	smlabb	lr, r2, r8, lr
 8030854:	fb12 5509 	smlabb	r5, r2, r9, r5
 8030858:	f933 4b02 	ldrsh.w	r4, [r3], #2
 803085c:	f933 7b02 	ldrsh.w	r7, [r3], #2
 8030860:	fb1a ee04 	smlabb	lr, sl, r4, lr
 8030864:	fb1a 5507 	smlabb	r5, sl, r7, r5
 8030868:	4460      	add	r0, ip
 803086a:	f990 1000 	ldrsb.w	r1, [r0]
 803086e:	5782      	ldrsb	r2, [r0, r6]
 8030870:	f910 a016 	ldrsb.w	sl, [r0, r6, lsl #1]
 8030874:	f933 4b02 	ldrsh.w	r4, [r3], #2
 8030878:	f933 7b02 	ldrsh.w	r7, [r3], #2
 803087c:	f933 8b02 	ldrsh.w	r8, [r3], #2
 8030880:	f933 9b02 	ldrsh.w	r9, [r3], #2
 8030884:	fb11 ee04 	smlabb	lr, r1, r4, lr
 8030888:	fb11 5507 	smlabb	r5, r1, r7, r5
 803088c:	fb12 ee08 	smlabb	lr, r2, r8, lr
 8030890:	fb12 5509 	smlabb	r5, r2, r9, r5
 8030894:	f933 4b02 	ldrsh.w	r4, [r3], #2
 8030898:	f933 7b02 	ldrsh.w	r7, [r3], #2
 803089c:	fb1a ee04 	smlabb	lr, sl, r4, lr
 80308a0:	fb1a 5507 	smlabb	r5, sl, r7, r5
 80308a4:	eba0 004c 	sub.w	r0, r0, ip, lsl #1
 80308a8:	f100 0001 	add.w	r0, r0, #1
 80308ac:	f1bb 0b01 	subs.w	fp, fp, #1
 80308b0:	dc9f      	bgt.n	80307f2 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x7f2>
 80308b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80308b4:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80308b6:	eb01 0203 	add.w	r2, r1, r3
 80308ba:	f8dd a000 	ldr.w	sl, [sp]
 80308be:	9c04      	ldr	r4, [sp, #16]
 80308c0:	9b02      	ldr	r3, [sp, #8]
 80308c2:	9806      	ldr	r0, [sp, #24]
 80308c4:	2800      	cmp	r0, #0
 80308c6:	f040 8118 	bne.w	8030afa <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xafa>
 80308ca:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 80308ce:	fb5e 4e0a 	smmla	lr, lr, sl, r4
 80308d2:	fa4e fe03 	asr.w	lr, lr, r3
 80308d6:	f30e 0e07 	ssat	lr, #8, lr
 80308da:	f881 e000 	strb.w	lr, [r1]
 80308de:	f8dd a004 	ldr.w	sl, [sp, #4]
 80308e2:	9c05      	ldr	r4, [sp, #20]
 80308e4:	9b03      	ldr	r3, [sp, #12]
 80308e6:	9807      	ldr	r0, [sp, #28]
 80308e8:	2800      	cmp	r0, #0
 80308ea:	f040 80ec 	bne.w	8030ac6 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xac6>
 80308ee:	ea4f 0545 	mov.w	r5, r5, lsl #1
 80308f2:	fb55 450a 	smmla	r5, r5, sl, r4
 80308f6:	fa45 f503 	asr.w	r5, r5, r3
 80308fa:	f305 0507 	ssat	r5, #8, r5
 80308fe:	7015      	strb	r5, [r2, #0]
 8030900:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8030902:	9d1e      	ldr	r5, [sp, #120]	@ 0x78
 8030904:	2b00      	cmp	r3, #0
 8030906:	bf14      	ite	ne
 8030908:	2303      	movne	r3, #3
 803090a:	2301      	moveq	r3, #1
 803090c:	2d00      	cmp	r5, #0
 803090e:	bf08      	it	eq
 8030910:	9b2f      	ldreq	r3, [sp, #188]	@ 0xbc
 8030912:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8030914:	441a      	add	r2, r3
 8030916:	9215      	str	r2, [sp, #84]	@ 0x54
 8030918:	e585      	b.n	8030426 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x426>
 803091a:	9938      	ldr	r1, [sp, #224]	@ 0xe0
 803091c:	f04f 0300 	mov.w	r3, #0
 8030920:	461a      	mov	r2, r3
 8030922:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8030924:	b198      	cbz	r0, 803094e <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x94e>
 8030926:	e8b1 1e00 	ldmia.w	r1!, {r9, sl, fp, ip}
 803092a:	fa02 f289 	sxtah	r2, r2, r9
 803092e:	fa02 f2a9 	sxtah	r2, r2, r9, ror #16
 8030932:	fa02 f28a 	sxtah	r2, r2, sl
 8030936:	fa02 f2aa 	sxtah	r2, r2, sl, ror #16
 803093a:	fa03 f38b 	sxtah	r3, r3, fp
 803093e:	fa03 f3ab 	sxtah	r3, r3, fp, ror #16
 8030942:	fa03 f38c 	sxtah	r3, r3, ip
 8030946:	fa03 f3ac 	sxtah	r3, r3, ip, ror #16
 803094a:	3801      	subs	r0, #1
 803094c:	d1eb      	bne.n	8030926 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x926>
 803094e:	9821      	ldr	r0, [sp, #132]	@ 0x84
 8030950:	b138      	cbz	r0, 8030962 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x962>
 8030952:	f851 4b04 	ldr.w	r4, [r1], #4
 8030956:	fa02 f284 	sxtah	r2, r2, r4
 803095a:	fa03 f3a4 	sxtah	r3, r3, r4, ror #16
 803095e:	3801      	subs	r0, #1
 8030960:	d1f7      	bne.n	8030952 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x952>
 8030962:	f1c2 0200 	rsb	r2, r2, #0
 8030966:	f1c3 0300 	rsb	r3, r3, #0
 803096a:	9934      	ldr	r1, [sp, #208]	@ 0xd0
 803096c:	fb01 f202 	mul.w	r2, r1, r2
 8030970:	fb01 f003 	mul.w	r0, r1, r3
 8030974:	f7ff bbcf 	b.w	8030116 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x116>
 8030978:	9812      	ldr	r0, [sp, #72]	@ 0x48
 803097a:	9c22      	ldr	r4, [sp, #136]	@ 0x88
 803097c:	9a38      	ldr	r2, [sp, #224]	@ 0xe0
 803097e:	ea5f 0ba6 	movs.w	fp, r6, asr #2
 8030982:	d019      	beq.n	80309b8 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x9b8>
 8030984:	f04f 0a09 	mov.w	sl, #9
 8030988:	6805      	ldr	r5, [r0, #0]
 803098a:	f850 8004 	ldr.w	r8, [r0, r4]
 803098e:	fa2f f795 	sxtb16	r7, r5, ror #8
 8030992:	fa2f f585 	sxtb16	r5, r5
 8030996:	fa2f f998 	sxtb16	r9, r8, ror #8
 803099a:	fa2f f888 	sxtb16	r8, r8
 803099e:	e8a2 03a0 	stmia.w	r2!, {r5, r7, r8, r9}
 80309a2:	4430      	add	r0, r6
 80309a4:	f1ba 0a01 	subs.w	sl, sl, #1
 80309a8:	dcee      	bgt.n	8030988 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x988>
 80309aa:	eba0 0004 	sub.w	r0, r0, r4
 80309ae:	f100 0004 	add.w	r0, r0, #4
 80309b2:	f1bb 0b01 	subs.w	fp, fp, #1
 80309b6:	dce5      	bgt.n	8030984 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x984>
 80309b8:	f016 0b03 	ands.w	fp, r6, #3
 80309bc:	f43f aba5 	beq.w	803010a <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x10a>
 80309c0:	f04f 0a09 	mov.w	sl, #9
 80309c4:	f990 5000 	ldrsb.w	r5, [r0]
 80309c8:	f910 8004 	ldrsb.w	r8, [r0, r4]
 80309cc:	f822 5b02 	strh.w	r5, [r2], #2
 80309d0:	f822 8b02 	strh.w	r8, [r2], #2
 80309d4:	4430      	add	r0, r6
 80309d6:	f1ba 0a01 	subs.w	sl, sl, #1
 80309da:	dcf3      	bgt.n	80309c4 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x9c4>
 80309dc:	eba0 0004 	sub.w	r0, r0, r4
 80309e0:	f100 0001 	add.w	r0, r0, #1
 80309e4:	f1bb 0b01 	subs.w	fp, fp, #1
 80309e8:	dcea      	bgt.n	80309c0 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x9c0>
 80309ea:	f7ff bb8e 	b.w	803010a <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x10a>
 80309ee:	f11c 0c01 	adds.w	ip, ip, #1
 80309f2:	d014      	beq.n	8030a1e <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xa1e>
 80309f4:	f04f 0c01 	mov.w	ip, #1
 80309f8:	fa0c fc0b 	lsl.w	ip, ip, fp
 80309fc:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8030a00:	fb52 c20a 	smmla	r2, r2, sl, ip
 8030a04:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8030a08:	fa42 f20b 	asr.w	r2, r2, fp
 8030a0c:	4472      	add	r2, lr
 8030a0e:	fb50 c00a 	smmla	r0, r0, sl, ip
 8030a12:	ea4f 0040 	mov.w	r0, r0, lsl #1
 8030a16:	fa40 f00b 	asr.w	r0, r0, fp
 8030a1a:	4470      	add	r0, lr
 8030a1c:	e4c6      	b.n	80303ac <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x3ac>
 8030a1e:	f1cb 0c01 	rsb	ip, fp, #1
 8030a22:	fa02 f20c 	lsl.w	r2, r2, ip
 8030a26:	f302 021f 	ssat	r2, #32, r2
 8030a2a:	fb52 f21a 	smmulr	r2, r2, sl
 8030a2e:	fa00 f00c 	lsl.w	r0, r0, ip
 8030a32:	f300 001f 	ssat	r0, #32, r0
 8030a36:	fb50 f01a 	smmulr	r0, r0, sl
 8030a3a:	4472      	add	r2, lr
 8030a3c:	4470      	add	r0, lr
 8030a3e:	e4b5      	b.n	80303ac <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x3ac>
 8030a40:	f11c 0c01 	adds.w	ip, ip, #1
 8030a44:	d014      	beq.n	8030a70 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xa70>
 8030a46:	f04f 0c01 	mov.w	ip, #1
 8030a4a:	fa0c fc0b 	lsl.w	ip, ip, fp
 8030a4e:	ea4f 0cac 	mov.w	ip, ip, asr #2
 8030a52:	fb53 c30a 	smmla	r3, r3, sl, ip
 8030a56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8030a5a:	fa43 f30b 	asr.w	r3, r3, fp
 8030a5e:	4473      	add	r3, lr
 8030a60:	fb51 c10a 	smmla	r1, r1, sl, ip
 8030a64:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030a68:	fa41 f10b 	asr.w	r1, r1, fp
 8030a6c:	4471      	add	r1, lr
 8030a6e:	e4bb      	b.n	80303e8 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x3e8>
 8030a70:	f1cb 0c01 	rsb	ip, fp, #1
 8030a74:	fa03 f30c 	lsl.w	r3, r3, ip
 8030a78:	f303 031f 	ssat	r3, #32, r3
 8030a7c:	fb53 f31a 	smmulr	r3, r3, sl
 8030a80:	fa01 f10c 	lsl.w	r1, r1, ip
 8030a84:	f301 011f 	ssat	r1, #32, r1
 8030a88:	fb51 f11a 	smmulr	r1, r1, sl
 8030a8c:	4473      	add	r3, lr
 8030a8e:	4471      	add	r1, lr
 8030a90:	e4aa      	b.n	80303e8 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x3e8>
 8030a92:	1c53      	adds	r3, r2, #1
 8030a94:	d00d      	beq.n	8030ab2 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xab2>
 8030a96:	f04f 0301 	mov.w	r3, #1
 8030a9a:	fa03 f30b 	lsl.w	r3, r3, fp
 8030a9e:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8030aa2:	fb51 3104 	smmla	r1, r1, r4, r3
 8030aa6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030aaa:	fa41 f10b 	asr.w	r1, r1, fp
 8030aae:	4401      	add	r1, r0
 8030ab0:	e544      	b.n	803053c <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x53c>
 8030ab2:	f1cb 0301 	rsb	r3, fp, #1
 8030ab6:	fa01 f103 	lsl.w	r1, r1, r3
 8030aba:	f301 011f 	ssat	r1, #32, r1
 8030abe:	fb51 f114 	smmulr	r1, r1, r4
 8030ac2:	4401      	add	r1, r0
 8030ac4:	e53a      	b.n	803053c <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x53c>
 8030ac6:	3001      	adds	r0, #1
 8030ac8:	d00d      	beq.n	8030ae6 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xae6>
 8030aca:	f04f 0001 	mov.w	r0, #1
 8030ace:	fa00 f003 	lsl.w	r0, r0, r3
 8030ad2:	ea4f 00a0 	mov.w	r0, r0, asr #2
 8030ad6:	fb55 050a 	smmla	r5, r5, sl, r0
 8030ada:	ea4f 0545 	mov.w	r5, r5, lsl #1
 8030ade:	fa45 f503 	asr.w	r5, r5, r3
 8030ae2:	4425      	add	r5, r4
 8030ae4:	e709      	b.n	80308fa <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x8fa>
 8030ae6:	f1c3 0001 	rsb	r0, r3, #1
 8030aea:	fa05 f500 	lsl.w	r5, r5, r0
 8030aee:	f305 051f 	ssat	r5, #32, r5
 8030af2:	fb55 f51a 	smmulr	r5, r5, sl
 8030af6:	4425      	add	r5, r4
 8030af8:	e6ff      	b.n	80308fa <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x8fa>
 8030afa:	3001      	adds	r0, #1
 8030afc:	d00d      	beq.n	8030b1a <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0xb1a>
 8030afe:	f04f 0001 	mov.w	r0, #1
 8030b02:	fa00 f003 	lsl.w	r0, r0, r3
 8030b06:	ea4f 00a0 	mov.w	r0, r0, asr #2
 8030b0a:	fb5e 0e0a 	smmla	lr, lr, sl, r0
 8030b0e:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8030b12:	fa4e fe03 	asr.w	lr, lr, r3
 8030b16:	44a6      	add	lr, r4
 8030b18:	e6dd      	b.n	80308d6 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x8d6>
 8030b1a:	f1c3 0001 	rsb	r0, r3, #1
 8030b1e:	fa0e fe00 	lsl.w	lr, lr, r0
 8030b22:	f30e 0e1f 	ssat	lr, #32, lr
 8030b26:	fb5e fe1a 	smmulr	lr, lr, sl
 8030b2a:	44a6      	add	lr, r4
 8030b2c:	e6d3      	b.n	80308d6 <st_sssa8_ch_nn_mat_mult_deep_conv2d_3x3+0x8d6>
 8030b2e:	bf00      	nop

08030b30 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 8030b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8030b34:	b086      	sub	sp, #24
 8030b36:	f89d 7058 	ldrb.w	r7, [sp, #88]	@ 0x58
 8030b3a:	9100      	str	r1, [sp, #0]
 8030b3c:	9203      	str	r2, [sp, #12]
 8030b3e:	2f00      	cmp	r7, #0
 8030b40:	9305      	str	r3, [sp, #20]
 8030b42:	bf18      	it	ne
 8030b44:	2301      	movne	r3, #1
 8030b46:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8030b48:	fb04 3303 	mla	r3, r4, r3, r3
 8030b4c:	9304      	str	r3, [sp, #16]
 8030b4e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8030b50:	bf14      	ite	ne
 8030b52:	462f      	movne	r7, r5
 8030b54:	2701      	moveq	r7, #1
 8030b56:	9701      	str	r7, [sp, #4]
 8030b58:	f8bd 3044 	ldrh.w	r3, [sp, #68]	@ 0x44
 8030b5c:	085b      	lsrs	r3, r3, #1
 8030b5e:	f000 809f 	beq.w	8030ca0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x170>
 8030b62:	f8dd b050 	ldr.w	fp, [sp, #80]	@ 0x50
 8030b66:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8030b68:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8030b6c:	9302      	str	r3, [sp, #8]
 8030b6e:	f8dd e048 	ldr.w	lr, [sp, #72]	@ 0x48
 8030b72:	9f03      	ldr	r7, [sp, #12]
 8030b74:	ea5f 089e 	movs.w	r8, lr, lsr #2
 8030b78:	f8dd c000 	ldr.w	ip, [sp]
 8030b7c:	f857 6b04 	ldr.w	r6, [r7], #4
 8030b80:	f857 3b04 	ldr.w	r3, [r7], #4
 8030b84:	9703      	str	r7, [sp, #12]
 8030b86:	461a      	mov	r2, r3
 8030b88:	4631      	mov	r1, r6
 8030b8a:	d022      	beq.n	8030bd2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa2>
 8030b8c:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 8030b90:	f85c 9b04 	ldr.w	r9, [ip], #4
 8030b94:	f850 ab04 	ldr.w	sl, [r0], #4
 8030b98:	f850 5b04 	ldr.w	r5, [r0], #4
 8030b9c:	fb2a 6609 	smlad	r6, sl, r9, r6
 8030ba0:	fb2a 1107 	smlad	r1, sl, r7, r1
 8030ba4:	fb25 3309 	smlad	r3, r5, r9, r3
 8030ba8:	fb25 2207 	smlad	r2, r5, r7, r2
 8030bac:	f85c 701e 	ldr.w	r7, [ip, lr, lsl #1]
 8030bb0:	f85c 9b04 	ldr.w	r9, [ip], #4
 8030bb4:	f850 ab04 	ldr.w	sl, [r0], #4
 8030bb8:	f850 5b04 	ldr.w	r5, [r0], #4
 8030bbc:	fb2a 6609 	smlad	r6, sl, r9, r6
 8030bc0:	fb2a 1107 	smlad	r1, sl, r7, r1
 8030bc4:	fb25 3309 	smlad	r3, r5, r9, r3
 8030bc8:	fb25 2207 	smlad	r2, r5, r7, r2
 8030bcc:	f1b8 0801 	subs.w	r8, r8, #1
 8030bd0:	d1dc      	bne.n	8030b8c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c>
 8030bd2:	f00e 0703 	and.w	r7, lr, #3
 8030bd6:	b18f      	cbz	r7, 8030bfc <st_sssa8_ch_nn_mat_mult_kernel_opt+0xcc>
 8030bd8:	f93c 801e 	ldrsh.w	r8, [ip, lr, lsl #1]
 8030bdc:	f93c ab02 	ldrsh.w	sl, [ip], #2
 8030be0:	f930 5b02 	ldrsh.w	r5, [r0], #2
 8030be4:	f930 9b02 	ldrsh.w	r9, [r0], #2
 8030be8:	fb0a 6605 	mla	r6, sl, r5, r6
 8030bec:	fb09 330a 	mla	r3, r9, sl, r3
 8030bf0:	fb08 1105 	mla	r1, r8, r5, r1
 8030bf4:	fb09 2208 	mla	r2, r9, r8, r2
 8030bf8:	3f01      	subs	r7, #1
 8030bfa:	dced      	bgt.n	8030bd8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0xa8>
 8030bfc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8030c00:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8030c02:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8030c06:	f857 cb04 	ldr.w	ip, [r7], #4
 8030c0a:	f85b 5b04 	ldr.w	r5, [fp], #4
 8030c0e:	f1c4 0915 	rsb	r9, r4, #21
 8030c12:	ea99 0904 	eors.w	r9, r9, r4
 8030c16:	f340 80c8 	ble.w	8030daa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x27a>
 8030c1a:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8030c1e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030c22:	fb56 c605 	smmla	r6, r6, r5, ip
 8030c26:	fb51 c105 	smmla	r1, r1, r5, ip
 8030c2a:	fa46 f604 	asr.w	r6, r6, r4
 8030c2e:	fa41 f104 	asr.w	r1, r1, r4
 8030c32:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8030c36:	f857 cb04 	ldr.w	ip, [r7], #4
 8030c3a:	f85b 5b04 	ldr.w	r5, [fp], #4
 8030c3e:	f1c4 0915 	rsb	r9, r4, #21
 8030c42:	ea99 0904 	eors.w	r9, r9, r4
 8030c46:	f340 8099 	ble.w	8030d7c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x24c>
 8030c4a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8030c4e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8030c52:	fb53 c305 	smmla	r3, r3, r5, ip
 8030c56:	fb52 c205 	smmla	r2, r2, r5, ip
 8030c5a:	fa43 f304 	asr.w	r3, r3, r4
 8030c5e:	fa42 f204 	asr.w	r2, r2, r4
 8030c62:	f306 0607 	ssat	r6, #8, r6
 8030c66:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8030c6a:	9c17      	ldr	r4, [sp, #92]	@ 0x5c
 8030c6c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8030c70:	7026      	strb	r6, [r4, #0]
 8030c72:	44a0      	add	r8, r4
 8030c74:	f301 0107 	ssat	r1, #8, r1
 8030c78:	f888 1000 	strb.w	r1, [r8]
 8030c7c:	f303 0307 	ssat	r3, #8, r3
 8030c80:	f804 3009 	strb.w	r3, [r4, r9]
 8030c84:	f302 0207 	ssat	r2, #8, r2
 8030c88:	f808 2009 	strb.w	r2, [r8, r9]
 8030c8c:	eb04 0249 	add.w	r2, r4, r9, lsl #1
 8030c90:	9217      	str	r2, [sp, #92]	@ 0x5c
 8030c92:	f8cd a04c 	str.w	sl, [sp, #76]	@ 0x4c
 8030c96:	9c02      	ldr	r4, [sp, #8]
 8030c98:	9715      	str	r7, [sp, #84]	@ 0x54
 8030c9a:	45a2      	cmp	sl, r4
 8030c9c:	f47f af67 	bne.w	8030b6e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3e>
 8030ca0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8030ca2:	f013 0301 	ands.w	r3, r3, #1
 8030ca6:	d054      	beq.n	8030d52 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x222>
 8030ca8:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 8030cac:	9b03      	ldr	r3, [sp, #12]
 8030cae:	f8dd c000 	ldr.w	ip, [sp]
 8030cb2:	6819      	ldr	r1, [r3, #0]
 8030cb4:	ea5f 079e 	movs.w	r7, lr, lsr #2
 8030cb8:	eb0c 044e 	add.w	r4, ip, lr, lsl #1
 8030cbc:	460e      	mov	r6, r1
 8030cbe:	d015      	beq.n	8030cec <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1bc>
 8030cc0:	f85c 501e 	ldr.w	r5, [ip, lr, lsl #1]
 8030cc4:	f85c 8b04 	ldr.w	r8, [ip], #4
 8030cc8:	f850 ab04 	ldr.w	sl, [r0], #4
 8030ccc:	f850 3b04 	ldr.w	r3, [r0], #4
 8030cd0:	fb2a 6608 	smlad	r6, sl, r8, r6
 8030cd4:	fb2a 1105 	smlad	r1, sl, r5, r1
 8030cd8:	f85c a01e 	ldr.w	sl, [ip, lr, lsl #1]
 8030cdc:	f85c 8b04 	ldr.w	r8, [ip], #4
 8030ce0:	fb23 6608 	smlad	r6, r3, r8, r6
 8030ce4:	fb23 110a 	smlad	r1, r3, sl, r1
 8030ce8:	3f01      	subs	r7, #1
 8030cea:	d1e9      	bne.n	8030cc0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x190>
 8030cec:	f01e 0703 	ands.w	r7, lr, #3
 8030cf0:	d00b      	beq.n	8030d0a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1da>
 8030cf2:	f83c 301e 	ldrh.w	r3, [ip, lr, lsl #1]
 8030cf6:	f83c 9b02 	ldrh.w	r9, [ip], #2
 8030cfa:	f930 ab02 	ldrsh.w	sl, [r0], #2
 8030cfe:	fb19 660a 	smlabb	r6, r9, sl, r6
 8030d02:	3f01      	subs	r7, #1
 8030d04:	fb13 110a 	smlabb	r1, r3, sl, r1
 8030d08:	dcf3      	bgt.n	8030cf2 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1c2>
 8030d0a:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8030d0e:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 8030d10:	f9ba 4000 	ldrsh.w	r4, [sl]
 8030d14:	f8d7 c000 	ldr.w	ip, [r7]
 8030d18:	f8db 5000 	ldr.w	r5, [fp]
 8030d1c:	f1c4 0915 	rsb	r9, r4, #21
 8030d20:	ea99 0904 	eors.w	r9, r9, r4
 8030d24:	dd58      	ble.n	8030dd8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2a8>
 8030d26:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8030d2a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030d2e:	fb56 c605 	smmla	r6, r6, r5, ip
 8030d32:	fb51 c105 	smmla	r1, r1, r5, ip
 8030d36:	fa46 f604 	asr.w	r6, r6, r4
 8030d3a:	fa41 f104 	asr.w	r1, r1, r4
 8030d3e:	f306 0607 	ssat	r6, #8, r6
 8030d42:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8030d44:	9c04      	ldr	r4, [sp, #16]
 8030d46:	7016      	strb	r6, [r2, #0]
 8030d48:	f301 0107 	ssat	r1, #8, r1
 8030d4c:	5511      	strb	r1, [r2, r4]
 8030d4e:	9b01      	ldr	r3, [sp, #4]
 8030d50:	441a      	add	r2, r3
 8030d52:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8030d54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8030d56:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8030d58:	b133      	cbz	r3, 8030d68 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x238>
 8030d5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8030d5c:	f104 0002 	add.w	r0, r4, #2
 8030d60:	fb03 0011 	mls	r0, r3, r1, r0
 8030d64:	4410      	add	r0, r2
 8030d66:	e006      	b.n	8030d76 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x246>
 8030d68:	eba2 0001 	sub.w	r0, r2, r1
 8030d6c:	9a05      	ldr	r2, [sp, #20]
 8030d6e:	f104 0402 	add.w	r4, r4, #2
 8030d72:	fb02 0004 	mla	r0, r2, r4, r0
 8030d76:	b006      	add	sp, #24
 8030d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8030d7c:	2c00      	cmp	r4, #0
 8030d7e:	dd42      	ble.n	8030e06 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2d6>
 8030d80:	f04f 0901 	mov.w	r9, #1
 8030d84:	fa09 f904 	lsl.w	r9, r9, r4
 8030d88:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8030d8c:	fb53 9305 	smmla	r3, r3, r5, r9
 8030d90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8030d94:	fa43 f304 	asr.w	r3, r3, r4
 8030d98:	4463      	add	r3, ip
 8030d9a:	fb52 9205 	smmla	r2, r2, r5, r9
 8030d9e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8030da2:	fa42 f204 	asr.w	r2, r2, r4
 8030da6:	4462      	add	r2, ip
 8030da8:	e75b      	b.n	8030c62 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 8030daa:	2c00      	cmp	r4, #0
 8030dac:	dd3c      	ble.n	8030e28 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2f8>
 8030dae:	f04f 0901 	mov.w	r9, #1
 8030db2:	fa09 f904 	lsl.w	r9, r9, r4
 8030db6:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8030dba:	fb56 9605 	smmla	r6, r6, r5, r9
 8030dbe:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8030dc2:	fa46 f604 	asr.w	r6, r6, r4
 8030dc6:	4466      	add	r6, ip
 8030dc8:	fb51 9105 	smmla	r1, r1, r5, r9
 8030dcc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030dd0:	fa41 f104 	asr.w	r1, r1, r4
 8030dd4:	4461      	add	r1, ip
 8030dd6:	e72c      	b.n	8030c32 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 8030dd8:	2c00      	cmp	r4, #0
 8030dda:	dd36      	ble.n	8030e4a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x31a>
 8030ddc:	f04f 0901 	mov.w	r9, #1
 8030de0:	fa09 f904 	lsl.w	r9, r9, r4
 8030de4:	ea4f 09a9 	mov.w	r9, r9, asr #2
 8030de8:	fb56 9605 	smmla	r6, r6, r5, r9
 8030dec:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8030df0:	fa46 f604 	asr.w	r6, r6, r4
 8030df4:	4466      	add	r6, ip
 8030df6:	fb51 9105 	smmla	r1, r1, r5, r9
 8030dfa:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8030dfe:	fa41 f104 	asr.w	r1, r1, r4
 8030e02:	4461      	add	r1, ip
 8030e04:	e79b      	b.n	8030d3e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>
 8030e06:	f1c4 0901 	rsb	r9, r4, #1
 8030e0a:	fa03 f309 	lsl.w	r3, r3, r9
 8030e0e:	f303 031f 	ssat	r3, #32, r3
 8030e12:	fb53 f315 	smmulr	r3, r3, r5
 8030e16:	fa02 f209 	lsl.w	r2, r2, r9
 8030e1a:	f302 021f 	ssat	r2, #32, r2
 8030e1e:	fb52 f215 	smmulr	r2, r2, r5
 8030e22:	4463      	add	r3, ip
 8030e24:	4462      	add	r2, ip
 8030e26:	e71c      	b.n	8030c62 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x132>
 8030e28:	f1c4 0901 	rsb	r9, r4, #1
 8030e2c:	fa06 f609 	lsl.w	r6, r6, r9
 8030e30:	f306 061f 	ssat	r6, #32, r6
 8030e34:	fb56 f615 	smmulr	r6, r6, r5
 8030e38:	fa01 f109 	lsl.w	r1, r1, r9
 8030e3c:	f301 011f 	ssat	r1, #32, r1
 8030e40:	fb51 f115 	smmulr	r1, r1, r5
 8030e44:	4466      	add	r6, ip
 8030e46:	4461      	add	r1, ip
 8030e48:	e6f3      	b.n	8030c32 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x102>
 8030e4a:	f1c4 0901 	rsb	r9, r4, #1
 8030e4e:	fa06 f609 	lsl.w	r6, r6, r9
 8030e52:	f306 061f 	ssat	r6, #32, r6
 8030e56:	fb56 f615 	smmulr	r6, r6, r5
 8030e5a:	fa01 f109 	lsl.w	r1, r1, r9
 8030e5e:	f301 011f 	ssat	r1, #32, r1
 8030e62:	fb51 f115 	smmulr	r1, r1, r5
 8030e66:	4466      	add	r6, ip
 8030e68:	4461      	add	r1, ip
 8030e6a:	e768      	b.n	8030d3e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x20e>

08030e6c <ai_mul_buffer_INT8>:
 8030e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8030e70:	ed2d 8b04 	vpush	{d8-d9}
 8030e74:	b091      	sub	sp, #68	@ 0x44
 8030e76:	468b      	mov	fp, r1
 8030e78:	9307      	str	r3, [sp, #28]
 8030e7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8030e7c:	9c1e      	ldr	r4, [sp, #120]	@ 0x78
 8030e7e:	edd3 8a00 	vldr	s17, [r3]
 8030e82:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8030e84:	ed94 8a00 	vldr	s16, [r4]
 8030e88:	ed93 9a00 	vldr	s18, [r3]
 8030e8c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8030e8e:	9006      	str	r0, [sp, #24]
 8030e90:	f993 3000 	ldrsb.w	r3, [r3]
 8030e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8030e96:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8030e98:	9c24      	ldr	r4, [sp, #144]	@ 0x90
 8030e9a:	f993 3000 	ldrsb.w	r3, [r3]
 8030e9e:	9308      	str	r3, [sp, #32]
 8030ea0:	ee28 0a28 	vmul.f32	s0, s16, s17
 8030ea4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8030ea6:	920a      	str	r2, [sp, #40]	@ 0x28
 8030ea8:	f993 5000 	ldrsb.w	r5, [r3]
 8030eac:	ee80 0a09 	vdiv.f32	s0, s0, s18
 8030eb0:	2300      	movs	r3, #0
 8030eb2:	f10d 003e 	add.w	r0, sp, #62	@ 0x3e
 8030eb6:	f8ad 303e 	strh.w	r3, [sp, #62]	@ 0x3e
 8030eba:	f7f1 f9c1 	bl	8022240 <align_factor>
 8030ebe:	f9bd e03e 	ldrsh.w	lr, [sp, #62]	@ 0x3e
 8030ec2:	f10e 3aff 	add.w	sl, lr, #4294967295
 8030ec6:	fa1f f38a 	uxth.w	r3, sl
 8030eca:	2b14      	cmp	r3, #20
 8030ecc:	f200 80a6 	bhi.w	803101c <ai_mul_buffer_INT8+0x1b0>
 8030ed0:	2301      	movs	r3, #1
 8030ed2:	fa03 f30e 	lsl.w	r3, r3, lr
 8030ed6:	fa05 f10e 	lsl.w	r1, r5, lr
 8030eda:	eb01 0153 	add.w	r1, r1, r3, lsr #1
 8030ede:	2c00      	cmp	r4, #0
 8030ee0:	f000 80a0 	beq.w	8031024 <ai_mul_buffer_INT8+0x1b8>
 8030ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8030ee6:	b29d      	uxth	r5, r3
 8030ee8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8030eec:	9b08      	ldr	r3, [sp, #32]
 8030eee:	b29e      	uxth	r6, r3
 8030ef0:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8030ef4:	9b07      	ldr	r3, [sp, #28]
 8030ef6:	2c01      	cmp	r4, #1
 8030ef8:	ea4f 0393 	mov.w	r3, r3, lsr #2
 8030efc:	f000 80a8 	beq.w	8031050 <ai_mul_buffer_INT8+0x1e4>
 8030f00:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8030f02:	f992 2000 	ldrsb.w	r2, [r2]
 8030f06:	b294      	uxth	r4, r2
 8030f08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8030f0c:	fa2f f484 	sxtb16	r4, r4
 8030f10:	fad4 f406 	ssub16	r4, r4, r6
 8030f14:	2b00      	cmp	r3, #0
 8030f16:	f000 82b6 	beq.w	8031486 <ai_mul_buffer_INT8+0x61a>
 8030f1a:	f1ae 0202 	sub.w	r2, lr, #2
 8030f1e:	2601      	movs	r6, #1
 8030f20:	4096      	lsls	r6, r2
 8030f22:	9a06      	ldr	r2, [sp, #24]
 8030f24:	f102 0c04 	add.w	ip, r2, #4
 8030f28:	009a      	lsls	r2, r3, #2
 8030f2a:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
 8030f2e:	1427      	asrs	r7, r4, #16
 8030f30:	9305      	str	r3, [sp, #20]
 8030f32:	f1ce 0301 	rsb	r3, lr, #1
 8030f36:	b224      	sxth	r4, r4
 8030f38:	930c      	str	r3, [sp, #48]	@ 0x30
 8030f3a:	46b9      	mov	r9, r7
 8030f3c:	46b0      	mov	r8, r6
 8030f3e:	920d      	str	r2, [sp, #52]	@ 0x34
 8030f40:	e02d      	b.n	8030f9e <ai_mul_buffer_INT8+0x132>
 8030f42:	fb52 8200 	smmla	r2, r2, r0, r8
 8030f46:	fa42 f20a 	asr.w	r2, r2, sl
 8030f4a:	440a      	add	r2, r1
 8030f4c:	fb57 8700 	smmla	r7, r7, r0, r8
 8030f50:	fb53 8300 	smmla	r3, r3, r0, r8
 8030f54:	fb56 8600 	smmla	r6, r6, r0, r8
 8030f58:	f302 0207 	ssat	r2, #8, r2
 8030f5c:	fa43 f30a 	asr.w	r3, r3, sl
 8030f60:	b252      	sxtb	r2, r2
 8030f62:	440b      	add	r3, r1
 8030f64:	f303 0307 	ssat	r3, #8, r3
 8030f68:	fa47 f70a 	asr.w	r7, r7, sl
 8030f6c:	b25b      	sxtb	r3, r3
 8030f6e:	440f      	add	r7, r1
 8030f70:	f307 0707 	ssat	r7, #8, r7
 8030f74:	fa46 f60a 	asr.w	r6, r6, sl
 8030f78:	b27f      	sxtb	r7, r7
 8030f7a:	440e      	add	r6, r1
 8030f7c:	f306 0607 	ssat	r6, #8, r6
 8030f80:	b276      	sxtb	r6, r6
 8030f82:	f80c 3c03 	strb.w	r3, [ip, #-3]
 8030f86:	9b05      	ldr	r3, [sp, #20]
 8030f88:	f80c 2c04 	strb.w	r2, [ip, #-4]
 8030f8c:	459b      	cmp	fp, r3
 8030f8e:	f80c 7c02 	strb.w	r7, [ip, #-2]
 8030f92:	f80c 6c01 	strb.w	r6, [ip, #-1]
 8030f96:	f10c 0c04 	add.w	ip, ip, #4
 8030f9a:	f000 8117 	beq.w	80311cc <ai_mul_buffer_INT8+0x360>
 8030f9e:	f85b 3b04 	ldr.w	r3, [fp], #4
 8030fa2:	fa2f f283 	sxtb16	r2, r3
 8030fa6:	ea4f 2333 	mov.w	r3, r3, ror #8
 8030faa:	fa2f f383 	sxtb16	r3, r3
 8030fae:	fad3 f305 	ssub16	r3, r3, r5
 8030fb2:	fad2 f205 	ssub16	r2, r2, r5
 8030fb6:	141e      	asrs	r6, r3, #16
 8030fb8:	1417      	asrs	r7, r2, #16
 8030fba:	fb09 f606 	mul.w	r6, r9, r6
 8030fbe:	f1be 0f15 	cmp.w	lr, #21
 8030fc2:	fb12 f204 	smulbb	r2, r2, r4
 8030fc6:	fb09 f707 	mul.w	r7, r9, r7
 8030fca:	fb13 f304 	smulbb	r3, r3, r4
 8030fce:	9604      	str	r6, [sp, #16]
 8030fd0:	dcb7      	bgt.n	8030f42 <ai_mul_buffer_INT8+0xd6>
 8030fd2:	f1be 0f00 	cmp.w	lr, #0
 8030fd6:	f340 80d0 	ble.w	803117a <ai_mul_buffer_INT8+0x30e>
 8030fda:	0052      	lsls	r2, r2, #1
 8030fdc:	007f      	lsls	r7, r7, #1
 8030fde:	fb52 1200 	smmla	r2, r2, r0, r1
 8030fe2:	005b      	lsls	r3, r3, #1
 8030fe4:	0076      	lsls	r6, r6, #1
 8030fe6:	fa42 f20e 	asr.w	r2, r2, lr
 8030fea:	fb57 1700 	smmla	r7, r7, r0, r1
 8030fee:	fb53 1300 	smmla	r3, r3, r0, r1
 8030ff2:	fb56 1600 	smmla	r6, r6, r0, r1
 8030ff6:	f302 0207 	ssat	r2, #8, r2
 8030ffa:	b252      	sxtb	r2, r2
 8030ffc:	fa43 f30e 	asr.w	r3, r3, lr
 8031000:	f303 0307 	ssat	r3, #8, r3
 8031004:	b25b      	sxtb	r3, r3
 8031006:	fa47 f70e 	asr.w	r7, r7, lr
 803100a:	f307 0707 	ssat	r7, #8, r7
 803100e:	b27f      	sxtb	r7, r7
 8031010:	fa46 f60e 	asr.w	r6, r6, lr
 8031014:	f306 0607 	ssat	r6, #8, r6
 8031018:	b276      	sxtb	r6, r6
 803101a:	e7b2      	b.n	8030f82 <ai_mul_buffer_INT8+0x116>
 803101c:	4629      	mov	r1, r5
 803101e:	2c00      	cmp	r4, #0
 8031020:	f47f af60 	bne.w	8030ee4 <ai_mul_buffer_INT8+0x78>
 8031024:	9b08      	ldr	r3, [sp, #32]
 8031026:	9301      	str	r3, [sp, #4]
 8031028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 803102a:	9300      	str	r3, [sp, #0]
 803102c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 803102e:	9b07      	ldr	r3, [sp, #28]
 8031030:	9806      	ldr	r0, [sp, #24]
 8031032:	9502      	str	r5, [sp, #8]
 8031034:	eeb0 1a49 	vmov.f32	s2, s18
 8031038:	eef0 0a68 	vmov.f32	s1, s17
 803103c:	eeb0 0a48 	vmov.f32	s0, s16
 8031040:	4659      	mov	r1, fp
 8031042:	f000 fbe7 	bl	8031814 <ai_math_elementwise_mul_int8>
 8031046:	b011      	add	sp, #68	@ 0x44
 8031048:	ecbd 8b04 	vpop	{d8-d9}
 803104c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8031050:	f99b 7000 	ldrsb.w	r7, [fp]
 8031054:	b2ba      	uxth	r2, r7
 8031056:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 803105a:	fa2f f282 	sxtb16	r2, r2
 803105e:	fad2 f205 	ssub16	r2, r2, r5
 8031062:	2b00      	cmp	r3, #0
 8031064:	f000 824a 	beq.w	80314fc <ai_mul_buffer_INT8+0x690>
 8031068:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 803106a:	f1ae 0502 	sub.w	r5, lr, #2
 803106e:	40ac      	lsls	r4, r5
 8031070:	fa0f f982 	sxth.w	r9, r2
 8031074:	1415      	asrs	r5, r2, #16
 8031076:	9a06      	ldr	r2, [sp, #24]
 8031078:	eb07 0883 	add.w	r8, r7, r3, lsl #2
 803107c:	46ac      	mov	ip, r5
 803107e:	009d      	lsls	r5, r3, #2
 8031080:	f1ce 0301 	rsb	r3, lr, #1
 8031084:	e9cd 5b0c 	strd	r5, fp, [sp, #48]	@ 0x30
 8031088:	f8cd 8014 	str.w	r8, [sp, #20]
 803108c:	3204      	adds	r2, #4
 803108e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8031090:	46a0      	mov	r8, r4
 8031092:	46e3      	mov	fp, ip
 8031094:	463d      	mov	r5, r7
 8031096:	e02e      	b.n	80310f6 <ai_mul_buffer_INT8+0x28a>
 8031098:	fb54 8400 	smmla	r4, r4, r0, r8
 803109c:	fa44 f40a 	asr.w	r4, r4, sl
 80310a0:	440c      	add	r4, r1
 80310a2:	fb5c 8c00 	smmla	ip, ip, r0, r8
 80310a6:	fb53 8300 	smmla	r3, r3, r0, r8
 80310aa:	fb57 8700 	smmla	r7, r7, r0, r8
 80310ae:	f304 0407 	ssat	r4, #8, r4
 80310b2:	fa43 f30a 	asr.w	r3, r3, sl
 80310b6:	b264      	sxtb	r4, r4
 80310b8:	440b      	add	r3, r1
 80310ba:	f303 0307 	ssat	r3, #8, r3
 80310be:	fa4c fc0a 	asr.w	ip, ip, sl
 80310c2:	b25b      	sxtb	r3, r3
 80310c4:	448c      	add	ip, r1
 80310c6:	f30c 0c07 	ssat	ip, #8, ip
 80310ca:	fa47 f70a 	asr.w	r7, r7, sl
 80310ce:	fa4f fc8c 	sxtb.w	ip, ip
 80310d2:	440f      	add	r7, r1
 80310d4:	f307 0707 	ssat	r7, #8, r7
 80310d8:	b27f      	sxtb	r7, r7
 80310da:	f802 3c03 	strb.w	r3, [r2, #-3]
 80310de:	9b05      	ldr	r3, [sp, #20]
 80310e0:	f802 4c04 	strb.w	r4, [r2, #-4]
 80310e4:	429d      	cmp	r5, r3
 80310e6:	f802 cc02 	strb.w	ip, [r2, #-2]
 80310ea:	f802 7c01 	strb.w	r7, [r2, #-1]
 80310ee:	f102 0204 	add.w	r2, r2, #4
 80310f2:	f000 80dd 	beq.w	80312b0 <ai_mul_buffer_INT8+0x444>
 80310f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80310fa:	fa2f f483 	sxtb16	r4, r3
 80310fe:	ea4f 2333 	mov.w	r3, r3, ror #8
 8031102:	fa2f f383 	sxtb16	r3, r3
 8031106:	fad3 f306 	ssub16	r3, r3, r6
 803110a:	fad4 f406 	ssub16	r4, r4, r6
 803110e:	141f      	asrs	r7, r3, #16
 8031110:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8031114:	fb0b f707 	mul.w	r7, fp, r7
 8031118:	f1be 0f15 	cmp.w	lr, #21
 803111c:	fb14 f409 	smulbb	r4, r4, r9
 8031120:	fb0b fc0c 	mul.w	ip, fp, ip
 8031124:	fb13 f309 	smulbb	r3, r3, r9
 8031128:	9704      	str	r7, [sp, #16]
 803112a:	dcb5      	bgt.n	8031098 <ai_mul_buffer_INT8+0x22c>
 803112c:	f1be 0f00 	cmp.w	lr, #0
 8031130:	f340 8093 	ble.w	803125a <ai_mul_buffer_INT8+0x3ee>
 8031134:	0064      	lsls	r4, r4, #1
 8031136:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 803113a:	fb54 1400 	smmla	r4, r4, r0, r1
 803113e:	005b      	lsls	r3, r3, #1
 8031140:	007f      	lsls	r7, r7, #1
 8031142:	fa44 f40e 	asr.w	r4, r4, lr
 8031146:	fb5c 1c00 	smmla	ip, ip, r0, r1
 803114a:	fb53 1300 	smmla	r3, r3, r0, r1
 803114e:	fb57 1700 	smmla	r7, r7, r0, r1
 8031152:	f304 0407 	ssat	r4, #8, r4
 8031156:	b264      	sxtb	r4, r4
 8031158:	fa43 f30e 	asr.w	r3, r3, lr
 803115c:	f303 0307 	ssat	r3, #8, r3
 8031160:	b25b      	sxtb	r3, r3
 8031162:	fa4c fc0e 	asr.w	ip, ip, lr
 8031166:	f30c 0c07 	ssat	ip, #8, ip
 803116a:	fa4f fc8c 	sxtb.w	ip, ip
 803116e:	fa47 f70e 	asr.w	r7, r7, lr
 8031172:	f307 0707 	ssat	r7, #8, r7
 8031176:	b27f      	sxtb	r7, r7
 8031178:	e7af      	b.n	80310da <ai_mul_buffer_INT8+0x26e>
 803117a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 803117c:	40b2      	lsls	r2, r6
 803117e:	f302 021f 	ssat	r2, #32, r2
 8031182:	fb52 f210 	smmulr	r2, r2, r0
 8031186:	40b7      	lsls	r7, r6
 8031188:	f307 071f 	ssat	r7, #32, r7
 803118c:	fb57 f710 	smmulr	r7, r7, r0
 8031190:	40b3      	lsls	r3, r6
 8031192:	f303 031f 	ssat	r3, #32, r3
 8031196:	fb53 f310 	smmulr	r3, r3, r0
 803119a:	930b      	str	r3, [sp, #44]	@ 0x2c
 803119c:	9b04      	ldr	r3, [sp, #16]
 803119e:	40b3      	lsls	r3, r6
 80311a0:	f303 061f 	ssat	r6, #32, r3
 80311a4:	fb56 f610 	smmulr	r6, r6, r0
 80311a8:	440a      	add	r2, r1
 80311aa:	f302 0207 	ssat	r2, #8, r2
 80311ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80311b0:	b252      	sxtb	r2, r2
 80311b2:	440b      	add	r3, r1
 80311b4:	f303 0307 	ssat	r3, #8, r3
 80311b8:	b25b      	sxtb	r3, r3
 80311ba:	440f      	add	r7, r1
 80311bc:	f307 0707 	ssat	r7, #8, r7
 80311c0:	b27f      	sxtb	r7, r7
 80311c2:	440e      	add	r6, r1
 80311c4:	f306 0607 	ssat	r6, #8, r6
 80311c8:	b276      	sxtb	r6, r6
 80311ca:	e6da      	b.n	8030f82 <ai_mul_buffer_INT8+0x116>
 80311cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80311ce:	9b06      	ldr	r3, [sp, #24]
 80311d0:	4413      	add	r3, r2
 80311d2:	9306      	str	r3, [sp, #24]
 80311d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80311d6:	f993 2000 	ldrsb.w	r2, [r3]
 80311da:	9b08      	ldr	r3, [sp, #32]
 80311dc:	1ad2      	subs	r2, r2, r3
 80311de:	9b07      	ldr	r3, [sp, #28]
 80311e0:	f013 0403 	ands.w	r4, r3, #3
 80311e4:	f43f af2f 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 80311e8:	f1be 0f15 	cmp.w	lr, #21
 80311ec:	f300 80a7 	bgt.w	803133e <ai_mul_buffer_INT8+0x4d2>
 80311f0:	f1be 0f00 	cmp.w	lr, #0
 80311f4:	f340 810e 	ble.w	8031414 <ai_mul_buffer_INT8+0x5a8>
 80311f8:	9d05      	ldr	r5, [sp, #20]
 80311fa:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80311fc:	f995 3000 	ldrsb.w	r3, [r5]
 8031200:	1b9b      	subs	r3, r3, r6
 8031202:	fb02 f303 	mul.w	r3, r2, r3
 8031206:	005b      	lsls	r3, r3, #1
 8031208:	fb53 1300 	smmla	r3, r3, r0, r1
 803120c:	fa43 f30e 	asr.w	r3, r3, lr
 8031210:	f303 0307 	ssat	r3, #8, r3
 8031214:	9f06      	ldr	r7, [sp, #24]
 8031216:	2c01      	cmp	r4, #1
 8031218:	703b      	strb	r3, [r7, #0]
 803121a:	f43f af14 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 803121e:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8031222:	1b9b      	subs	r3, r3, r6
 8031224:	fb02 f303 	mul.w	r3, r2, r3
 8031228:	005b      	lsls	r3, r3, #1
 803122a:	fb53 1300 	smmla	r3, r3, r0, r1
 803122e:	fa43 f30e 	asr.w	r3, r3, lr
 8031232:	f303 0307 	ssat	r3, #8, r3
 8031236:	2c02      	cmp	r4, #2
 8031238:	707b      	strb	r3, [r7, #1]
 803123a:	f43f af04 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 803123e:	f995 3002 	ldrsb.w	r3, [r5, #2]
 8031242:	1b9b      	subs	r3, r3, r6
 8031244:	fb02 f303 	mul.w	r3, r2, r3
 8031248:	005b      	lsls	r3, r3, #1
 803124a:	fb53 1300 	smmla	r3, r3, r0, r1
 803124e:	fa43 f30e 	asr.w	r3, r3, lr
 8031252:	f303 0307 	ssat	r3, #8, r3
 8031256:	70bb      	strb	r3, [r7, #2]
 8031258:	e6f5      	b.n	8031046 <ai_mul_buffer_INT8+0x1da>
 803125a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 803125c:	40bc      	lsls	r4, r7
 803125e:	f304 041f 	ssat	r4, #32, r4
 8031262:	fb54 f410 	smmulr	r4, r4, r0
 8031266:	fa0c fc07 	lsl.w	ip, ip, r7
 803126a:	f30c 0c1f 	ssat	ip, #32, ip
 803126e:	fb5c fc10 	smmulr	ip, ip, r0
 8031272:	40bb      	lsls	r3, r7
 8031274:	f303 031f 	ssat	r3, #32, r3
 8031278:	fb53 f310 	smmulr	r3, r3, r0
 803127c:	930a      	str	r3, [sp, #40]	@ 0x28
 803127e:	9b04      	ldr	r3, [sp, #16]
 8031280:	40bb      	lsls	r3, r7
 8031282:	f303 071f 	ssat	r7, #32, r3
 8031286:	fb57 f710 	smmulr	r7, r7, r0
 803128a:	440c      	add	r4, r1
 803128c:	f304 0407 	ssat	r4, #8, r4
 8031290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8031292:	b264      	sxtb	r4, r4
 8031294:	440b      	add	r3, r1
 8031296:	f303 0307 	ssat	r3, #8, r3
 803129a:	b25b      	sxtb	r3, r3
 803129c:	448c      	add	ip, r1
 803129e:	f30c 0c07 	ssat	ip, #8, ip
 80312a2:	fa4f fc8c 	sxtb.w	ip, ip
 80312a6:	440f      	add	r7, r1
 80312a8:	f307 0707 	ssat	r7, #8, r7
 80312ac:	b27f      	sxtb	r7, r7
 80312ae:	e714      	b.n	80310da <ai_mul_buffer_INT8+0x26e>
 80312b0:	e9dd 5b0c 	ldrd	r5, fp, [sp, #48]	@ 0x30
 80312b4:	4698      	mov	r8, r3
 80312b6:	9b06      	ldr	r3, [sp, #24]
 80312b8:	f99b 7000 	ldrsb.w	r7, [fp]
 80312bc:	442b      	add	r3, r5
 80312be:	9306      	str	r3, [sp, #24]
 80312c0:	9b07      	ldr	r3, [sp, #28]
 80312c2:	f013 0203 	ands.w	r2, r3, #3
 80312c6:	f43f aebe 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 80312ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80312cc:	f1be 0f15 	cmp.w	lr, #21
 80312d0:	eba7 0703 	sub.w	r7, r7, r3
 80312d4:	dc69      	bgt.n	80313aa <ai_mul_buffer_INT8+0x53e>
 80312d6:	f1be 0f00 	cmp.w	lr, #0
 80312da:	f340 80d7 	ble.w	803148c <ai_mul_buffer_INT8+0x620>
 80312de:	f998 3000 	ldrsb.w	r3, [r8]
 80312e2:	9c08      	ldr	r4, [sp, #32]
 80312e4:	1b1b      	subs	r3, r3, r4
 80312e6:	fb07 f303 	mul.w	r3, r7, r3
 80312ea:	005b      	lsls	r3, r3, #1
 80312ec:	fb53 1300 	smmla	r3, r3, r0, r1
 80312f0:	fa43 f30e 	asr.w	r3, r3, lr
 80312f4:	f303 0307 	ssat	r3, #8, r3
 80312f8:	9d06      	ldr	r5, [sp, #24]
 80312fa:	2a01      	cmp	r2, #1
 80312fc:	702b      	strb	r3, [r5, #0]
 80312fe:	f43f aea2 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 8031302:	f998 3001 	ldrsb.w	r3, [r8, #1]
 8031306:	1b1b      	subs	r3, r3, r4
 8031308:	fb07 f303 	mul.w	r3, r7, r3
 803130c:	005b      	lsls	r3, r3, #1
 803130e:	fb53 1300 	smmla	r3, r3, r0, r1
 8031312:	fa43 f30e 	asr.w	r3, r3, lr
 8031316:	f303 0307 	ssat	r3, #8, r3
 803131a:	2a02      	cmp	r2, #2
 803131c:	706b      	strb	r3, [r5, #1]
 803131e:	f43f ae92 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 8031322:	f998 3002 	ldrsb.w	r3, [r8, #2]
 8031326:	1b1b      	subs	r3, r3, r4
 8031328:	fb07 f303 	mul.w	r3, r7, r3
 803132c:	005b      	lsls	r3, r3, #1
 803132e:	fb53 1300 	smmla	r3, r3, r0, r1
 8031332:	fa43 f30e 	asr.w	r3, r3, lr
 8031336:	f303 0307 	ssat	r3, #8, r3
 803133a:	70ab      	strb	r3, [r5, #2]
 803133c:	e683      	b.n	8031046 <ai_mul_buffer_INT8+0x1da>
 803133e:	9e05      	ldr	r6, [sp, #20]
 8031340:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8031342:	f996 3000 	ldrsb.w	r3, [r6]
 8031346:	f1ae 0e02 	sub.w	lr, lr, #2
 803134a:	1bdb      	subs	r3, r3, r7
 803134c:	2501      	movs	r5, #1
 803134e:	fb02 f303 	mul.w	r3, r2, r3
 8031352:	fa05 fc0e 	lsl.w	ip, r5, lr
 8031356:	fb53 c300 	smmla	r3, r3, r0, ip
 803135a:	fa43 f30a 	asr.w	r3, r3, sl
 803135e:	440b      	add	r3, r1
 8031360:	f303 0307 	ssat	r3, #8, r3
 8031364:	9d06      	ldr	r5, [sp, #24]
 8031366:	2c01      	cmp	r4, #1
 8031368:	702b      	strb	r3, [r5, #0]
 803136a:	f43f ae6c 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 803136e:	f996 3001 	ldrsb.w	r3, [r6, #1]
 8031372:	1bdb      	subs	r3, r3, r7
 8031374:	fb02 f303 	mul.w	r3, r2, r3
 8031378:	fb53 c300 	smmla	r3, r3, r0, ip
 803137c:	fa43 f30a 	asr.w	r3, r3, sl
 8031380:	440b      	add	r3, r1
 8031382:	f303 0307 	ssat	r3, #8, r3
 8031386:	2c02      	cmp	r4, #2
 8031388:	706b      	strb	r3, [r5, #1]
 803138a:	f43f ae5c 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 803138e:	f996 3002 	ldrsb.w	r3, [r6, #2]
 8031392:	1bdb      	subs	r3, r3, r7
 8031394:	fb02 f303 	mul.w	r3, r2, r3
 8031398:	fb53 c300 	smmla	r3, r3, r0, ip
 803139c:	fa43 f30a 	asr.w	r3, r3, sl
 80313a0:	440b      	add	r3, r1
 80313a2:	f303 0307 	ssat	r3, #8, r3
 80313a6:	70ab      	strb	r3, [r5, #2]
 80313a8:	e64d      	b.n	8031046 <ai_mul_buffer_INT8+0x1da>
 80313aa:	f998 3000 	ldrsb.w	r3, [r8]
 80313ae:	9d08      	ldr	r5, [sp, #32]
 80313b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80313b4:	1b5b      	subs	r3, r3, r5
 80313b6:	2401      	movs	r4, #1
 80313b8:	fb07 f303 	mul.w	r3, r7, r3
 80313bc:	fa04 f40e 	lsl.w	r4, r4, lr
 80313c0:	fb53 4300 	smmla	r3, r3, r0, r4
 80313c4:	fa43 f30a 	asr.w	r3, r3, sl
 80313c8:	440b      	add	r3, r1
 80313ca:	f303 0307 	ssat	r3, #8, r3
 80313ce:	9e06      	ldr	r6, [sp, #24]
 80313d0:	2a01      	cmp	r2, #1
 80313d2:	7033      	strb	r3, [r6, #0]
 80313d4:	f43f ae37 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 80313d8:	f998 3001 	ldrsb.w	r3, [r8, #1]
 80313dc:	1b5b      	subs	r3, r3, r5
 80313de:	fb07 f303 	mul.w	r3, r7, r3
 80313e2:	fb53 4300 	smmla	r3, r3, r0, r4
 80313e6:	fa43 f30a 	asr.w	r3, r3, sl
 80313ea:	440b      	add	r3, r1
 80313ec:	f303 0307 	ssat	r3, #8, r3
 80313f0:	2a02      	cmp	r2, #2
 80313f2:	7073      	strb	r3, [r6, #1]
 80313f4:	f43f ae27 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 80313f8:	f998 3002 	ldrsb.w	r3, [r8, #2]
 80313fc:	1b5b      	subs	r3, r3, r5
 80313fe:	fb07 f303 	mul.w	r3, r7, r3
 8031402:	fb53 4300 	smmla	r3, r3, r0, r4
 8031406:	fa43 f30a 	asr.w	r3, r3, sl
 803140a:	440b      	add	r3, r1
 803140c:	f303 0307 	ssat	r3, #8, r3
 8031410:	70b3      	strb	r3, [r6, #2]
 8031412:	e618      	b.n	8031046 <ai_mul_buffer_INT8+0x1da>
 8031414:	9d05      	ldr	r5, [sp, #20]
 8031416:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8031418:	f995 3000 	ldrsb.w	r3, [r5]
 803141c:	1b9b      	subs	r3, r3, r6
 803141e:	f1ce 0e01 	rsb	lr, lr, #1
 8031422:	fb02 f303 	mul.w	r3, r2, r3
 8031426:	fa03 f30e 	lsl.w	r3, r3, lr
 803142a:	f303 031f 	ssat	r3, #32, r3
 803142e:	fb53 f310 	smmulr	r3, r3, r0
 8031432:	440b      	add	r3, r1
 8031434:	f303 0307 	ssat	r3, #8, r3
 8031438:	9f06      	ldr	r7, [sp, #24]
 803143a:	2c01      	cmp	r4, #1
 803143c:	703b      	strb	r3, [r7, #0]
 803143e:	f43f ae02 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 8031442:	f995 3001 	ldrsb.w	r3, [r5, #1]
 8031446:	1b9b      	subs	r3, r3, r6
 8031448:	fb02 f303 	mul.w	r3, r2, r3
 803144c:	fa03 f30e 	lsl.w	r3, r3, lr
 8031450:	f303 031f 	ssat	r3, #32, r3
 8031454:	fb53 f310 	smmulr	r3, r3, r0
 8031458:	440b      	add	r3, r1
 803145a:	f303 0307 	ssat	r3, #8, r3
 803145e:	2c02      	cmp	r4, #2
 8031460:	707b      	strb	r3, [r7, #1]
 8031462:	f43f adf0 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 8031466:	f995 3002 	ldrsb.w	r3, [r5, #2]
 803146a:	1b9b      	subs	r3, r3, r6
 803146c:	fb02 f303 	mul.w	r3, r2, r3
 8031470:	fa03 f30e 	lsl.w	r3, r3, lr
 8031474:	f303 031f 	ssat	r3, #32, r3
 8031478:	fb53 f310 	smmulr	r3, r3, r0
 803147c:	440b      	add	r3, r1
 803147e:	f303 0307 	ssat	r3, #8, r3
 8031482:	70bb      	strb	r3, [r7, #2]
 8031484:	e5df      	b.n	8031046 <ai_mul_buffer_INT8+0x1da>
 8031486:	f8cd b014 	str.w	fp, [sp, #20]
 803148a:	e6a6      	b.n	80311da <ai_mul_buffer_INT8+0x36e>
 803148c:	f998 3000 	ldrsb.w	r3, [r8]
 8031490:	9c08      	ldr	r4, [sp, #32]
 8031492:	1b1b      	subs	r3, r3, r4
 8031494:	f1ce 0e01 	rsb	lr, lr, #1
 8031498:	fb07 f303 	mul.w	r3, r7, r3
 803149c:	fa03 f30e 	lsl.w	r3, r3, lr
 80314a0:	f303 031f 	ssat	r3, #32, r3
 80314a4:	fb53 f310 	smmulr	r3, r3, r0
 80314a8:	440b      	add	r3, r1
 80314aa:	f303 0307 	ssat	r3, #8, r3
 80314ae:	9d06      	ldr	r5, [sp, #24]
 80314b0:	2a01      	cmp	r2, #1
 80314b2:	702b      	strb	r3, [r5, #0]
 80314b4:	f43f adc7 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 80314b8:	f998 3001 	ldrsb.w	r3, [r8, #1]
 80314bc:	1b1b      	subs	r3, r3, r4
 80314be:	fb07 f303 	mul.w	r3, r7, r3
 80314c2:	fa03 f30e 	lsl.w	r3, r3, lr
 80314c6:	f303 031f 	ssat	r3, #32, r3
 80314ca:	fb53 f310 	smmulr	r3, r3, r0
 80314ce:	440b      	add	r3, r1
 80314d0:	f303 0307 	ssat	r3, #8, r3
 80314d4:	2a02      	cmp	r2, #2
 80314d6:	706b      	strb	r3, [r5, #1]
 80314d8:	f43f adb5 	beq.w	8031046 <ai_mul_buffer_INT8+0x1da>
 80314dc:	f998 3002 	ldrsb.w	r3, [r8, #2]
 80314e0:	1b1b      	subs	r3, r3, r4
 80314e2:	fb07 f303 	mul.w	r3, r7, r3
 80314e6:	fa03 f30e 	lsl.w	r3, r3, lr
 80314ea:	f303 031f 	ssat	r3, #32, r3
 80314ee:	fb53 f310 	smmulr	r3, r3, r0
 80314f2:	440b      	add	r3, r1
 80314f4:	f303 0307 	ssat	r3, #8, r3
 80314f8:	70ab      	strb	r3, [r5, #2]
 80314fa:	e5a4      	b.n	8031046 <ai_mul_buffer_INT8+0x1da>
 80314fc:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 8031500:	e6de      	b.n	80312c0 <ai_mul_buffer_INT8+0x454>
 8031502:	bf00      	nop

08031504 <ai_mul_f32>:
 8031504:	edd1 7a00 	vldr	s15, [r1]
 8031508:	ed92 7a00 	vldr	s14, [r2]
 803150c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8031510:	edc0 7a00 	vstr	s15, [r0]
 8031514:	4770      	bx	lr
 8031516:	bf00      	nop

08031518 <ai_array_to_buffer_fmt>:
 8031518:	f3c0 4343 	ubfx	r3, r0, #17, #4
 803151c:	2b02      	cmp	r3, #2
 803151e:	d055      	beq.n	80315cc <ai_array_to_buffer_fmt+0xb4>
 8031520:	4a2d      	ldr	r2, [pc, #180]	@ (80315d8 <ai_array_to_buffer_fmt+0xc0>)
 8031522:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 8031526:	4293      	cmp	r3, r2
 8031528:	d010      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 803152a:	dc21      	bgt.n	8031570 <ai_array_to_buffer_fmt+0x58>
 803152c:	4a2b      	ldr	r2, [pc, #172]	@ (80315dc <ai_array_to_buffer_fmt+0xc4>)
 803152e:	4293      	cmp	r3, r2
 8031530:	d00c      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 8031532:	dd0f      	ble.n	8031554 <ai_array_to_buffer_fmt+0x3c>
 8031534:	4a2a      	ldr	r2, [pc, #168]	@ (80315e0 <ai_array_to_buffer_fmt+0xc8>)
 8031536:	4293      	cmp	r3, r2
 8031538:	d008      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 803153a:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 803153e:	4293      	cmp	r3, r2
 8031540:	d004      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 8031542:	4a28      	ldr	r2, [pc, #160]	@ (80315e4 <ai_array_to_buffer_fmt+0xcc>)
 8031544:	4293      	cmp	r3, r2
 8031546:	bf0c      	ite	eq
 8031548:	4613      	moveq	r3, r2
 803154a:	2340      	movne	r3, #64	@ 0x40
 803154c:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8031550:	4318      	orrs	r0, r3
 8031552:	4770      	bx	lr
 8031554:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8031558:	4293      	cmp	r3, r2
 803155a:	d0f7      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 803155c:	dd2c      	ble.n	80315b8 <ai_array_to_buffer_fmt+0xa0>
 803155e:	4a22      	ldr	r2, [pc, #136]	@ (80315e8 <ai_array_to_buffer_fmt+0xd0>)
 8031560:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8031564:	4293      	cmp	r3, r2
 8031566:	bf0c      	ite	eq
 8031568:	4613      	moveq	r3, r2
 803156a:	2340      	movne	r3, #64	@ 0x40
 803156c:	4318      	orrs	r0, r3
 803156e:	4770      	bx	lr
 8031570:	4a1e      	ldr	r2, [pc, #120]	@ (80315ec <ai_array_to_buffer_fmt+0xd4>)
 8031572:	4293      	cmp	r3, r2
 8031574:	d0ea      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 8031576:	dd10      	ble.n	803159a <ai_array_to_buffer_fmt+0x82>
 8031578:	4a1d      	ldr	r2, [pc, #116]	@ (80315f0 <ai_array_to_buffer_fmt+0xd8>)
 803157a:	4293      	cmp	r3, r2
 803157c:	d0e6      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 803157e:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8031582:	4293      	cmp	r3, r2
 8031584:	d0e2      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 8031586:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 803158a:	4293      	cmp	r3, r2
 803158c:	bf0c      	ite	eq
 803158e:	4613      	moveq	r3, r2
 8031590:	2340      	movne	r3, #64	@ 0x40
 8031592:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8031596:	4318      	orrs	r0, r3
 8031598:	4770      	bx	lr
 803159a:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 803159e:	4293      	cmp	r3, r2
 80315a0:	d0d4      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 80315a2:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 80315a6:	4293      	cmp	r3, r2
 80315a8:	d0d0      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 80315aa:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80315ae:	4293      	cmp	r3, r2
 80315b0:	bf0c      	ite	eq
 80315b2:	4613      	moveq	r3, r2
 80315b4:	2340      	movne	r3, #64	@ 0x40
 80315b6:	e7c9      	b.n	803154c <ai_array_to_buffer_fmt+0x34>
 80315b8:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 80315bc:	4293      	cmp	r3, r2
 80315be:	d0c5      	beq.n	803154c <ai_array_to_buffer_fmt+0x34>
 80315c0:	3280      	adds	r2, #128	@ 0x80
 80315c2:	4293      	cmp	r3, r2
 80315c4:	bf0c      	ite	eq
 80315c6:	4613      	moveq	r3, r2
 80315c8:	2340      	movne	r3, #64	@ 0x40
 80315ca:	e7bf      	b.n	803154c <ai_array_to_buffer_fmt+0x34>
 80315cc:	4b09      	ldr	r3, [pc, #36]	@ (80315f4 <ai_array_to_buffer_fmt+0xdc>)
 80315ce:	4003      	ands	r3, r0
 80315d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80315d4:	e7ba      	b.n	803154c <ai_array_to_buffer_fmt+0x34>
 80315d6:	bf00      	nop
 80315d8:	00821040 	.word	0x00821040
 80315dc:	00040840 	.word	0x00040840
 80315e0:	00041040 	.word	0x00041040
 80315e4:	0004084f 	.word	0x0004084f
 80315e8:	00040447 	.word	0x00040447
 80315ec:	00840447 	.word	0x00840447
 80315f0:	0084084f 	.word	0x0084084f
 80315f4:	00803fff 	.word	0x00803fff

080315f8 <ai_array_get_byte_size>:
 80315f8:	b1d1      	cbz	r1, 8031630 <ai_array_get_byte_size+0x38>
 80315fa:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 80315fe:	fb03 f101 	mul.w	r1, r3, r1
 8031602:	f3c0 4c43 	ubfx	ip, r0, #17, #4
 8031606:	f46f 7288 	mvn.w	r2, #272	@ 0x110
 803160a:	fa42 f20c 	asr.w	r2, r2, ip
 803160e:	3107      	adds	r1, #7
 8031610:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8031614:	07d2      	lsls	r2, r2, #31
 8031616:	f021 0107 	bic.w	r1, r1, #7
 803161a:	fa21 f100 	lsr.w	r1, r1, r0
 803161e:	bf5a      	itte	pl
 8031620:	fa43 f000 	asrpl.w	r0, r3, r0
 8031624:	4083      	lslpl	r3, r0
 8031626:	2300      	movmi	r3, #0
 8031628:	3107      	adds	r1, #7
 803162a:	4419      	add	r1, r3
 803162c:	08c8      	lsrs	r0, r1, #3
 803162e:	4770      	bx	lr
 8031630:	4608      	mov	r0, r1
 8031632:	4770      	bx	lr

08031634 <ai_array_get_data_byte_size>:
 8031634:	b169      	cbz	r1, 8031652 <ai_array_get_data_byte_size+0x1e>
 8031636:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 803163a:	fb01 f303 	mul.w	r3, r1, r3
 803163e:	3307      	adds	r3, #7
 8031640:	f023 0307 	bic.w	r3, r3, #7
 8031644:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8031648:	fa23 f000 	lsr.w	r0, r3, r0
 803164c:	3007      	adds	r0, #7
 803164e:	08c0      	lsrs	r0, r0, #3
 8031650:	4770      	bx	lr
 8031652:	4608      	mov	r0, r1
 8031654:	4770      	bx	lr
 8031656:	bf00      	nop

08031658 <ai_version_get>:
 8031658:	0212      	lsls	r2, r2, #8
 803165a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 803165e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8031662:	4770      	bx	lr

08031664 <get_tensor_byte_size>:
 8031664:	b410      	push	{r4}
 8031666:	6983      	ldr	r3, [r0, #24]
 8031668:	68c4      	ldr	r4, [r0, #12]
 803166a:	6941      	ldr	r1, [r0, #20]
 803166c:	681b      	ldr	r3, [r3, #0]
 803166e:	68e0      	ldr	r0, [r4, #12]
 8031670:	4a07      	ldr	r2, [pc, #28]	@ (8031690 <get_tensor_byte_size+0x2c>)
 8031672:	68c9      	ldr	r1, [r1, #12]
 8031674:	f85d 4b04 	ldr.w	r4, [sp], #4
 8031678:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 803167c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8031680:	fb01 f000 	mul.w	r0, r1, r0
 8031684:	4293      	cmp	r3, r2
 8031686:	bf04      	itt	eq
 8031688:	3007      	addeq	r0, #7
 803168a:	08c0      	lsreq	r0, r0, #3
 803168c:	4770      	bx	lr
 803168e:	bf00      	nop
 8031690:	000400c0 	.word	0x000400c0

08031694 <core_get_broadcasted_shape>:
 8031694:	b470      	push	{r4, r5, r6}
 8031696:	6804      	ldr	r4, [r0, #0]
 8031698:	f3c4 2417 	ubfx	r4, r4, #8, #24
 803169c:	b314      	cbz	r4, 80316e4 <core_get_broadcasted_shape+0x50>
 803169e:	4623      	mov	r3, r4
 80316a0:	3b01      	subs	r3, #1
 80316a2:	429c      	cmp	r4, r3
 80316a4:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80316a8:	d917      	bls.n	80316da <core_get_broadcasted_shape+0x46>
 80316aa:	6815      	ldr	r5, [r2, #0]
 80316ac:	680e      	ldr	r6, [r1, #0]
 80316ae:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80316b2:	f04f 0401 	mov.w	r4, #1
 80316b6:	bf3c      	itt	cc
 80316b8:	6854      	ldrcc	r4, [r2, #4]
 80316ba:	f854 4023 	ldrcc.w	r4, [r4, r3, lsl #2]
 80316be:	ebb3 2f16 	cmp.w	r3, r6, lsr #8
 80316c2:	f04f 0501 	mov.w	r5, #1
 80316c6:	bf3c      	itt	cc
 80316c8:	684d      	ldrcc	r5, [r1, #4]
 80316ca:	f855 500c 	ldrcc.w	r5, [r5, ip]
 80316ce:	42ac      	cmp	r4, r5
 80316d0:	bf38      	it	cc
 80316d2:	462c      	movcc	r4, r5
 80316d4:	6845      	ldr	r5, [r0, #4]
 80316d6:	f845 400c 	str.w	r4, [r5, ip]
 80316da:	b11b      	cbz	r3, 80316e4 <core_get_broadcasted_shape+0x50>
 80316dc:	6804      	ldr	r4, [r0, #0]
 80316de:	f3c4 2417 	ubfx	r4, r4, #8, #24
 80316e2:	e7dd      	b.n	80316a0 <core_get_broadcasted_shape+0xc>
 80316e4:	bc70      	pop	{r4, r5, r6}
 80316e6:	4770      	bx	lr

080316e8 <core_compute_offsets>:
 80316e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80316ec:	e9d1 5400 	ldrd	r5, r4, [r1]
 80316f0:	f5b5 6fa0 	cmp.w	r5, #1280	@ 0x500
 80316f4:	6857      	ldr	r7, [r2, #4]
 80316f6:	6861      	ldr	r1, [r4, #4]
 80316f8:	bf28      	it	cs
 80316fa:	6925      	ldrcs	r5, [r4, #16]
 80316fc:	6812      	ldr	r2, [r2, #0]
 80316fe:	f8d7 8004 	ldr.w	r8, [r7, #4]
 8031702:	bf2e      	itee	cs
 8031704:	fb05 fe01 	mulcs.w	lr, r5, r1
 8031708:	468e      	movcc	lr, r1
 803170a:	2501      	movcc	r5, #1
 803170c:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 8031710:	bf28      	it	cs
 8031712:	693e      	ldrcs	r6, [r7, #16]
 8031714:	e9d4 4202 	ldrd	r4, r2, [r4, #8]
 8031718:	e9d7 7c02 	ldrd	r7, ip, [r7, #8]
 803171c:	bf38      	it	cc
 803171e:	2601      	movcc	r6, #1
 8031720:	4562      	cmp	r2, ip
 8031722:	bf08      	it	eq
 8031724:	f1a2 0c01 	subeq.w	ip, r2, #1
 8031728:	6802      	ldr	r2, [r0, #0]
 803172a:	bf08      	it	eq
 803172c:	fabc fc8c 	clzeq	ip, ip
 8031730:	b083      	sub	sp, #12
 8031732:	bf0c      	ite	eq
 8031734:	ea4f 1c5c 	moveq.w	ip, ip, lsr #5
 8031738:	f04f 0c01 	movne.w	ip, #1
 803173c:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8031740:	9701      	str	r7, [sp, #4]
 8031742:	d34e      	bcc.n	80317e2 <core_compute_offsets+0xfa>
 8031744:	1baa      	subs	r2, r5, r6
 8031746:	bf18      	it	ne
 8031748:	2201      	movne	r2, #1
 803174a:	4541      	cmp	r1, r8
 803174c:	fb01 f902 	mul.w	r9, r1, r2
 8031750:	6842      	ldr	r2, [r0, #4]
 8031752:	d049      	beq.n	80317e8 <core_compute_offsets+0x100>
 8031754:	f04f 0a00 	mov.w	sl, #0
 8031758:	f8c2 a004 	str.w	sl, [r2, #4]
 803175c:	6802      	ldr	r2, [r0, #0]
 803175e:	eba5 0a06 	sub.w	sl, r5, r6
 8031762:	faba fa8a 	clz	sl, sl
 8031766:	f3c2 2217 	ubfx	r2, r2, #8, #24
 803176a:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 803176e:	2a04      	cmp	r2, #4
 8031770:	d906      	bls.n	8031780 <core_compute_offsets+0x98>
 8031772:	6847      	ldr	r7, [r0, #4]
 8031774:	fb03 f20a 	mul.w	r2, r3, sl
 8031778:	613a      	str	r2, [r7, #16]
 803177a:	6802      	ldr	r2, [r0, #0]
 803177c:	f3c2 2217 	ubfx	r2, r2, #8, #24
 8031780:	9f01      	ldr	r7, [sp, #4]
 8031782:	42bc      	cmp	r4, r7
 8031784:	d03b      	beq.n	80317fe <core_compute_offsets+0x116>
 8031786:	f04f 0b00 	mov.w	fp, #0
 803178a:	ebb4 0a07 	subs.w	sl, r4, r7
 803178e:	bf18      	it	ne
 8031790:	f04f 0a01 	movne.w	sl, #1
 8031794:	2a02      	cmp	r2, #2
 8031796:	fb0e fa0a 	mul.w	sl, lr, sl
 803179a:	d922      	bls.n	80317e2 <core_compute_offsets+0xfa>
 803179c:	ebab 0b0a 	sub.w	fp, fp, sl
 80317a0:	6847      	ldr	r7, [r0, #4]
 80317a2:	44cb      	add	fp, r9
 80317a4:	fb03 f20b 	mul.w	r2, r3, fp
 80317a8:	60ba      	str	r2, [r7, #8]
 80317aa:	6802      	ldr	r2, [r0, #0]
 80317ac:	f3c2 2217 	ubfx	r2, r2, #8, #24
 80317b0:	f1bc 0f00 	cmp.w	ip, #0
 80317b4:	d109      	bne.n	80317ca <core_compute_offsets+0xe2>
 80317b6:	9f01      	ldr	r7, [sp, #4]
 80317b8:	42bc      	cmp	r4, r7
 80317ba:	d006      	beq.n	80317ca <core_compute_offsets+0xe2>
 80317bc:	42b5      	cmp	r5, r6
 80317be:	d026      	beq.n	803180e <core_compute_offsets+0x126>
 80317c0:	ebb1 0108 	subs.w	r1, r1, r8
 80317c4:	bf18      	it	ne
 80317c6:	2101      	movne	r1, #1
 80317c8:	e000      	b.n	80317cc <core_compute_offsets+0xe4>
 80317ca:	2100      	movs	r1, #0
 80317cc:	2a03      	cmp	r2, #3
 80317ce:	d908      	bls.n	80317e2 <core_compute_offsets+0xfa>
 80317d0:	fb0e f404 	mul.w	r4, lr, r4
 80317d4:	fb0c 1114 	mls	r1, ip, r4, r1
 80317d8:	6842      	ldr	r2, [r0, #4]
 80317da:	4451      	add	r1, sl
 80317dc:	fb03 f101 	mul.w	r1, r3, r1
 80317e0:	60d1      	str	r1, [r2, #12]
 80317e2:	b003      	add	sp, #12
 80317e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80317e8:	6053      	str	r3, [r2, #4]
 80317ea:	6802      	ldr	r2, [r0, #0]
 80317ec:	42b5      	cmp	r5, r6
 80317ee:	f3c2 2217 	ubfx	r2, r2, #8, #24
 80317f2:	bf14      	ite	ne
 80317f4:	f1c1 0a00 	rsbne	sl, r1, #0
 80317f8:	f1c9 0a00 	rsbeq	sl, r9, #0
 80317fc:	e7b7      	b.n	803176e <core_compute_offsets+0x86>
 80317fe:	42b5      	cmp	r5, r6
 8031800:	d0c1      	beq.n	8031786 <core_compute_offsets+0x9e>
 8031802:	ebb1 0b08 	subs.w	fp, r1, r8
 8031806:	bf18      	it	ne
 8031808:	f04f 0b01 	movne.w	fp, #1
 803180c:	e7bd      	b.n	803178a <core_compute_offsets+0xa2>
 803180e:	4661      	mov	r1, ip
 8031810:	e7dc      	b.n	80317cc <core_compute_offsets+0xe4>
 8031812:	bf00      	nop

08031814 <ai_math_elementwise_mul_int8>:
 8031814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8031818:	b08d      	sub	sp, #52	@ 0x34
 803181a:	ee20 0a80 	vmul.f32	s0, s1, s0
 803181e:	f99d 4060 	ldrsb.w	r4, [sp, #96]	@ 0x60
 8031822:	9303      	str	r3, [sp, #12]
 8031824:	2300      	movs	r3, #0
 8031826:	f8ad 302e 	strh.w	r3, [sp, #46]	@ 0x2e
 803182a:	ee80 0a01 	vdiv.f32	s0, s0, s2
 803182e:	f99d 305c 	ldrsb.w	r3, [sp, #92]	@ 0x5c
 8031832:	9301      	str	r3, [sp, #4]
 8031834:	4681      	mov	r9, r0
 8031836:	f10d 002e 	add.w	r0, sp, #46	@ 0x2e
 803183a:	4690      	mov	r8, r2
 803183c:	f99d b058 	ldrsb.w	fp, [sp, #88]	@ 0x58
 8031840:	460d      	mov	r5, r1
 8031842:	f7f0 fcfd 	bl	8022240 <align_factor>
 8031846:	46a6      	mov	lr, r4
 8031848:	f9bd 402e 	ldrsh.w	r4, [sp, #46]	@ 0x2e
 803184c:	9b01      	ldr	r3, [sp, #4]
 803184e:	1e67      	subs	r7, r4, #1
 8031850:	b2ba      	uxth	r2, r7
 8031852:	2a14      	cmp	r2, #20
 8031854:	d805      	bhi.n	8031862 <ai_math_elementwise_mul_int8+0x4e>
 8031856:	2201      	movs	r2, #1
 8031858:	fa0e fe04 	lsl.w	lr, lr, r4
 803185c:	40a2      	lsls	r2, r4
 803185e:	eb0e 0e52 	add.w	lr, lr, r2, lsr #1
 8031862:	fa1f f18b 	uxth.w	r1, fp
 8031866:	ea41 420b 	orr.w	r2, r1, fp, lsl #16
 803186a:	9205      	str	r2, [sp, #20]
 803186c:	9a03      	ldr	r2, [sp, #12]
 803186e:	b29e      	uxth	r6, r3
 8031870:	0892      	lsrs	r2, r2, #2
 8031872:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 8031876:	f000 8185 	beq.w	8031b84 <ai_math_elementwise_mul_int8+0x370>
 803187a:	0091      	lsls	r1, r2, #2
 803187c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 8031880:	f1a4 0c02 	sub.w	ip, r4, #2
 8031884:	e9cd 8201 	strd	r8, r2, [sp, #4]
 8031888:	f04f 0a01 	mov.w	sl, #1
 803188c:	f1c4 0201 	rsb	r2, r4, #1
 8031890:	fa0a fa0c 	lsl.w	sl, sl, ip
 8031894:	9106      	str	r1, [sp, #24]
 8031896:	e9cd 8b07 	strd	r8, fp, [sp, #28]
 803189a:	9905      	ldr	r1, [sp, #20]
 803189c:	9204      	str	r2, [sp, #16]
 803189e:	f109 0c04 	add.w	ip, r9, #4
 80318a2:	f8cd 9014 	str.w	r9, [sp, #20]
 80318a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80318a8:	e02c      	b.n	8031904 <ai_math_elementwise_mul_int8+0xf0>
 80318aa:	fb59 a900 	smmla	r9, r9, r0, sl
 80318ae:	fa49 f907 	asr.w	r9, r9, r7
 80318b2:	44f1      	add	r9, lr
 80318b4:	fb53 a300 	smmla	r3, r3, r0, sl
 80318b8:	fb58 a800 	smmla	r8, r8, r0, sl
 80318bc:	fb5b a200 	smmla	r2, fp, r0, sl
 80318c0:	f309 0907 	ssat	r9, #8, r9
 80318c4:	fa48 f807 	asr.w	r8, r8, r7
 80318c8:	fa4f f989 	sxtb.w	r9, r9
 80318cc:	44f0      	add	r8, lr
 80318ce:	f308 0807 	ssat	r8, #8, r8
 80318d2:	413b      	asrs	r3, r7
 80318d4:	fa4f f888 	sxtb.w	r8, r8
 80318d8:	4473      	add	r3, lr
 80318da:	f303 0307 	ssat	r3, #8, r3
 80318de:	413a      	asrs	r2, r7
 80318e0:	b25b      	sxtb	r3, r3
 80318e2:	4472      	add	r2, lr
 80318e4:	f302 0207 	ssat	r2, #8, r2
 80318e8:	b252      	sxtb	r2, r2
 80318ea:	f80c 3c02 	strb.w	r3, [ip, #-2]
 80318ee:	9b02      	ldr	r3, [sp, #8]
 80318f0:	f80c 9c04 	strb.w	r9, [ip, #-4]
 80318f4:	429d      	cmp	r5, r3
 80318f6:	f80c 8c03 	strb.w	r8, [ip, #-3]
 80318fa:	f80c 2c01 	strb.w	r2, [ip, #-1]
 80318fe:	f10c 0c04 	add.w	ip, ip, #4
 8031902:	d074      	beq.n	80319ee <ai_math_elementwise_mul_int8+0x1da>
 8031904:	9a01      	ldr	r2, [sp, #4]
 8031906:	f855 8b04 	ldr.w	r8, [r5], #4
 803190a:	f852 3b04 	ldr.w	r3, [r2], #4
 803190e:	9201      	str	r2, [sp, #4]
 8031910:	ea4f 2b38 	mov.w	fp, r8, ror #8
 8031914:	ea4f 2233 	mov.w	r2, r3, ror #8
 8031918:	fa2f f888 	sxtb16	r8, r8
 803191c:	fa2f fb8b 	sxtb16	fp, fp
 8031920:	fa2f f383 	sxtb16	r3, r3
 8031924:	fa2f f282 	sxtb16	r2, r2
 8031928:	fadb fb01 	ssub16	fp, fp, r1
 803192c:	fad8 f801 	ssub16	r8, r8, r1
 8031930:	fad2 f206 	ssub16	r2, r2, r6
 8031934:	fad3 f306 	ssub16	r3, r3, r6
 8031938:	2c15      	cmp	r4, #21
 803193a:	fb18 f903 	smulbb	r9, r8, r3
 803193e:	fb13 f338 	smultt	r3, r3, r8
 8031942:	fb1b f802 	smulbb	r8, fp, r2
 8031946:	fb12 fb3b 	smultt	fp, r2, fp
 803194a:	dcae      	bgt.n	80318aa <ai_math_elementwise_mul_int8+0x96>
 803194c:	2c00      	cmp	r4, #0
 803194e:	dd23      	ble.n	8031998 <ai_math_elementwise_mul_int8+0x184>
 8031950:	ea4f 024b 	mov.w	r2, fp, lsl #1
 8031954:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8031958:	005b      	lsls	r3, r3, #1
 803195a:	fb59 e900 	smmla	r9, r9, r0, lr
 803195e:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8031962:	fa49 f904 	asr.w	r9, r9, r4
 8031966:	fb53 e300 	smmla	r3, r3, r0, lr
 803196a:	fb58 e800 	smmla	r8, r8, r0, lr
 803196e:	fb52 e200 	smmla	r2, r2, r0, lr
 8031972:	f309 0907 	ssat	r9, #8, r9
 8031976:	fa4f f989 	sxtb.w	r9, r9
 803197a:	fa48 f804 	asr.w	r8, r8, r4
 803197e:	f308 0807 	ssat	r8, #8, r8
 8031982:	fa4f f888 	sxtb.w	r8, r8
 8031986:	4123      	asrs	r3, r4
 8031988:	f303 0307 	ssat	r3, #8, r3
 803198c:	b25b      	sxtb	r3, r3
 803198e:	4122      	asrs	r2, r4
 8031990:	f302 0207 	ssat	r2, #8, r2
 8031994:	b252      	sxtb	r2, r2
 8031996:	e7a8      	b.n	80318ea <ai_math_elementwise_mul_int8+0xd6>
 8031998:	9a04      	ldr	r2, [sp, #16]
 803199a:	fa09 f902 	lsl.w	r9, r9, r2
 803199e:	f309 091f 	ssat	r9, #32, r9
 80319a2:	fb59 f910 	smmulr	r9, r9, r0
 80319a6:	4093      	lsls	r3, r2
 80319a8:	f303 031f 	ssat	r3, #32, r3
 80319ac:	fb53 f310 	smmulr	r3, r3, r0
 80319b0:	fa08 f802 	lsl.w	r8, r8, r2
 80319b4:	f308 081f 	ssat	r8, #32, r8
 80319b8:	fb58 f810 	smmulr	r8, r8, r0
 80319bc:	fa0b f202 	lsl.w	r2, fp, r2
 80319c0:	f302 021f 	ssat	r2, #32, r2
 80319c4:	fb52 f210 	smmulr	r2, r2, r0
 80319c8:	44f1      	add	r9, lr
 80319ca:	f309 0907 	ssat	r9, #8, r9
 80319ce:	fa4f f989 	sxtb.w	r9, r9
 80319d2:	44f0      	add	r8, lr
 80319d4:	f308 0807 	ssat	r8, #8, r8
 80319d8:	fa4f f888 	sxtb.w	r8, r8
 80319dc:	4473      	add	r3, lr
 80319de:	f303 0307 	ssat	r3, #8, r3
 80319e2:	b25b      	sxtb	r3, r3
 80319e4:	4472      	add	r2, lr
 80319e6:	f302 0207 	ssat	r2, #8, r2
 80319ea:	b252      	sxtb	r2, r2
 80319ec:	e77d      	b.n	80318ea <ai_math_elementwise_mul_int8+0xd6>
 80319ee:	e9dd 8b07 	ldrd	r8, fp, [sp, #28]
 80319f2:	9a06      	ldr	r2, [sp, #24]
 80319f4:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80319f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80319fa:	4491      	add	r9, r2
 80319fc:	4490      	add	r8, r2
 80319fe:	9a03      	ldr	r2, [sp, #12]
 8031a00:	f012 0103 	ands.w	r1, r2, #3
 8031a04:	d03d      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031a06:	2c15      	cmp	r4, #21
 8031a08:	dd3e      	ble.n	8031a88 <ai_math_elementwise_mul_int8+0x274>
 8031a0a:	9e02      	ldr	r6, [sp, #8]
 8031a0c:	f998 5000 	ldrsb.w	r5, [r8]
 8031a10:	f996 2000 	ldrsb.w	r2, [r6]
 8031a14:	1aed      	subs	r5, r5, r3
 8031a16:	eba2 020b 	sub.w	r2, r2, fp
 8031a1a:	fb05 f202 	mul.w	r2, r5, r2
 8031a1e:	3c02      	subs	r4, #2
 8031a20:	2501      	movs	r5, #1
 8031a22:	fa05 f404 	lsl.w	r4, r5, r4
 8031a26:	fb52 4200 	smmla	r2, r2, r0, r4
 8031a2a:	413a      	asrs	r2, r7
 8031a2c:	4472      	add	r2, lr
 8031a2e:	f302 0207 	ssat	r2, #8, r2
 8031a32:	42a9      	cmp	r1, r5
 8031a34:	f889 2000 	strb.w	r2, [r9]
 8031a38:	d023      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031a3a:	f996 2001 	ldrsb.w	r2, [r6, #1]
 8031a3e:	f998 5001 	ldrsb.w	r5, [r8, #1]
 8031a42:	eba2 020b 	sub.w	r2, r2, fp
 8031a46:	1aed      	subs	r5, r5, r3
 8031a48:	fb05 f202 	mul.w	r2, r5, r2
 8031a4c:	fb52 4200 	smmla	r2, r2, r0, r4
 8031a50:	413a      	asrs	r2, r7
 8031a52:	4472      	add	r2, lr
 8031a54:	f302 0207 	ssat	r2, #8, r2
 8031a58:	2902      	cmp	r1, #2
 8031a5a:	f889 2001 	strb.w	r2, [r9, #1]
 8031a5e:	d010      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031a60:	f996 2002 	ldrsb.w	r2, [r6, #2]
 8031a64:	f998 1002 	ldrsb.w	r1, [r8, #2]
 8031a68:	eba2 020b 	sub.w	r2, r2, fp
 8031a6c:	1acb      	subs	r3, r1, r3
 8031a6e:	fb02 f303 	mul.w	r3, r2, r3
 8031a72:	fb53 4300 	smmla	r3, r3, r0, r4
 8031a76:	413b      	asrs	r3, r7
 8031a78:	4473      	add	r3, lr
 8031a7a:	f303 0307 	ssat	r3, #8, r3
 8031a7e:	f889 3002 	strb.w	r3, [r9, #2]
 8031a82:	b00d      	add	sp, #52	@ 0x34
 8031a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8031a88:	2c00      	cmp	r4, #0
 8031a8a:	dd3a      	ble.n	8031b02 <ai_math_elementwise_mul_int8+0x2ee>
 8031a8c:	9e02      	ldr	r6, [sp, #8]
 8031a8e:	f998 5000 	ldrsb.w	r5, [r8]
 8031a92:	f996 2000 	ldrsb.w	r2, [r6]
 8031a96:	1aed      	subs	r5, r5, r3
 8031a98:	eba2 020b 	sub.w	r2, r2, fp
 8031a9c:	fb05 f202 	mul.w	r2, r5, r2
 8031aa0:	0052      	lsls	r2, r2, #1
 8031aa2:	fb52 e200 	smmla	r2, r2, r0, lr
 8031aa6:	4122      	asrs	r2, r4
 8031aa8:	f302 0207 	ssat	r2, #8, r2
 8031aac:	2901      	cmp	r1, #1
 8031aae:	f889 2000 	strb.w	r2, [r9]
 8031ab2:	d0e6      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031ab4:	f996 2001 	ldrsb.w	r2, [r6, #1]
 8031ab8:	f998 5001 	ldrsb.w	r5, [r8, #1]
 8031abc:	eba2 020b 	sub.w	r2, r2, fp
 8031ac0:	1aed      	subs	r5, r5, r3
 8031ac2:	fb05 f202 	mul.w	r2, r5, r2
 8031ac6:	0052      	lsls	r2, r2, #1
 8031ac8:	fb52 e200 	smmla	r2, r2, r0, lr
 8031acc:	4122      	asrs	r2, r4
 8031ace:	f302 0207 	ssat	r2, #8, r2
 8031ad2:	2902      	cmp	r1, #2
 8031ad4:	f889 2001 	strb.w	r2, [r9, #1]
 8031ad8:	d0d3      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031ada:	f996 2002 	ldrsb.w	r2, [r6, #2]
 8031ade:	f998 1002 	ldrsb.w	r1, [r8, #2]
 8031ae2:	eba2 020b 	sub.w	r2, r2, fp
 8031ae6:	1acb      	subs	r3, r1, r3
 8031ae8:	fb02 f303 	mul.w	r3, r2, r3
 8031aec:	005b      	lsls	r3, r3, #1
 8031aee:	fb53 e300 	smmla	r3, r3, r0, lr
 8031af2:	4123      	asrs	r3, r4
 8031af4:	f303 0307 	ssat	r3, #8, r3
 8031af8:	f889 3002 	strb.w	r3, [r9, #2]
 8031afc:	b00d      	add	sp, #52	@ 0x34
 8031afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8031b02:	9e02      	ldr	r6, [sp, #8]
 8031b04:	f998 2000 	ldrsb.w	r2, [r8]
 8031b08:	f996 5000 	ldrsb.w	r5, [r6]
 8031b0c:	1ad2      	subs	r2, r2, r3
 8031b0e:	eba5 050b 	sub.w	r5, r5, fp
 8031b12:	f1c4 0401 	rsb	r4, r4, #1
 8031b16:	fb05 f202 	mul.w	r2, r5, r2
 8031b1a:	40a2      	lsls	r2, r4
 8031b1c:	f302 021f 	ssat	r2, #32, r2
 8031b20:	fb52 f210 	smmulr	r2, r2, r0
 8031b24:	4472      	add	r2, lr
 8031b26:	f302 0207 	ssat	r2, #8, r2
 8031b2a:	2901      	cmp	r1, #1
 8031b2c:	f889 2000 	strb.w	r2, [r9]
 8031b30:	d0a7      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031b32:	f996 2001 	ldrsb.w	r2, [r6, #1]
 8031b36:	f998 5001 	ldrsb.w	r5, [r8, #1]
 8031b3a:	eba2 020b 	sub.w	r2, r2, fp
 8031b3e:	1aed      	subs	r5, r5, r3
 8031b40:	fb05 f202 	mul.w	r2, r5, r2
 8031b44:	40a2      	lsls	r2, r4
 8031b46:	f302 021f 	ssat	r2, #32, r2
 8031b4a:	fb52 f210 	smmulr	r2, r2, r0
 8031b4e:	4472      	add	r2, lr
 8031b50:	f302 0207 	ssat	r2, #8, r2
 8031b54:	2902      	cmp	r1, #2
 8031b56:	f889 2001 	strb.w	r2, [r9, #1]
 8031b5a:	d092      	beq.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031b5c:	f996 2002 	ldrsb.w	r2, [r6, #2]
 8031b60:	f998 1002 	ldrsb.w	r1, [r8, #2]
 8031b64:	eba2 020b 	sub.w	r2, r2, fp
 8031b68:	1acb      	subs	r3, r1, r3
 8031b6a:	fb02 f303 	mul.w	r3, r2, r3
 8031b6e:	40a3      	lsls	r3, r4
 8031b70:	f303 031f 	ssat	r3, #32, r3
 8031b74:	fb53 f310 	smmulr	r3, r3, r0
 8031b78:	4473      	add	r3, lr
 8031b7a:	f303 0307 	ssat	r3, #8, r3
 8031b7e:	f889 3002 	strb.w	r3, [r9, #2]
 8031b82:	e77e      	b.n	8031a82 <ai_math_elementwise_mul_int8+0x26e>
 8031b84:	9502      	str	r5, [sp, #8]
 8031b86:	e73a      	b.n	80319fe <ai_math_elementwise_mul_int8+0x1ea>

08031b88 <sbrk_aligned>:
 8031b88:	b570      	push	{r4, r5, r6, lr}
 8031b8a:	4e0f      	ldr	r6, [pc, #60]	@ (8031bc8 <sbrk_aligned+0x40>)
 8031b8c:	460c      	mov	r4, r1
 8031b8e:	6831      	ldr	r1, [r6, #0]
 8031b90:	4605      	mov	r5, r0
 8031b92:	b911      	cbnz	r1, 8031b9a <sbrk_aligned+0x12>
 8031b94:	f000 f92c 	bl	8031df0 <_sbrk_r>
 8031b98:	6030      	str	r0, [r6, #0]
 8031b9a:	4621      	mov	r1, r4
 8031b9c:	4628      	mov	r0, r5
 8031b9e:	f000 f927 	bl	8031df0 <_sbrk_r>
 8031ba2:	1c43      	adds	r3, r0, #1
 8031ba4:	d103      	bne.n	8031bae <sbrk_aligned+0x26>
 8031ba6:	f04f 34ff 	mov.w	r4, #4294967295
 8031baa:	4620      	mov	r0, r4
 8031bac:	bd70      	pop	{r4, r5, r6, pc}
 8031bae:	1cc4      	adds	r4, r0, #3
 8031bb0:	f024 0403 	bic.w	r4, r4, #3
 8031bb4:	42a0      	cmp	r0, r4
 8031bb6:	d0f8      	beq.n	8031baa <sbrk_aligned+0x22>
 8031bb8:	1a21      	subs	r1, r4, r0
 8031bba:	4628      	mov	r0, r5
 8031bbc:	f000 f918 	bl	8031df0 <_sbrk_r>
 8031bc0:	3001      	adds	r0, #1
 8031bc2:	d1f2      	bne.n	8031baa <sbrk_aligned+0x22>
 8031bc4:	e7ef      	b.n	8031ba6 <sbrk_aligned+0x1e>
 8031bc6:	bf00      	nop
 8031bc8:	2002168c 	.word	0x2002168c

08031bcc <_malloc_r>:
 8031bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8031bd0:	1ccd      	adds	r5, r1, #3
 8031bd2:	f025 0503 	bic.w	r5, r5, #3
 8031bd6:	3508      	adds	r5, #8
 8031bd8:	2d0c      	cmp	r5, #12
 8031bda:	bf38      	it	cc
 8031bdc:	250c      	movcc	r5, #12
 8031bde:	2d00      	cmp	r5, #0
 8031be0:	4606      	mov	r6, r0
 8031be2:	db01      	blt.n	8031be8 <_malloc_r+0x1c>
 8031be4:	42a9      	cmp	r1, r5
 8031be6:	d904      	bls.n	8031bf2 <_malloc_r+0x26>
 8031be8:	230c      	movs	r3, #12
 8031bea:	6033      	str	r3, [r6, #0]
 8031bec:	2000      	movs	r0, #0
 8031bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8031bf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8031cc8 <_malloc_r+0xfc>
 8031bf6:	f000 f869 	bl	8031ccc <__malloc_lock>
 8031bfa:	f8d8 3000 	ldr.w	r3, [r8]
 8031bfe:	461c      	mov	r4, r3
 8031c00:	bb44      	cbnz	r4, 8031c54 <_malloc_r+0x88>
 8031c02:	4629      	mov	r1, r5
 8031c04:	4630      	mov	r0, r6
 8031c06:	f7ff ffbf 	bl	8031b88 <sbrk_aligned>
 8031c0a:	1c43      	adds	r3, r0, #1
 8031c0c:	4604      	mov	r4, r0
 8031c0e:	d158      	bne.n	8031cc2 <_malloc_r+0xf6>
 8031c10:	f8d8 4000 	ldr.w	r4, [r8]
 8031c14:	4627      	mov	r7, r4
 8031c16:	2f00      	cmp	r7, #0
 8031c18:	d143      	bne.n	8031ca2 <_malloc_r+0xd6>
 8031c1a:	2c00      	cmp	r4, #0
 8031c1c:	d04b      	beq.n	8031cb6 <_malloc_r+0xea>
 8031c1e:	6823      	ldr	r3, [r4, #0]
 8031c20:	4639      	mov	r1, r7
 8031c22:	4630      	mov	r0, r6
 8031c24:	eb04 0903 	add.w	r9, r4, r3
 8031c28:	f000 f8e2 	bl	8031df0 <_sbrk_r>
 8031c2c:	4581      	cmp	r9, r0
 8031c2e:	d142      	bne.n	8031cb6 <_malloc_r+0xea>
 8031c30:	6821      	ldr	r1, [r4, #0]
 8031c32:	1a6d      	subs	r5, r5, r1
 8031c34:	4629      	mov	r1, r5
 8031c36:	4630      	mov	r0, r6
 8031c38:	f7ff ffa6 	bl	8031b88 <sbrk_aligned>
 8031c3c:	3001      	adds	r0, #1
 8031c3e:	d03a      	beq.n	8031cb6 <_malloc_r+0xea>
 8031c40:	6823      	ldr	r3, [r4, #0]
 8031c42:	442b      	add	r3, r5
 8031c44:	6023      	str	r3, [r4, #0]
 8031c46:	f8d8 3000 	ldr.w	r3, [r8]
 8031c4a:	685a      	ldr	r2, [r3, #4]
 8031c4c:	bb62      	cbnz	r2, 8031ca8 <_malloc_r+0xdc>
 8031c4e:	f8c8 7000 	str.w	r7, [r8]
 8031c52:	e00f      	b.n	8031c74 <_malloc_r+0xa8>
 8031c54:	6822      	ldr	r2, [r4, #0]
 8031c56:	1b52      	subs	r2, r2, r5
 8031c58:	d420      	bmi.n	8031c9c <_malloc_r+0xd0>
 8031c5a:	2a0b      	cmp	r2, #11
 8031c5c:	d917      	bls.n	8031c8e <_malloc_r+0xc2>
 8031c5e:	1961      	adds	r1, r4, r5
 8031c60:	42a3      	cmp	r3, r4
 8031c62:	6025      	str	r5, [r4, #0]
 8031c64:	bf18      	it	ne
 8031c66:	6059      	strne	r1, [r3, #4]
 8031c68:	6863      	ldr	r3, [r4, #4]
 8031c6a:	bf08      	it	eq
 8031c6c:	f8c8 1000 	streq.w	r1, [r8]
 8031c70:	5162      	str	r2, [r4, r5]
 8031c72:	604b      	str	r3, [r1, #4]
 8031c74:	4630      	mov	r0, r6
 8031c76:	f000 f82f 	bl	8031cd8 <__malloc_unlock>
 8031c7a:	f104 000b 	add.w	r0, r4, #11
 8031c7e:	1d23      	adds	r3, r4, #4
 8031c80:	f020 0007 	bic.w	r0, r0, #7
 8031c84:	1ac2      	subs	r2, r0, r3
 8031c86:	bf1c      	itt	ne
 8031c88:	1a1b      	subne	r3, r3, r0
 8031c8a:	50a3      	strne	r3, [r4, r2]
 8031c8c:	e7af      	b.n	8031bee <_malloc_r+0x22>
 8031c8e:	6862      	ldr	r2, [r4, #4]
 8031c90:	42a3      	cmp	r3, r4
 8031c92:	bf0c      	ite	eq
 8031c94:	f8c8 2000 	streq.w	r2, [r8]
 8031c98:	605a      	strne	r2, [r3, #4]
 8031c9a:	e7eb      	b.n	8031c74 <_malloc_r+0xa8>
 8031c9c:	4623      	mov	r3, r4
 8031c9e:	6864      	ldr	r4, [r4, #4]
 8031ca0:	e7ae      	b.n	8031c00 <_malloc_r+0x34>
 8031ca2:	463c      	mov	r4, r7
 8031ca4:	687f      	ldr	r7, [r7, #4]
 8031ca6:	e7b6      	b.n	8031c16 <_malloc_r+0x4a>
 8031ca8:	461a      	mov	r2, r3
 8031caa:	685b      	ldr	r3, [r3, #4]
 8031cac:	42a3      	cmp	r3, r4
 8031cae:	d1fb      	bne.n	8031ca8 <_malloc_r+0xdc>
 8031cb0:	2300      	movs	r3, #0
 8031cb2:	6053      	str	r3, [r2, #4]
 8031cb4:	e7de      	b.n	8031c74 <_malloc_r+0xa8>
 8031cb6:	230c      	movs	r3, #12
 8031cb8:	6033      	str	r3, [r6, #0]
 8031cba:	4630      	mov	r0, r6
 8031cbc:	f000 f80c 	bl	8031cd8 <__malloc_unlock>
 8031cc0:	e794      	b.n	8031bec <_malloc_r+0x20>
 8031cc2:	6005      	str	r5, [r0, #0]
 8031cc4:	e7d6      	b.n	8031c74 <_malloc_r+0xa8>
 8031cc6:	bf00      	nop
 8031cc8:	20021690 	.word	0x20021690

08031ccc <__malloc_lock>:
 8031ccc:	4801      	ldr	r0, [pc, #4]	@ (8031cd4 <__malloc_lock+0x8>)
 8031cce:	f000 b8c9 	b.w	8031e64 <__retarget_lock_acquire_recursive>
 8031cd2:	bf00      	nop
 8031cd4:	200217d0 	.word	0x200217d0

08031cd8 <__malloc_unlock>:
 8031cd8:	4801      	ldr	r0, [pc, #4]	@ (8031ce0 <__malloc_unlock+0x8>)
 8031cda:	f000 b8c4 	b.w	8031e66 <__retarget_lock_release_recursive>
 8031cde:	bf00      	nop
 8031ce0:	200217d0 	.word	0x200217d0

08031ce4 <_realloc_r>:
 8031ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8031ce8:	4607      	mov	r7, r0
 8031cea:	4614      	mov	r4, r2
 8031cec:	460d      	mov	r5, r1
 8031cee:	b921      	cbnz	r1, 8031cfa <_realloc_r+0x16>
 8031cf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8031cf4:	4611      	mov	r1, r2
 8031cf6:	f7ff bf69 	b.w	8031bcc <_malloc_r>
 8031cfa:	b92a      	cbnz	r2, 8031d08 <_realloc_r+0x24>
 8031cfc:	f000 f8c2 	bl	8031e84 <_free_r>
 8031d00:	4625      	mov	r5, r4
 8031d02:	4628      	mov	r0, r5
 8031d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8031d08:	f000 f906 	bl	8031f18 <_malloc_usable_size_r>
 8031d0c:	4284      	cmp	r4, r0
 8031d0e:	4606      	mov	r6, r0
 8031d10:	d802      	bhi.n	8031d18 <_realloc_r+0x34>
 8031d12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8031d16:	d8f4      	bhi.n	8031d02 <_realloc_r+0x1e>
 8031d18:	4621      	mov	r1, r4
 8031d1a:	4638      	mov	r0, r7
 8031d1c:	f7ff ff56 	bl	8031bcc <_malloc_r>
 8031d20:	4680      	mov	r8, r0
 8031d22:	b908      	cbnz	r0, 8031d28 <_realloc_r+0x44>
 8031d24:	4645      	mov	r5, r8
 8031d26:	e7ec      	b.n	8031d02 <_realloc_r+0x1e>
 8031d28:	42b4      	cmp	r4, r6
 8031d2a:	4622      	mov	r2, r4
 8031d2c:	4629      	mov	r1, r5
 8031d2e:	bf28      	it	cs
 8031d30:	4632      	movcs	r2, r6
 8031d32:	f000 f899 	bl	8031e68 <memcpy>
 8031d36:	4629      	mov	r1, r5
 8031d38:	4638      	mov	r0, r7
 8031d3a:	f000 f8a3 	bl	8031e84 <_free_r>
 8031d3e:	e7f1      	b.n	8031d24 <_realloc_r+0x40>

08031d40 <sniprintf>:
 8031d40:	b40c      	push	{r2, r3}
 8031d42:	b530      	push	{r4, r5, lr}
 8031d44:	4b18      	ldr	r3, [pc, #96]	@ (8031da8 <sniprintf+0x68>)
 8031d46:	1e0c      	subs	r4, r1, #0
 8031d48:	681d      	ldr	r5, [r3, #0]
 8031d4a:	b09d      	sub	sp, #116	@ 0x74
 8031d4c:	da08      	bge.n	8031d60 <sniprintf+0x20>
 8031d4e:	238b      	movs	r3, #139	@ 0x8b
 8031d50:	602b      	str	r3, [r5, #0]
 8031d52:	f04f 30ff 	mov.w	r0, #4294967295
 8031d56:	b01d      	add	sp, #116	@ 0x74
 8031d58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8031d5c:	b002      	add	sp, #8
 8031d5e:	4770      	bx	lr
 8031d60:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8031d64:	f8ad 3014 	strh.w	r3, [sp, #20]
 8031d68:	f04f 0300 	mov.w	r3, #0
 8031d6c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8031d6e:	bf14      	ite	ne
 8031d70:	f104 33ff 	addne.w	r3, r4, #4294967295
 8031d74:	4623      	moveq	r3, r4
 8031d76:	9304      	str	r3, [sp, #16]
 8031d78:	9307      	str	r3, [sp, #28]
 8031d7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8031d7e:	9002      	str	r0, [sp, #8]
 8031d80:	9006      	str	r0, [sp, #24]
 8031d82:	f8ad 3016 	strh.w	r3, [sp, #22]
 8031d86:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8031d88:	ab21      	add	r3, sp, #132	@ 0x84
 8031d8a:	a902      	add	r1, sp, #8
 8031d8c:	4628      	mov	r0, r5
 8031d8e:	9301      	str	r3, [sp, #4]
 8031d90:	f000 f926 	bl	8031fe0 <_svfiprintf_r>
 8031d94:	1c43      	adds	r3, r0, #1
 8031d96:	bfbc      	itt	lt
 8031d98:	238b      	movlt	r3, #139	@ 0x8b
 8031d9a:	602b      	strlt	r3, [r5, #0]
 8031d9c:	2c00      	cmp	r4, #0
 8031d9e:	d0da      	beq.n	8031d56 <sniprintf+0x16>
 8031da0:	9b02      	ldr	r3, [sp, #8]
 8031da2:	2200      	movs	r2, #0
 8031da4:	701a      	strb	r2, [r3, #0]
 8031da6:	e7d6      	b.n	8031d56 <sniprintf+0x16>
 8031da8:	200023bc 	.word	0x200023bc

08031dac <memmove>:
 8031dac:	4288      	cmp	r0, r1
 8031dae:	b510      	push	{r4, lr}
 8031db0:	eb01 0402 	add.w	r4, r1, r2
 8031db4:	d902      	bls.n	8031dbc <memmove+0x10>
 8031db6:	4284      	cmp	r4, r0
 8031db8:	4623      	mov	r3, r4
 8031dba:	d807      	bhi.n	8031dcc <memmove+0x20>
 8031dbc:	1e43      	subs	r3, r0, #1
 8031dbe:	42a1      	cmp	r1, r4
 8031dc0:	d008      	beq.n	8031dd4 <memmove+0x28>
 8031dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8031dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8031dca:	e7f8      	b.n	8031dbe <memmove+0x12>
 8031dcc:	4402      	add	r2, r0
 8031dce:	4601      	mov	r1, r0
 8031dd0:	428a      	cmp	r2, r1
 8031dd2:	d100      	bne.n	8031dd6 <memmove+0x2a>
 8031dd4:	bd10      	pop	{r4, pc}
 8031dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8031dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8031dde:	e7f7      	b.n	8031dd0 <memmove+0x24>

08031de0 <memset>:
 8031de0:	4402      	add	r2, r0
 8031de2:	4603      	mov	r3, r0
 8031de4:	4293      	cmp	r3, r2
 8031de6:	d100      	bne.n	8031dea <memset+0xa>
 8031de8:	4770      	bx	lr
 8031dea:	f803 1b01 	strb.w	r1, [r3], #1
 8031dee:	e7f9      	b.n	8031de4 <memset+0x4>

08031df0 <_sbrk_r>:
 8031df0:	b538      	push	{r3, r4, r5, lr}
 8031df2:	4d06      	ldr	r5, [pc, #24]	@ (8031e0c <_sbrk_r+0x1c>)
 8031df4:	2300      	movs	r3, #0
 8031df6:	4604      	mov	r4, r0
 8031df8:	4608      	mov	r0, r1
 8031dfa:	602b      	str	r3, [r5, #0]
 8031dfc:	f7e1 f9fe 	bl	80131fc <_sbrk>
 8031e00:	1c43      	adds	r3, r0, #1
 8031e02:	d102      	bne.n	8031e0a <_sbrk_r+0x1a>
 8031e04:	682b      	ldr	r3, [r5, #0]
 8031e06:	b103      	cbz	r3, 8031e0a <_sbrk_r+0x1a>
 8031e08:	6023      	str	r3, [r4, #0]
 8031e0a:	bd38      	pop	{r3, r4, r5, pc}
 8031e0c:	200217cc 	.word	0x200217cc

08031e10 <__errno>:
 8031e10:	4b01      	ldr	r3, [pc, #4]	@ (8031e18 <__errno+0x8>)
 8031e12:	6818      	ldr	r0, [r3, #0]
 8031e14:	4770      	bx	lr
 8031e16:	bf00      	nop
 8031e18:	200023bc 	.word	0x200023bc

08031e1c <__libc_init_array>:
 8031e1c:	b570      	push	{r4, r5, r6, lr}
 8031e1e:	4d0d      	ldr	r5, [pc, #52]	@ (8031e54 <__libc_init_array+0x38>)
 8031e20:	4c0d      	ldr	r4, [pc, #52]	@ (8031e58 <__libc_init_array+0x3c>)
 8031e22:	1b64      	subs	r4, r4, r5
 8031e24:	10a4      	asrs	r4, r4, #2
 8031e26:	2600      	movs	r6, #0
 8031e28:	42a6      	cmp	r6, r4
 8031e2a:	d109      	bne.n	8031e40 <__libc_init_array+0x24>
 8031e2c:	4d0b      	ldr	r5, [pc, #44]	@ (8031e5c <__libc_init_array+0x40>)
 8031e2e:	4c0c      	ldr	r4, [pc, #48]	@ (8031e60 <__libc_init_array+0x44>)
 8031e30:	f000 fb5e 	bl	80324f0 <_init>
 8031e34:	1b64      	subs	r4, r4, r5
 8031e36:	10a4      	asrs	r4, r4, #2
 8031e38:	2600      	movs	r6, #0
 8031e3a:	42a6      	cmp	r6, r4
 8031e3c:	d105      	bne.n	8031e4a <__libc_init_array+0x2e>
 8031e3e:	bd70      	pop	{r4, r5, r6, pc}
 8031e40:	f855 3b04 	ldr.w	r3, [r5], #4
 8031e44:	4798      	blx	r3
 8031e46:	3601      	adds	r6, #1
 8031e48:	e7ee      	b.n	8031e28 <__libc_init_array+0xc>
 8031e4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8031e4e:	4798      	blx	r3
 8031e50:	3601      	adds	r6, #1
 8031e52:	e7f2      	b.n	8031e3a <__libc_init_array+0x1e>
 8031e54:	080ccbf4 	.word	0x080ccbf4
 8031e58:	080ccbf4 	.word	0x080ccbf4
 8031e5c:	080ccbf4 	.word	0x080ccbf4
 8031e60:	080ccbf8 	.word	0x080ccbf8

08031e64 <__retarget_lock_acquire_recursive>:
 8031e64:	4770      	bx	lr

08031e66 <__retarget_lock_release_recursive>:
 8031e66:	4770      	bx	lr

08031e68 <memcpy>:
 8031e68:	440a      	add	r2, r1
 8031e6a:	4291      	cmp	r1, r2
 8031e6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8031e70:	d100      	bne.n	8031e74 <memcpy+0xc>
 8031e72:	4770      	bx	lr
 8031e74:	b510      	push	{r4, lr}
 8031e76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8031e7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8031e7e:	4291      	cmp	r1, r2
 8031e80:	d1f9      	bne.n	8031e76 <memcpy+0xe>
 8031e82:	bd10      	pop	{r4, pc}

08031e84 <_free_r>:
 8031e84:	b538      	push	{r3, r4, r5, lr}
 8031e86:	4605      	mov	r5, r0
 8031e88:	2900      	cmp	r1, #0
 8031e8a:	d041      	beq.n	8031f10 <_free_r+0x8c>
 8031e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8031e90:	1f0c      	subs	r4, r1, #4
 8031e92:	2b00      	cmp	r3, #0
 8031e94:	bfb8      	it	lt
 8031e96:	18e4      	addlt	r4, r4, r3
 8031e98:	f7ff ff18 	bl	8031ccc <__malloc_lock>
 8031e9c:	4a1d      	ldr	r2, [pc, #116]	@ (8031f14 <_free_r+0x90>)
 8031e9e:	6813      	ldr	r3, [r2, #0]
 8031ea0:	b933      	cbnz	r3, 8031eb0 <_free_r+0x2c>
 8031ea2:	6063      	str	r3, [r4, #4]
 8031ea4:	6014      	str	r4, [r2, #0]
 8031ea6:	4628      	mov	r0, r5
 8031ea8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8031eac:	f7ff bf14 	b.w	8031cd8 <__malloc_unlock>
 8031eb0:	42a3      	cmp	r3, r4
 8031eb2:	d908      	bls.n	8031ec6 <_free_r+0x42>
 8031eb4:	6820      	ldr	r0, [r4, #0]
 8031eb6:	1821      	adds	r1, r4, r0
 8031eb8:	428b      	cmp	r3, r1
 8031eba:	bf01      	itttt	eq
 8031ebc:	6819      	ldreq	r1, [r3, #0]
 8031ebe:	685b      	ldreq	r3, [r3, #4]
 8031ec0:	1809      	addeq	r1, r1, r0
 8031ec2:	6021      	streq	r1, [r4, #0]
 8031ec4:	e7ed      	b.n	8031ea2 <_free_r+0x1e>
 8031ec6:	461a      	mov	r2, r3
 8031ec8:	685b      	ldr	r3, [r3, #4]
 8031eca:	b10b      	cbz	r3, 8031ed0 <_free_r+0x4c>
 8031ecc:	42a3      	cmp	r3, r4
 8031ece:	d9fa      	bls.n	8031ec6 <_free_r+0x42>
 8031ed0:	6811      	ldr	r1, [r2, #0]
 8031ed2:	1850      	adds	r0, r2, r1
 8031ed4:	42a0      	cmp	r0, r4
 8031ed6:	d10b      	bne.n	8031ef0 <_free_r+0x6c>
 8031ed8:	6820      	ldr	r0, [r4, #0]
 8031eda:	4401      	add	r1, r0
 8031edc:	1850      	adds	r0, r2, r1
 8031ede:	4283      	cmp	r3, r0
 8031ee0:	6011      	str	r1, [r2, #0]
 8031ee2:	d1e0      	bne.n	8031ea6 <_free_r+0x22>
 8031ee4:	6818      	ldr	r0, [r3, #0]
 8031ee6:	685b      	ldr	r3, [r3, #4]
 8031ee8:	6053      	str	r3, [r2, #4]
 8031eea:	4408      	add	r0, r1
 8031eec:	6010      	str	r0, [r2, #0]
 8031eee:	e7da      	b.n	8031ea6 <_free_r+0x22>
 8031ef0:	d902      	bls.n	8031ef8 <_free_r+0x74>
 8031ef2:	230c      	movs	r3, #12
 8031ef4:	602b      	str	r3, [r5, #0]
 8031ef6:	e7d6      	b.n	8031ea6 <_free_r+0x22>
 8031ef8:	6820      	ldr	r0, [r4, #0]
 8031efa:	1821      	adds	r1, r4, r0
 8031efc:	428b      	cmp	r3, r1
 8031efe:	bf04      	itt	eq
 8031f00:	6819      	ldreq	r1, [r3, #0]
 8031f02:	685b      	ldreq	r3, [r3, #4]
 8031f04:	6063      	str	r3, [r4, #4]
 8031f06:	bf04      	itt	eq
 8031f08:	1809      	addeq	r1, r1, r0
 8031f0a:	6021      	streq	r1, [r4, #0]
 8031f0c:	6054      	str	r4, [r2, #4]
 8031f0e:	e7ca      	b.n	8031ea6 <_free_r+0x22>
 8031f10:	bd38      	pop	{r3, r4, r5, pc}
 8031f12:	bf00      	nop
 8031f14:	20021690 	.word	0x20021690

08031f18 <_malloc_usable_size_r>:
 8031f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8031f1c:	1f18      	subs	r0, r3, #4
 8031f1e:	2b00      	cmp	r3, #0
 8031f20:	bfbc      	itt	lt
 8031f22:	580b      	ldrlt	r3, [r1, r0]
 8031f24:	18c0      	addlt	r0, r0, r3
 8031f26:	4770      	bx	lr

08031f28 <__ssputs_r>:
 8031f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8031f2c:	688e      	ldr	r6, [r1, #8]
 8031f2e:	461f      	mov	r7, r3
 8031f30:	42be      	cmp	r6, r7
 8031f32:	680b      	ldr	r3, [r1, #0]
 8031f34:	4682      	mov	sl, r0
 8031f36:	460c      	mov	r4, r1
 8031f38:	4690      	mov	r8, r2
 8031f3a:	d82d      	bhi.n	8031f98 <__ssputs_r+0x70>
 8031f3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8031f40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8031f44:	d026      	beq.n	8031f94 <__ssputs_r+0x6c>
 8031f46:	6965      	ldr	r5, [r4, #20]
 8031f48:	6909      	ldr	r1, [r1, #16]
 8031f4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8031f4e:	eba3 0901 	sub.w	r9, r3, r1
 8031f52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8031f56:	1c7b      	adds	r3, r7, #1
 8031f58:	444b      	add	r3, r9
 8031f5a:	106d      	asrs	r5, r5, #1
 8031f5c:	429d      	cmp	r5, r3
 8031f5e:	bf38      	it	cc
 8031f60:	461d      	movcc	r5, r3
 8031f62:	0553      	lsls	r3, r2, #21
 8031f64:	d527      	bpl.n	8031fb6 <__ssputs_r+0x8e>
 8031f66:	4629      	mov	r1, r5
 8031f68:	f7ff fe30 	bl	8031bcc <_malloc_r>
 8031f6c:	4606      	mov	r6, r0
 8031f6e:	b360      	cbz	r0, 8031fca <__ssputs_r+0xa2>
 8031f70:	6921      	ldr	r1, [r4, #16]
 8031f72:	464a      	mov	r2, r9
 8031f74:	f7ff ff78 	bl	8031e68 <memcpy>
 8031f78:	89a3      	ldrh	r3, [r4, #12]
 8031f7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8031f7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8031f82:	81a3      	strh	r3, [r4, #12]
 8031f84:	6126      	str	r6, [r4, #16]
 8031f86:	6165      	str	r5, [r4, #20]
 8031f88:	444e      	add	r6, r9
 8031f8a:	eba5 0509 	sub.w	r5, r5, r9
 8031f8e:	6026      	str	r6, [r4, #0]
 8031f90:	60a5      	str	r5, [r4, #8]
 8031f92:	463e      	mov	r6, r7
 8031f94:	42be      	cmp	r6, r7
 8031f96:	d900      	bls.n	8031f9a <__ssputs_r+0x72>
 8031f98:	463e      	mov	r6, r7
 8031f9a:	6820      	ldr	r0, [r4, #0]
 8031f9c:	4632      	mov	r2, r6
 8031f9e:	4641      	mov	r1, r8
 8031fa0:	f7ff ff04 	bl	8031dac <memmove>
 8031fa4:	68a3      	ldr	r3, [r4, #8]
 8031fa6:	1b9b      	subs	r3, r3, r6
 8031fa8:	60a3      	str	r3, [r4, #8]
 8031faa:	6823      	ldr	r3, [r4, #0]
 8031fac:	4433      	add	r3, r6
 8031fae:	6023      	str	r3, [r4, #0]
 8031fb0:	2000      	movs	r0, #0
 8031fb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8031fb6:	462a      	mov	r2, r5
 8031fb8:	f7ff fe94 	bl	8031ce4 <_realloc_r>
 8031fbc:	4606      	mov	r6, r0
 8031fbe:	2800      	cmp	r0, #0
 8031fc0:	d1e0      	bne.n	8031f84 <__ssputs_r+0x5c>
 8031fc2:	6921      	ldr	r1, [r4, #16]
 8031fc4:	4650      	mov	r0, sl
 8031fc6:	f7ff ff5d 	bl	8031e84 <_free_r>
 8031fca:	230c      	movs	r3, #12
 8031fcc:	f8ca 3000 	str.w	r3, [sl]
 8031fd0:	89a3      	ldrh	r3, [r4, #12]
 8031fd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8031fd6:	81a3      	strh	r3, [r4, #12]
 8031fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8031fdc:	e7e9      	b.n	8031fb2 <__ssputs_r+0x8a>
	...

08031fe0 <_svfiprintf_r>:
 8031fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8031fe4:	4698      	mov	r8, r3
 8031fe6:	898b      	ldrh	r3, [r1, #12]
 8031fe8:	061b      	lsls	r3, r3, #24
 8031fea:	b09d      	sub	sp, #116	@ 0x74
 8031fec:	4607      	mov	r7, r0
 8031fee:	460d      	mov	r5, r1
 8031ff0:	4614      	mov	r4, r2
 8031ff2:	d510      	bpl.n	8032016 <_svfiprintf_r+0x36>
 8031ff4:	690b      	ldr	r3, [r1, #16]
 8031ff6:	b973      	cbnz	r3, 8032016 <_svfiprintf_r+0x36>
 8031ff8:	2140      	movs	r1, #64	@ 0x40
 8031ffa:	f7ff fde7 	bl	8031bcc <_malloc_r>
 8031ffe:	6028      	str	r0, [r5, #0]
 8032000:	6128      	str	r0, [r5, #16]
 8032002:	b930      	cbnz	r0, 8032012 <_svfiprintf_r+0x32>
 8032004:	230c      	movs	r3, #12
 8032006:	603b      	str	r3, [r7, #0]
 8032008:	f04f 30ff 	mov.w	r0, #4294967295
 803200c:	b01d      	add	sp, #116	@ 0x74
 803200e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8032012:	2340      	movs	r3, #64	@ 0x40
 8032014:	616b      	str	r3, [r5, #20]
 8032016:	2300      	movs	r3, #0
 8032018:	9309      	str	r3, [sp, #36]	@ 0x24
 803201a:	2320      	movs	r3, #32
 803201c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8032020:	f8cd 800c 	str.w	r8, [sp, #12]
 8032024:	2330      	movs	r3, #48	@ 0x30
 8032026:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80321c4 <_svfiprintf_r+0x1e4>
 803202a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 803202e:	f04f 0901 	mov.w	r9, #1
 8032032:	4623      	mov	r3, r4
 8032034:	469a      	mov	sl, r3
 8032036:	f813 2b01 	ldrb.w	r2, [r3], #1
 803203a:	b10a      	cbz	r2, 8032040 <_svfiprintf_r+0x60>
 803203c:	2a25      	cmp	r2, #37	@ 0x25
 803203e:	d1f9      	bne.n	8032034 <_svfiprintf_r+0x54>
 8032040:	ebba 0b04 	subs.w	fp, sl, r4
 8032044:	d00b      	beq.n	803205e <_svfiprintf_r+0x7e>
 8032046:	465b      	mov	r3, fp
 8032048:	4622      	mov	r2, r4
 803204a:	4629      	mov	r1, r5
 803204c:	4638      	mov	r0, r7
 803204e:	f7ff ff6b 	bl	8031f28 <__ssputs_r>
 8032052:	3001      	adds	r0, #1
 8032054:	f000 80a7 	beq.w	80321a6 <_svfiprintf_r+0x1c6>
 8032058:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 803205a:	445a      	add	r2, fp
 803205c:	9209      	str	r2, [sp, #36]	@ 0x24
 803205e:	f89a 3000 	ldrb.w	r3, [sl]
 8032062:	2b00      	cmp	r3, #0
 8032064:	f000 809f 	beq.w	80321a6 <_svfiprintf_r+0x1c6>
 8032068:	2300      	movs	r3, #0
 803206a:	f04f 32ff 	mov.w	r2, #4294967295
 803206e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8032072:	f10a 0a01 	add.w	sl, sl, #1
 8032076:	9304      	str	r3, [sp, #16]
 8032078:	9307      	str	r3, [sp, #28]
 803207a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 803207e:	931a      	str	r3, [sp, #104]	@ 0x68
 8032080:	4654      	mov	r4, sl
 8032082:	2205      	movs	r2, #5
 8032084:	f814 1b01 	ldrb.w	r1, [r4], #1
 8032088:	484e      	ldr	r0, [pc, #312]	@ (80321c4 <_svfiprintf_r+0x1e4>)
 803208a:	f7dd ffe1 	bl	8010050 <memchr>
 803208e:	9a04      	ldr	r2, [sp, #16]
 8032090:	b9d8      	cbnz	r0, 80320ca <_svfiprintf_r+0xea>
 8032092:	06d0      	lsls	r0, r2, #27
 8032094:	bf44      	itt	mi
 8032096:	2320      	movmi	r3, #32
 8032098:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 803209c:	0711      	lsls	r1, r2, #28
 803209e:	bf44      	itt	mi
 80320a0:	232b      	movmi	r3, #43	@ 0x2b
 80320a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80320a6:	f89a 3000 	ldrb.w	r3, [sl]
 80320aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80320ac:	d015      	beq.n	80320da <_svfiprintf_r+0xfa>
 80320ae:	9a07      	ldr	r2, [sp, #28]
 80320b0:	4654      	mov	r4, sl
 80320b2:	2000      	movs	r0, #0
 80320b4:	f04f 0c0a 	mov.w	ip, #10
 80320b8:	4621      	mov	r1, r4
 80320ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80320be:	3b30      	subs	r3, #48	@ 0x30
 80320c0:	2b09      	cmp	r3, #9
 80320c2:	d94b      	bls.n	803215c <_svfiprintf_r+0x17c>
 80320c4:	b1b0      	cbz	r0, 80320f4 <_svfiprintf_r+0x114>
 80320c6:	9207      	str	r2, [sp, #28]
 80320c8:	e014      	b.n	80320f4 <_svfiprintf_r+0x114>
 80320ca:	eba0 0308 	sub.w	r3, r0, r8
 80320ce:	fa09 f303 	lsl.w	r3, r9, r3
 80320d2:	4313      	orrs	r3, r2
 80320d4:	9304      	str	r3, [sp, #16]
 80320d6:	46a2      	mov	sl, r4
 80320d8:	e7d2      	b.n	8032080 <_svfiprintf_r+0xa0>
 80320da:	9b03      	ldr	r3, [sp, #12]
 80320dc:	1d19      	adds	r1, r3, #4
 80320de:	681b      	ldr	r3, [r3, #0]
 80320e0:	9103      	str	r1, [sp, #12]
 80320e2:	2b00      	cmp	r3, #0
 80320e4:	bfbb      	ittet	lt
 80320e6:	425b      	neglt	r3, r3
 80320e8:	f042 0202 	orrlt.w	r2, r2, #2
 80320ec:	9307      	strge	r3, [sp, #28]
 80320ee:	9307      	strlt	r3, [sp, #28]
 80320f0:	bfb8      	it	lt
 80320f2:	9204      	strlt	r2, [sp, #16]
 80320f4:	7823      	ldrb	r3, [r4, #0]
 80320f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80320f8:	d10a      	bne.n	8032110 <_svfiprintf_r+0x130>
 80320fa:	7863      	ldrb	r3, [r4, #1]
 80320fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80320fe:	d132      	bne.n	8032166 <_svfiprintf_r+0x186>
 8032100:	9b03      	ldr	r3, [sp, #12]
 8032102:	1d1a      	adds	r2, r3, #4
 8032104:	681b      	ldr	r3, [r3, #0]
 8032106:	9203      	str	r2, [sp, #12]
 8032108:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 803210c:	3402      	adds	r4, #2
 803210e:	9305      	str	r3, [sp, #20]
 8032110:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80321d4 <_svfiprintf_r+0x1f4>
 8032114:	7821      	ldrb	r1, [r4, #0]
 8032116:	2203      	movs	r2, #3
 8032118:	4650      	mov	r0, sl
 803211a:	f7dd ff99 	bl	8010050 <memchr>
 803211e:	b138      	cbz	r0, 8032130 <_svfiprintf_r+0x150>
 8032120:	9b04      	ldr	r3, [sp, #16]
 8032122:	eba0 000a 	sub.w	r0, r0, sl
 8032126:	2240      	movs	r2, #64	@ 0x40
 8032128:	4082      	lsls	r2, r0
 803212a:	4313      	orrs	r3, r2
 803212c:	3401      	adds	r4, #1
 803212e:	9304      	str	r3, [sp, #16]
 8032130:	f814 1b01 	ldrb.w	r1, [r4], #1
 8032134:	4824      	ldr	r0, [pc, #144]	@ (80321c8 <_svfiprintf_r+0x1e8>)
 8032136:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 803213a:	2206      	movs	r2, #6
 803213c:	f7dd ff88 	bl	8010050 <memchr>
 8032140:	2800      	cmp	r0, #0
 8032142:	d036      	beq.n	80321b2 <_svfiprintf_r+0x1d2>
 8032144:	4b21      	ldr	r3, [pc, #132]	@ (80321cc <_svfiprintf_r+0x1ec>)
 8032146:	bb1b      	cbnz	r3, 8032190 <_svfiprintf_r+0x1b0>
 8032148:	9b03      	ldr	r3, [sp, #12]
 803214a:	3307      	adds	r3, #7
 803214c:	f023 0307 	bic.w	r3, r3, #7
 8032150:	3308      	adds	r3, #8
 8032152:	9303      	str	r3, [sp, #12]
 8032154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8032156:	4433      	add	r3, r6
 8032158:	9309      	str	r3, [sp, #36]	@ 0x24
 803215a:	e76a      	b.n	8032032 <_svfiprintf_r+0x52>
 803215c:	fb0c 3202 	mla	r2, ip, r2, r3
 8032160:	460c      	mov	r4, r1
 8032162:	2001      	movs	r0, #1
 8032164:	e7a8      	b.n	80320b8 <_svfiprintf_r+0xd8>
 8032166:	2300      	movs	r3, #0
 8032168:	3401      	adds	r4, #1
 803216a:	9305      	str	r3, [sp, #20]
 803216c:	4619      	mov	r1, r3
 803216e:	f04f 0c0a 	mov.w	ip, #10
 8032172:	4620      	mov	r0, r4
 8032174:	f810 2b01 	ldrb.w	r2, [r0], #1
 8032178:	3a30      	subs	r2, #48	@ 0x30
 803217a:	2a09      	cmp	r2, #9
 803217c:	d903      	bls.n	8032186 <_svfiprintf_r+0x1a6>
 803217e:	2b00      	cmp	r3, #0
 8032180:	d0c6      	beq.n	8032110 <_svfiprintf_r+0x130>
 8032182:	9105      	str	r1, [sp, #20]
 8032184:	e7c4      	b.n	8032110 <_svfiprintf_r+0x130>
 8032186:	fb0c 2101 	mla	r1, ip, r1, r2
 803218a:	4604      	mov	r4, r0
 803218c:	2301      	movs	r3, #1
 803218e:	e7f0      	b.n	8032172 <_svfiprintf_r+0x192>
 8032190:	ab03      	add	r3, sp, #12
 8032192:	9300      	str	r3, [sp, #0]
 8032194:	462a      	mov	r2, r5
 8032196:	4b0e      	ldr	r3, [pc, #56]	@ (80321d0 <_svfiprintf_r+0x1f0>)
 8032198:	a904      	add	r1, sp, #16
 803219a:	4638      	mov	r0, r7
 803219c:	f3af 8000 	nop.w
 80321a0:	1c42      	adds	r2, r0, #1
 80321a2:	4606      	mov	r6, r0
 80321a4:	d1d6      	bne.n	8032154 <_svfiprintf_r+0x174>
 80321a6:	89ab      	ldrh	r3, [r5, #12]
 80321a8:	065b      	lsls	r3, r3, #25
 80321aa:	f53f af2d 	bmi.w	8032008 <_svfiprintf_r+0x28>
 80321ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80321b0:	e72c      	b.n	803200c <_svfiprintf_r+0x2c>
 80321b2:	ab03      	add	r3, sp, #12
 80321b4:	9300      	str	r3, [sp, #0]
 80321b6:	462a      	mov	r2, r5
 80321b8:	4b05      	ldr	r3, [pc, #20]	@ (80321d0 <_svfiprintf_r+0x1f0>)
 80321ba:	a904      	add	r1, sp, #16
 80321bc:	4638      	mov	r0, r7
 80321be:	f000 f879 	bl	80322b4 <_printf_i>
 80321c2:	e7ed      	b.n	80321a0 <_svfiprintf_r+0x1c0>
 80321c4:	080ccbb8 	.word	0x080ccbb8
 80321c8:	080ccbc2 	.word	0x080ccbc2
 80321cc:	00000000 	.word	0x00000000
 80321d0:	08031f29 	.word	0x08031f29
 80321d4:	080ccbbe 	.word	0x080ccbbe

080321d8 <_printf_common>:
 80321d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80321dc:	4616      	mov	r6, r2
 80321de:	4698      	mov	r8, r3
 80321e0:	688a      	ldr	r2, [r1, #8]
 80321e2:	690b      	ldr	r3, [r1, #16]
 80321e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80321e8:	4293      	cmp	r3, r2
 80321ea:	bfb8      	it	lt
 80321ec:	4613      	movlt	r3, r2
 80321ee:	6033      	str	r3, [r6, #0]
 80321f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80321f4:	4607      	mov	r7, r0
 80321f6:	460c      	mov	r4, r1
 80321f8:	b10a      	cbz	r2, 80321fe <_printf_common+0x26>
 80321fa:	3301      	adds	r3, #1
 80321fc:	6033      	str	r3, [r6, #0]
 80321fe:	6823      	ldr	r3, [r4, #0]
 8032200:	0699      	lsls	r1, r3, #26
 8032202:	bf42      	ittt	mi
 8032204:	6833      	ldrmi	r3, [r6, #0]
 8032206:	3302      	addmi	r3, #2
 8032208:	6033      	strmi	r3, [r6, #0]
 803220a:	6825      	ldr	r5, [r4, #0]
 803220c:	f015 0506 	ands.w	r5, r5, #6
 8032210:	d106      	bne.n	8032220 <_printf_common+0x48>
 8032212:	f104 0a19 	add.w	sl, r4, #25
 8032216:	68e3      	ldr	r3, [r4, #12]
 8032218:	6832      	ldr	r2, [r6, #0]
 803221a:	1a9b      	subs	r3, r3, r2
 803221c:	42ab      	cmp	r3, r5
 803221e:	dc26      	bgt.n	803226e <_printf_common+0x96>
 8032220:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8032224:	6822      	ldr	r2, [r4, #0]
 8032226:	3b00      	subs	r3, #0
 8032228:	bf18      	it	ne
 803222a:	2301      	movne	r3, #1
 803222c:	0692      	lsls	r2, r2, #26
 803222e:	d42b      	bmi.n	8032288 <_printf_common+0xb0>
 8032230:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8032234:	4641      	mov	r1, r8
 8032236:	4638      	mov	r0, r7
 8032238:	47c8      	blx	r9
 803223a:	3001      	adds	r0, #1
 803223c:	d01e      	beq.n	803227c <_printf_common+0xa4>
 803223e:	6823      	ldr	r3, [r4, #0]
 8032240:	6922      	ldr	r2, [r4, #16]
 8032242:	f003 0306 	and.w	r3, r3, #6
 8032246:	2b04      	cmp	r3, #4
 8032248:	bf02      	ittt	eq
 803224a:	68e5      	ldreq	r5, [r4, #12]
 803224c:	6833      	ldreq	r3, [r6, #0]
 803224e:	1aed      	subeq	r5, r5, r3
 8032250:	68a3      	ldr	r3, [r4, #8]
 8032252:	bf0c      	ite	eq
 8032254:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8032258:	2500      	movne	r5, #0
 803225a:	4293      	cmp	r3, r2
 803225c:	bfc4      	itt	gt
 803225e:	1a9b      	subgt	r3, r3, r2
 8032260:	18ed      	addgt	r5, r5, r3
 8032262:	2600      	movs	r6, #0
 8032264:	341a      	adds	r4, #26
 8032266:	42b5      	cmp	r5, r6
 8032268:	d11a      	bne.n	80322a0 <_printf_common+0xc8>
 803226a:	2000      	movs	r0, #0
 803226c:	e008      	b.n	8032280 <_printf_common+0xa8>
 803226e:	2301      	movs	r3, #1
 8032270:	4652      	mov	r2, sl
 8032272:	4641      	mov	r1, r8
 8032274:	4638      	mov	r0, r7
 8032276:	47c8      	blx	r9
 8032278:	3001      	adds	r0, #1
 803227a:	d103      	bne.n	8032284 <_printf_common+0xac>
 803227c:	f04f 30ff 	mov.w	r0, #4294967295
 8032280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8032284:	3501      	adds	r5, #1
 8032286:	e7c6      	b.n	8032216 <_printf_common+0x3e>
 8032288:	18e1      	adds	r1, r4, r3
 803228a:	1c5a      	adds	r2, r3, #1
 803228c:	2030      	movs	r0, #48	@ 0x30
 803228e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8032292:	4422      	add	r2, r4
 8032294:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8032298:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 803229c:	3302      	adds	r3, #2
 803229e:	e7c7      	b.n	8032230 <_printf_common+0x58>
 80322a0:	2301      	movs	r3, #1
 80322a2:	4622      	mov	r2, r4
 80322a4:	4641      	mov	r1, r8
 80322a6:	4638      	mov	r0, r7
 80322a8:	47c8      	blx	r9
 80322aa:	3001      	adds	r0, #1
 80322ac:	d0e6      	beq.n	803227c <_printf_common+0xa4>
 80322ae:	3601      	adds	r6, #1
 80322b0:	e7d9      	b.n	8032266 <_printf_common+0x8e>
	...

080322b4 <_printf_i>:
 80322b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80322b8:	7e0f      	ldrb	r7, [r1, #24]
 80322ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80322bc:	2f78      	cmp	r7, #120	@ 0x78
 80322be:	4691      	mov	r9, r2
 80322c0:	4680      	mov	r8, r0
 80322c2:	460c      	mov	r4, r1
 80322c4:	469a      	mov	sl, r3
 80322c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80322ca:	d807      	bhi.n	80322dc <_printf_i+0x28>
 80322cc:	2f62      	cmp	r7, #98	@ 0x62
 80322ce:	d80a      	bhi.n	80322e6 <_printf_i+0x32>
 80322d0:	2f00      	cmp	r7, #0
 80322d2:	f000 80d1 	beq.w	8032478 <_printf_i+0x1c4>
 80322d6:	2f58      	cmp	r7, #88	@ 0x58
 80322d8:	f000 80b8 	beq.w	803244c <_printf_i+0x198>
 80322dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80322e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80322e4:	e03a      	b.n	803235c <_printf_i+0xa8>
 80322e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80322ea:	2b15      	cmp	r3, #21
 80322ec:	d8f6      	bhi.n	80322dc <_printf_i+0x28>
 80322ee:	a101      	add	r1, pc, #4	@ (adr r1, 80322f4 <_printf_i+0x40>)
 80322f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80322f4:	0803234d 	.word	0x0803234d
 80322f8:	08032361 	.word	0x08032361
 80322fc:	080322dd 	.word	0x080322dd
 8032300:	080322dd 	.word	0x080322dd
 8032304:	080322dd 	.word	0x080322dd
 8032308:	080322dd 	.word	0x080322dd
 803230c:	08032361 	.word	0x08032361
 8032310:	080322dd 	.word	0x080322dd
 8032314:	080322dd 	.word	0x080322dd
 8032318:	080322dd 	.word	0x080322dd
 803231c:	080322dd 	.word	0x080322dd
 8032320:	0803245f 	.word	0x0803245f
 8032324:	0803238b 	.word	0x0803238b
 8032328:	08032419 	.word	0x08032419
 803232c:	080322dd 	.word	0x080322dd
 8032330:	080322dd 	.word	0x080322dd
 8032334:	08032481 	.word	0x08032481
 8032338:	080322dd 	.word	0x080322dd
 803233c:	0803238b 	.word	0x0803238b
 8032340:	080322dd 	.word	0x080322dd
 8032344:	080322dd 	.word	0x080322dd
 8032348:	08032421 	.word	0x08032421
 803234c:	6833      	ldr	r3, [r6, #0]
 803234e:	1d1a      	adds	r2, r3, #4
 8032350:	681b      	ldr	r3, [r3, #0]
 8032352:	6032      	str	r2, [r6, #0]
 8032354:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8032358:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 803235c:	2301      	movs	r3, #1
 803235e:	e09c      	b.n	803249a <_printf_i+0x1e6>
 8032360:	6833      	ldr	r3, [r6, #0]
 8032362:	6820      	ldr	r0, [r4, #0]
 8032364:	1d19      	adds	r1, r3, #4
 8032366:	6031      	str	r1, [r6, #0]
 8032368:	0606      	lsls	r6, r0, #24
 803236a:	d501      	bpl.n	8032370 <_printf_i+0xbc>
 803236c:	681d      	ldr	r5, [r3, #0]
 803236e:	e003      	b.n	8032378 <_printf_i+0xc4>
 8032370:	0645      	lsls	r5, r0, #25
 8032372:	d5fb      	bpl.n	803236c <_printf_i+0xb8>
 8032374:	f9b3 5000 	ldrsh.w	r5, [r3]
 8032378:	2d00      	cmp	r5, #0
 803237a:	da03      	bge.n	8032384 <_printf_i+0xd0>
 803237c:	232d      	movs	r3, #45	@ 0x2d
 803237e:	426d      	negs	r5, r5
 8032380:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8032384:	4858      	ldr	r0, [pc, #352]	@ (80324e8 <_printf_i+0x234>)
 8032386:	230a      	movs	r3, #10
 8032388:	e011      	b.n	80323ae <_printf_i+0xfa>
 803238a:	6821      	ldr	r1, [r4, #0]
 803238c:	6833      	ldr	r3, [r6, #0]
 803238e:	0608      	lsls	r0, r1, #24
 8032390:	f853 5b04 	ldr.w	r5, [r3], #4
 8032394:	d402      	bmi.n	803239c <_printf_i+0xe8>
 8032396:	0649      	lsls	r1, r1, #25
 8032398:	bf48      	it	mi
 803239a:	b2ad      	uxthmi	r5, r5
 803239c:	2f6f      	cmp	r7, #111	@ 0x6f
 803239e:	4852      	ldr	r0, [pc, #328]	@ (80324e8 <_printf_i+0x234>)
 80323a0:	6033      	str	r3, [r6, #0]
 80323a2:	bf14      	ite	ne
 80323a4:	230a      	movne	r3, #10
 80323a6:	2308      	moveq	r3, #8
 80323a8:	2100      	movs	r1, #0
 80323aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80323ae:	6866      	ldr	r6, [r4, #4]
 80323b0:	60a6      	str	r6, [r4, #8]
 80323b2:	2e00      	cmp	r6, #0
 80323b4:	db05      	blt.n	80323c2 <_printf_i+0x10e>
 80323b6:	6821      	ldr	r1, [r4, #0]
 80323b8:	432e      	orrs	r6, r5
 80323ba:	f021 0104 	bic.w	r1, r1, #4
 80323be:	6021      	str	r1, [r4, #0]
 80323c0:	d04b      	beq.n	803245a <_printf_i+0x1a6>
 80323c2:	4616      	mov	r6, r2
 80323c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80323c8:	fb03 5711 	mls	r7, r3, r1, r5
 80323cc:	5dc7      	ldrb	r7, [r0, r7]
 80323ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80323d2:	462f      	mov	r7, r5
 80323d4:	42bb      	cmp	r3, r7
 80323d6:	460d      	mov	r5, r1
 80323d8:	d9f4      	bls.n	80323c4 <_printf_i+0x110>
 80323da:	2b08      	cmp	r3, #8
 80323dc:	d10b      	bne.n	80323f6 <_printf_i+0x142>
 80323de:	6823      	ldr	r3, [r4, #0]
 80323e0:	07df      	lsls	r7, r3, #31
 80323e2:	d508      	bpl.n	80323f6 <_printf_i+0x142>
 80323e4:	6923      	ldr	r3, [r4, #16]
 80323e6:	6861      	ldr	r1, [r4, #4]
 80323e8:	4299      	cmp	r1, r3
 80323ea:	bfde      	ittt	le
 80323ec:	2330      	movle	r3, #48	@ 0x30
 80323ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80323f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80323f6:	1b92      	subs	r2, r2, r6
 80323f8:	6122      	str	r2, [r4, #16]
 80323fa:	f8cd a000 	str.w	sl, [sp]
 80323fe:	464b      	mov	r3, r9
 8032400:	aa03      	add	r2, sp, #12
 8032402:	4621      	mov	r1, r4
 8032404:	4640      	mov	r0, r8
 8032406:	f7ff fee7 	bl	80321d8 <_printf_common>
 803240a:	3001      	adds	r0, #1
 803240c:	d14a      	bne.n	80324a4 <_printf_i+0x1f0>
 803240e:	f04f 30ff 	mov.w	r0, #4294967295
 8032412:	b004      	add	sp, #16
 8032414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8032418:	6823      	ldr	r3, [r4, #0]
 803241a:	f043 0320 	orr.w	r3, r3, #32
 803241e:	6023      	str	r3, [r4, #0]
 8032420:	4832      	ldr	r0, [pc, #200]	@ (80324ec <_printf_i+0x238>)
 8032422:	2778      	movs	r7, #120	@ 0x78
 8032424:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8032428:	6823      	ldr	r3, [r4, #0]
 803242a:	6831      	ldr	r1, [r6, #0]
 803242c:	061f      	lsls	r7, r3, #24
 803242e:	f851 5b04 	ldr.w	r5, [r1], #4
 8032432:	d402      	bmi.n	803243a <_printf_i+0x186>
 8032434:	065f      	lsls	r7, r3, #25
 8032436:	bf48      	it	mi
 8032438:	b2ad      	uxthmi	r5, r5
 803243a:	6031      	str	r1, [r6, #0]
 803243c:	07d9      	lsls	r1, r3, #31
 803243e:	bf44      	itt	mi
 8032440:	f043 0320 	orrmi.w	r3, r3, #32
 8032444:	6023      	strmi	r3, [r4, #0]
 8032446:	b11d      	cbz	r5, 8032450 <_printf_i+0x19c>
 8032448:	2310      	movs	r3, #16
 803244a:	e7ad      	b.n	80323a8 <_printf_i+0xf4>
 803244c:	4826      	ldr	r0, [pc, #152]	@ (80324e8 <_printf_i+0x234>)
 803244e:	e7e9      	b.n	8032424 <_printf_i+0x170>
 8032450:	6823      	ldr	r3, [r4, #0]
 8032452:	f023 0320 	bic.w	r3, r3, #32
 8032456:	6023      	str	r3, [r4, #0]
 8032458:	e7f6      	b.n	8032448 <_printf_i+0x194>
 803245a:	4616      	mov	r6, r2
 803245c:	e7bd      	b.n	80323da <_printf_i+0x126>
 803245e:	6833      	ldr	r3, [r6, #0]
 8032460:	6825      	ldr	r5, [r4, #0]
 8032462:	6961      	ldr	r1, [r4, #20]
 8032464:	1d18      	adds	r0, r3, #4
 8032466:	6030      	str	r0, [r6, #0]
 8032468:	062e      	lsls	r6, r5, #24
 803246a:	681b      	ldr	r3, [r3, #0]
 803246c:	d501      	bpl.n	8032472 <_printf_i+0x1be>
 803246e:	6019      	str	r1, [r3, #0]
 8032470:	e002      	b.n	8032478 <_printf_i+0x1c4>
 8032472:	0668      	lsls	r0, r5, #25
 8032474:	d5fb      	bpl.n	803246e <_printf_i+0x1ba>
 8032476:	8019      	strh	r1, [r3, #0]
 8032478:	2300      	movs	r3, #0
 803247a:	6123      	str	r3, [r4, #16]
 803247c:	4616      	mov	r6, r2
 803247e:	e7bc      	b.n	80323fa <_printf_i+0x146>
 8032480:	6833      	ldr	r3, [r6, #0]
 8032482:	1d1a      	adds	r2, r3, #4
 8032484:	6032      	str	r2, [r6, #0]
 8032486:	681e      	ldr	r6, [r3, #0]
 8032488:	6862      	ldr	r2, [r4, #4]
 803248a:	2100      	movs	r1, #0
 803248c:	4630      	mov	r0, r6
 803248e:	f7dd fddf 	bl	8010050 <memchr>
 8032492:	b108      	cbz	r0, 8032498 <_printf_i+0x1e4>
 8032494:	1b80      	subs	r0, r0, r6
 8032496:	6060      	str	r0, [r4, #4]
 8032498:	6863      	ldr	r3, [r4, #4]
 803249a:	6123      	str	r3, [r4, #16]
 803249c:	2300      	movs	r3, #0
 803249e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80324a2:	e7aa      	b.n	80323fa <_printf_i+0x146>
 80324a4:	6923      	ldr	r3, [r4, #16]
 80324a6:	4632      	mov	r2, r6
 80324a8:	4649      	mov	r1, r9
 80324aa:	4640      	mov	r0, r8
 80324ac:	47d0      	blx	sl
 80324ae:	3001      	adds	r0, #1
 80324b0:	d0ad      	beq.n	803240e <_printf_i+0x15a>
 80324b2:	6823      	ldr	r3, [r4, #0]
 80324b4:	079b      	lsls	r3, r3, #30
 80324b6:	d413      	bmi.n	80324e0 <_printf_i+0x22c>
 80324b8:	68e0      	ldr	r0, [r4, #12]
 80324ba:	9b03      	ldr	r3, [sp, #12]
 80324bc:	4298      	cmp	r0, r3
 80324be:	bfb8      	it	lt
 80324c0:	4618      	movlt	r0, r3
 80324c2:	e7a6      	b.n	8032412 <_printf_i+0x15e>
 80324c4:	2301      	movs	r3, #1
 80324c6:	4632      	mov	r2, r6
 80324c8:	4649      	mov	r1, r9
 80324ca:	4640      	mov	r0, r8
 80324cc:	47d0      	blx	sl
 80324ce:	3001      	adds	r0, #1
 80324d0:	d09d      	beq.n	803240e <_printf_i+0x15a>
 80324d2:	3501      	adds	r5, #1
 80324d4:	68e3      	ldr	r3, [r4, #12]
 80324d6:	9903      	ldr	r1, [sp, #12]
 80324d8:	1a5b      	subs	r3, r3, r1
 80324da:	42ab      	cmp	r3, r5
 80324dc:	dcf2      	bgt.n	80324c4 <_printf_i+0x210>
 80324de:	e7eb      	b.n	80324b8 <_printf_i+0x204>
 80324e0:	2500      	movs	r5, #0
 80324e2:	f104 0619 	add.w	r6, r4, #25
 80324e6:	e7f5      	b.n	80324d4 <_printf_i+0x220>
 80324e8:	080ccbc9 	.word	0x080ccbc9
 80324ec:	080ccbda 	.word	0x080ccbda

080324f0 <_init>:
 80324f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80324f2:	bf00      	nop
 80324f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80324f6:	bc08      	pop	{r3}
 80324f8:	469e      	mov	lr, r3
 80324fa:	4770      	bx	lr

080324fc <_fini>:
 80324fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80324fe:	bf00      	nop
 8032500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8032502:	bc08      	pop	{r3}
 8032504:	469e      	mov	lr, r3
 8032506:	4770      	bx	lr
