INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_karastuba_mul.cpp
   Compiling multest.cc_pre.cc.tb.cc
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
HARDWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
SOFTWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_karastuba_mul_top glbl -prj karastuba_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s karastuba_mul -debug wave 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_tempcA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_tempcA_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_tempcA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/CAT_I_I_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CAT_I_I_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_mulbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb_MulnS_0
INFO: [VRFC 10-311] analyzing module karastuba_mul_mulbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_temcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_karastuba_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_templa_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_s_res_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_res_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_restde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_restde_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_restde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_templa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_templa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/AESL_axi_s_hs_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_hs_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/mul_I_O.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_I_O
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul_temmb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module karastuba_mul_temmb6_ram
INFO: [VRFC 10-311] analyzing module karastuba_mul_temmb6
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.karastuba_mul_AXILiteS_s_axi
Compiling module xil_defaultlib.karastuba_mul_tempcA_ram
Compiling module xil_defaultlib.karastuba_mul_tempcA(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_restde_ram
Compiling module xil_defaultlib.karastuba_mul_restde(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temcud_ram
Compiling module xil_defaultlib.karastuba_mul_temcud(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_temmb6_ram
Compiling module xil_defaultlib.karastuba_mul_temmb6(DataWidth=3...
Compiling module xil_defaultlib.karastuba_mul_mulbkb_MulnS_0
Compiling module xil_defaultlib.karastuba_mul_mulbkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.mul_I_O
Compiling module xil_defaultlib.karastuba_mul_templa
Compiling module xil_defaultlib.CAT_I_I_I_O
Compiling module xil_defaultlib.karastuba_mul_templa_1
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.karastuba_mul
Compiling module xil_defaultlib.fifo(DEPTH=32,WIDTH=32)
Compiling module xil_defaultlib.AESL_axi_s_hs_input
Compiling module xil_defaultlib.AESL_axi_s_res_output
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_karastuba_mul_top
Compiling module work.glbl
Built simulation snapshot karastuba_mul

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/xsim.dir/karastuba_mul/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/xsim.dir/karastuba_mul/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 26 00:38:34 2020. For additional details about this file, please refer to the WebTalk help file at /home/tingyuan/Softwares/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 26 00:38:34 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/karastuba_mul/xsim_script.tcl
# xsim {karastuba_mul} -autoloadwcfg -tclbatch {karastuba_mul.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source karastuba_mul.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set res_output_group [add_wave_group res_output(axis) -into $coutputgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/res_output_TREADY -into $res_output_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/res_output_TVALID -into $res_output_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/res_output_TDATA -into $res_output_group -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_BRESP -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RRESP -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RDATA -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_ARADDR -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WSTRB -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WDATA -into $return_group -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/s_axi_AXILiteS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set hs_input_group [add_wave_group hs_input(axis) -into $cinputgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/hs_input_TREADY -into $hs_input_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/hs_input_TVALID -into $hs_input_group -color #ffff00 -radix hex
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/hs_input_TDATA -into $hs_input_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_karastuba_mul_top/AESL_inst_karastuba_mul/ap_clk -into $clockgroup
## save_wave_config karastuba_mul.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "1925000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1936500 ps : File "/home/tingyuan/Documents/High-Performance-Karatsuba-Multiplier-HLS-FPGA/HLS_Implementation/bigtest/solution1/sim/verilog/karastuba_mul.autotb.v" Line 352
## quit
INFO: [Common 17-206] Exiting xsim at Tue May 26 00:38:45 2020...
HARDWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
SOFTWARE RESULT:
c=2862f454f06b2c981edfa30acdbe3f7088747dac56edcb541dfbb79d592a0b47c8d731ff570c1df23733e97742ab95ad0fcd4f86e232d5749bac9d8a0ef42eba1d1320ffcbefd04e2fd149ef6eaebfc71929378b03c3d724d221230321835c80f0ebee6552469c67ba633b91b60701379685e3a73a01b7cc0b6807373133dd1c
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
