#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar  6 10:35:58 2023
# Process ID: 17084
# Current directory: D:/vivado_pj/masterDesign/masterDesign.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: D:/vivado_pj/masterDesign/masterDesign.runs/synth_1/top_module.vds
# Journal file: D:/vivado_pj/masterDesign/masterDesign.runs/synth_1\vivado.jou
# Running On: DESKTOP-VEN7OOV, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 17132 MB
#-----------------------------------------------------------
source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.441 ; gain = 67.668
Command: read_checkpoint -auto_incremental -incremental D:/vivado_pj/masterDesign/masterDesign.srcs/utils_1/imports/synth_1/nor_pair.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/vivado_pj/masterDesign/masterDesign.srcs/utils_1/imports/synth_1/nor_pair.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7s25csga225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21076
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado_tool/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
CRITICAL WARNING: [Synth 8-9339] data object 'locked' is already declared [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:88]
INFO: [Synth 8-6826] previous declaration of 'locked' is from here [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:41]
CRITICAL WARNING: [Synth 8-11152] second declaration of 'locked' is ignored [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:88]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1198.672 ; gain = 408.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:29]
INFO: [Synth 8-6157] synthesizing module 'clock_gen_24MHz' [D:/vivado_pj/masterDesign/masterDesign.runs/synth_1/.Xil/Vivado-17084-DESKTOP-VEN7OOV/realtime/clock_gen_24MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen_24MHz' (0#1) [D:/vivado_pj/masterDesign/masterDesign.runs/synth_1/.Xil/Vivado-17084-DESKTOP-VEN7OOV/realtime/clock_gen_24MHz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ring_oscillator' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/ring_oscillator.sv:3]
	Parameter OSC_INV_NUMBER bound to: 32'sb00000000000000000000000111110101 
INFO: [Synth 8-6155] done synthesizing module 'ring_oscillator' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/ring_oscillator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'dff' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/dff.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dff' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/dff.sv:4]
INFO: [Synth 8-6157] synthesizing module 'delay_chain' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/delay_chain.sv:3]
	Parameter INV_DELAY_LEN_INPUT bound to: 506 - type: integer 
	Parameter NOR_DELAY_LEN_INPUT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'inv_chain' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:17]
	Parameter INV_DELAY_LEN bound to: 506 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'inv_pair' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:3]
INFO: [Synth 8-6157] synthesizing module 'inv_gate' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'inv_gate' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:7]
INFO: [Synth 8-6157] synthesizing module 'inv_gate' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'inv_gate' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'inv_pair' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'inv_chain' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/inv.sv:17]
INFO: [Synth 8-6157] synthesizing module 'nor_chain' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:20]
	Parameter NOR_DELAY_LEN bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'nor_pair' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:3]
INFO: [Synth 8-6157] synthesizing module 'nor_gate' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'nor_gate' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:7]
INFO: [Synth 8-6157] synthesizing module 'nor_gate' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'nor_gate' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'nor_pair' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'nor_chain' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/nor_chain.sv:20]
INFO: [Synth 8-6157] synthesizing module 'generic_mux' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/mux.sv:5]
	Parameter NUMBER bound to: 510 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_mux' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/mux.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'delay_chain' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/delay_chain.sv:3]
WARNING: [Synth 8-689] width (16) of port connection 'sel' does not match port width (9) of module 'delay_chain' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:97]
INFO: [Synth 8-6157] synthesizing module 'xor_gate' [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/xor.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'xor_gate' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/xor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_rx.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_tx.sv:5]
INFO: [Synth 8-226] default block is never used [D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_tx.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/vivado_pj/UART/UART.srcs/sources_1/new/uart_tx.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:136]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:29]
WARNING: [Synth 8-6014] Unused sequential element clk_div_cnt_reg was removed.  [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:125]
WARNING: [Synth 8-6014] Unused sequential element clk_variable_reg was removed.  [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:129]
WARNING: [Synth 8-3848] Net led in module/entity top_module does not have driver. [D:/vivado_pj/masterDesign/masterDesign.srcs/sources_1/new/top_module.sv:33]
WARNING: [Synth 8-7129] Port rgb[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.480 ; gain = 510.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.480 ; gain = 510.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1300.480 ; gain = 510.199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1300.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado_pj/masterDesign/masterDesign.gen/sources_1/ip/clock_gen_24MHz/clock_gen_24MHz/clock_gen_24MHz_in_context.xdc] for cell 'nolabel_line89'
Finished Parsing XDC File [d:/vivado_pj/masterDesign/masterDesign.gen/sources_1/ip/clock_gen_24MHz/clock_gen_24MHz/clock_gen_24MHz_in_context.xdc] for cell 'nolabel_line89'
Parsing XDC File [D:/vivado_pj/masterDesign/masterDesign.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]
Finished Parsing XDC File [D:/vivado_pj/masterDesign/masterDesign.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_pj/masterDesign/masterDesign.srcs/constrs_1/new/Cmod-S7-25-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1360.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1360.672 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado_tool/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.672 ; gain = 570.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.672 ; gain = 570.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/vivado_pj/masterDesign/masterDesign.gen/sources_1/ip/clock_gen_24MHz/clock_gen_24MHz/clock_gen_24MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/vivado_pj/masterDesign/masterDesign.gen/sources_1/ip/clock_gen_24MHz/clock_gen_24MHz/clock_gen_24MHz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line89. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1360.672 ; gain = 570.391
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'top_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 | 00000000000000000000000000000000
          RCV_FIRST_BYTE |                              001 | 00000000000000000000000000000001
         RCV_SECOND_BYTE |                              010 | 00000000000000000000000000000010
                    RCVD |                              011 | 00000000000000000000000000000011
                SET_DONE |                              100 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'top_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1360.672 ; gain = 570.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   3 Input   15 Bit        Muxes := 1     
	   4 Input   15 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 6     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rgb[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port rgb[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_module is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module top_module is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1360.672 ; gain = 570.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1360.672 ; gain = 570.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1386.031 ; gain = 595.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
      : \ring_osc/inv_inferred__0 /out[499]
      : \ring_osc/inv_inferred__0 /in0[499]
      : \ring_osc/inv_inferred /out[499]
      : \ring_osc/inv_inferred /in0[499]
      : \ring_osc/inv_inferred__0 /out[498]
      : \ring_osc/inv_inferred__0 /in0[498]
      : \ring_osc/inv_inferred /out[498]
      : \ring_osc/inv_inferred /in0[498]
      : \ring_osc/inv_inferred__0 /out[497]
      : \ring_osc/inv_inferred__0 /in0[497]
      : \ring_osc/inv_inferred /out[497]
      : \ring_osc/inv_inferred /in0[497]
      : \ring_osc/inv_inferred__0 /out[496]
      : \ring_osc/inv_inferred__0 /in0[496]
      : \ring_osc/inv_inferred /out[496]
      : \ring_osc/inv_inferred /in0[496]
      : \ring_osc/inv_inferred__0 /out[495]
      : \ring_osc/inv_inferred__0 /in0[495]
      : \ring_osc/inv_inferred /out[495]
      : \ring_osc/inv_inferred /in0[495]
      : \ring_osc/inv_inferred__0 /out[494]
      : \ring_osc/inv_inferred__0 /in0[494]
      : \ring_osc/inv_inferred /out[494]
      : \ring_osc/inv_inferred /in0[494]
      : \ring_osc/inv_inferred__0 /out[493]
      : \ring_osc/inv_inferred__0 /in0[493]
      : \ring_osc/inv_inferred /out[493]
      : \ring_osc/inv_inferred /in0[493]
      : \ring_osc/inv_inferred__0 /out[492]
      : \ring_osc/inv_inferred__0 /in0[492]
      : \ring_osc/inv_inferred /out[492]
      : \ring_osc/inv_inferred /in0[492]
      : \ring_osc/inv_inferred__0 /out[491]
      : \ring_osc/inv_inferred__0 /in0[491]
      : \ring_osc/inv_inferred /out[491]
      : \ring_osc/inv_inferred /in0[491]
      : \ring_osc/inv_inferred__0 /out[490]
      : \ring_osc/inv_inferred__0 /in0[490]
      : \ring_osc/inv_inferred /out[490]
      : \ring_osc/inv_inferred /in0[490]
      : \ring_osc/inv_inferred__0 /out[489]
      : \ring_osc/inv_inferred__0 /in0[489]
      : \ring_osc/inv_inferred /out[489]
      : \ring_osc/inv_inferred /in0[489]
      : \ring_osc/inv_inferred__0 /out[488]
      : \ring_osc/inv_inferred__0 /in0[488]
      : \ring_osc/inv_inferred /out[488]
      : \ring_osc/inv_inferred /in0[488]
      : \ring_osc/inv_inferred__0 /out[487]
      : \ring_osc/inv_inferred__0 /in0[487]
      : \ring_osc/inv_inferred /out[487]
      : \ring_osc/inv_inferred /in0[487]
      : \ring_osc/inv_inferred__0 /out[486]
      : \ring_osc/inv_inferred__0 /in0[486]
      : \ring_osc/inv_inferred /out[486]
      : \ring_osc/inv_inferred /in0[486]
      : \ring_osc/inv_inferred__0 /out[485]
      : \ring_osc/inv_inferred__0 /in0[485]
      : \ring_osc/inv_inferred /out[485]
      : \ring_osc/inv_inferred /in0[485]
      : \ring_osc/inv_inferred__0 /out[484]
      : \ring_osc/inv_inferred__0 /in0[484]
      : \ring_osc/inv_inferred /out[484]
      : \ring_osc/inv_inferred /in0[484]
      : \ring_osc/inv_inferred__0 /out[483]
      : \ring_osc/inv_inferred__0 /in0[483]
      : \ring_osc/inv_inferred /out[483]
      : \ring_osc/inv_inferred /in0[483]
      : \ring_osc/inv_inferred__0 /out[482]
      : \ring_osc/inv_inferred__0 /in0[482]
      : \ring_osc/inv_inferred /out[482]
      : \ring_osc/inv_inferred /in0[482]
      : \ring_osc/inv_inferred__0 /out[481]
      : \ring_osc/inv_inferred__0 /in0[481]
      : \ring_osc/inv_inferred /out[481]
      : \ring_osc/inv_inferred /in0[481]
      : \ring_osc/inv_inferred__0 /out[480]
      : \ring_osc/inv_inferred__0 /in0[480]
      : \ring_osc/inv_inferred /out[480]
      : \ring_osc/inv_inferred /in0[480]
      : \ring_osc/inv_inferred__0 /out[479]
      : \ring_osc/inv_inferred__0 /in0[479]
      : \ring_osc/inv_inferred /out[479]
      : \ring_osc/inv_inferred /in0[479]
      : \ring_osc/inv_inferred__0 /out[478]
      : \ring_osc/inv_inferred__0 /in0[478]
      : \ring_osc/inv_inferred /out[478]
      : \ring_osc/inv_inferred /in0[478]
      : \ring_osc/inv_inferred__0 /out[477]
      : \ring_osc/inv_inferred__0 /in0[477]
      : \ring_osc/inv_inferred /out[477]
      : \ring_osc/inv_inferred /in0[477]
      : \ring_osc/inv_inferred__0 /out[476]
      : \ring_osc/inv_inferred__0 /in0[476]
      : \ring_osc/inv_inferred /out[476]
      : \ring_osc/inv_inferred /in0[476]
      : \ring_osc/inv_inferred__0 /out[475]
      : \ring_osc/inv_inferred__0 /in0[475]
      : \ring_osc/inv_inferred /out[475]
      : \ring_osc/inv_inferred /in0[475]
      : \ring_osc/inv_inferred__0 /out[474]
      : \ring_osc/inv_inferred__0 /in0[474]
      : \ring_osc/inv_inferred /out[474]
      : \ring_osc/inv_inferred /in0[474]
      : \ring_osc/inv_inferred__0 /out[473]
      : \ring_osc/inv_inferred__0 /in0[473]
      : \ring_osc/inv_inferred /out[473]
      : \ring_osc/inv_inferred /in0[473]
      : \ring_osc/inv_inferred__0 /out[472]
      : \ring_osc/inv_inferred__0 /in0[472]
      : \ring_osc/inv_inferred /out[472]
      : \ring_osc/inv_inferred /in0[472]
      : \ring_osc/inv_inferred__0 /out[471]
      : \ring_osc/inv_inferred__0 /in0[471]
      : \ring_osc/inv_inferred /out[471]
      : \ring_osc/inv_inferred /in0[471]
      : \ring_osc/inv_inferred__0 /out[470]
      : \ring_osc/inv_inferred__0 /in0[470]
      : \ring_osc/inv_inferred /out[470]
      : \ring_osc/inv_inferred /in0[470]
      : \ring_osc/inv_inferred__0 /out[469]
      : \ring_osc/inv_inferred__0 /in0[469]
      : \ring_osc/inv_inferred /out[469]
      : \ring_osc/inv_inferred /in0[469]
      : \ring_osc/inv_inferred__0 /out[468]
      : \ring_osc/inv_inferred__0 /in0[468]
      : \ring_osc/inv_inferred /out[468]
      : \ring_osc/inv_inferred /in0[468]
      : \ring_osc/inv_inferred__0 /out[467]
      : \ring_osc/inv_inferred__0 /in0[467]
      : \ring_osc/inv_inferred /out[467]
      : \ring_osc/inv_inferred /in0[467]
      : \ring_osc/inv_inferred__0 /out[466]
      : \ring_osc/inv_inferred__0 /in0[466]
      : \ring_osc/inv_inferred /out[466]
      : \ring_osc/inv_inferred /in0[466]
      : \ring_osc/inv_inferred__0 /out[465]
      : \ring_osc/inv_inferred__0 /in0[465]
      : \ring_osc/inv_inferred /out[465]
      : \ring_osc/inv_inferred /in0[465]
      : \ring_osc/inv_inferred__0 /out[464]
      : \ring_osc/inv_inferred__0 /in0[464]
      : \ring_osc/inv_inferred /out[464]
      : \ring_osc/inv_inferred /in0[464]
      : \ring_osc/inv_inferred__0 /out[463]
      : \ring_osc/inv_inferred__0 /in0[463]
      : \ring_osc/inv_inferred /out[463]
      : \ring_osc/inv_inferred /in0[463]
      : \ring_osc/inv_inferred__0 /out[462]
      : \ring_osc/inv_inferred__0 /in0[462]
      : \ring_osc/inv_inferred /out[462]
      : \ring_osc/inv_inferred /in0[462]
      : \ring_osc/inv_inferred__0 /out[461]
      : \ring_osc/inv_inferred__0 /in0[461]
      : \ring_osc/inv_inferred /out[461]
      : \ring_osc/inv_inferred /in0[461]
      : \ring_osc/inv_inferred__0 /out[460]
      : \ring_osc/inv_inferred__0 /in0[460]
      : \ring_osc/inv_inferred /out[460]
      : \ring_osc/inv_inferred /in0[460]
      : \ring_osc/inv_inferred__0 /out[459]
      : \ring_osc/inv_inferred__0 /in0[459]
      : \ring_osc/inv_inferred /out[459]
      : \ring_osc/inv_inferred /in0[459]
      : \ring_osc/inv_inferred__0 /out[458]
      : \ring_osc/inv_inferred__0 /in0[458]
      : \ring_osc/inv_inferred /out[458]
      : \ring_osc/inv_inferred /in0[458]
      : \ring_osc/inv_inferred__0 /out[457]
      : \ring_osc/inv_inferred__0 /in0[457]
      : \ring_osc/inv_inferred /out[457]
      : \ring_osc/inv_inferred /in0[457]
      : \ring_osc/inv_inferred__0 /out[456]
      : \ring_osc/inv_inferred__0 /in0[456]
      : \ring_osc/inv_inferred /out[456]
      : \ring_osc/inv_inferred /in0[456]
      : \ring_osc/inv_inferred__0 /out[455]
      : \ring_osc/inv_inferred__0 /in0[455]
      : \ring_osc/inv_inferred /out[455]
      : \ring_osc/inv_inferred /in0[455]
      : \ring_osc/inv_inferred__0 /out[454]
      : \ring_osc/inv_inferred__0 /in0[454]
      : \ring_osc/inv_inferred /out[454]
      : \ring_osc/inv_inferred /in0[454]
      : \ring_osc/inv_inferred__0 /out[453]
      : \ring_osc/inv_inferred__0 /in0[453]
      : \ring_osc/inv_inferred /out[453]
      : \ring_osc/inv_inferred /in0[453]
      : \ring_osc/inv_inferred__0 /out[452]
      : \ring_osc/inv_inferred__0 /in0[452]
      : \ring_osc/inv_inferred /out[452]
      : \ring_osc/inv_inferred /in0[452]
      : \ring_osc/inv_inferred__0 /out[451]
      : \ring_osc/inv_inferred__0 /in0[451]
      : \ring_osc/inv_inferred /out[451]
      : \ring_osc/inv_inferred /in0[451]
      : \ring_osc/inv_inferred__0 /out[450]
      : \ring_osc/inv_inferred__0 /in0[450]
      : \ring_osc/inv_inferred /out[450]
      : \ring_osc/inv_inferred /in0[450]
      : \ring_osc/inv_inferred__0 /out[449]
      : \ring_osc/inv_inferred__0 /in0[449]
      : \ring_osc/inv_inferred /out[449]
      : \ring_osc/inv_inferred /in0[449]
      : \ring_osc/inv_inferred__0 /out[448]
      : \ring_osc/inv_inferred__0 /in0[448]
      : \ring_osc/inv_inferred /out[448]
      : \ring_osc/inv_inferred /in0[448]
      : \ring_osc/inv_inferred__0 /out[447]
      : \ring_osc/inv_inferred__0 /in0[447]
      : \ring_osc/inv_inferred /out[447]
      : \ring_osc/inv_inferred /in0[447]
      : \ring_osc/inv_inferred__0 /out[446]
      : \ring_osc/inv_inferred__0 /in0[446]
      : \ring_osc/inv_inferred /out[446]
      : \ring_osc/inv_inferred /in0[446]
      : \ring_osc/inv_inferred__0 /out[445]
      : \ring_osc/inv_inferred__0 /in0[445]
      : \ring_osc/inv_inferred /out[445]
      : \ring_osc/inv_inferred /in0[445]
      : \ring_osc/inv_inferred__0 /out[444]
      : \ring_osc/inv_inferred__0 /in0[444]
      : \ring_osc/inv_inferred /out[444]
      : \ring_osc/inv_inferred /in0[444]
      : \ring_osc/inv_inferred__0 /out[443]
      : \ring_osc/inv_inferred__0 /in0[443]
      : \ring_osc/inv_inferred /out[443]
      : \ring_osc/inv_inferred /in0[443]
      : \ring_osc/inv_inferred__0 /out[442]
      : \ring_osc/inv_inferred__0 /in0[442]
      : \ring_osc/inv_inferred /out[442]
      : \ring_osc/inv_inferred /in0[442]
      : \ring_osc/inv_inferred__0 /out[441]
      : \ring_osc/inv_inferred__0 /in0[441]
      : \ring_osc/inv_inferred /out[441]
      : \ring_osc/inv_inferred /in0[441]
      : \ring_osc/inv_inferred__0 /out[440]
      : \ring_osc/inv_inferred__0 /in0[440]
      : \ring_osc/inv_inferred /out[440]
      : \ring_osc/inv_inferred /in0[440]
      : \ring_osc/inv_inferred__0 /out[439]
      : \ring_osc/inv_inferred__0 /in0[439]
      : \ring_osc/inv_inferred /out[439]
      : \ring_osc/inv_inferred /in0[439]
      : \ring_osc/inv_inferred__0 /out[438]
      : \ring_osc/inv_inferred__0 /in0[438]
      : \ring_osc/inv_inferred /out[438]
      : \ring_osc/inv_inferred /in0[438]
      : \ring_osc/inv_inferred__0 /out[437]
      : \ring_osc/inv_inferred__0 /in0[437]
      : \ring_osc/inv_inferred /out[437]
      : \ring_osc/inv_inferred /in0[437]
      : \ring_osc/inv_inferred__0 /out[436]
      : \ring_osc/inv_inferred__0 /in0[436]
      : \ring_osc/inv_inferred /out[436]
      : \ring_osc/inv_inferred /in0[436]
      : \ring_osc/inv_inferred__0 /out[435]
      : \ring_osc/inv_inferred__0 /in0[435]
      : \ring_osc/inv_inferred /out[435]
      : \ring_osc/inv_inferred /in0[435]
      : \ring_osc/inv_inferred__0 /out[434]
      : \ring_osc/inv_inferred__0 /in0[434]
      : \ring_osc/inv_inferred /out[434]
      : \ring_osc/inv_inferred /in0[434]
      : \ring_osc/inv_inferred__0 /out[433]
      : \ring_osc/inv_inferred__0 /in0[433]
      : \ring_osc/inv_inferred /out[433]
      : \ring_osc/inv_inferred /in0[433]
      : \ring_osc/inv_inferred__0 /out[432]
      : \ring_osc/inv_inferred__0 /in0[432]
      : \ring_osc/inv_inferred /out[432]
      : \ring_osc/inv_inferred /in0[432]
      : \ring_osc/inv_inferred__0 /out[431]
      : \ring_osc/inv_inferred__0 /in0[431]
      : \ring_osc/inv_inferred /out[431]
      : \ring_osc/inv_inferred /in0[431]
      : \ring_osc/inv_inferred__0 /out[430]
      : \ring_osc/inv_inferred__0 /in0[430]
      : \ring_osc/inv_inferred /out[430]
      : \ring_osc/inv_inferred /in0[430]
      : \ring_osc/inv_inferred__0 /out[429]
      : \ring_osc/inv_inferred__0 /in0[429]
      : \ring_osc/inv_inferred /out[429]
      : \ring_osc/inv_inferred /in0[429]
      : \ring_osc/inv_inferred__0 /out[428]
      : \ring_osc/inv_inferred__0 /in0[428]
      : \ring_osc/inv_inferred /out[428]
      : \ring_osc/inv_inferred /in0[428]
      : \ring_osc/inv_inferred__0 /out[427]
      : \ring_osc/inv_inferred__0 /in0[427]
      : \ring_osc/inv_inferred /out[427]
      : \ring_osc/inv_inferred /in0[427]
      : \ring_osc/inv_inferred__0 /out[426]
      : \ring_osc/inv_inferred__0 /in0[426]
      : \ring_osc/inv_inferred /out[426]
      : \ring_osc/inv_inferred /in0[426]
      : \ring_osc/inv_inferred__0 /out[425]
      : \ring_osc/inv_inferred__0 /in0[425]
      : \ring_osc/inv_inferred /out[425]
      : \ring_osc/inv_inferred /in0[425]
      : \ring_osc/inv_inferred__0 /out[424]
      : \ring_osc/inv_inferred__0 /in0[424]
      : \ring_osc/inv_inferred /out[424]
      : \ring_osc/inv_inferred /in0[424]
      : \ring_osc/inv_inferred__0 /out[423]
      : \ring_osc/inv_inferred__0 /in0[423]
      : \ring_osc/inv_inferred /out[423]
      : \ring_osc/inv_inferred /in0[423]
      : \ring_osc/inv_inferred__0 /out[422]
      : \ring_osc/inv_inferred__0 /in0[422]
      : \ring_osc/inv_inferred /out[422]
      : \ring_osc/inv_inferred /in0[422]
      : \ring_osc/inv_inferred__0 /out[421]
      : \ring_osc/inv_inferred__0 /in0[421]
      : \ring_osc/inv_inferred /out[421]
      : \ring_osc/inv_inferred /in0[421]
      : \ring_osc/inv_inferred__0 /out[420]
      : \ring_osc/inv_inferred__0 /in0[420]
      : \ring_osc/inv_inferred /out[420]
      : \ring_osc/inv_inferred /in0[420]
      : \ring_osc/inv_inferred__0 /out[419]
      : \ring_osc/inv_inferred__0 /in0[419]
      : \ring_osc/inv_inferred /out[419]
      : \ring_osc/inv_inferred /in0[419]
      : \ring_osc/inv_inferred__0 /out[418]
      : \ring_osc/inv_inferred__0 /in0[418]
      : \ring_osc/inv_inferred /out[418]
      : \ring_osc/inv_inferred /in0[418]
      : \ring_osc/inv_inferred__0 /out[417]
      : \ring_osc/inv_inferred__0 /in0[417]
      : \ring_osc/inv_inferred /out[417]
      : \ring_osc/inv_inferred /in0[417]
      : \ring_osc/inv_inferred__0 /out[416]
      : \ring_osc/inv_inferred__0 /in0[416]
      : \ring_osc/inv_inferred /out[416]
      : \ring_osc/inv_inferred /in0[416]
      : \ring_osc/inv_inferred__0 /out[415]
      : \ring_osc/inv_inferred__0 /in0[415]
      : \ring_osc/inv_inferred /out[415]
      : \ring_osc/inv_inferred /in0[415]
      : \ring_osc/inv_inferred__0 /out[414]
      : \ring_osc/inv_inferred__0 /in0[414]
      : \ring_osc/inv_inferred /out[414]
      : \ring_osc/inv_inferred /in0[414]
      : \ring_osc/inv_inferred__0 /out[413]
      : \ring_osc/inv_inferred__0 /in0[413]
      : \ring_osc/inv_inferred /out[413]
      : \ring_osc/inv_inferred /in0[413]
      : \ring_osc/inv_inferred__0 /out[412]
      : \ring_osc/inv_inferred__0 /in0[412]
      : \ring_osc/inv_inferred /out[412]
      : \ring_osc/inv_inferred /in0[412]
      : \ring_osc/inv_inferred__0 /out[411]
      : \ring_osc/inv_inferred__0 /in0[411]
      : \ring_osc/inv_inferred /out[411]
      : \ring_osc/inv_inferred /in0[411]
      : \ring_osc/inv_inferred__0 /out[410]
      : \ring_osc/inv_inferred__0 /in0[410]
      : \ring_osc/inv_inferred /out[410]
      : \ring_osc/inv_inferred /in0[410]
      : \ring_osc/inv_inferred__0 /out[409]
      : \ring_osc/inv_inferred__0 /in0[409]
      : \ring_osc/inv_inferred /out[409]
      : \ring_osc/inv_inferred /in0[409]
      : \ring_osc/inv_inferred__0 /out[408]
      : \ring_osc/inv_inferred__0 /in0[408]
      : \ring_osc/inv_inferred /out[408]
      : \ring_osc/inv_inferred /in0[408]
      : \ring_osc/inv_inferred__0 /out[407]
      : \ring_osc/inv_inferred__0 /in0[407]
      : \ring_osc/inv_inferred /out[407]
      : \ring_osc/inv_inferred /in0[407]
      : \ring_osc/inv_inferred__0 /out[406]
      : \ring_osc/inv_inferred__0 /in0[406]
      : \ring_osc/inv_inferred /out[406]
      : \ring_osc/inv_inferred /in0[406]
      : \ring_osc/inv_inferred__0 /out[405]
      : \ring_osc/inv_inferred__0 /in0[405]
      : \ring_osc/inv_inferred /out[405]
      : \ring_osc/inv_inferred /in0[405]
      : \ring_osc/inv_inferred__0 /out[404]
      : \ring_osc/inv_inferred__0 /in0[404]
      : \ring_osc/inv_inferred /out[404]
      : \ring_osc/inv_inferred /in0[404]
      : \ring_osc/inv_inferred__0 /out[403]
      : \ring_osc/inv_inferred__0 /in0[403]
      : \ring_osc/inv_inferred /out[403]
      : \ring_osc/inv_inferred /in0[403]
      : \ring_osc/inv_inferred__0 /out[402]
      : \ring_osc/inv_inferred__0 /in0[402]
      : \ring_osc/inv_inferred /out[402]
      : \ring_osc/inv_inferred /in0[402]
      : \ring_osc/inv_inferred__0 /out[401]
      : \ring_osc/inv_inferred__0 /in0[401]
      : \ring_osc/inv_inferred /out[401]
      : \ring_osc/inv_inferred /in0[401]
      : \ring_osc/inv_inferred__0 /out[400]
      : \ring_osc/inv_inferred__0 /in0[400]
      : \ring_osc/inv_inferred /out[400]
      : \ring_osc/inv_inferred /in0[400]
      : \ring_osc/inv_inferred__0 /out[399]
      : \ring_osc/inv_inferred__0 /in0[399]
      : \ring_osc/inv_inferred /out[399]
      : \ring_osc/inv_inferred /in0[399]
      : \ring_osc/inv_inferred__0 /out[398]
      : \ring_osc/inv_inferred__0 /in0[398]
      : \ring_osc/inv_inferred /out[398]
      : \ring_osc/inv_inferred /in0[398]
      : \ring_osc/inv_inferred__0 /out[397]
      : \ring_osc/inv_inferred__0 /in0[397]
      : \ring_osc/inv_inferred /out[397]
      : \ring_osc/inv_inferred /in0[397]
      : \ring_osc/inv_inferred__0 /out[396]
      : \ring_osc/inv_inferred__0 /in0[396]
      : \ring_osc/inv_inferred /out[396]
      : \ring_osc/inv_inferred /in0[396]
      : \ring_osc/inv_inferred__0 /out[395]
      : \ring_osc/inv_inferred__0 /in0[395]
      : \ring_osc/inv_inferred /out[395]
      : \ring_osc/inv_inferred /in0[395]
      : \ring_osc/inv_inferred__0 /out[394]
      : \ring_osc/inv_inferred__0 /in0[394]
      : \ring_osc/inv_inferred /out[394]
      : \ring_osc/inv_inferred /in0[394]
      : \ring_osc/inv_inferred__0 /out[393]
      : \ring_osc/inv_inferred__0 /in0[393]
      : \ring_osc/inv_inferred /out[393]
      : \ring_osc/inv_inferred /in0[393]
      : \ring_osc/inv_inferred__0 /out[392]
      : \ring_osc/inv_inferred__0 /in0[392]
      : \ring_osc/inv_inferred /out[392]
      : \ring_osc/inv_inferred /in0[392]
      : \ring_osc/inv_inferred__0 /out[391]
      : \ring_osc/inv_inferred__0 /in0[391]
      : \ring_osc/inv_inferred /out[391]
      : \ring_osc/inv_inferred /in0[391]
      : \ring_osc/inv_inferred__0 /out[390]
      : \ring_osc/inv_inferred__0 /in0[390]
      : \ring_osc/inv_inferred /out[390]
      : \ring_osc/inv_inferred /in0[390]
      : \ring_osc/inv_inferred__0 /out[389]
      : \ring_osc/inv_inferred__0 /in0[389]
      : \ring_osc/inv_inferred /out[389]
      : \ring_osc/inv_inferred /in0[389]
      : \ring_osc/inv_inferred__0 /out[388]
      : \ring_osc/inv_inferred__0 /in0[388]
      : \ring_osc/inv_inferred /out[388]
      : \ring_osc/inv_inferred /in0[388]
      : \ring_osc/inv_inferred__0 /out[387]
      : \ring_osc/inv_inferred__0 /in0[387]
      : \ring_osc/inv_inferred /out[387]
      : \ring_osc/inv_inferred /in0[387]
      : \ring_osc/inv_inferred__0 /out[386]
      : \ring_osc/inv_inferred__0 /in0[386]
      : \ring_osc/inv_inferred /out[386]
      : \ring_osc/inv_inferred /in0[386]
      : \ring_osc/inv_inferred__0 /out[385]
      : \ring_osc/inv_inferred__0 /in0[385]
      : \ring_osc/inv_inferred /out[385]
      : \ring_osc/inv_inferred /in0[385]
      : \ring_osc/inv_inferred__0 /out[384]
      : \ring_osc/inv_inferred__0 /in0[384]
      : \ring_osc/inv_inferred /out[384]
      : \ring_osc/inv_inferred /in0[384]
      : \ring_osc/inv_inferred__0 /out[383]
      : \ring_osc/inv_inferred__0 /in0[383]
      : \ring_osc/inv_inferred /out[383]
      : \ring_osc/inv_inferred /in0[383]
      : \ring_osc/inv_inferred__0 /out[382]
      : \ring_osc/inv_inferred__0 /in0[382]
      : \ring_osc/inv_inferred /out[382]
      : \ring_osc/inv_inferred /in0[382]
      : \ring_osc/inv_inferred__0 /out[381]
      : \ring_osc/inv_inferred__0 /in0[381]
      : \ring_osc/inv_inferred /out[381]
      : \ring_osc/inv_inferred /in0[381]
      : \ring_osc/inv_inferred__0 /out[380]
      : \ring_osc/inv_inferred__0 /in0[380]
      : \ring_osc/inv_inferred /out[380]
      : \ring_osc/inv_inferred /in0[380]
      : \ring_osc/inv_inferred__0 /out[379]
      : \ring_osc/inv_inferred__0 /in0[379]
      : \ring_osc/inv_inferred /out[379]
      : \ring_osc/inv_inferred /in0[379]
      : \ring_osc/inv_inferred__0 /out[378]
      : \ring_osc/inv_inferred__0 /in0[378]
      : \ring_osc/inv_inferred /out[378]
      : \ring_osc/inv_inferred /in0[378]
      : \ring_osc/inv_inferred__0 /out[377]
      : \ring_osc/inv_inferred__0 /in0[377]
      : \ring_osc/inv_inferred /out[377]
      : \ring_osc/inv_inferred /in0[377]
      : \ring_osc/inv_inferred__0 /out[376]
      : \ring_osc/inv_inferred__0 /in0[376]
      : \ring_osc/inv_inferred /out[376]
      : \ring_osc/inv_inferred /in0[376]
      : \ring_osc/inv_inferred__0 /out[375]
      : \ring_osc/inv_inferred__0 /in0[375]
      : \ring_osc/inv_inferred /out[375]
      : \ring_osc/inv_inferred /in0[375]
      : \ring_osc/inv_inferred__0 /out[374]
      : \ring_osc/inv_inferred__0 /in0[374]
      : \ring_osc/inv_inferred /out[374]
      : \ring_osc/inv_inferred /in0[374]
      : \ring_osc/inv_inferred__0 /out[373]
      : \ring_osc/inv_inferred__0 /in0[373]
      : \ring_osc/inv_inferred /out[373]
      : \ring_osc/inv_inferred /in0[373]
      : \ring_osc/inv_inferred__0 /out[372]
      : \ring_osc/inv_inferred__0 /in0[372]
      : \ring_osc/inv_inferred /out[372]
      : \ring_osc/inv_inferred /in0[372]
      : \ring_osc/inv_inferred__0 /out[371]
      : \ring_osc/inv_inferred__0 /in0[371]
      : \ring_osc/inv_inferred /out[371]
      : \ring_osc/inv_inferred /in0[371]
      : \ring_osc/inv_inferred__0 /out[370]
      : \ring_osc/inv_inferred__0 /in0[370]
      : \ring_osc/inv_inferred /out[370]
      : \ring_osc/inv_inferred /in0[370]
      : \ring_osc/inv_inferred__0 /out[369]
      : \ring_osc/inv_inferred__0 /in0[369]
      : \ring_osc/inv_inferred /out[369]
      : \ring_osc/inv_inferred /in0[369]
      : \ring_osc/inv_inferred__0 /out[368]
      : \ring_osc/inv_inferred__0 /in0[368]
      : \ring_osc/inv_inferred /out[368]
      : \ring_osc/inv_inferred /in0[368]
      : \ring_osc/inv_inferred__0 /out[367]
      : \ring_osc/inv_inferred__0 /in0[367]
      : \ring_osc/inv_inferred /out[367]
      : \ring_osc/inv_inferred /in0[367]
      : \ring_osc/inv_inferred__0 /out[366]
      : \ring_osc/inv_inferred__0 /in0[366]
      : \ring_osc/inv_inferred /out[366]
      : \ring_osc/inv_inferred /in0[366]
      : \ring_osc/inv_inferred__0 /out[365]
      : \ring_osc/inv_inferred__0 /in0[365]
      : \ring_osc/inv_inferred /out[365]
      : \ring_osc/inv_inferred /in0[365]
      : \ring_osc/inv_inferred__0 /out[364]
      : \ring_osc/inv_inferred__0 /in0[364]
      : \ring_osc/inv_inferred /out[364]
      : \ring_osc/inv_inferred /in0[364]
      : \ring_osc/inv_inferred__0 /out[363]
      : \ring_osc/inv_inferred__0 /in0[363]
      : \ring_osc/inv_inferred /out[363]
      : \ring_osc/inv_inferred /in0[363]
      : \ring_osc/inv_inferred__0 /out[362]
      : \ring_osc/inv_inferred__0 /in0[362]
      : \ring_osc/inv_inferred /out[362]
      : \ring_osc/inv_inferred /in0[362]
      : \ring_osc/inv_inferred__0 /out[361]
      : \ring_osc/inv_inferred__0 /in0[361]
      : \ring_osc/inv_inferred /out[361]
      : \ring_osc/inv_inferred /in0[361]
      : \ring_osc/inv_inferred__0 /out[360]
      : \ring_osc/inv_inferred__0 /in0[360]
      : \ring_osc/inv_inferred /out[360]
      : \ring_osc/inv_inferred /in0[360]
      : \ring_osc/inv_inferred__0 /out[359]
      : \ring_osc/inv_inferred__0 /in0[359]
      : \ring_osc/inv_inferred /out[359]
      : \ring_osc/inv_inferred /in0[359]
      : \ring_osc/inv_inferred__0 /out[358]
      : \ring_osc/inv_inferred__0 /in0[358]
      : \ring_osc/inv_inferred /out[358]
      : \ring_osc/inv_inferred /in0[358]
      : \ring_osc/inv_inferred__0 /out[357]
      : \ring_osc/inv_inferred__0 /in0[357]
      : \ring_osc/inv_inferred /out[357]
      : \ring_osc/inv_inferred /in0[357]
      : \ring_osc/inv_inferred__0 /out[356]
      : \ring_osc/inv_inferred__0 /in0[356]
      : \ring_osc/inv_inferred /out[356]
      : \ring_osc/inv_inferred /in0[356]
      : \ring_osc/inv_inferred__0 /out[355]
      : \ring_osc/inv_inferred__0 /in0[355]
      : \ring_osc/inv_inferred /out[355]
      : \ring_osc/inv_inferred /in0[355]
      : \ring_osc/inv_inferred__0 /out[354]
      : \ring_osc/inv_inferred__0 /in0[354]
      : \ring_osc/inv_inferred /out[354]
      : \ring_osc/inv_inferred /in0[354]
      : \ring_osc/inv_inferred__0 /out[353]
      : \ring_osc/inv_inferred__0 /in0[353]
      : \ring_osc/inv_inferred /out[353]
      : \ring_osc/inv_inferred /in0[353]
      : \ring_osc/inv_inferred__0 /out[352]
      : \ring_osc/inv_inferred__0 /in0[352]
      : \ring_osc/inv_inferred /out[352]
      : \ring_osc/inv_inferred /in0[352]
      : \ring_osc/inv_inferred__0 /out[351]
      : \ring_osc/inv_inferred__0 /in0[351]
      : \ring_osc/inv_inferred /out[351]
      : \ring_osc/inv_inferred /in0[351]
      : \ring_osc/inv_inferred__0 /out[350]
      : \ring_osc/inv_inferred__0 /in0[350]
      : \ring_osc/inv_inferred /out[350]
      : \ring_osc/inv_inferred /in0[350]
      : \ring_osc/inv_inferred__0 /out[349]
      : \ring_osc/inv_inferred__0 /in0[349]
      : \ring_osc/inv_inferred /out[349]
      : \ring_osc/inv_inferred /in0[349]
      : \ring_osc/inv_inferred__0 /out[348]
      : \ring_osc/inv_inferred__0 /in0[348]
      : \ring_osc/inv_inferred /out[348]
      : \ring_osc/inv_inferred /in0[348]
      : \ring_osc/inv_inferred__0 /out[347]
      : \ring_osc/inv_inferred__0 /in0[347]
      : \ring_osc/inv_inferred /out[347]
      : \ring_osc/inv_inferred /in0[347]
      : \ring_osc/inv_inferred__0 /out[346]
      : \ring_osc/inv_inferred__0 /in0[346]
      : \ring_osc/inv_inferred /out[346]
      : \ring_osc/inv_inferred /in0[346]
      : \ring_osc/inv_inferred__0 /out[345]
      : \ring_osc/inv_inferred__0 /in0[345]
      : \ring_osc/inv_inferred /out[345]
      : \ring_osc/inv_inferred /in0[345]
      : \ring_osc/inv_inferred__0 /out[344]
      : \ring_osc/inv_inferred__0 /in0[344]
      : \ring_osc/inv_inferred /out[344]
      : \ring_osc/inv_inferred /in0[344]
      : \ring_osc/inv_inferred__0 /out[343]
      : \ring_osc/inv_inferred__0 /in0[343]
      : \ring_osc/inv_inferred /out[343]
      : \ring_osc/inv_inferred /in0[343]
      : \ring_osc/inv_inferred__0 /out[342]
      : \ring_osc/inv_inferred__0 /in0[342]
      : \ring_osc/inv_inferred /out[342]
      : \ring_osc/inv_inferred /in0[342]
      : \ring_osc/inv_inferred__0 /out[341]
      : \ring_osc/inv_inferred__0 /in0[341]
      : \ring_osc/inv_inferred /out[341]
      : \ring_osc/inv_inferred /in0[341]
      : \ring_osc/inv_inferred__0 /out[340]
      : \ring_osc/inv_inferred__0 /in0[340]
      : \ring_osc/inv_inferred /out[340]
      : \ring_osc/inv_inferred /in0[340]
      : \ring_osc/inv_inferred__0 /out[339]
      : \ring_osc/inv_inferred__0 /in0[339]
      : \ring_osc/inv_inferred /out[339]
      : \ring_osc/inv_inferred /in0[339]
      : \ring_osc/inv_inferred__0 /out[338]
      : \ring_osc/inv_inferred__0 /in0[338]
      : \ring_osc/inv_inferred /out[338]
      : \ring_osc/inv_inferred /in0[338]
      : \ring_osc/inv_inferred__0 /out[337]
      : \ring_osc/inv_inferred__0 /in0[337]
      : \ring_osc/inv_inferred /out[337]
      : \ring_osc/inv_inferred /in0[337]
      : \ring_osc/inv_inferred__0 /out[336]
      : \ring_osc/inv_inferred__0 /in0[336]
      : \ring_osc/inv_inferred /out[336]
      : \ring_osc/inv_inferred /in0[336]
      : \ring_osc/inv_inferred__0 /out[335]
      : \ring_osc/inv_inferred__0 /in0[335]
      : \ring_osc/inv_inferred /out[335]
      : \ring_osc/inv_inferred /in0[335]
      : \ring_osc/inv_inferred__0 /out[334]
      : \ring_osc/inv_inferred__0 /in0[334]
      : \ring_osc/inv_inferred /out[334]
      : \ring_osc/inv_inferred /in0[334]
      : \ring_osc/inv_inferred__0 /out[333]
      : \ring_osc/inv_inferred__0 /in0[333]
      : \ring_osc/inv_inferred /out[333]
      : \ring_osc/inv_inferred /in0[333]
      : \ring_osc/inv_inferred__0 /out[332]
      : \ring_osc/inv_inferred__0 /in0[332]
      : \ring_osc/inv_inferred /out[332]
      : \ring_osc/inv_inferred /in0[332]
      : \ring_osc/inv_inferred__0 /out[331]
      : \ring_osc/inv_inferred__0 /in0[331]
      : \ring_osc/inv_inferred /out[331]
      : \ring_osc/inv_inferred /in0[331]
      : \ring_osc/inv_inferred__0 /out[330]
      : \ring_osc/inv_inferred__0 /in0[330]
      : \ring_osc/inv_inferred /out[330]
      : \ring_osc/inv_inferred /in0[330]
      : \ring_osc/inv_inferred__0 /out[329]
      : \ring_osc/inv_inferred__0 /in0[329]
      : \ring_osc/inv_inferred /out[329]
      : \ring_osc/inv_inferred /in0[329]
      : \ring_osc/inv_inferred__0 /out[328]
      : \ring_osc/inv_inferred__0 /in0[328]
      : \ring_osc/inv_inferred /out[328]
      : \ring_osc/inv_inferred /in0[328]
      : \ring_osc/inv_inferred__0 /out[327]
      : \ring_osc/inv_inferred__0 /in0[327]
      : \ring_osc/inv_inferred /out[327]
      : \ring_osc/inv_inferred /in0[327]
      : \ring_osc/inv_inferred__0 /out[326]
      : \ring_osc/inv_inferred__0 /in0[326]
      : \ring_osc/inv_inferred /out[326]
      : \ring_osc/inv_inferred /in0[326]
      : \ring_osc/inv_inferred__0 /out[325]
      : \ring_osc/inv_inferred__0 /in0[325]
      : \ring_osc/inv_inferred /out[325]
      : \ring_osc/inv_inferred /in0[325]
      : \ring_osc/inv_inferred__0 /out[324]
      : \ring_osc/inv_inferred__0 /in0[324]
      : \ring_osc/inv_inferred /out[324]
      : \ring_osc/inv_inferred /in0[324]
      : \ring_osc/inv_inferred__0 /out[323]
      : \ring_osc/inv_inferred__0 /in0[323]
      : \ring_osc/inv_inferred /out[323]
      : \ring_osc/inv_inferred /in0[323]
      : \ring_osc/inv_inferred__0 /out[322]
      : \ring_osc/inv_inferred__0 /in0[322]
      : \ring_osc/inv_inferred /out[322]
      : \ring_osc/inv_inferred /in0[322]
      : \ring_osc/inv_inferred__0 /out[321]
      : \ring_osc/inv_inferred__0 /in0[321]
      : \ring_osc/inv_inferred /out[321]
      : \ring_osc/inv_inferred /in0[321]
      : \ring_osc/inv_inferred__0 /out[320]
      : \ring_osc/inv_inferred__0 /in0[320]
      : \ring_osc/inv_inferred /out[320]
      : \ring_osc/inv_inferred /in0[320]
      : \ring_osc/inv_inferred__0 /out[319]
      : \ring_osc/inv_inferred__0 /in0[319]
      : \ring_osc/inv_inferred /out[319]
      : \ring_osc/inv_inferred /in0[319]
      : \ring_osc/inv_inferred__0 /out[318]
      : \ring_osc/inv_inferred__0 /in0[318]
      : \ring_osc/inv_inferred /out[318]
      : \ring_osc/inv_inferred /in0[318]
      : \ring_osc/inv_inferred__0 /out[317]
      : \ring_osc/inv_inferred__0 /in0[317]
      : \ring_osc/inv_inferred /out[317]
      : \ring_osc/inv_inferred /in0[317]
      : \ring_osc/inv_inferred__0 /out[316]
      : \ring_osc/inv_inferred__0 /in0[316]
      : \ring_osc/inv_inferred /out[316]
      : \ring_osc/inv_inferred /in0[316]
      : \ring_osc/inv_inferred__0 /out[315]
      : \ring_osc/inv_inferred__0 /in0[315]
      : \ring_osc/inv_inferred /out[315]
      : \ring_osc/inv_inferred /in0[315]
      : \ring_osc/inv_inferred__0 /out[314]
      : \ring_osc/inv_inferred__0 /in0[314]
      : \ring_osc/inv_inferred /out[314]
      : \ring_osc/inv_inferred /in0[314]
      : \ring_osc/inv_inferred__0 /out[313]
      : \ring_osc/inv_inferred__0 /in0[313]
      : \ring_osc/inv_inferred /out[313]
      : \ring_osc/inv_inferred /in0[313]
      : \ring_osc/inv_inferred__0 /out[312]
      : \ring_osc/inv_inferred__0 /in0[312]
      : \ring_osc/inv_inferred /out[312]
      : \ring_osc/inv_inferred /in0[312]
      : \ring_osc/inv_inferred__0 /out[311]
      : \ring_osc/inv_inferred__0 /in0[311]
      : \ring_osc/inv_inferred /out[311]
      : \ring_osc/inv_inferred /in0[311]
      : \ring_osc/inv_inferred__0 /out[310]
      : \ring_osc/inv_inferred__0 /in0[310]
      : \ring_osc/inv_inferred /out[310]
      : \ring_osc/inv_inferred /in0[310]
      : \ring_osc/inv_inferred__0 /out[309]
      : \ring_osc/inv_inferred__0 /in0[309]
      : \ring_osc/inv_inferred /out[309]
      : \ring_osc/inv_inferred /in0[309]
      : \ring_osc/inv_inferred__0 /out[308]
      : \ring_osc/inv_inferred__0 /in0[308]
      : \ring_osc/inv_inferred /out[308]
      : \ring_osc/inv_inferred /in0[308]
      : \ring_osc/inv_inferred__0 /out[307]
      : \ring_osc/inv_inferred__0 /in0[307]
      : \ring_osc/inv_inferred /out[307]
      : \ring_osc/inv_inferred /in0[307]
      : \ring_osc/inv_inferred__0 /out[306]
      : \ring_osc/inv_inferred__0 /in0[306]
      : \ring_osc/inv_inferred /out[306]
      : \ring_osc/inv_inferred /in0[306]
      : \ring_osc/inv_inferred__0 /out[305]
      : \ring_osc/inv_inferred__0 /in0[305]
      : \ring_osc/inv_inferred /out[305]
      : \ring_osc/inv_inferred /in0[305]
      : \ring_osc/inv_inferred__0 /out[304]
      : \ring_osc/inv_inferred__0 /in0[304]
      : \ring_osc/inv_inferred /out[304]
      : \ring_osc/inv_inferred /in0[304]
      : \ring_osc/inv_inferred__0 /out[303]
      : \ring_osc/inv_inferred__0 /in0[303]
      : \ring_osc/inv_inferred /out[303]
      : \ring_osc/inv_inferred /in0[303]
      : \ring_osc/inv_inferred__0 /out[302]
      : \ring_osc/inv_inferred__0 /in0[302]
      : \ring_osc/inv_inferred /out[302]
      : \ring_osc/inv_inferred /in0[302]
      : \ring_osc/inv_inferred__0 /out[301]
      : \ring_osc/inv_inferred__0 /in0[301]
      : \ring_osc/inv_inferred /out[301]
      : \ring_osc/inv_inferred /in0[301]
      : \ring_osc/inv_inferred__0 /out[300]
      : \ring_osc/inv_inferred__0 /in0[300]
      : \ring_osc/inv_inferred /out[300]
      : \ring_osc/inv_inferred /in0[300]
      : \ring_osc/inv_inferred__0 /out[299]
      : \ring_osc/inv_inferred__0 /in0[299]
      : \ring_osc/inv_inferred /out[299]
      : \ring_osc/inv_inferred /in0[299]
      : \ring_osc/inv_inferred__0 /out[298]
      : \ring_osc/inv_inferred__0 /in0[298]
      : \ring_osc/inv_inferred /out[298]
      : \ring_osc/inv_inferred /in0[298]
      : \ring_osc/inv_inferred__0 /out[297]
      : \ring_osc/inv_inferred__0 /in0[297]
      : \ring_osc/inv_inferred /out[297]
      : \ring_osc/inv_inferred /in0[297]
      : \ring_osc/inv_inferred__0 /out[296]
      : \ring_osc/inv_inferred__0 /in0[296]
      : \ring_osc/inv_inferred /out[296]
      : \ring_osc/inv_inferred /in0[296]
      : \ring_osc/inv_inferred__0 /out[295]
      : \ring_osc/inv_inferred__0 /in0[295]
      : \ring_osc/inv_inferred /out[295]
      : \ring_osc/inv_inferred /in0[295]
      : \ring_osc/inv_inferred__0 /out[294]
      : \ring_osc/inv_inferred__0 /in0[294]
      : \ring_osc/inv_inferred /out[294]
      : \ring_osc/inv_inferred /in0[294]
      : \ring_osc/inv_inferred__0 /out[293]
      : \ring_osc/inv_inferred__0 /in0[293]
      : \ring_osc/inv_inferred /out[293]
      : \ring_osc/inv_inferred /in0[293]
      : \ring_osc/inv_inferred__0 /out[292]
      : \ring_osc/inv_inferred__0 /in0[292]
      : \ring_osc/inv_inferred /out[292]
      : \ring_osc/inv_inferred /in0[292]
      : \ring_osc/inv_inferred__0 /out[291]
      : \ring_osc/inv_inferred__0 /in0[291]
      : \ring_osc/inv_inferred /out[291]
      : \ring_osc/inv_inferred /in0[291]
      : \ring_osc/inv_inferred__0 /out[290]
      : \ring_osc/inv_inferred__0 /in0[290]
      : \ring_osc/inv_inferred /out[290]
      : \ring_osc/inv_inferred /in0[290]
      : \ring_osc/inv_inferred__0 /out[289]
      : \ring_osc/inv_inferred__0 /in0[289]
      : \ring_osc/inv_inferred /out[289]
      : \ring_osc/inv_inferred /in0[289]
      : \ring_osc/inv_inferred__0 /out[288]
      : \ring_osc/inv_inferred__0 /in0[288]
      : \ring_osc/inv_inferred /out[288]
      : \ring_osc/inv_inferred /in0[288]
      : \ring_osc/inv_inferred__0 /out[287]
      : \ring_osc/inv_inferred__0 /in0[287]
      : \ring_osc/inv_inferred /out[287]
      : \ring_osc/inv_inferred /in0[287]
      : \ring_osc/inv_inferred__0 /out[286]
      : \ring_osc/inv_inferred__0 /in0[286]
      : \ring_osc/inv_inferred /out[286]
      : \ring_osc/inv_inferred /in0[286]
      : \ring_osc/inv_inferred__0 /out[285]
      : \ring_osc/inv_inferred__0 /in0[285]
      : \ring_osc/inv_inferred /out[285]
      : \ring_osc/inv_inferred /in0[285]
      : \ring_osc/inv_inferred__0 /out[284]
      : \ring_osc/inv_inferred__0 /in0[284]
      : \ring_osc/inv_inferred /out[284]
      : \ring_osc/inv_inferred /in0[284]
      : \ring_osc/inv_inferred__0 /out[283]
      : \ring_osc/inv_inferred__0 /in0[283]
      : \ring_osc/inv_inferred /out[283]
      : \ring_osc/inv_inferred /in0[283]
      : \ring_osc/inv_inferred__0 /out[282]
      : \ring_osc/inv_inferred__0 /in0[282]
      : \ring_osc/inv_inferred /out[282]
      : \ring_osc/inv_inferred /in0[282]
      : \ring_osc/inv_inferred__0 /out[281]
      : \ring_osc/inv_inferred__0 /in0[281]
      : \ring_osc/inv_inferred /out[281]
      : \ring_osc/inv_inferred /in0[281]
      : \ring_osc/inv_inferred__0 /out[280]
      : \ring_osc/inv_inferred__0 /in0[280]
      : \ring_osc/inv_inferred /out[280]
      : \ring_osc/inv_inferred /in0[280]
      : \ring_osc/inv_inferred__0 /out[279]
      : \ring_osc/inv_inferred__0 /in0[279]
      : \ring_osc/inv_inferred /out[279]
      : \ring_osc/inv_inferred /in0[279]
      : \ring_osc/inv_inferred__0 /out[278]
      : \ring_osc/inv_inferred__0 /in0[278]
      : \ring_osc/inv_inferred /out[278]
      : \ring_osc/inv_inferred /in0[278]
      : \ring_osc/inv_inferred__0 /out[277]
      : \ring_osc/inv_inferred__0 /in0[277]
      : \ring_osc/inv_inferred /out[277]
      : \ring_osc/inv_inferred /in0[277]
      : \ring_osc/inv_inferred__0 /out[276]
      : \ring_osc/inv_inferred__0 /in0[276]
      : \ring_osc/inv_inferred /out[276]
      : \ring_osc/inv_inferred /in0[276]
      : \ring_osc/inv_inferred__0 /out[275]
      : \ring_osc/inv_inferred__0 /in0[275]
      : \ring_osc/inv_inferred /out[275]
      : \ring_osc/inv_inferred /in0[275]
      : \ring_osc/inv_inferred__0 /out[274]
      : \ring_osc/inv_inferred__0 /in0[274]
      : \ring_osc/inv_inferred /out[274]
      : \ring_osc/inv_inferred /in0[274]
      : \ring_osc/inv_inferred__0 /out[273]
      : \ring_osc/inv_inferred__0 /in0[273]
      : \ring_osc/inv_inferred /out[273]
      : \ring_osc/inv_inferred /in0[273]
      : \ring_osc/inv_inferred__0 /out[272]
      : \ring_osc/inv_inferred__0 /in0[272]
      : \ring_osc/inv_inferred /out[272]
      : \ring_osc/inv_inferred /in0[272]
      : \ring_osc/inv_inferred__0 /out[271]
      : \ring_osc/inv_inferred__0 /in0[271]
      : \ring_osc/inv_inferred /out[271]
      : \ring_osc/inv_inferred /in0[271]
      : \ring_osc/inv_inferred__0 /out[270]
      : \ring_osc/inv_inferred__0 /in0[270]
      : \ring_osc/inv_inferred /out[270]
      : \ring_osc/inv_inferred /in0[270]
      : \ring_osc/inv_inferred__0 /out[269]
      : \ring_osc/inv_inferred__0 /in0[269]
      : \ring_osc/inv_inferred /out[269]
      : \ring_osc/inv_inferred /in0[269]
      : \ring_osc/inv_inferred__0 /out[268]
      : \ring_osc/inv_inferred__0 /in0[268]
      : \ring_osc/inv_inferred /out[268]
      : \ring_osc/inv_inferred /in0[268]
      : \ring_osc/inv_inferred__0 /out[267]
      : \ring_osc/inv_inferred__0 /in0[267]
      : \ring_osc/inv_inferred /out[267]
      : \ring_osc/inv_inferred /in0[267]
      : \ring_osc/inv_inferred__0 /out[266]
      : \ring_osc/inv_inferred__0 /in0[266]
      : \ring_osc/inv_inferred /out[266]
      : \ring_osc/inv_inferred /in0[266]
      : \ring_osc/inv_inferred__0 /out[265]
      : \ring_osc/inv_inferred__0 /in0[265]
      : \ring_osc/inv_inferred /out[265]
      : \ring_osc/inv_inferred /in0[265]
      : \ring_osc/inv_inferred__0 /out[264]
      : \ring_osc/inv_inferred__0 /in0[264]
      : \ring_osc/inv_inferred /out[264]
      : \ring_osc/inv_inferred /in0[264]
      : \ring_osc/inv_inferred__0 /out[263]
      : \ring_osc/inv_inferred__0 /in0[263]
      : \ring_osc/inv_inferred /out[263]
      : \ring_osc/inv_inferred /in0[263]
      : \ring_osc/inv_inferred__0 /out[262]
      : \ring_osc/inv_inferred__0 /in0[262]
      : \ring_osc/inv_inferred /out[262]
      : \ring_osc/inv_inferred /in0[262]
      : \ring_osc/inv_inferred__0 /out[261]
      : \ring_osc/inv_inferred__0 /in0[261]
      : \ring_osc/inv_inferred /out[261]
      : \ring_osc/inv_inferred /in0[261]
      : \ring_osc/inv_inferred__0 /out[260]
      : \ring_osc/inv_inferred__0 /in0[260]
      : \ring_osc/inv_inferred /out[260]
      : \ring_osc/inv_inferred /in0[260]
      : \ring_osc/inv_inferred__0 /out[259]
      : \ring_osc/inv_inferred__0 /in0[259]
      : \ring_osc/inv_inferred /out[259]
      : \ring_osc/inv_inferred /in0[259]
      : \ring_osc/inv_inferred__0 /out[258]
      : \ring_osc/inv_inferred__0 /in0[258]
      : \ring_osc/inv_inferred /out[258]
      : \ring_osc/inv_inferred /in0[258]
      : \ring_osc/inv_inferred__0 /out[257]
      : \ring_osc/inv_inferred__0 /in0[257]
      : \ring_osc/inv_inferred /out[257]
      : \ring_osc/inv_inferred /in0[257]
      : \ring_osc/inv_inferred__0 /out[256]
      : \ring_osc/inv_inferred__0 /in0[256]
      : \ring_osc/inv_inferred /out[256]
      : \ring_osc/inv_inferred /in0[256]
      : \ring_osc/inv_inferred__0 /out[255]
      : \ring_osc/inv_inferred__0 /in0[255]
      : \ring_osc/inv_inferred /out[255]
      : \ring_osc/inv_inferred /in0[255]
      : \ring_osc/inv_inferred__0 /out[254]
      : \ring_osc/inv_inferred__0 /in0[254]
      : \ring_osc/inv_inferred /out[254]
      : \ring_osc/inv_inferred /in0[254]
      : \ring_osc/inv_inferred__0 /out[253]
      : \ring_osc/inv_inferred__0 /in0[253]
      : \ring_osc/inv_inferred /out[253]
      : \ring_osc/inv_inferred /in0[253]
      : \ring_osc/inv_inferred__0 /out[252]
      : \ring_osc/inv_inferred__0 /in0[252]
      : \ring_osc/inv_inferred /out[252]
      : \ring_osc/inv_inferred /in0[252]
      : \ring_osc/inv_inferred__0 /out[251]
      : \ring_osc/inv_inferred__0 /in0[251]
      : \ring_osc/inv_inferred /out[251]
      : \ring_osc/inv_inferred /in0[251]
      : \ring_osc/inv_inferred__0 /out[250]
      : \ring_osc/inv_inferred__0 /in0[250]
      : \ring_osc/inv_inferred /out[250]
      : \ring_osc/inv_inferred /in0[250]
      : \ring_osc/inv_inferred__0 /out[249]
      : \ring_osc/inv_inferred__0 /in0[249]
      : \ring_osc/inv_inferred /out[249]
      : \ring_osc/inv_inferred /in0[249]
      : \ring_osc/inv_inferred__0 /out[248]
      : \ring_osc/inv_inferred__0 /in0[248]
      : \ring_osc/inv_inferred /out[248]
      : \ring_osc/inv_inferred /in0[248]
      : \ring_osc/inv_inferred__0 /out[247]
      : \ring_osc/inv_inferred__0 /in0[247]
      : \ring_osc/inv_inferred /out[247]
      : \ring_osc/inv_inferred /in0[247]
      : \ring_osc/inv_inferred__0 /out[246]
      : \ring_osc/inv_inferred__0 /in0[246]
      : \ring_osc/inv_inferred /out[246]
      : \ring_osc/inv_inferred /in0[246]
      : \ring_osc/inv_inferred__0 /out[245]
      : \ring_osc/inv_inferred__0 /in0[245]
      : \ring_osc/inv_inferred /out[245]
      : \ring_osc/inv_inferred /in0[245]
      : \ring_osc/inv_inferred__0 /out[244]
      : \ring_osc/inv_inferred__0 /in0[244]
      : \ring_osc/inv_inferred /out[244]
      : \ring_osc/inv_inferred /in0[244]
      : \ring_osc/inv_inferred__0 /out[243]
      : \ring_osc/inv_inferred__0 /in0[243]
      : \ring_osc/inv_inferred /out[243]
      : \ring_osc/inv_inferred /in0[243]
      : \ring_osc/inv_inferred__0 /out[242]
      : \ring_osc/inv_inferred__0 /in0[242]
      : \ring_osc/inv_inferred /out[242]
      : \ring_osc/inv_inferred /in0[242]
      : \ring_osc/inv_inferred__0 /out[241]
      : \ring_osc/inv_inferred__0 /in0[241]
      : \ring_osc/inv_inferred /out[241]
      : \ring_osc/inv_inferred /in0[241]
      : \ring_osc/inv_inferred__0 /out[240]
      : \ring_osc/inv_inferred__0 /in0[240]
      : \ring_osc/inv_inferred /out[240]
      : \ring_osc/inv_inferred /in0[240]
      : \ring_osc/inv_inferred__0 /out[239]
      : \ring_osc/inv_inferred__0 /in0[239]
      : \ring_osc/inv_inferred /out[239]
      : \ring_osc/inv_inferred /in0[239]
      : \ring_osc/inv_inferred__0 /out[238]
      : \ring_osc/inv_inferred__0 /in0[238]
      : \ring_osc/inv_inferred /out[238]
      : \ring_osc/inv_inferred /in0[238]
      : \ring_osc/inv_inferred__0 /out[237]
      : \ring_osc/inv_inferred__0 /in0[237]
      : \ring_osc/inv_inferred /out[237]
      : \ring_osc/inv_inferred /in0[237]
      : \ring_osc/inv_inferred__0 /out[236]
      : \ring_osc/inv_inferred__0 /in0[236]
      : \ring_osc/inv_inferred /out[236]
      : \ring_osc/inv_inferred /in0[236]
      : \ring_osc/inv_inferred__0 /out[235]
      : \ring_osc/inv_inferred__0 /in0[235]
      : \ring_osc/inv_inferred /out[235]
      : \ring_osc/inv_inferred /in0[235]
      : \ring_osc/inv_inferred__0 /out[234]
      : \ring_osc/inv_inferred__0 /in0[234]
      : \ring_osc/inv_inferred /out[234]
      : \ring_osc/inv_inferred /in0[234]
      : \ring_osc/inv_inferred__0 /out[233]
      : \ring_osc/inv_inferred__0 /in0[233]
      : \ring_osc/inv_inferred /out[233]
      : \ring_osc/inv_inferred /in0[233]
      : \ring_osc/inv_inferred__0 /out[232]
      : \ring_osc/inv_inferred__0 /in0[232]
      : \ring_osc/inv_inferred /out[232]
      : \ring_osc/inv_inferred /in0[232]
      : \ring_osc/inv_inferred__0 /out[231]
      : \ring_osc/inv_inferred__0 /in0[231]
      : \ring_osc/inv_inferred /out[231]
      : \ring_osc/inv_inferred /in0[231]
      : \ring_osc/inv_inferred__0 /out[230]
      : \ring_osc/inv_inferred__0 /in0[230]
      : \ring_osc/inv_inferred /out[230]
      : \ring_osc/inv_inferred /in0[230]
      : \ring_osc/inv_inferred__0 /out[229]
      : \ring_osc/inv_inferred__0 /in0[229]
      : \ring_osc/inv_inferred /out[229]
      : \ring_osc/inv_inferred /in0[229]
      : \ring_osc/inv_inferred__0 /out[228]
      : \ring_osc/inv_inferred__0 /in0[228]
      : \ring_osc/inv_inferred /out[228]
      : \ring_osc/inv_inferred /in0[228]
      : \ring_osc/inv_inferred__0 /out[227]
      : \ring_osc/inv_inferred__0 /in0[227]
      : \ring_osc/inv_inferred /out[227]
      : \ring_osc/inv_inferred /in0[227]
      : \ring_osc/inv_inferred__0 /out[226]
      : \ring_osc/inv_inferred__0 /in0[226]
      : \ring_osc/inv_inferred /out[226]
      : \ring_osc/inv_inferred /in0[226]
      : \ring_osc/inv_inferred__0 /out[225]
      : \ring_osc/inv_inferred__0 /in0[225]
      : \ring_osc/inv_inferred /out[225]
      : \ring_osc/inv_inferred /in0[225]
      : \ring_osc/inv_inferred__0 /out[224]
      : \ring_osc/inv_inferred__0 /in0[224]
      : \ring_osc/inv_inferred /out[224]
      : \ring_osc/inv_inferred /in0[224]
      : \ring_osc/inv_inferred__0 /out[223]
      : \ring_osc/inv_inferred__0 /in0[223]
      : \ring_osc/inv_inferred /out[223]
      : \ring_osc/inv_inferred /in0[223]
      : \ring_osc/inv_inferred__0 /out[222]
      : \ring_osc/inv_inferred__0 /in0[222]
      : \ring_osc/inv_inferred /out[222]
      : \ring_osc/inv_inferred /in0[222]
      : \ring_osc/inv_inferred__0 /out[221]
      : \ring_osc/inv_inferred__0 /in0[221]
      : \ring_osc/inv_inferred /out[221]
      : \ring_osc/inv_inferred /in0[221]
      : \ring_osc/inv_inferred__0 /out[220]
      : \ring_osc/inv_inferred__0 /in0[220]
      : \ring_osc/inv_inferred /out[220]
      : \ring_osc/inv_inferred /in0[220]
      : \ring_osc/inv_inferred__0 /out[219]
      : \ring_osc/inv_inferred__0 /in0[219]
      : \ring_osc/inv_inferred /out[219]
      : \ring_osc/inv_inferred /in0[219]
      : \ring_osc/inv_inferred__0 /out[218]
      : \ring_osc/inv_inferred__0 /in0[218]
      : \ring_osc/inv_inferred /out[218]
      : \ring_osc/inv_inferred /in0[218]
      : \ring_osc/inv_inferred__0 /out[217]
      : \ring_osc/inv_inferred__0 /in0[217]
      : \ring_osc/inv_inferred /out[217]
      : \ring_osc/inv_inferred /in0[217]
      : \ring_osc/inv_inferred__0 /out[216]
      : \ring_osc/inv_inferred__0 /in0[216]
      : \ring_osc/inv_inferred /out[216]
      : \ring_osc/inv_inferred /in0[216]
      : \ring_osc/inv_inferred__0 /out[215]
      : \ring_osc/inv_inferred__0 /in0[215]
      : \ring_osc/inv_inferred /out[215]
      : \ring_osc/inv_inferred /in0[215]
      : \ring_osc/inv_inferred__0 /out[214]
      : \ring_osc/inv_inferred__0 /in0[214]
      : \ring_osc/inv_inferred /out[214]
      : \ring_osc/inv_inferred /in0[214]
      : \ring_osc/inv_inferred__0 /out[213]
      : \ring_osc/inv_inferred__0 /in0[213]
      : \ring_osc/inv_inferred /out[213]
      : \ring_osc/inv_inferred /in0[213]
      : \ring_osc/inv_inferred__0 /out[212]
      : \ring_osc/inv_inferred__0 /in0[212]
      : \ring_osc/inv_inferred /out[212]
      : \ring_osc/inv_inferred /in0[212]
      : \ring_osc/inv_inferred__0 /out[211]
      : \ring_osc/inv_inferred__0 /in0[211]
      : \ring_osc/inv_inferred /out[211]
      : \ring_osc/inv_inferred /in0[211]
      : \ring_osc/inv_inferred__0 /out[210]
      : \ring_osc/inv_inferred__0 /in0[210]
      : \ring_osc/inv_inferred /out[210]
      : \ring_osc/inv_inferred /in0[210]
      : \ring_osc/inv_inferred__0 /out[209]
      : \ring_osc/inv_inferred__0 /in0[209]
      : \ring_osc/inv_inferred /out[209]
      : \ring_osc/inv_inferred /in0[209]
      : \ring_osc/inv_inferred__0 /out[208]
      : \ring_osc/inv_inferred__0 /in0[208]
      : \ring_osc/inv_inferred /out[208]
      : \ring_osc/inv_inferred /in0[208]
      : \ring_osc/inv_inferred__0 /out[207]
      : \ring_osc/inv_inferred__0 /in0[207]
      : \ring_osc/inv_inferred /out[207]
      : \ring_osc/inv_inferred /in0[207]
      : \ring_osc/inv_inferred__0 /out[206]
      : \ring_osc/inv_inferred__0 /in0[206]
      : \ring_osc/inv_inferred /out[206]
      : \ring_osc/inv_inferred /in0[206]
      : \ring_osc/inv_inferred__0 /out[205]
      : \ring_osc/inv_inferred__0 /in0[205]
      : \ring_osc/inv_inferred /out[205]
      : \ring_osc/inv_inferred /in0[205]
      : \ring_osc/inv_inferred__0 /out[204]
      : \ring_osc/inv_inferred__0 /in0[204]
      : \ring_osc/inv_inferred /out[204]
      : \ring_osc/inv_inferred /in0[204]
      : \ring_osc/inv_inferred__0 /out[203]
      : \ring_osc/inv_inferred__0 /in0[203]
      : \ring_osc/inv_inferred /out[203]
      : \ring_osc/inv_inferred /in0[203]
      : \ring_osc/inv_inferred__0 /out[202]
      : \ring_osc/inv_inferred__0 /in0[202]
      : \ring_osc/inv_inferred /out[202]
      : \ring_osc/inv_inferred /in0[202]
      : \ring_osc/inv_inferred__0 /out[201]
      : \ring_osc/inv_inferred__0 /in0[201]
      : \ring_osc/inv_inferred /out[201]
      : \ring_osc/inv_inferred /in0[201]
      : \ring_osc/inv_inferred__0 /out[200]
      : \ring_osc/inv_inferred__0 /in0[200]
      : \ring_osc/inv_inferred /out[200]
      : \ring_osc/inv_inferred /in0[200]
      : \ring_osc/inv_inferred__0 /out[199]
      : \ring_osc/inv_inferred__0 /in0[199]
      : \ring_osc/inv_inferred /out[199]
      : \ring_osc/inv_inferred /in0[199]
      : \ring_osc/inv_inferred__0 /out[198]
      : \ring_osc/inv_inferred__0 /in0[198]
      : \ring_osc/inv_inferred /out[198]
      : \ring_osc/inv_inferred /in0[198]
      : \ring_osc/inv_inferred__0 /out[197]
      : \ring_osc/inv_inferred__0 /in0[197]
      : \ring_osc/inv_inferred /out[197]
      : \ring_osc/inv_inferred /in0[197]
      : \ring_osc/inv_inferred__0 /out[196]
      : \ring_osc/inv_inferred__0 /in0[196]
      : \ring_osc/inv_inferred /out[196]
      : \ring_osc/inv_inferred /in0[196]
      : \ring_osc/inv_inferred__0 /out[195]
      : \ring_osc/inv_inferred__0 /in0[195]
      : \ring_osc/inv_inferred /out[195]
      : \ring_osc/inv_inferred /in0[195]
      : \ring_osc/inv_inferred__0 /out[194]
      : \ring_osc/inv_inferred__0 /in0[194]
      : \ring_osc/inv_inferred /out[194]
      : \ring_osc/inv_inferred /in0[194]
      : \ring_osc/inv_inferred__0 /out[193]
      : \ring_osc/inv_inferred__0 /in0[193]
      : \ring_osc/inv_inferred /out[193]
      : \ring_osc/inv_inferred /in0[193]
      : \ring_osc/inv_inferred__0 /out[192]
      : \ring_osc/inv_inferred__0 /in0[192]
      : \ring_osc/inv_inferred /out[192]
      : \ring_osc/inv_inferred /in0[192]
      : \ring_osc/inv_inferred__0 /out[191]
      : \ring_osc/inv_inferred__0 /in0[191]
      : \ring_osc/inv_inferred /out[191]
      : \ring_osc/inv_inferred /in0[191]
      : \ring_osc/inv_inferred__0 /out[190]
      : \ring_osc/inv_inferred__0 /in0[190]
      : \ring_osc/inv_inferred /out[190]
      : \ring_osc/inv_inferred /in0[190]
      : \ring_osc/inv_inferred__0 /out[189]
      : \ring_osc/inv_inferred__0 /in0[189]
      : \ring_osc/inv_inferred /out[189]
      : \ring_osc/inv_inferred /in0[189]
      : \ring_osc/inv_inferred__0 /out[188]
      : \ring_osc/inv_inferred__0 /in0[188]
      : \ring_osc/inv_inferred /out[188]
      : \ring_osc/inv_inferred /in0[188]
      : \ring_osc/inv_inferred__0 /out[187]
      : \ring_osc/inv_inferred__0 /in0[187]
      : \ring_osc/inv_inferred /out[187]
      : \ring_osc/inv_inferred /in0[187]
      : \ring_osc/inv_inferred__0 /out[186]
      : \ring_osc/inv_inferred__0 /in0[186]
      : \ring_osc/inv_inferred /out[186]
      : \ring_osc/inv_inferred /in0[186]
      : \ring_osc/inv_inferred__0 /out[185]
      : \ring_osc/inv_inferred__0 /in0[185]
      : \ring_osc/inv_inferred /out[185]
      : \ring_osc/inv_inferred /in0[185]
      : \ring_osc/inv_inferred__0 /out[184]
      : \ring_osc/inv_inferred__0 /in0[184]
      : \ring_osc/inv_inferred /out[184]
      : \ring_osc/inv_inferred /in0[184]
      : \ring_osc/inv_inferred__0 /out[183]
      : \ring_osc/inv_inferred__0 /in0[183]
      : \ring_osc/inv_inferred /out[183]
      : \ring_osc/inv_inferred /in0[183]
      : \ring_osc/inv_inferred__0 /out[182]
      : \ring_osc/inv_inferred__0 /in0[182]
      : \ring_osc/inv_inferred /out[182]
      : \ring_osc/inv_inferred /in0[182]
      : \ring_osc/inv_inferred__0 /out[181]
      : \ring_osc/inv_inferred__0 /in0[181]
      : \ring_osc/inv_inferred /out[181]
      : \ring_osc/inv_inferred /in0[181]
      : \ring_osc/inv_inferred__0 /out[180]
      : \ring_osc/inv_inferred__0 /in0[180]
      : \ring_osc/inv_inferred /out[180]
      : \ring_osc/inv_inferred /in0[180]
      : \ring_osc/inv_inferred__0 /out[179]
      : \ring_osc/inv_inferred__0 /in0[179]
      : \ring_osc/inv_inferred /out[179]
      : \ring_osc/inv_inferred /in0[179]
      : \ring_osc/inv_inferred__0 /out[178]
      : \ring_osc/inv_inferred__0 /in0[178]
      : \ring_osc/inv_inferred /out[178]
      : \ring_osc/inv_inferred /in0[178]
      : \ring_osc/inv_inferred__0 /out[177]
      : \ring_osc/inv_inferred__0 /in0[177]
      : \ring_osc/inv_inferred /out[177]
      : \ring_osc/inv_inferred /in0[177]
      : \ring_osc/inv_inferred__0 /out[176]
      : \ring_osc/inv_inferred__0 /in0[176]
      : \ring_osc/inv_inferred /out[176]
      : \ring_osc/inv_inferred /in0[176]
      : \ring_osc/inv_inferred__0 /out[175]
      : \ring_osc/inv_inferred__0 /in0[175]
      : \ring_osc/inv_inferred /out[175]
      : \ring_osc/inv_inferred /in0[175]
      : \ring_osc/inv_inferred__0 /out[174]
      : \ring_osc/inv_inferred__0 /in0[174]
      : \ring_osc/inv_inferred /out[174]
      : \ring_osc/inv_inferred /in0[174]
      : \ring_osc/inv_inferred__0 /out[173]
      : \ring_osc/inv_inferred__0 /in0[173]
      : \ring_osc/inv_inferred /out[173]
      : \ring_osc/inv_inferred /in0[173]
      : \ring_osc/inv_inferred__0 /out[172]
      : \ring_osc/inv_inferred__0 /in0[172]
      : \ring_osc/inv_inferred /out[172]
      : \ring_osc/inv_inferred /in0[172]
      : \ring_osc/inv_inferred__0 /out[171]
      : \ring_osc/inv_inferred__0 /in0[171]
      : \ring_osc/inv_inferred /out[171]
      : \ring_osc/inv_inferred /in0[171]
      : \ring_osc/inv_inferred__0 /out[170]
      : \ring_osc/inv_inferred__0 /in0[170]
      : \ring_osc/inv_inferred /out[170]
      : \ring_osc/inv_inferred /in0[170]
      : \ring_osc/inv_inferred__0 /out[169]
      : \ring_osc/inv_inferred__0 /in0[169]
      : \ring_osc/inv_inferred /out[169]
      : \ring_osc/inv_inferred /in0[169]
      : \ring_osc/inv_inferred__0 /out[168]
      : \ring_osc/inv_inferred__0 /in0[168]
      : \ring_osc/inv_inferred /out[168]
      : \ring_osc/inv_inferred /in0[168]
      : \ring_osc/inv_inferred__0 /out[167]
      : \ring_osc/inv_inferred__0 /in0[167]
      : \ring_osc/inv_inferred /out[167]
      : \ring_osc/inv_inferred /in0[167]
      : \ring_osc/inv_inferred__0 /out[166]
      : \ring_osc/inv_inferred__0 /in0[166]
      : \ring_osc/inv_inferred /out[166]
      : \ring_osc/inv_inferred /in0[166]
      : \ring_osc/inv_inferred__0 /out[165]
      : \ring_osc/inv_inferred__0 /in0[165]
      : \ring_osc/inv_inferred /out[165]
      : \ring_osc/inv_inferred /in0[165]
      : \ring_osc/inv_inferred__0 /out[164]
      : \ring_osc/inv_inferred__0 /in0[164]
      : \ring_osc/inv_inferred /out[164]
      : \ring_osc/inv_inferred /in0[164]
      : \ring_osc/inv_inferred__0 /out[163]
      : \ring_osc/inv_inferred__0 /in0[163]
      : \ring_osc/inv_inferred /out[163]
      : \ring_osc/inv_inferred /in0[163]
      : \ring_osc/inv_inferred__0 /out[162]
      : \ring_osc/inv_inferred__0 /in0[162]
      : \ring_osc/inv_inferred /out[162]
      : \ring_osc/inv_inferred /in0[162]
      : \ring_osc/inv_inferred__0 /out[161]
      : \ring_osc/inv_inferred__0 /in0[161]
      : \ring_osc/inv_inferred /out[161]
      : \ring_osc/inv_inferred /in0[161]
      : \ring_osc/inv_inferred__0 /out[160]
      : \ring_osc/inv_inferred__0 /in0[160]
      : \ring_osc/inv_inferred /out[160]
      : \ring_osc/inv_inferred /in0[160]
      : \ring_osc/inv_inferred__0 /out[159]
      : \ring_osc/inv_inferred__0 /in0[159]
      : \ring_osc/inv_inferred /out[159]
      : \ring_osc/inv_inferred /in0[159]
      : \ring_osc/inv_inferred__0 /out[158]
      : \ring_osc/inv_inferred__0 /in0[158]
      : \ring_osc/inv_inferred /out[158]
      : \ring_osc/inv_inferred /in0[158]
      : \ring_osc/inv_inferred__0 /out[157]
      : \ring_osc/inv_inferred__0 /in0[157]
      : \ring_osc/inv_inferred /out[157]
      : \ring_osc/inv_inferred /in0[157]
      : \ring_osc/inv_inferred__0 /out[156]
      : \ring_osc/inv_inferred__0 /in0[156]
      : \ring_osc/inv_inferred /out[156]
      : \ring_osc/inv_inferred /in0[156]
      : \ring_osc/inv_inferred__0 /out[155]
      : \ring_osc/inv_inferred__0 /in0[155]
      : \ring_osc/inv_inferred /out[155]
      : \ring_osc/inv_inferred /in0[155]
      : \ring_osc/inv_inferred__0 /out[154]
      : \ring_osc/inv_inferred__0 /in0[154]
      : \ring_osc/inv_inferred /out[154]
      : \ring_osc/inv_inferred /in0[154]
      : \ring_osc/inv_inferred__0 /out[153]
      : \ring_osc/inv_inferred__0 /in0[153]
      : \ring_osc/inv_inferred /out[153]
      : \ring_osc/inv_inferred /in0[153]
      : \ring_osc/inv_inferred__0 /out[152]
      : \ring_osc/inv_inferred__0 /in0[152]
      : \ring_osc/inv_inferred /out[152]
      : \ring_osc/inv_inferred /in0[152]
      : \ring_osc/inv_inferred__0 /out[151]
      : \ring_osc/inv_inferred__0 /in0[151]
      : \ring_osc/inv_inferred /out[151]
      : \ring_osc/inv_inferred /in0[151]
      : \ring_osc/inv_inferred__0 /out[150]
      : \ring_osc/inv_inferred__0 /in0[150]
      : \ring_osc/inv_inferred /out[150]
      : \ring_osc/inv_inferred /in0[150]
      : \ring_osc/inv_inferred__0 /out[149]
      : \ring_osc/inv_inferred__0 /in0[149]
      : \ring_osc/inv_inferred /out[149]
      : \ring_osc/inv_inferred /in0[149]
      : \ring_osc/inv_inferred__0 /out[148]
      : \ring_osc/inv_inferred__0 /in0[148]
      : \ring_osc/inv_inferred /out[148]
      : \ring_osc/inv_inferred /in0[148]
      : \ring_osc/inv_inferred__0 /out[147]
      : \ring_osc/inv_inferred__0 /in0[147]
      : \ring_osc/inv_inferred /out[147]
      : \ring_osc/inv_inferred /in0[147]
      : \ring_osc/inv_inferred__0 /out[146]
      : \ring_osc/inv_inferred__0 /in0[146]
      : \ring_osc/inv_inferred /out[146]
      : \ring_osc/inv_inferred /in0[146]
      : \ring_osc/inv_inferred__0 /out[145]
      : \ring_osc/inv_inferred__0 /in0[145]
      : \ring_osc/inv_inferred /out[145]
      : \ring_osc/inv_inferred /in0[145]
      : \ring_osc/inv_inferred__0 /out[144]
      : \ring_osc/inv_inferred__0 /in0[144]
      : \ring_osc/inv_inferred /out[144]
      : \ring_osc/inv_inferred /in0[144]
      : \ring_osc/inv_inferred__0 /out[143]
      : \ring_osc/inv_inferred__0 /in0[143]
      : \ring_osc/inv_inferred /out[143]
      : \ring_osc/inv_inferred /in0[143]
      : \ring_osc/inv_inferred__0 /out[142]
      : \ring_osc/inv_inferred__0 /in0[142]
      : \ring_osc/inv_inferred /out[142]
      : \ring_osc/inv_inferred /in0[142]
      : \ring_osc/inv_inferred__0 /out[141]
      : \ring_osc/inv_inferred__0 /in0[141]
      : \ring_osc/inv_inferred /out[141]
      : \ring_osc/inv_inferred /in0[141]
      : \ring_osc/inv_inferred__0 /out[140]
      : \ring_osc/inv_inferred__0 /in0[140]
      : \ring_osc/inv_inferred /out[140]
      : \ring_osc/inv_inferred /in0[140]
      : \ring_osc/inv_inferred__0 /out[139]
      : \ring_osc/inv_inferred__0 /in0[139]
      : \ring_osc/inv_inferred /out[139]
      : \ring_osc/inv_inferred /in0[139]
      : \ring_osc/inv_inferred__0 /out[138]
      : \ring_osc/inv_inferred__0 /in0[138]
      : \ring_osc/inv_inferred /out[138]
      : \ring_osc/inv_inferred /in0[138]
      : \ring_osc/inv_inferred__0 /out[137]
      : \ring_osc/inv_inferred__0 /in0[137]
      : \ring_osc/inv_inferred /out[137]
      : \ring_osc/inv_inferred /in0[137]
      : \ring_osc/inv_inferred__0 /out[136]
      : \ring_osc/inv_inferred__0 /in0[136]
      : \ring_osc/inv_inferred /out[136]
      : \ring_osc/inv_inferred /in0[136]
      : \ring_osc/inv_inferred__0 /out[135]
      : \ring_osc/inv_inferred__0 /in0[135]
      : \ring_osc/inv_inferred /out[135]
      : \ring_osc/inv_inferred /in0[135]
      : \ring_osc/inv_inferred__0 /out[134]
      : \ring_osc/inv_inferred__0 /in0[134]
      : \ring_osc/inv_inferred /out[134]
      : \ring_osc/inv_inferred /in0[134]
      : \ring_osc/inv_inferred__0 /out[133]
      : \ring_osc/inv_inferred__0 /in0[133]
      : \ring_osc/inv_inferred /out[133]
      : \ring_osc/inv_inferred /in0[133]
      : \ring_osc/inv_inferred__0 /out[132]
      : \ring_osc/inv_inferred__0 /in0[132]
      : \ring_osc/inv_inferred /out[132]
      : \ring_osc/inv_inferred /in0[132]
      : \ring_osc/inv_inferred__0 /out[131]
      : \ring_osc/inv_inferred__0 /in0[131]
      : \ring_osc/inv_inferred /out[131]
      : \ring_osc/inv_inferred /in0[131]
      : \ring_osc/inv_inferred__0 /out[130]
      : \ring_osc/inv_inferred__0 /in0[130]
      : \ring_osc/inv_inferred /out[130]
      : \ring_osc/inv_inferred /in0[130]
      : \ring_osc/inv_inferred__0 /out[129]
      : \ring_osc/inv_inferred__0 /in0[129]
      : \ring_osc/inv_inferred /out[129]
      : \ring_osc/inv_inferred /in0[129]
      : \ring_osc/inv_inferred__0 /out[128]
      : \ring_osc/inv_inferred__0 /in0[128]
      : \ring_osc/inv_inferred /out[128]
      : \ring_osc/inv_inferred /in0[128]
      : \ring_osc/inv_inferred__0 /out[127]
      : \ring_osc/inv_inferred__0 /in0[127]
      : \ring_osc/inv_inferred /out[127]
      : \ring_osc/inv_inferred /in0[127]
      : \ring_osc/inv_inferred__0 /out[126]
      : \ring_osc/inv_inferred__0 /in0[126]
      : \ring_osc/inv_inferred /out[126]
      : \ring_osc/inv_inferred /in0[126]
      : \ring_osc/inv_inferred__0 /out[125]
      : \ring_osc/inv_inferred__0 /in0[125]
      : \ring_osc/inv_inferred /out[125]
      : \ring_osc/inv_inferred /in0[125]
      : \ring_osc/inv_inferred__0 /out[124]
      : \ring_osc/inv_inferred__0 /in0[124]
      : \ring_osc/inv_inferred /out[124]
      : \ring_osc/inv_inferred /in0[124]
      : \ring_osc/inv_inferred__0 /out[123]
      : \ring_osc/inv_inferred__0 /in0[123]
      : \ring_osc/inv_inferred /out[123]
      : \ring_osc/inv_inferred /in0[123]
      : \ring_osc/inv_inferred__0 /out[122]
      : \ring_osc/inv_inferred__0 /in0[122]
      : \ring_osc/inv_inferred /out[122]
      : \ring_osc/inv_inferred /in0[122]
      : \ring_osc/inv_inferred__0 /out[121]
      : \ring_osc/inv_inferred__0 /in0[121]
      : \ring_osc/inv_inferred /out[121]
      : \ring_osc/inv_inferred /in0[121]
      : \ring_osc/inv_inferred__0 /out[120]
      : \ring_osc/inv_inferred__0 /in0[120]
      : \ring_osc/inv_inferred /out[120]
      : \ring_osc/inv_inferred /in0[120]
      : \ring_osc/inv_inferred__0 /out[119]
      : \ring_osc/inv_inferred__0 /in0[119]
      : \ring_osc/inv_inferred /out[119]
      : \ring_osc/inv_inferred /in0[119]
      : \ring_osc/inv_inferred__0 /out[118]
      : \ring_osc/inv_inferred__0 /in0[118]
      : \ring_osc/inv_inferred /out[118]
      : \ring_osc/inv_inferred /in0[118]
      : \ring_osc/inv_inferred__0 /out[117]
      : \ring_osc/inv_inferred__0 /in0[117]
      : \ring_osc/inv_inferred /out[117]
      : \ring_osc/inv_inferred /in0[117]
      : \ring_osc/inv_inferred__0 /out[116]
      : \ring_osc/inv_inferred__0 /in0[116]
      : \ring_osc/inv_inferred /out[116]
      : \ring_osc/inv_inferred /in0[116]
      : \ring_osc/inv_inferred__0 /out[115]
      : \ring_osc/inv_inferred__0 /in0[115]
      : \ring_osc/inv_inferred /out[115]
      : \ring_osc/inv_inferred /in0[115]
      : \ring_osc/inv_inferred__0 /out[114]
      : \ring_osc/inv_inferred__0 /in0[114]
      : \ring_osc/inv_inferred /out[114]
      : \ring_osc/inv_inferred /in0[114]
      : \ring_osc/inv_inferred__0 /out[113]
      : \ring_osc/inv_inferred__0 /in0[113]
      : \ring_osc/inv_inferred /out[113]
      : \ring_osc/inv_inferred /in0[113]
      : \ring_osc/inv_inferred__0 /out[112]
      : \ring_osc/inv_inferred__0 /in0[112]
      : \ring_osc/inv_inferred /out[112]
      : \ring_osc/inv_inferred /in0[112]
      : \ring_osc/inv_inferred__0 /out[111]
      : \ring_osc/inv_inferred__0 /in0[111]
      : \ring_osc/inv_inferred /out[111]
      : \ring_osc/inv_inferred /in0[111]
      : \ring_osc/inv_inferred__0 /out[110]
      : \ring_osc/inv_inferred__0 /in0[110]
      : \ring_osc/inv_inferred /out[110]
      : \ring_osc/inv_inferred /in0[110]
      : \ring_osc/inv_inferred__0 /out[109]
      : \ring_osc/inv_inferred__0 /in0[109]
      : \ring_osc/inv_inferred /out[109]
      : \ring_osc/inv_inferred /in0[109]
      : \ring_osc/inv_inferred__0 /out[108]
      : \ring_osc/inv_inferred__0 /in0[108]
      : \ring_osc/inv_inferred /out[108]
      : \ring_osc/inv_inferred /in0[108]
      : \ring_osc/inv_inferred__0 /out[107]
      : \ring_osc/inv_inferred__0 /in0[107]
      : \ring_osc/inv_inferred /out[107]
      : \ring_osc/inv_inferred /in0[107]
      : \ring_osc/inv_inferred__0 /out[106]
      : \ring_osc/inv_inferred__0 /in0[106]
      : \ring_osc/inv_inferred /out[106]
      : \ring_osc/inv_inferred /in0[106]
      : \ring_osc/inv_inferred__0 /out[105]
      : \ring_osc/inv_inferred__0 /in0[105]
      : \ring_osc/inv_inferred /out[105]
      : \ring_osc/inv_inferred /in0[105]
      : \ring_osc/inv_inferred__0 /out[104]
      : \ring_osc/inv_inferred__0 /in0[104]
      : \ring_osc/inv_inferred /out[104]
      : \ring_osc/inv_inferred /in0[104]
      : \ring_osc/inv_inferred__0 /out[103]
      : \ring_osc/inv_inferred__0 /in0[103]
      : \ring_osc/inv_inferred /out[103]
      : \ring_osc/inv_inferred /in0[103]
      : \ring_osc/inv_inferred__0 /out[102]
      : \ring_osc/inv_inferred__0 /in0[102]
      : \ring_osc/inv_inferred /out[102]
      : \ring_osc/inv_inferred /in0[102]
      : \ring_osc/inv_inferred__0 /out[101]
      : \ring_osc/inv_inferred__0 /in0[101]
      : \ring_osc/inv_inferred /out[101]
      : \ring_osc/inv_inferred /in0[101]
      : \ring_osc/inv_inferred__0 /out[100]
      : \ring_osc/inv_inferred__0 /in0[100]
      : \ring_osc/inv_inferred /out[100]
      : \ring_osc/inv_inferred /in0[100]
      : \ring_osc/inv_inferred__0 /out[99]
      : \ring_osc/inv_inferred__0 /in0[99]
      : \ring_osc/inv_inferred /out[99]
      : \ring_osc/inv_inferred /in0[99]
      : \ring_osc/inv_inferred__0 /out[98]
      : \ring_osc/inv_inferred__0 /in0[98]
      : \ring_osc/inv_inferred /out[98]
      : \ring_osc/inv_inferred /in0[98]
      : \ring_osc/inv_inferred__0 /out[97]
      : \ring_osc/inv_inferred__0 /in0[97]
      : \ring_osc/inv_inferred /out[97]
      : \ring_osc/inv_inferred /in0[97]
      : \ring_osc/inv_inferred__0 /out[96]
      : \ring_osc/inv_inferred__0 /in0[96]
      : \ring_osc/inv_inferred /out[96]
      : \ring_osc/inv_inferred /in0[96]
      : \ring_osc/inv_inferred__0 /out[95]
      : \ring_osc/inv_inferred__0 /in0[95]
      : \ring_osc/inv_inferred /out[95]
      : \ring_osc/inv_inferred /in0[95]
      : \ring_osc/inv_inferred__0 /out[94]
      : \ring_osc/inv_inferred__0 /in0[94]
      : \ring_osc/inv_inferred /out[94]
      : \ring_osc/inv_inferred /in0[94]
      : \ring_osc/inv_inferred__0 /out[93]
      : \ring_osc/inv_inferred__0 /in0[93]
      : \ring_osc/inv_inferred /out[93]
      : \ring_osc/inv_inferred /in0[93]
      : \ring_osc/inv_inferred__0 /out[92]
      : \ring_osc/inv_inferred__0 /in0[92]
      : \ring_osc/inv_inferred /out[92]
      : \ring_osc/inv_inferred /in0[92]
      : \ring_osc/inv_inferred__0 /out[91]
      : \ring_osc/inv_inferred__0 /in0[91]
      : \ring_osc/inv_inferred /out[91]
      : \ring_osc/inv_inferred /in0[91]
      : \ring_osc/inv_inferred__0 /out[90]
      : \ring_osc/inv_inferred__0 /in0[90]
      : \ring_osc/inv_inferred /out[90]
      : \ring_osc/inv_inferred /in0[90]
      : \ring_osc/inv_inferred__0 /out[89]
      : \ring_osc/inv_inferred__0 /in0[89]
      : \ring_osc/inv_inferred /out[89]
      : \ring_osc/inv_inferred /in0[89]
      : \ring_osc/inv_inferred__0 /out[88]
      : \ring_osc/inv_inferred__0 /in0[88]
      : \ring_osc/inv_inferred /out[88]
      : \ring_osc/inv_inferred /in0[88]
      : \ring_osc/inv_inferred__0 /out[87]
      : \ring_osc/inv_inferred__0 /in0[87]
      : \ring_osc/inv_inferred /out[87]
      : \ring_osc/inv_inferred /in0[87]
      : \ring_osc/inv_inferred__0 /out[86]
      : \ring_osc/inv_inferred__0 /in0[86]
      : \ring_osc/inv_inferred /out[86]
      : \ring_osc/inv_inferred /in0[86]
      : \ring_osc/inv_inferred__0 /out[85]
      : \ring_osc/inv_inferred__0 /in0[85]
      : \ring_osc/inv_inferred /out[85]
      : \ring_osc/inv_inferred /in0[85]
      : \ring_osc/inv_inferred__0 /out[84]
      : \ring_osc/inv_inferred__0 /in0[84]
      : \ring_osc/inv_inferred /out[84]
      : \ring_osc/inv_inferred /in0[84]
      : \ring_osc/inv_inferred__0 /out[83]
      : \ring_osc/inv_inferred__0 /in0[83]
      : \ring_osc/inv_inferred /out[83]
      : \ring_osc/inv_inferred /in0[83]
      : \ring_osc/inv_inferred__0 /out[82]
      : \ring_osc/inv_inferred__0 /in0[82]
      : \ring_osc/inv_inferred /out[82]
      : \ring_osc/inv_inferred /in0[82]
      : \ring_osc/inv_inferred__0 /out[81]
      : \ring_osc/inv_inferred__0 /in0[81]
      : \ring_osc/inv_inferred /out[81]
      : \ring_osc/inv_inferred /in0[81]
      : \ring_osc/inv_inferred__0 /out[80]
      : \ring_osc/inv_inferred__0 /in0[80]
      : \ring_osc/inv_inferred /out[80]
      : \ring_osc/inv_inferred /in0[80]
      : \ring_osc/inv_inferred__0 /out[79]
      : \ring_osc/inv_inferred__0 /in0[79]
      : \ring_osc/inv_inferred /out[79]
      : \ring_osc/inv_inferred /in0[79]
      : \ring_osc/inv_inferred__0 /out[78]
      : \ring_osc/inv_inferred__0 /in0[78]
      : \ring_osc/inv_inferred /out[78]
      : \ring_osc/inv_inferred /in0[78]
      : \ring_osc/inv_inferred__0 /out[77]
      : \ring_osc/inv_inferred__0 /in0[77]
      : \ring_osc/inv_inferred /out[77]
      : \ring_osc/inv_inferred /in0[77]
      : \ring_osc/inv_inferred__0 /out[76]
      : \ring_osc/inv_inferred__0 /in0[76]
      : \ring_osc/inv_inferred /out[76]
      : \ring_osc/inv_inferred /in0[76]
      : \ring_osc/inv_inferred__0 /out[75]
      : \ring_osc/inv_inferred__0 /in0[75]
      : \ring_osc/inv_inferred /out[75]
      : \ring_osc/inv_inferred /in0[75]
      : \ring_osc/inv_inferred__0 /out[74]
      : \ring_osc/inv_inferred__0 /in0[74]
      : \ring_osc/inv_inferred /out[74]
      : \ring_osc/inv_inferred /in0[74]
      : \ring_osc/inv_inferred__0 /out[73]
      : \ring_osc/inv_inferred__0 /in0[73]
      : \ring_osc/inv_inferred /out[73]
      : \ring_osc/inv_inferred /in0[73]
      : \ring_osc/inv_inferred__0 /out[72]
      : \ring_osc/inv_inferred__0 /in0[72]
      : \ring_osc/inv_inferred /out[72]
      : \ring_osc/inv_inferred /in0[72]
      : \ring_osc/inv_inferred__0 /out[71]
      : \ring_osc/inv_inferred__0 /in0[71]
      : \ring_osc/inv_inferred /out[71]
      : \ring_osc/inv_inferred /in0[71]
      : \ring_osc/inv_inferred__0 /out[70]
      : \ring_osc/inv_inferred__0 /in0[70]
      : \ring_osc/inv_inferred /out[70]
      : \ring_osc/inv_inferred /in0[70]
      : \ring_osc/inv_inferred__0 /out[69]
      : \ring_osc/inv_inferred__0 /in0[69]
      : \ring_osc/inv_inferred /out[69]
      : \ring_osc/inv_inferred /in0[69]
      : \ring_osc/inv_inferred__0 /out[68]
      : \ring_osc/inv_inferred__0 /in0[68]
      : \ring_osc/inv_inferred /out[68]
      : \ring_osc/inv_inferred /in0[68]
      : \ring_osc/inv_inferred__0 /out[67]
      : \ring_osc/inv_inferred__0 /in0[67]
      : \ring_osc/inv_inferred /out[67]
      : \ring_osc/inv_inferred /in0[67]
      : \ring_osc/inv_inferred__0 /out[66]
      : \ring_osc/inv_inferred__0 /in0[66]
      : \ring_osc/inv_inferred /out[66]
      : \ring_osc/inv_inferred /in0[66]
      : \ring_osc/inv_inferred__0 /out[65]
      : \ring_osc/inv_inferred__0 /in0[65]
      : \ring_osc/inv_inferred /out[65]
      : \ring_osc/inv_inferred /in0[65]
      : \ring_osc/inv_inferred__0 /out[64]
      : \ring_osc/inv_inferred__0 /in0[64]
      : \ring_osc/inv_inferred /out[64]
      : \ring_osc/inv_inferred /in0[64]
      : \ring_osc/inv_inferred__0 /out[63]
      : \ring_osc/inv_inferred__0 /in0[63]
      : \ring_osc/inv_inferred /out[63]
      : \ring_osc/inv_inferred /in0[63]
      : \ring_osc/inv_inferred__0 /out[62]
      : \ring_osc/inv_inferred__0 /in0[62]
      : \ring_osc/inv_inferred /out[62]
      : \ring_osc/inv_inferred /in0[62]
      : \ring_osc/inv_inferred__0 /out[61]
      : \ring_osc/inv_inferred__0 /in0[61]
      : \ring_osc/inv_inferred /out[61]
      : \ring_osc/inv_inferred /in0[61]
      : \ring_osc/inv_inferred__0 /out[60]
      : \ring_osc/inv_inferred__0 /in0[60]
      : \ring_osc/inv_inferred /out[60]
      : \ring_osc/inv_inferred /in0[60]
      : \ring_osc/inv_inferred__0 /out[59]
      : \ring_osc/inv_inferred__0 /in0[59]
      : \ring_osc/inv_inferred /out[59]
      : \ring_osc/inv_inferred /in0[59]
      : \ring_osc/inv_inferred__0 /out[58]
      : \ring_osc/inv_inferred__0 /in0[58]
      : \ring_osc/inv_inferred /out[58]
      : \ring_osc/inv_inferred /in0[58]
      : \ring_osc/inv_inferred__0 /out[57]
      : \ring_osc/inv_inferred__0 /in0[57]
      : \ring_osc/inv_inferred /out[57]
      : \ring_osc/inv_inferred /in0[57]
      : \ring_osc/inv_inferred__0 /out[56]
      : \ring_osc/inv_inferred__0 /in0[56]
      : \ring_osc/inv_inferred /out[56]
      : \ring_osc/inv_inferred /in0[56]
      : \ring_osc/inv_inferred__0 /out[55]
      : \ring_osc/inv_inferred__0 /in0[55]
      : \ring_osc/inv_inferred /out[55]
      : \ring_osc/inv_inferred /in0[55]
      : \ring_osc/inv_inferred__0 /out[54]
      : \ring_osc/inv_inferred__0 /in0[54]
      : \ring_osc/inv_inferred /out[54]
      : \ring_osc/inv_inferred /in0[54]
      : \ring_osc/inv_inferred__0 /out[53]
      : \ring_osc/inv_inferred__0 /in0[53]
      : \ring_osc/inv_inferred /out[53]
      : \ring_osc/inv_inferred /in0[53]
      : \ring_osc/inv_inferred__0 /out[52]
      : \ring_osc/inv_inferred__0 /in0[52]
      : \ring_osc/inv_inferred /out[52]
      : \ring_osc/inv_inferred /in0[52]
      : \ring_osc/inv_inferred__0 /out[51]
      : \ring_osc/inv_inferred__0 /in0[51]
      : \ring_osc/inv_inferred /out[51]
      : \ring_osc/inv_inferred /in0[51]
      : \ring_osc/inv_inferred__0 /out[50]
      : \ring_osc/inv_inferred__0 /in0[50]
      : \ring_osc/inv_inferred /out[50]
      : \ring_osc/inv_inferred /in0[50]
      : \ring_osc/inv_inferred__0 /out[49]
      : \ring_osc/inv_inferred__0 /in0[49]
      : \ring_osc/inv_inferred /out[49]
      : \ring_osc/inv_inferred /in0[49]
      : \ring_osc/inv_inferred__0 /out[48]
      : \ring_osc/inv_inferred__0 /in0[48]
      : \ring_osc/inv_inferred /out[48]
      : \ring_osc/inv_inferred /in0[48]
      : \ring_osc/inv_inferred__0 /out[47]
      : \ring_osc/inv_inferred__0 /in0[47]
      : \ring_osc/inv_inferred /out[47]
      : \ring_osc/inv_inferred /in0[47]
      : \ring_osc/inv_inferred__0 /out[46]
      : \ring_osc/inv_inferred__0 /in0[46]
      : \ring_osc/inv_inferred /out[46]
      : \ring_osc/inv_inferred /in0[46]
      : \ring_osc/inv_inferred__0 /out[45]
      : \ring_osc/inv_inferred__0 /in0[45]
      : \ring_osc/inv_inferred /out[45]
      : \ring_osc/inv_inferred /in0[45]
      : \ring_osc/inv_inferred__0 /out[44]
      : \ring_osc/inv_inferred__0 /in0[44]
      : \ring_osc/inv_inferred /out[44]
      : \ring_osc/inv_inferred /in0[44]
      : \ring_osc/inv_inferred__0 /out[43]
      : \ring_osc/inv_inferred__0 /in0[43]
      : \ring_osc/inv_inferred /out[43]
      : \ring_osc/inv_inferred /in0[43]
      : \ring_osc/inv_inferred__0 /out[42]
      : \ring_osc/inv_inferred__0 /in0[42]
      : \ring_osc/inv_inferred /out[42]
      : \ring_osc/inv_inferred /in0[42]
      : \ring_osc/inv_inferred__0 /out[41]
      : \ring_osc/inv_inferred__0 /in0[41]
      : \ring_osc/inv_inferred /out[41]
      : \ring_osc/inv_inferred /in0[41]
      : \ring_osc/inv_inferred__0 /out[40]
      : \ring_osc/inv_inferred__0 /in0[40]
      : \ring_osc/inv_inferred /out[40]
      : \ring_osc/inv_inferred /in0[40]
      : \ring_osc/inv_inferred__0 /out[39]
      : \ring_osc/inv_inferred__0 /in0[39]
      : \ring_osc/inv_inferred /out[39]
      : \ring_osc/inv_inferred /in0[39]
      : \ring_osc/inv_inferred__0 /out[38]
      : \ring_osc/inv_inferred__0 /in0[38]
      : \ring_osc/inv_inferred /out[38]
      : \ring_osc/inv_inferred /in0[38]
      : \ring_osc/inv_inferred__0 /out[37]
      : \ring_osc/inv_inferred__0 /in0[37]
      : \ring_osc/inv_inferred /out[37]
      : \ring_osc/inv_inferred /in0[37]
      : \ring_osc/inv_inferred__0 /out[36]
      : \ring_osc/inv_inferred__0 /in0[36]
      : \ring_osc/inv_inferred /out[36]
      : \ring_osc/inv_inferred /in0[36]
      : \ring_osc/inv_inferred__0 /out[35]
      : \ring_osc/inv_inferred__0 /in0[35]
      : \ring_osc/inv_inferred /out[35]
      : \ring_osc/inv_inferred /in0[35]
      : \ring_osc/inv_inferred__0 /out[34]
      : \ring_osc/inv_inferred__0 /in0[34]
      : \ring_osc/inv_inferred /out[34]
      : \ring_osc/inv_inferred /in0[34]
      : \ring_osc/inv_inferred__0 /out[33]
      : \ring_osc/inv_inferred__0 /in0[33]
      : \ring_osc/inv_inferred /out[33]
      : \ring_osc/inv_inferred /in0[33]
      : \ring_osc/inv_inferred__0 /out[32]
      : \ring_osc/inv_inferred__0 /in0[32]
      : \ring_osc/inv_inferred /out[32]
      : \ring_osc/inv_inferred /in0[32]
      : \ring_osc/inv_inferred__0 /out[31]
      : \ring_osc/inv_inferred__0 /in0[31]
      : \ring_osc/inv_inferred /out[31]
      : \ring_osc/inv_inferred /in0[31]
      : \ring_osc/inv_inferred__0 /out[30]
      : \ring_osc/inv_inferred__0 /in0[30]
      : \ring_osc/inv_inferred /out[30]
      : \ring_osc/inv_inferred /in0[30]
      : \ring_osc/inv_inferred__0 /out[29]
      : \ring_osc/inv_inferred__0 /in0[29]
      : \ring_osc/inv_inferred /out[29]
      : \ring_osc/inv_inferred /in0[29]
      : \ring_osc/inv_inferred__0 /out[28]
      : \ring_osc/inv_inferred__0 /in0[28]
      : \ring_osc/inv_inferred /out[28]
      : \ring_osc/inv_inferred /in0[28]
      : \ring_osc/inv_inferred__0 /out[27]
      : \ring_osc/inv_inferred__0 /in0[27]
      : \ring_osc/inv_inferred /out[27]
      : \ring_osc/inv_inferred /in0[27]
      : \ring_osc/inv_inferred__0 /out[26]
      : \ring_osc/inv_inferred__0 /in0[26]
      : \ring_osc/inv_inferred /out[26]
      : \ring_osc/inv_inferred /in0[26]
      : \ring_osc/inv_inferred__0 /out[25]
      : \ring_osc/inv_inferred__0 /in0[25]
      : \ring_osc/inv_inferred /out[25]
      : \ring_osc/inv_inferred /in0[25]
      : \ring_osc/inv_inferred__0 /out[24]
      : \ring_osc/inv_inferred__0 /in0[24]
      : \ring_osc/inv_inferred /out[24]
      : \ring_osc/inv_inferred /in0[24]
      : \ring_osc/inv_inferred__0 /out[23]
      : \ring_osc/inv_inferred__0 /in0[23]
      : \ring_osc/inv_inferred /out[23]
      : \ring_osc/inv_inferred /in0[23]
      : \ring_osc/inv_inferred__0 /out[22]
      : \ring_osc/inv_inferred__0 /in0[22]
      : \ring_osc/inv_inferred /out[22]
      : \ring_osc/inv_inferred /in0[22]
      : \ring_osc/inv_inferred__0 /out[21]
      : \ring_osc/inv_inferred__0 /in0[21]
      : \ring_osc/inv_inferred /out[21]
      : \ring_osc/inv_inferred /in0[21]
      : \ring_osc/inv_inferred__0 /out[20]
      : \ring_osc/inv_inferred__0 /in0[20]
      : \ring_osc/inv_inferred /out[20]
      : \ring_osc/inv_inferred /in0[20]
      : \ring_osc/inv_inferred__0 /out[19]
      : \ring_osc/inv_inferred__0 /in0[19]
      : \ring_osc/inv_inferred /out[19]
      : \ring_osc/inv_inferred /in0[19]
      : \ring_osc/inv_inferred__0 /out[18]
      : \ring_osc/inv_inferred__0 /in0[18]
      : \ring_osc/inv_inferred /out[18]
      : \ring_osc/inv_inferred /in0[18]
      : \ring_osc/inv_inferred__0 /out[17]
      : \ring_osc/inv_inferred__0 /in0[17]
      : \ring_osc/inv_inferred /out[17]
      : \ring_osc/inv_inferred /in0[17]
      : \ring_osc/inv_inferred__0 /out[16]
      : \ring_osc/inv_inferred__0 /in0[16]
      : \ring_osc/inv_inferred /out[16]
      : \ring_osc/inv_inferred /in0[16]
      : \ring_osc/inv_inferred__0 /out[15]
      : \ring_osc/inv_inferred__0 /in0[15]
      : \ring_osc/inv_inferred /out[15]
      : \ring_osc/inv_inferred /in0[15]
      : \ring_osc/inv_inferred__0 /out[14]
      : \ring_osc/inv_inferred__0 /in0[14]
      : \ring_osc/inv_inferred /out[14]
      : \ring_osc/inv_inferred /in0[14]
      : \ring_osc/inv_inferred__0 /out[13]
      : \ring_osc/inv_inferred__0 /in0[13]
      : \ring_osc/inv_inferred /out[13]
      : \ring_osc/inv_inferred /in0[13]
      : \ring_osc/inv_inferred__0 /out[12]
      : \ring_osc/inv_inferred__0 /in0[12]
      : \ring_osc/inv_inferred /out[12]
      : \ring_osc/inv_inferred /in0[12]
      : \ring_osc/inv_inferred__0 /out[11]
      : \ring_osc/inv_inferred__0 /in0[11]
      : \ring_osc/inv_inferred /out[11]
      : \ring_osc/inv_inferred /in0[11]
      : \ring_osc/inv_inferred__0 /out[10]
      : \ring_osc/inv_inferred__0 /in0[10]
      : \ring_osc/inv_inferred /out[10]
      : \ring_osc/inv_inferred /in0[10]
      : \ring_osc/inv_inferred__0 /out[9]
      : \ring_osc/inv_inferred__0 /in0[9]
      : \ring_osc/inv_inferred /out[9]
      : \ring_osc/inv_inferred /in0[9]
      : \ring_osc/inv_inferred__0 /out[8]
      : \ring_osc/inv_inferred__0 /in0[8]
      : \ring_osc/inv_inferred /out[8]
      : \ring_osc/inv_inferred /in0[8]
      : \ring_osc/inv_inferred__0 /out[7]
      : \ring_osc/inv_inferred__0 /in0[7]
      : \ring_osc/inv_inferred /out[7]
      : \ring_osc/inv_inferred /in0[7]
      : \ring_osc/inv_inferred__0 /out[6]
      : \ring_osc/inv_inferred__0 /in0[6]
      : \ring_osc/inv_inferred /out[6]
      : \ring_osc/inv_inferred /in0[6]
      : \ring_osc/inv_inferred__0 /out[5]
      : \ring_osc/inv_inferred__0 /in0[5]
      : \ring_osc/inv_inferred /out[5]
      : \ring_osc/inv_inferred /in0[5]
      : \ring_osc/inv_inferred__0 /out[4]
      : \ring_osc/inv_inferred__0 /in0[4]
      : \ring_osc/inv_inferred /out[4]
      : \ring_osc/inv_inferred /in0[4]
      : \ring_osc/inv_inferred__0 /out[3]
      : \ring_osc/inv_inferred__0 /in0[3]
      : \ring_osc/inv_inferred /out[3]
      : \ring_osc/inv_inferred /in0[3]
      : \ring_osc/inv_inferred__0 /out[2]
      : \ring_osc/inv_inferred__0 /in0[2]
      : \ring_osc/inv_inferred /out[2]
      : \ring_osc/inv_inferred /in0[2]
      : \ring_osc/inv_inferred__0 /out[1]
      : \ring_osc/inv_inferred__0 /in0[1]
      : \ring_osc/inv_inferred /out[1]
      : \ring_osc/inv_inferred /in0[1]
      : \ring_osc/inv_inferred__0 /out[0]
      : \ring_osc/inv_inferred__0 /in0[0]
      : \ring_osc/inv_inferred /out[0]
      : \ring_osc/inv_inferred /in0[0]
      : \ring_osc/inv_inferred__0 /out[500]
      : \ring_osc/inv_inferred__0 /in0[500]
      : \ring_osc/inv_inferred /out[500]
      : \ring_osc/inv_inferred /in0[500]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |clock_gen_24MHz |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |clock_gen_24MHz |     1|
|2     |CARRY4          |     8|
|3     |LUT1            |  1519|
|4     |LUT2            |    24|
|5     |LUT3            |    14|
|6     |LUT4            |    23|
|7     |LUT5            |    21|
|8     |LUT6            |   149|
|9     |MUXF7           |    68|
|10    |MUXF8           |    33|
|11    |FDRE            |    77|
|12    |FDSE            |    15|
|13    |IBUF            |     1|
|14    |OBUF            |     8|
|15    |OBUFT           |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 1393.305 ; gain = 542.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1393.305 ; gain = 603.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1393.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1399.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9d70532a
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 21 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 1399.820 ; gain = 971.363
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/vivado_pj/masterDesign/masterDesign.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  6 10:37:03 2023...
