////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2007 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 9.2i
//  \   \         Application : ISE
//  /   /         Filename : fsm_test_bench.ant
// /___/   /\     Timestamp : Wed Apr 05 09:42:03 2017
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: fsm_test_bench
//Device: Xilinx
//
`timescale 1ns/1ps

module fsm_test_bench;
    reg reset = 1'b0;
    reg clk = 1'b0;
    reg x = 1'b0;
    wire z;

    parameter PERIOD = 200;
    parameter real DUTY_CYCLE = 0.5;
    parameter OFFSET = 100;

    initial    // Clock process for clk
    begin
        #OFFSET;
        forever
        begin
            clk = 1'b0;
            #(PERIOD-(PERIOD*DUTY_CYCLE)) clk = 1'b1;
            #(PERIOD*DUTY_CYCLE);
        end
    end

    fsm_moore_mod UUT (
        .reset(reset),
        .clk(clk),
        .x(x),
        .z(z));

    integer TX_FILE = 0;
    integer TX_ERROR = 0;
    
    initial begin    // Annotation process for clock clk
        #0;
        ANNOTATE_z;
        #OFFSET;
        forever begin
            #115;
            ANNOTATE_z;
            #85;
        end
    end

    initial begin  // Open the annotations file...
        TX_FILE = $fopen("D:\\saurav\\elecbits original\\Xilinx\\indiv program\\fsm_moore\\fsm_test_bench.ano");
        #1200 // Final time:  1200 ns
        $display("Success! Annotation Simulation Complete.");
        $fdisplay(TX_FILE, "Total[%d]", TX_ERROR);
        $fclose(TX_FILE);
        $finish;
    end

    initial begin
        // -------------  Current Time:  100ns
        #100;
        x = 1'b1;
        // -------------------------------------
    end

    task ANNOTATE_z;
        #0 begin
            $fdisplay(TX_FILE, "Annotate[%d,z,%b]", $time, z);
            $fflush(TX_FILE);
            TX_ERROR = TX_ERROR + 1;
        end
    endtask

endmodule

