<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Computer_16-bit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="computer.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="computer.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="computer.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="computer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="computer.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="computer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="computer.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="computer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="computer.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="computer.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="computer.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="computer.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="computer.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="computer.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="computer.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="computer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="computer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="computer.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="computer.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="computer.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="computer.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="computer.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="computer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="computer_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="computer_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="computer_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="computer_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="computer_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="computer_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="computer_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="computer_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="computer_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="computer_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="computer_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="computer_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="computer_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="computer_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="computer_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_memController_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_memController_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_memController_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_memController_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477428243" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477428243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477545806" xil_pn:in_ck="-3393753447772324447" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477545806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Core.v"/>
      <outfile xil_pn:name="RAMplz.v"/>
      <outfile xil_pn:name="charBuffer.v"/>
      <outfile xil_pn:name="clkBuffer.v"/>
      <outfile xil_pn:name="computer.v"/>
      <outfile xil_pn:name="count.v"/>
      <outfile xil_pn:name="dataRAM.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="glyphBuffer.v"/>
      <outfile xil_pn:name="instructionROM.v"/>
      <outfile xil_pn:name="memController.v"/>
      <outfile xil_pn:name="pixel_generator.v"/>
      <outfile xil_pn:name="pulseGenerator.v"/>
      <outfile xil_pn:name="ram32Kb.v"/>
      <outfile xil_pn:name="seven_segment.v"/>
      <outfile xil_pn:name="test_memController.v"/>
      <outfile xil_pn:name="timer.v"/>
      <outfile xil_pn:name="vga_counter.v"/>
      <outfile xil_pn:name="vga_display.v"/>
      <outfile xil_pn:name="vga_output.v"/>
    </transform>
    <transform xil_pn:end_ts="1477428249" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8384681390903569145" xil_pn:start_ts="1477428249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477428249" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7654883488085939383" xil_pn:start_ts="1477428249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477428249" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4911932035264124211" xil_pn:start_ts="1477428249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477544337" xil_pn:in_ck="-3393753447772324447" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477544337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Core.v"/>
      <outfile xil_pn:name="RAMplz.v"/>
      <outfile xil_pn:name="charBuffer.v"/>
      <outfile xil_pn:name="clkBuffer.v"/>
      <outfile xil_pn:name="computer.v"/>
      <outfile xil_pn:name="count.v"/>
      <outfile xil_pn:name="dataRAM.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="glyphBuffer.v"/>
      <outfile xil_pn:name="instructionROM.v"/>
      <outfile xil_pn:name="memController.v"/>
      <outfile xil_pn:name="pixel_generator.v"/>
      <outfile xil_pn:name="pulseGenerator.v"/>
      <outfile xil_pn:name="ram32Kb.v"/>
      <outfile xil_pn:name="seven_segment.v"/>
      <outfile xil_pn:name="test_memController.v"/>
      <outfile xil_pn:name="timer.v"/>
      <outfile xil_pn:name="vga_counter.v"/>
      <outfile xil_pn:name="vga_display.v"/>
      <outfile xil_pn:name="vga_output.v"/>
    </transform>
    <transform xil_pn:end_ts="1477544341" xil_pn:in_ck="-3393753447772324447" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5015721498676920783" xil_pn:start_ts="1477544337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_memController_beh.prj"/>
      <outfile xil_pn:name="test_memController_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477544347" xil_pn:in_ck="5794670546809476977" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1615495007986444340" xil_pn:start_ts="1477544341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_memController_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8133751592909835972" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4911932035264124211" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-420950390837514042" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1476995590" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6855150150340948541" xil_pn:start_ts="1476995590">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477547038" xil_pn:in_ck="-3030336181717209381" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4609121511970679390" xil_pn:start_ts="1477547025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="computer.lso"/>
      <outfile xil_pn:name="computer.ngc"/>
      <outfile xil_pn:name="computer.ngr"/>
      <outfile xil_pn:name="computer.prj"/>
      <outfile xil_pn:name="computer.stx"/>
      <outfile xil_pn:name="computer.syr"/>
      <outfile xil_pn:name="computer.xst"/>
      <outfile xil_pn:name="computer_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1477540130" xil_pn:in_ck="5178895322046130875" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893507752012913" xil_pn:start_ts="1477540130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477547046" xil_pn:in_ck="-9041177767457681488" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2211167955159019156" xil_pn:start_ts="1477547038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="computer.bld"/>
      <outfile xil_pn:name="computer.ngd"/>
      <outfile xil_pn:name="computer_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1477547075" xil_pn:in_ck="-7373288252504696527" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1477547046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="computer.pcf"/>
      <outfile xil_pn:name="computer_map.map"/>
      <outfile xil_pn:name="computer_map.mrp"/>
      <outfile xil_pn:name="computer_map.ncd"/>
      <outfile xil_pn:name="computer_map.ngm"/>
      <outfile xil_pn:name="computer_map.xrpt"/>
      <outfile xil_pn:name="computer_summary.xml"/>
      <outfile xil_pn:name="computer_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1477547106" xil_pn:in_ck="-8702496630470711222" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1477547075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="computer.ncd"/>
      <outfile xil_pn:name="computer.pad"/>
      <outfile xil_pn:name="computer.par"/>
      <outfile xil_pn:name="computer.ptwx"/>
      <outfile xil_pn:name="computer.unroutes"/>
      <outfile xil_pn:name="computer.xpi"/>
      <outfile xil_pn:name="computer_pad.csv"/>
      <outfile xil_pn:name="computer_pad.txt"/>
      <outfile xil_pn:name="computer_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1477547131" xil_pn:in_ck="5178895322046123250" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1477547106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="computer.bgn"/>
      <outfile xil_pn:name="computer.bit"/>
      <outfile xil_pn:name="computer.drc"/>
      <outfile xil_pn:name="computer.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1477545372" xil_pn:in_ck="5178895322046110396" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1477545370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1477547106" xil_pn:in_ck="-6173775341784091987" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1477547100">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="computer.twr"/>
      <outfile xil_pn:name="computer.twx"/>
    </transform>
  </transforms>

</generated_project>
