{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 02:18:53 2017 " "Info: Processing started: Sun Dec 17 02:18:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off COADEXP8 -c COADEXP8 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off COADEXP8 -c COADEXP8 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } } { "f:/software/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/software/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register divide_led:inst\|count1\[4\] register divide_led:inst\|count1\[0\] 305.53 MHz 3.273 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 305.53 MHz between source register \"divide_led:inst\|count1\[4\]\" and destination register \"divide_led:inst\|count1\[0\]\" (period= 3.273 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.009 ns + Longest register register " "Info: + Longest register to register delay is 3.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divide_led:inst\|count1\[4\] 1 REG LCFF_X3_Y1_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N11; Fanout = 3; REG Node = 'divide_led:inst\|count1\[4\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { divide_led:inst|count1[4] } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.529 ns) 1.266 ns divide_led:inst\|LessThan0~170 2 COMB LCCOMB_X3_Y1_N24 1 " "Info: 2: + IC(0.737 ns) + CELL(0.529 ns) = 1.266 ns; Loc. = LCCOMB_X3_Y1_N24; Fanout = 1; COMB Node = 'divide_led:inst\|LessThan0~170'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { divide_led:inst|count1[4] divide_led:inst|LessThan0~170 } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.370 ns) 2.011 ns divide_led:inst\|LessThan0~171 3 COMB LCCOMB_X3_Y1_N26 12 " "Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 2.011 ns; Loc. = LCCOMB_X3_Y1_N26; Fanout = 12; COMB Node = 'divide_led:inst\|LessThan0~171'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.745 ns" { divide_led:inst|LessThan0~170 divide_led:inst|LessThan0~171 } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.660 ns) 3.009 ns divide_led:inst\|count1\[0\] 4 REG LCFF_X3_Y1_N3 3 " "Info: 4: + IC(0.338 ns) + CELL(0.660 ns) = 3.009 ns; Loc. = LCFF_X3_Y1_N3; Fanout = 3; REG Node = 'divide_led:inst\|count1\[0\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.998 ns" { divide_led:inst|LessThan0~171 divide_led:inst|count1[0] } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.559 ns ( 51.81 % ) " "Info: Total cell delay = 1.559 ns ( 51.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.450 ns ( 48.19 % ) " "Info: Total interconnect delay = 1.450 ns ( 48.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { divide_led:inst|count1[4] divide_led:inst|LessThan0~170 divide_led:inst|LessThan0~171 divide_led:inst|count1[0] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "3.009 ns" { divide_led:inst|count1[4] {} divide_led:inst|LessThan0~170 {} divide_led:inst|LessThan0~171 {} divide_led:inst|count1[0] {} } { 0.000ns 0.737ns 0.375ns 0.338ns } { 0.000ns 0.529ns 0.370ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns divide_led:inst\|count1\[0\] 3 REG LCFF_X3_Y1_N3 3 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X3_Y1_N3; Fanout = 3; REG Node = 'divide_led:inst\|count1\[0\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl divide_led:inst|count1[0] } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|count1[0] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|count1[0] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.867 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns divide_led:inst\|count1\[4\] 3 REG LCFF_X3_Y1_N11 3 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X3_Y1_N11; Fanout = 3; REG Node = 'divide_led:inst\|count1\[4\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl divide_led:inst|count1[4] } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|count1[4] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|count1[4] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|count1[0] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|count1[0] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|count1[4] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|count1[4] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.009 ns" { divide_led:inst|count1[4] divide_led:inst|LessThan0~170 divide_led:inst|LessThan0~171 divide_led:inst|count1[0] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "3.009 ns" { divide_led:inst|count1[4] {} divide_led:inst|LessThan0~170 {} divide_led:inst|LessThan0~171 {} divide_led:inst|count1[0] {} } { 0.000ns 0.737ns 0.375ns 0.338ns } { 0.000ns 0.529ns 0.370ns 0.660ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|count1[0] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|count1[0] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|count1[4] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|count1[4] {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK led\[1\] divide_led:inst\|sys_clk_out 7.380 ns register " "Info: tco from clock \"CLK\" to destination pin \"led\[1\]\" through register \"divide_led:inst\|sys_clk_out\" is 7.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CLK~clkctrl 2 COMB CLKCTRL_G2 12 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 12; COMB Node = 'CLK~clkctrl'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.867 ns divide_led:inst\|sys_clk_out 3 REG LCFF_X3_Y1_N1 2 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.867 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'divide_led:inst\|sys_clk_out'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { CLK~clkctrl divide_led:inst|sys_clk_out } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.99 % ) " "Info: Total cell delay = 1.806 ns ( 62.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.061 ns ( 37.01 % ) " "Info: Total interconnect delay = 1.061 ns ( 37.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|sys_clk_out } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|sys_clk_out {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.209 ns + Longest register pin " "Info: + Longest register to pin delay is 4.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divide_led:inst\|sys_clk_out 1 REG LCFF_X3_Y1_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N1; Fanout = 2; REG Node = 'divide_led:inst\|sys_clk_out'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { divide_led:inst|sys_clk_out } "NODE_NAME" } } { "COADEXP8.v" "" { Text "D:/COADEXP8/COADEXP8.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(3.296 ns) 4.209 ns led\[1\] 2 PIN PIN_58 0 " "Info: 2: + IC(0.913 ns) + CELL(3.296 ns) = 4.209 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'led\[1\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { divide_led:inst|sys_clk_out led[1] } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 248 840 1016 264 "led\[0\]" "" } { 296 840 1016 312 "led\[1\]" "" } { 168 600 704 184 "led\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.296 ns ( 78.31 % ) " "Info: Total cell delay = 3.296 ns ( 78.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.913 ns ( 21.69 % ) " "Info: Total interconnect delay = 0.913 ns ( 21.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { divide_led:inst|sys_clk_out led[1] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { divide_led:inst|sys_clk_out {} led[1] {} } { 0.000ns 0.913ns } { 0.000ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { CLK CLK~clkctrl divide_led:inst|sys_clk_out } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { CLK {} CLK~combout {} CLK~clkctrl {} divide_led:inst|sys_clk_out {} } { 0.000ns 0.000ns 0.139ns 0.922ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.209 ns" { divide_led:inst|sys_clk_out led[1] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "4.209 ns" { divide_led:inst|sys_clk_out {} led[1] {} } { 0.000ns 0.913ns } { 0.000ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLK led\[0\] 5.525 ns Longest " "Info: Longest tpd from source pin \"CLK\" to destination pin \"led\[0\]\" is 5.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'CLK'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 176 296 464 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(3.106 ns) 5.525 ns led\[0\] 2 PIN PIN_14 0 " "Info: 2: + IC(1.279 ns) + CELL(3.106 ns) = 5.525 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'led\[0\]'" {  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.385 ns" { CLK led[0] } "NODE_NAME" } } { "COADEXP8.bdf" "" { Schematic "D:/COADEXP8/COADEXP8.bdf" { { 248 840 1016 264 "led\[0\]" "" } { 296 840 1016 312 "led\[1\]" "" } { 168 600 704 184 "led\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.246 ns ( 76.85 % ) " "Info: Total cell delay = 4.246 ns ( 76.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.279 ns ( 23.15 % ) " "Info: Total interconnect delay = 1.279 ns ( 23.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/software/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.525 ns" { CLK led[0] } "NODE_NAME" } } { "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/software/altera/81/quartus/bin/Technology_Viewer.qrui" "5.525 ns" { CLK {} CLK~combout {} led[0] {} } { 0.000ns 0.000ns 1.279ns } { 0.000ns 1.140ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 02:18:54 2017 " "Info: Processing ended: Sun Dec 17 02:18:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
