Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:18:38 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_7_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 Delay1No11_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.909ns (27.078%)  route 2.448ns (72.922%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 6.795 - 4.000 ) 
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.417ns (routing 1.366ns, distribution 1.051ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.239ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=8005, routed)        2.417     3.368    Delay1No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X125Y165       FDCE                                         r  Delay1No11_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y165       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.447 r  Delay1No11_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.580     4.027    Delay1No10_instance/Y_reg[33]_0[1]
    SLICE_X130Y191       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     4.151 r  Delay1No10_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     4.160    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X130Y191       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.350 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.376    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y192       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.391 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.417    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y193       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.469 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.199     4.668    Delay1No10_instance/CO[0]
    SLICE_X130Y195       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     4.801 f  Delay1No10_instance/shiftedFracY_d1[32]_i_6__0/O
                         net (fo=4, routed)           0.526     5.327    Delay1No10_instance/shiftedFracY_d1[32]_i_6__0_n_0
    SLICE_X126Y195       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     5.378 r  Delay1No10_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.431     5.809    Delay1No11_instance/Y_reg[23]_0
    SLICE_X129Y189       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     5.860 r  Delay1No11_instance/shiftedFracY_d1[36]_i_2__0/O
                         net (fo=4, routed)           0.306     6.166    Delay1No11_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X127Y189       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.290 r  Delay1No11_instance/shiftedFracY_d1[8]_i_1__0/O
                         net (fo=2, routed)           0.287     6.577    Delay1No10_instance/Y_reg[26]_0[2]
    SLICE_X126Y191       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.667 r  Delay1No10_instance/shiftedFracY_d1[24]_i_1__0/O
                         net (fo=1, routed)           0.058     6.725    Sum10_1_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X126Y191       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=8005, routed)        2.135     6.795    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y191       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.422     7.217    
                         clock uncertainty           -0.035     7.182    
    SLICE_X126Y191       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.207    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          7.207    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  0.482    




