**Google Slide**

* [Proposal](https://docs.google.com/presentation/d/1BmiBxgqU_ZVpDgibPd1WYeSDNt_n3fSwlkRKInBFhDQ/edit?usp=sharing)
* [Intermediate Report](https://docs.google.com/document/d/127dgFKwY7P8cweOuTGPFOCw6eiiKNufiNgdm5JiB4mU/edit?usp=sharing)
* [Final Report](https://docs.google.com/presentation/d/1iXO2wtzY--ldbEs-1xDlzSk4WGbAZv0xxYRCScRkm70/edit?usp=sharing)

**Reference**

* [CPU on Vivado HLS](https://github.com/GramThanos/CPU-on-Vivado-HLS)
* [RISC-V CPU in HLS](https://www.hanselmandrew.com/projects/risc-v-cpu-in-hls)
* [A 32-bit RISC-V Processor Designed with High-Level Synthesis](https://sld.cs.columbia.edu/pubs/mantovani_cicc20.pdf)
* Computer Architecture, A Quantitative Approach, 6e
