{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 14:07:56 2016 " "Info: Processing started: Sat Dec 03 14:07:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S0_429 " "Warning: Node \"controller:inst2\|nstate.S0_429\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.s16_301 " "Warning: Node \"controller:inst2\|nstate.s16_301\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S2_413 " "Warning: Node \"controller:inst2\|nstate.S2_413\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S4_397 " "Warning: Node \"controller:inst2\|nstate.S4_397\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S3_405 " "Warning: Node \"controller:inst2\|nstate.S3_405\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S9_357 " "Warning: Node \"controller:inst2\|nstate.S9_357\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S6_381 " "Warning: Node \"controller:inst2\|nstate.S6_381\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S10_349 " "Warning: Node \"controller:inst2\|nstate.S10_349\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S5_389 " "Warning: Node \"controller:inst2\|nstate.S5_389\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S14_317 " "Warning: Node \"controller:inst2\|nstate.S14_317\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S13_325 " "Warning: Node \"controller:inst2\|nstate.S13_325\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S7_373 " "Warning: Node \"controller:inst2\|nstate.S7_373\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset1 " "Warning: Node \"controller:inst2\|MAC_Reset1\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S12_333 " "Warning: Node \"controller:inst2\|nstate.S12_333\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.s15_309 " "Warning: Node \"controller:inst2\|nstate.s15_309\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|reg96_ld " "Warning: Node \"controller:inst2\|reg96_ld\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S1_421 " "Warning: Node \"controller:inst2\|nstate.S1_421\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S8_365 " "Warning: Node \"controller:inst2\|nstate.S8_365\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|nstate.S11_341 " "Warning: Node \"controller:inst2\|nstate.S11_341\" is a latch" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "cf_load " "Info: Assuming node \"cf_load\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S1 " "Info: Detected ripple clock \"controller:inst2\|pstate.S1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector44~2 " "Info: Detected gated clock \"controller:inst2\|Selector44~2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector44~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector44~3 " "Info: Detected gated clock \"controller:inst2\|Selector44~3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector44~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector44~1 " "Info: Detected gated clock \"controller:inst2\|Selector44~1\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector44~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S9 " "Info: Detected ripple clock \"controller:inst2\|pstate.S9\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S3 " "Info: Detected ripple clock \"controller:inst2\|pstate.S3\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S6 " "Info: Detected ripple clock \"controller:inst2\|pstate.S6\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S2 " "Info: Detected ripple clock \"controller:inst2\|pstate.S2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S14 " "Info: Detected ripple clock \"controller:inst2\|pstate.S14\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.s15 " "Info: Detected ripple clock \"controller:inst2\|pstate.s15\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.s15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr28~2 " "Info: Detected gated clock \"controller:inst2\|WideOr28~2\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr28~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.s16 " "Info: Detected ripple clock \"controller:inst2\|pstate.s16\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.s16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|Selector9~0 " "Info: Detected gated clock \"controller:inst2\|Selector9~0\" as buffer" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|Selector9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|demuxto12_sel\[0\] register MAC:inst4\|dontCareFilter:inst2\|dout\[15\] 33.1 MHz 30.207 ns Internal " "Info: Clock \"clk\" has Internal fmax of 33.1 MHz between source register \"controller:inst2\|demuxto12_sel\[0\]\" and destination register \"MAC:inst4\|dontCareFilter:inst2\|dout\[15\]\" (period= 30.207 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.620 ns + Longest register register " "Info: + Longest register to register delay is 22.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|demuxto12_sel\[0\] 1 REG LC_X5_Y8_N0 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y8_N0; Fanout = 50; REG Node = 'controller:inst2\|demuxto12_sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.200 ns) 2.395 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~75 2 COMB LC_X5_Y7_N9 1 " "Info: 2: + IC(2.195 ns) + CELL(0.200 ns) = 2.395 ns; Loc. = LC_X5_Y7_N9; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~75'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { controller:inst2|demuxto12_sel[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~75 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.200 ns) 3.356 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~76 3 COMB LC_X5_Y7_N0 1 " "Info: 3: + IC(0.761 ns) + CELL(0.200 ns) = 3.356 ns; Loc. = LC_X5_Y7_N0; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~76'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~75 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.931 ns) + CELL(0.511 ns) 5.798 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~79 4 COMB LC_X7_Y8_N5 1 " "Info: 4: + IC(1.931 ns) + CELL(0.511 ns) = 5.798 ns; Loc. = LC_X7_Y8_N5; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~79'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.303 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~82 5 COMB LC_X7_Y8_N6 13 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 6.303 ns; Loc. = LC_X7_Y8_N6; Fanout = 13; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_9bc:auto_generated\|result_node\[3\]~82'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 } "NODE_NAME" } } { "db/mux_9bc.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mux_9bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.978 ns) 8.425 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[1\]~COUT 6 COMB LC_X6_Y8_N6 2 " "Info: 6: + IC(1.144 ns) + CELL(0.978 ns) = 8.425 ns; Loc. = LC_X6_Y8_N6; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 8.548 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~COUT 7 COMB LC_X6_Y8_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 8.548 ns; Loc. = LC_X6_Y8_N7; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 9.363 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~5 8 COMB LC_X6_Y8_N8 9 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 9.363 ns; Loc. = LC_X6_Y8_N8; Fanout = 9; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|cs1a\[2\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.598 ns) + CELL(0.200 ns) 12.161 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le2a\[0\] 9 COMB LC_X7_Y6_N0 1 " "Info: 9: + IC(2.598 ns) + CELL(0.200 ns) = 12.161 ns; Loc. = LC_X7_Y6_N0; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le2a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.798 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.200 ns) 14.230 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[0\] 10 COMB LC_X8_Y7_N1 3 " "Info: 10: + IC(1.869 ns) + CELL(0.200 ns) = 14.230 ns; Loc. = LC_X8_Y7_N1; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|le4a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.747 ns) 15.688 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~17 11 COMB LC_X8_Y7_N8 2 " "Info: 11: + IC(0.711 ns) + CELL(0.747 ns) = 15.688 ns; Loc. = LC_X8_Y7_N8; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[4\]~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 16.087 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[5\]~15 12 COMB LC_X8_Y7_N9 6 " "Info: 12: + IC(0.000 ns) + CELL(0.399 ns) = 16.087 ns; Loc. = LC_X8_Y7_N9; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[5\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 17.321 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[10\]~4 13 COMB LC_X9_Y7_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(1.234 ns) = 17.321 ns; Loc. = LC_X9_Y7_N4; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_0km:auto_generated\|add12_result\[10\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 } "NODE_NAME" } } { "db/mult_0km.tdf" "" { Text "C:/altera/90sp2/quartus/finalProject/db/mult_0km.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.978 ns) + CELL(0.954 ns) 21.253 ns MAC:inst4\|dontCareFilter:inst2\|dout\[12\]~7 14 COMB LC_X9_Y9_N4 3 " "Info: 14: + IC(2.978 ns) + CELL(0.954 ns) = 21.253 ns; Loc. = LC_X9_Y9_N4; Fanout = 3; COMB Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[12\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.932 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|dontCareFilter:inst2|dout[12]~7 } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 22.620 ns MAC:inst4\|dontCareFilter:inst2\|dout\[15\] 15 REG LC_X9_Y9_N7 2 " "Info: 15: + IC(0.000 ns) + CELL(1.367 ns) = 22.620 ns; Loc. = LC_X9_Y9_N7; Fanout = 2; REG Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { MAC:inst4|dontCareFilter:inst2|dout[12]~7 MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.128 ns ( 35.93 % ) " "Info: Total cell delay = 8.128 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.492 ns ( 64.07 % ) " "Info: Total interconnect delay = 14.492 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.620 ns" { controller:inst2|demuxto12_sel[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~75 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|dontCareFilter:inst2|dout[12]~7 MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.620 ns" { controller:inst2|demuxto12_sel[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~75 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 {} MAC:inst4|dontCareFilter:inst2|dout[12]~7 {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 2.195ns 0.761ns 1.931ns 0.305ns 1.144ns 0.000ns 0.000ns 2.598ns 1.869ns 0.711ns 0.000ns 0.000ns 2.978ns 0.000ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.200ns 0.978ns 0.123ns 0.815ns 0.200ns 0.200ns 0.747ns 0.399ns 1.234ns 0.954ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.254 ns - Smallest " "Info: - Smallest clock skew is -7.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns MAC:inst4\|dontCareFilter:inst2\|dout\[15\] 2 REG LC_X9_Y9_N7 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N7; Fanout = 2; REG Node = 'MAC:inst4\|dontCareFilter:inst2\|dout\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.073 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X11_Y4_N1 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N1; Fanout = 3; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.740 ns) 5.863 ns controller:inst2\|Selector9~0 3 COMB LC_X11_Y4_N6 5 " "Info: 3: + IC(0.928 ns) + CELL(0.740 ns) = 5.863 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; COMB Node = 'controller:inst2\|Selector9~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { controller:inst2|pstate.S0 controller:inst2|Selector9~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.699 ns) + CELL(0.511 ns) 11.073 ns controller:inst2\|demuxto12_sel\[0\] 4 REG LC_X5_Y8_N0 50 " "Info: 4: + IC(4.699 ns) + CELL(0.511 ns) = 11.073 ns; Loc. = LC_X5_Y8_N0; Fanout = 50; REG Node = 'controller:inst2\|demuxto12_sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.708 ns ( 33.49 % ) " "Info: Total cell delay = 3.708 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.365 ns ( 66.51 % ) " "Info: Total interconnect delay = 7.365 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.073 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.073 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector9~0 {} controller:inst2|demuxto12_sel[0] {} } { 0.000ns 0.000ns 1.738ns 0.928ns 4.699ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.073 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.073 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector9~0 {} controller:inst2|demuxto12_sel[0] {} } { 0.000ns 0.000ns 1.738ns 0.928ns 4.699ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "dontCareFilter.v" "" { Text "C:/altera/90sp2/quartus/finalProject/dontCareFilter.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.620 ns" { controller:inst2|demuxto12_sel[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~75 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 MAC:inst4|dontCareFilter:inst2|dout[12]~7 MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "22.620 ns" { controller:inst2|demuxto12_sel[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~75 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~76 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~79 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_9bc:auto_generated|result_node[3]~82 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[1]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~COUT {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|cs1a[2]~5 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le2a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|le4a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[4]~17 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_0km:auto_generated|add12_result[10]~4 {} MAC:inst4|dontCareFilter:inst2|dout[12]~7 {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 2.195ns 0.761ns 1.931ns 0.305ns 1.144ns 0.000ns 0.000ns 2.598ns 1.869ns 0.711ns 0.000ns 0.000ns 2.978ns 0.000ns } { 0.000ns 0.200ns 0.200ns 0.511ns 0.200ns 0.978ns 0.123ns 0.815ns 0.200ns 0.200ns 0.747ns 0.399ns 1.234ns 0.954ns 1.367ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk MAC:inst4|dontCareFilter:inst2|dout[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} MAC:inst4|dontCareFilter:inst2|dout[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.073 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.073 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector9~0 {} controller:inst2|demuxto12_sel[0] {} } { 0.000ns 0.000ns 1.738ns 0.928ns 4.699ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 31 " "Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S2 controller:inst2\|nstate.S3_405 clk 3.346 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S2\" and destination pin or register \"controller:inst2\|nstate.S3_405\" for clock \"clk\" (Hold time is 3.346 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.536 ns + Largest " "Info: + Largest clock skew is 5.536 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.355 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.s16 2 REG LC_X11_Y4_N8 19 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 19; REG Node = 'controller:inst2\|pstate.s16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.s16 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.960 ns) + CELL(0.200 ns) 9.355 ns controller:inst2\|nstate.S3_405 3 REG LC_X10_Y4_N7 1 " "Info: 3: + IC(4.960 ns) + CELL(0.200 ns) = 9.355 ns; Loc. = LC_X10_Y4_N7; Fanout = 1; REG Node = 'controller:inst2\|nstate.S3_405'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { controller:inst2|pstate.s16 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 28.40 % ) " "Info: Total cell delay = 2.657 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.698 ns ( 71.60 % ) " "Info: Total interconnect delay = 6.698 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { clk controller:inst2|pstate.s16 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { clk {} clk~combout {} controller:inst2|pstate.s16 {} controller:inst2|nstate.S3_405 {} } { 0.000ns 0.000ns 1.738ns 4.960ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns controller:inst2\|pstate.S2 2 REG LC_X10_Y4_N3 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y4_N3; Fanout = 4; REG Node = 'controller:inst2\|pstate.S2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk controller:inst2|pstate.S2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S2 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { clk controller:inst2|pstate.s16 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { clk {} clk~combout {} controller:inst2|pstate.s16 {} controller:inst2|nstate.S3_405 {} } { 0.000ns 0.000ns 1.738ns 4.960ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S2 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.814 ns - Shortest register register " "Info: - Shortest register to register delay is 1.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S2 1 REG LC_X10_Y4_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y4_N3; Fanout = 4; REG Node = 'controller:inst2\|pstate.S2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.914 ns) 1.814 ns controller:inst2\|nstate.S3_405 2 REG LC_X10_Y4_N7 1 " "Info: 2: + IC(0.900 ns) + CELL(0.914 ns) = 1.814 ns; Loc. = LC_X10_Y4_N7; Fanout = 1; REG Node = 'controller:inst2\|nstate.S3_405'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { controller:inst2|pstate.S2 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.914 ns ( 50.39 % ) " "Info: Total cell delay = 0.914 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 49.61 % ) " "Info: Total interconnect delay = 0.900 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { controller:inst2|pstate.S2 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { controller:inst2|pstate.S2 {} controller:inst2|nstate.S3_405 {} } { 0.000ns 0.900ns } { 0.000ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { clk controller:inst2|pstate.s16 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { clk {} clk~combout {} controller:inst2|pstate.s16 {} controller:inst2|nstate.S3_405 {} } { 0.000ns 0.000ns 1.738ns 4.960ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk controller:inst2|pstate.S2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} controller:inst2|pstate.S2 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { controller:inst2|pstate.S2 controller:inst2|nstate.S3_405 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.814 ns" { controller:inst2|pstate.S2 {} controller:inst2|nstate.S3_405 {} } { 0.000ns 0.900ns } { 0.000ns 0.914ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "demux1to12:inst\|Data_out5\[2\] din\[2\] clk 2.359 ns register " "Info: tsu for register \"demux1to12:inst\|Data_out5\[2\]\" (data pin = \"din\[2\]\", clock pin = \"clk\") is 2.359 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.845 ns + Longest pin register " "Info: + Longest pin to register delay is 5.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[2\] 1 PIN PIN_K1 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_K1; Fanout = 12; PIN Node = 'din\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.530 ns) + CELL(1.183 ns) 5.845 ns demux1to12:inst\|Data_out5\[2\] 2 REG LC_X1_Y6_N8 1 " "Info: 2: + IC(3.530 ns) + CELL(1.183 ns) = 5.845 ns; Loc. = LC_X1_Y6_N8; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out5\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.713 ns" { din[2] demux1to12:inst|Data_out5[2] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 39.61 % ) " "Info: Total cell delay = 2.315 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.530 ns ( 60.39 % ) " "Info: Total interconnect delay = 3.530 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { din[2] demux1to12:inst|Data_out5[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { din[2] {} din[2]~combout {} demux1to12:inst|Data_out5[2] {} } { 0.000ns 0.000ns 3.530ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns demux1to12:inst\|Data_out5\[2\] 2 REG LC_X1_Y6_N8 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N8; Fanout = 1; REG Node = 'demux1to12:inst\|Data_out5\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk demux1to12:inst|Data_out5[2] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/altera/90sp2/quartus/finalProject/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out5[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out5[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.845 ns" { din[2] demux1to12:inst|Data_out5[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.845 ns" { din[2] {} din[2]~combout {} demux1to12:inst|Data_out5[2] {} } { 0.000ns 0.000ns 3.530ns } { 0.000ns 1.132ns 1.183ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk demux1to12:inst|Data_out5[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} demux1to12:inst|Data_out5[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test3\[1\] controller:inst2\|demuxto12_sel\[1\] 15.589 ns register " "Info: tco from clock \"clk\" to destination pin \"test3\[1\]\" through register \"controller:inst2\|demuxto12_sel\[1\]\" is 15.589 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.072 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.S0 2 REG LC_X11_Y4_N1 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N1; Fanout = 3; REG Node = 'controller:inst2\|pstate.S0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.S0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.740 ns) 5.863 ns controller:inst2\|Selector9~0 3 COMB LC_X11_Y4_N6 5 " "Info: 3: + IC(0.928 ns) + CELL(0.740 ns) = 5.863 ns; Loc. = LC_X11_Y4_N6; Fanout = 5; COMB Node = 'controller:inst2\|Selector9~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { controller:inst2|pstate.S0 controller:inst2|Selector9~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.698 ns) + CELL(0.511 ns) 11.072 ns controller:inst2\|demuxto12_sel\[1\] 4 REG LC_X5_Y7_N1 50 " "Info: 4: + IC(4.698 ns) + CELL(0.511 ns) = 11.072 ns; Loc. = LC_X5_Y7_N1; Fanout = 50; REG Node = 'controller:inst2\|demuxto12_sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.708 ns ( 33.49 % ) " "Info: Total cell delay = 3.708 ns ( 33.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.364 ns ( 66.51 % ) " "Info: Total interconnect delay = 7.364 ns ( 66.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.072 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.072 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector9~0 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 0.000ns 1.738ns 0.928ns 4.698ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.517 ns + Longest register pin " "Info: + Longest register to pin delay is 4.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|demuxto12_sel\[1\] 1 REG LC_X5_Y7_N1 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y7_N1; Fanout = 50; REG Node = 'controller:inst2\|demuxto12_sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(2.322 ns) 4.517 ns test3\[1\] 2 PIN PIN_T5 0 " "Info: 2: + IC(2.195 ns) + CELL(2.322 ns) = 4.517 ns; Loc. = PIN_T5; Fanout = 0; PIN Node = 'test3\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { controller:inst2|demuxto12_sel[1] test3[1] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { -136 696 712 40 "test3\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.41 % ) " "Info: Total cell delay = 2.322 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.195 ns ( 48.59 % ) " "Info: Total interconnect delay = 2.195 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { controller:inst2|demuxto12_sel[1] test3[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.517 ns" { controller:inst2|demuxto12_sel[1] {} test3[1] {} } { 0.000ns 2.195ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.072 ns" { clk controller:inst2|pstate.S0 controller:inst2|Selector9~0 controller:inst2|demuxto12_sel[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.072 ns" { clk {} clk~combout {} controller:inst2|pstate.S0 {} controller:inst2|Selector9~0 {} controller:inst2|demuxto12_sel[1] {} } { 0.000ns 0.000ns 1.738ns 0.928ns 4.698ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.511ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.517 ns" { controller:inst2|demuxto12_sel[1] test3[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.517 ns" { controller:inst2|demuxto12_sel[1] {} test3[1] {} } { 0.000ns 2.195ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:inst2\|nstate.S0_429 cf_load clk 3.609 ns register " "Info: th for register \"controller:inst2\|nstate.S0_429\" (data pin = \"cf_load\", clock pin = \"clk\") is 3.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.355 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_H5 257 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 257; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns controller:inst2\|pstate.s16 2 REG LC_X11_Y4_N8 19 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 19; REG Node = 'controller:inst2\|pstate.s16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk controller:inst2|pstate.s16 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.960 ns) + CELL(0.200 ns) 9.355 ns controller:inst2\|nstate.S0_429 3 REG LC_X10_Y4_N6 1 " "Info: 3: + IC(4.960 ns) + CELL(0.200 ns) = 9.355 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; REG Node = 'controller:inst2\|nstate.S0_429'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.160 ns" { controller:inst2|pstate.s16 controller:inst2|nstate.S0_429 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 28.40 % ) " "Info: Total cell delay = 2.657 ns ( 28.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.698 ns ( 71.60 % ) " "Info: Total interconnect delay = 6.698 ns ( 71.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { clk controller:inst2|pstate.s16 controller:inst2|nstate.S0_429 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { clk {} clk~combout {} controller:inst2|pstate.s16 {} controller:inst2|nstate.S0_429 {} } { 0.000ns 0.000ns 1.738ns 4.960ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.746 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns cf_load 1 CLK PIN_M10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_M10; Fanout = 3; CLK Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/altera/90sp2/quartus/finalProject/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.740 ns) 4.113 ns controller:inst2\|Selector4~0 2 COMB LC_X10_Y4_N5 2 " "Info: 2: + IC(2.241 ns) + CELL(0.740 ns) = 4.113 ns; Loc. = LC_X10_Y4_N5; Fanout = 2; COMB Node = 'controller:inst2\|Selector4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { cf_load controller:inst2|Selector4~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.914 ns) 5.746 ns controller:inst2\|nstate.S0_429 3 REG LC_X10_Y4_N6 1 " "Info: 3: + IC(0.719 ns) + CELL(0.914 ns) = 5.746 ns; Loc. = LC_X10_Y4_N6; Fanout = 1; REG Node = 'controller:inst2\|nstate.S0_429'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { controller:inst2|Selector4~0 controller:inst2|nstate.S0_429 } "NODE_NAME" } } { "controller.v" "" { Text "C:/altera/90sp2/quartus/finalProject/controller.v" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 48.49 % ) " "Info: Total cell delay = 2.786 ns ( 48.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.960 ns ( 51.51 % ) " "Info: Total interconnect delay = 2.960 ns ( 51.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { cf_load controller:inst2|Selector4~0 controller:inst2|nstate.S0_429 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector4~0 {} controller:inst2|nstate.S0_429 {} } { 0.000ns 0.000ns 2.241ns 0.719ns } { 0.000ns 1.132ns 0.740ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { clk controller:inst2|pstate.s16 controller:inst2|nstate.S0_429 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { clk {} clk~combout {} controller:inst2|pstate.s16 {} controller:inst2|nstate.S0_429 {} } { 0.000ns 0.000ns 1.738ns 4.960ns } { 0.000ns 1.163ns 1.294ns 0.200ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.746 ns" { cf_load controller:inst2|Selector4~0 controller:inst2|nstate.S0_429 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.746 ns" { cf_load {} cf_load~combout {} controller:inst2|Selector4~0 {} controller:inst2|nstate.S0_429 {} } { 0.000ns 0.000ns 2.241ns 0.719ns } { 0.000ns 1.132ns 0.740ns 0.914ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 14:07:57 2016 " "Info: Processing ended: Sat Dec 03 14:07:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
