-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity spk_dect is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mua_stream_V_data_V_dout : IN STD_LOGIC_VECTOR (159 downto 0);
    mua_stream_V_data_V_empty_n : IN STD_LOGIC;
    mua_stream_V_data_V_read : OUT STD_LOGIC;
    muap_stream_TUSER : OUT STD_LOGIC_VECTOR (31 downto 0);
    muap_stream_TVALID : OUT STD_LOGIC;
    muap_stream_TREADY : IN STD_LOGIC;
    muap_stream_TID : OUT STD_LOGIC_VECTOR (7 downto 0);
    muap_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    muap_stream_TDEST : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of spk_dect is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "spk_dect,hls_ip_2016_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.100000,HLS_SYN_LAT=8,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=589,HLS_SYN_LUT=208}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (9 downto 0) := "0010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_27 : BOOLEAN;
    signal muap_stream_V_user_V_1_vld_in : STD_LOGIC;
    signal muap_stream_V_user_V_1_ack_in : STD_LOGIC;
    signal muap_stream_V_user_V_1_ack_out : STD_LOGIC;
    signal muap_stream_V_user_V_1_data_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal muap_stream_V_user_V_1_sRdy : STD_LOGIC;
    signal muap_stream_V_user_V_1_mVld : STD_LOGIC := '0';
    signal muap_stream_V_user_V_1_areset_d : STD_LOGIC;
    signal muap_stream_V_id_V_1_vld_in : STD_LOGIC;
    signal muap_stream_V_id_V_1_ack_out : STD_LOGIC;
    signal muap_stream_V_id_V_1_data_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal muap_stream_V_id_V_1_sRdy : STD_LOGIC;
    signal muap_stream_V_id_V_1_mVld : STD_LOGIC := '0';
    signal muap_stream_V_id_V_1_areset_d : STD_LOGIC;
    signal muap_stream_V_data_V_1_vld_in : STD_LOGIC;
    signal muap_stream_V_data_V_1_ack_out : STD_LOGIC;
    signal muap_stream_V_data_V_1_data_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal muap_stream_V_data_V_1_sRdy : STD_LOGIC;
    signal muap_stream_V_data_V_1_mVld : STD_LOGIC := '0';
    signal muap_stream_V_data_V_1_areset_d : STD_LOGIC;
    signal muap_stream_V_dest_V_1_vld_in : STD_LOGIC;
    signal muap_stream_V_dest_V_1_ack_out : STD_LOGIC;
    signal muap_stream_V_dest_V_1_data_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal muap_stream_V_dest_V_1_sRdy : STD_LOGIC;
    signal muap_stream_V_dest_V_1_mVld : STD_LOGIC := '0';
    signal muap_stream_V_dest_V_1_areset_d : STD_LOGIC;
    signal Mn_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal Mn_V_ce0 : STD_LOGIC;
    signal Mn_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Mn_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal Mn_V_ce1 : STD_LOGIC;
    signal Mn_V_we1 : STD_LOGIC;
    signal Mn_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Mn_V_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_ce0 : STD_LOGIC;
    signal state_we0 : STD_LOGIC;
    signal state_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal state_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal is_peak_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_ce0 : STD_LOGIC;
    signal is_peak_V_we0 : STD_LOGIC;
    signal is_peak_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_peak_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_S2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_ce0 : STD_LOGIC;
    signal first_S2_V_we0 : STD_LOGIC;
    signal first_S2_V_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_S2_V_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal mua_stream_V_data_V_blk_n : STD_LOGIC;
    signal muap_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_176 : BOOLEAN;
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_183 : BOOLEAN;
    signal reg_326 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_192 : BOOLEAN;
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_199 : BOOLEAN;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_206 : BOOLEAN;
    signal tmp_data_V_1_reg_512 : STD_LOGIC_VECTOR (159 downto 0);
    signal ap_sig_213 : BOOLEAN;
    signal loc_V_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_reg_517 : STD_LOGIC_VECTOR (31 downto 0);
    signal loc_V_1_reg_525 : STD_LOGIC_VECTOR (31 downto 0);
    signal ch_nn1_V_reg_530 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_nn2_V_reg_535 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_nn3_V_reg_540 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_V_fu_390_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ch_V_reg_545 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_reg_555 : STD_LOGIC_VECTOR (63 downto 0);
    signal Mn_V_addr_reg_577 : STD_LOGIC_VECTOR (7 downto 0);
    signal Mn_V_load_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_605 : STD_LOGIC_VECTOR (0 downto 0);
    signal Mn_V_load_3_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal state_addr_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_reg_627 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal state_load_reg_638 : STD_LOGIC_VECTOR (1 downto 0);
    signal phitmp_reg_642 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_258 : BOOLEAN;
    signal sel_tmp2_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_reg_647 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_reg_652 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_657 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_661 : STD_LOGIC_VECTOR (0 downto 0);
    signal first_S2_V_addr_7_reg_665 : STD_LOGIC_VECTOR (7 downto 0);
    signal not_brmerge_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_brmerge_reg_679 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_288 : BOOLEAN;
    signal p_Result_2_reg_690 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_297 : BOOLEAN;
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_306 : BOOLEAN;
    signal p_Result_s_fu_502_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_fu_428_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal is_peak_V_addr_3_gep_fu_168_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_3_gep_fu_181_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_6_gep_fu_204_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_6_gep_fu_212_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_2_gep_fu_220_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_2_gep_fu_228_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_5_gep_fu_236_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_5_gep_fu_244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_4_gep_fu_253_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_4_gep_fu_261_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_1_gep_fu_269_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_1_gep_fu_277_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_gep_fu_285_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal first_S2_V_addr_gep_fu_293_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal is_peak_V_addr_7_gep_fu_301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_374 : BOOLEAN;
    signal ch_nn0_V_fu_350_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp1_fu_436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_391 : BOOLEAN;
    signal ap_sig_398 : BOOLEAN;

    component spk_dect_Mn_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component spk_dect_state IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component spk_dect_is_peak_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    Mn_V_U : component spk_dect_Mn_V
    generic map (
        DataWidth => 32,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => Mn_V_address0,
        ce0 => Mn_V_ce0,
        q0 => Mn_V_q0,
        address1 => Mn_V_address1,
        ce1 => Mn_V_ce1,
        we1 => Mn_V_we1,
        d1 => Mn_V_d1,
        q1 => Mn_V_q1);

    state_U : component spk_dect_state
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => state_address0,
        ce0 => state_ce0,
        we0 => state_we0,
        d0 => state_d0,
        q0 => state_q0);

    is_peak_V_U : component spk_dect_is_peak_V
    generic map (
        DataWidth => 1,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => is_peak_V_address0,
        ce0 => is_peak_V_ce0,
        we0 => is_peak_V_we0,
        d0 => is_peak_V_d0,
        q0 => is_peak_V_q0);

    first_S2_V_U : component spk_dect_is_peak_V
    generic map (
        DataWidth => 1,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => first_S2_V_address0,
        ce0 => first_S2_V_ce0,
        we0 => first_S2_V_we0,
        d0 => first_S2_V_d0,
        q0 => first_S2_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    muap_stream_V_data_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                muap_stream_V_data_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = muap_stream_V_data_V_1_vld_in)) then 
                    muap_stream_V_data_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = muap_stream_V_data_V_1_ack_out)) then 
                    muap_stream_V_data_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    muap_stream_V_dest_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                muap_stream_V_dest_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = muap_stream_V_dest_V_1_vld_in)) then 
                    muap_stream_V_dest_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = muap_stream_V_dest_V_1_ack_out)) then 
                    muap_stream_V_dest_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    muap_stream_V_id_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                muap_stream_V_id_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = muap_stream_V_id_V_1_vld_in)) then 
                    muap_stream_V_id_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = muap_stream_V_id_V_1_ack_out)) then 
                    muap_stream_V_id_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    muap_stream_V_user_V_1_mVld_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                muap_stream_V_user_V_1_mVld <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = muap_stream_V_user_V_1_vld_in)) then 
                    muap_stream_V_user_V_1_mVld <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = muap_stream_V_user_V_1_ack_out)) then 
                    muap_stream_V_user_V_1_mVld <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    reg_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
                reg_326 <= Mn_V_q0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
                reg_326 <= Mn_V_q1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_213))) then
                Mn_V_addr_reg_577 <= tmp_4_fu_410_p1(8 - 1 downto 0);
                ch_V_reg_545 <= mua_stream_V_data_V_dout(103 downto 96);
                ch_nn1_V_reg_530 <= mua_stream_V_data_V_dout(79 downto 72);
                ch_nn2_V_reg_535 <= mua_stream_V_data_V_dout(87 downto 80);
                ch_nn3_V_reg_540 <= mua_stream_V_data_V_dout(95 downto 88);
                loc_V_1_reg_525 <= mua_stream_V_data_V_dout(63 downto 32);
                loc_V_reg_517 <= loc_V_fu_336_p1;
                t_V_reg_550 <= mua_stream_V_data_V_dout(159 downto 128);
                    tmp_4_reg_555(7 downto 0) <= tmp_4_fu_410_p1(7 downto 0);
                tmp_data_V_1_reg_512 <= mua_stream_V_data_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                Mn_V_load_3_reg_612 <= Mn_V_q1;
                state_addr_reg_622 <= tmp_4_reg_555(8 - 1 downto 0);
                tmp_6_reg_605 <= grp_fu_331_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                Mn_V_load_reg_588 <= Mn_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0))) then
                first_S2_V_addr_7_reg_665 <= tmp_4_reg_555(8 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_const_logic_1)) then
                muap_stream_V_data_V_1_areset_d <= ap_rst_n_inv;
                muap_stream_V_dest_V_1_areset_d <= ap_rst_n_inv;
                muap_stream_V_id_V_1_areset_d <= ap_rst_n_inv;
                muap_stream_V_user_V_1_areset_d <= ap_rst_n_inv;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = muap_stream_V_data_V_1_vld_in) and (ap_const_logic_1 = muap_stream_V_data_V_1_sRdy))) then
                muap_stream_V_data_V_1_data_reg <= p_Result_s_fu_502_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = muap_stream_V_dest_V_1_vld_in) and (ap_const_logic_1 = muap_stream_V_dest_V_1_sRdy))) then
                muap_stream_V_dest_V_1_data_reg <= p_Result_2_reg_690;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = muap_stream_V_id_V_1_vld_in) and (ap_const_logic_1 = muap_stream_V_id_V_1_sRdy))) then
                muap_stream_V_id_V_1_data_reg <= ch_V_reg_545;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = muap_stream_V_user_V_1_vld_in) and (ap_const_logic_1 = muap_stream_V_user_V_1_sRdy))) then
                muap_stream_V_user_V_1_data_reg <= t_V_reg_550;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then
                not_brmerge_reg_679 <= not_brmerge_fu_487_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
                p_Result_2_reg_690 <= tmp_data_V_1_reg_512(95 downto 64);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                phitmp_reg_642 <= grp_fu_331_p2;
                sel_tmp2_reg_647 <= sel_tmp2_fu_441_p2;
                sel_tmp7_reg_652 <= sel_tmp7_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                state_load_reg_638 <= state_q0;
                tmp_8_reg_627 <= grp_fu_331_p2;
                tmp_s_reg_633 <= tmp_s_fu_432_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2))) then
                tmp_10_reg_657 <= grp_fu_318_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)))) then
                tmp_12_reg_661 <= grp_fu_322_p2;
            end if;
        end if;
    end process;
    tmp_4_reg_555(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, muap_stream_V_user_V_1_ack_in, ap_sig_213, state_load_reg_638, grp_fu_318_p2, grp_fu_322_p2, ap_sig_374)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_213)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                if (((state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                if (not((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                end if;
            when ap_ST_st10_fsm_9 => 
                if (not(((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in) or ap_sig_374))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXX";
        end case;
    end process;

    Mn_V_address0_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, tmp_4_fu_410_p1, tmp_7_fu_420_p1, tmp_3_fu_428_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            Mn_V_address0 <= tmp_3_fu_428_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            Mn_V_address0 <= tmp_7_fu_420_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            Mn_V_address0 <= tmp_4_fu_410_p1(8 - 1 downto 0);
        else 
            Mn_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    Mn_V_address1_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, Mn_V_addr_reg_577, state_load_reg_638, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st7_fsm_6, tmp_5_fu_415_p1, tmp_9_fu_424_p1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (((state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_3)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (((state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_3)))))) then 
            Mn_V_address1 <= Mn_V_addr_reg_577;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            Mn_V_address1 <= tmp_9_fu_424_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) then 
            Mn_V_address1 <= tmp_5_fu_415_p1(8 - 1 downto 0);
        else 
            Mn_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    Mn_V_ce0_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st3_fsm_2, ap_sig_213)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_213)))) then 
            Mn_V_ce0 <= ap_const_logic_1;
        else 
            Mn_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Mn_V_ce1_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, ap_sig_213, state_load_reg_638, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or ((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_213)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (((state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_3)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (((state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_3)))))) then 
            Mn_V_ce1 <= ap_const_logic_1;
        else 
            Mn_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Mn_V_d1_assign_proc : process(loc_V_reg_517, ap_sig_cseq_ST_st7_fsm_6, ap_sig_391, ap_sig_398)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then
            if (ap_sig_398) then 
                Mn_V_d1 <= loc_V_reg_517;
            elsif (ap_sig_391) then 
                Mn_V_d1 <= ap_const_lv32_0;
            else 
                Mn_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            Mn_V_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    Mn_V_we1_assign_proc : process(state_load_reg_638, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (((state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_3)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (((state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_3)))))) then 
            Mn_V_we1 <= ap_const_logic_1;
        else 
            Mn_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(muap_stream_V_user_V_1_ack_in, ap_sig_cseq_ST_st10_fsm_9, ap_sig_374)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not(((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in) or ap_sig_374)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(muap_stream_V_user_V_1_ack_in, ap_sig_cseq_ST_st10_fsm_9, ap_sig_374)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not(((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in) or ap_sig_374)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_176_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_176 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_183_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_183 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_192_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_192 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_199_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_199 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_206_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_206 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_213_assign_proc : process(ap_start, mua_stream_V_data_V_empty_n)
    begin
                ap_sig_213 <= ((ap_start = ap_const_logic_0) or (mua_stream_V_data_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_258_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_258 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_27_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_27 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_288_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_288 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_297_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_297 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_306_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_306 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_374_assign_proc : process(muap_stream_V_user_V_1_sRdy, muap_stream_V_id_V_1_sRdy, muap_stream_V_data_V_1_sRdy, muap_stream_V_dest_V_1_sRdy)
    begin
                ap_sig_374 <= ((muap_stream_V_user_V_1_sRdy = ap_const_logic_0) or (muap_stream_V_id_V_1_sRdy = ap_const_logic_0) or (muap_stream_V_data_V_1_sRdy = ap_const_logic_0) or (muap_stream_V_dest_V_1_sRdy = ap_const_logic_0));
    end process;


    ap_sig_391_assign_proc : process(state_load_reg_638, grp_fu_318_p2)
    begin
                ap_sig_391 <= (((state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_3)));
    end process;


    ap_sig_398_assign_proc : process(state_load_reg_638, grp_fu_318_p2, grp_fu_322_p2)
    begin
                ap_sig_398 <= (((state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)) or (not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_3)));
    end process;


    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_183)
    begin
        if (ap_sig_183) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_27)
    begin
        if (ap_sig_27) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_192)
    begin
        if (ap_sig_192) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_199)
    begin
        if (ap_sig_199) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_206)
    begin
        if (ap_sig_206) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_258)
    begin
        if (ap_sig_258) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_288)
    begin
        if (ap_sig_288) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_297)
    begin
        if (ap_sig_297) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_306)
    begin
        if (ap_sig_306) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_176)
    begin
        if (ap_sig_176) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_481_p2 <= (tmp9_fu_476_p2 or tmp_fu_467_p2);
    ch_V_fu_390_p4 <= mua_stream_V_data_V_dout(103 downto 96);
    ch_nn0_V_fu_350_p4 <= mua_stream_V_data_V_dout(71 downto 64);
    first_S2_V_addr_1_gep_fu_277_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    first_S2_V_addr_2_gep_fu_228_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    first_S2_V_addr_3_gep_fu_181_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    first_S2_V_addr_4_gep_fu_261_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    first_S2_V_addr_5_gep_fu_244_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    first_S2_V_addr_6_gep_fu_212_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    first_S2_V_addr_gep_fu_293_p3 <= tmp_4_reg_555(8 - 1 downto 0);

    first_S2_V_address0_assign_proc : process(tmp_4_reg_555, state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, first_S2_V_addr_7_reg_665, ap_sig_cseq_ST_st6_fsm_5, first_S2_V_addr_3_gep_fu_181_p3, first_S2_V_addr_6_gep_fu_212_p3, first_S2_V_addr_2_gep_fu_228_p3, first_S2_V_addr_5_gep_fu_244_p3, first_S2_V_addr_4_gep_fu_261_p3, first_S2_V_addr_1_gep_fu_277_p3, first_S2_V_addr_gep_fu_293_p3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            first_S2_V_address0 <= first_S2_V_addr_7_reg_665;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0))) then 
            first_S2_V_address0 <= first_S2_V_addr_gep_fu_293_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0))) then 
            first_S2_V_address0 <= first_S2_V_addr_1_gep_fu_277_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1))) then 
            first_S2_V_address0 <= first_S2_V_addr_4_gep_fu_261_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1))) then 
            first_S2_V_address0 <= first_S2_V_addr_5_gep_fu_244_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1))) then 
            first_S2_V_address0 <= first_S2_V_addr_2_gep_fu_228_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)))) then 
            first_S2_V_address0 <= first_S2_V_addr_6_gep_fu_212_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0))) then 
            first_S2_V_address0 <= first_S2_V_addr_3_gep_fu_181_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0))) then 
            first_S2_V_address0 <= tmp_4_reg_555(8 - 1 downto 0);
        else 
            first_S2_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    first_S2_V_ce0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            first_S2_V_ce0 <= ap_const_logic_1;
        else 
            first_S2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    first_S2_V_d0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1))) then 
            first_S2_V_d0 <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            first_S2_V_d0 <= ap_const_lv1_0;
        else 
            first_S2_V_d0 <= "X";
        end if; 
    end process;


    first_S2_V_we0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            first_S2_V_we0 <= ap_const_logic_1;
        else 
            first_S2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_318_p2 <= "1" when (signed(loc_V_reg_517) < signed(loc_V_1_reg_525)) else "0";
    grp_fu_322_p2 <= "1" when (signed(loc_V_reg_517) < signed(Mn_V_load_reg_588)) else "0";
    grp_fu_331_p2 <= "1" when (signed(Mn_V_load_reg_588) > signed(reg_326)) else "0";
    is_peak_V_addr_1_gep_fu_269_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_2_gep_fu_220_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_3_gep_fu_168_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_4_gep_fu_253_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_5_gep_fu_236_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_6_gep_fu_204_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_7_gep_fu_301_p3 <= tmp_4_reg_555(8 - 1 downto 0);
    is_peak_V_addr_gep_fu_285_p3 <= tmp_4_reg_555(8 - 1 downto 0);

    is_peak_V_address0_assign_proc : process(tmp_4_reg_555, state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7, is_peak_V_addr_3_gep_fu_168_p3, is_peak_V_addr_6_gep_fu_204_p3, is_peak_V_addr_2_gep_fu_220_p3, is_peak_V_addr_5_gep_fu_236_p3, is_peak_V_addr_4_gep_fu_253_p3, is_peak_V_addr_1_gep_fu_269_p3, is_peak_V_addr_gep_fu_285_p3, is_peak_V_addr_7_gep_fu_301_p3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            is_peak_V_address0 <= is_peak_V_addr_7_gep_fu_301_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0))) then 
            is_peak_V_address0 <= is_peak_V_addr_gep_fu_285_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0))) then 
            is_peak_V_address0 <= is_peak_V_addr_1_gep_fu_269_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1))) then 
            is_peak_V_address0 <= is_peak_V_addr_4_gep_fu_253_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1))) then 
            is_peak_V_address0 <= is_peak_V_addr_5_gep_fu_236_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1))) then 
            is_peak_V_address0 <= is_peak_V_addr_2_gep_fu_220_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)))) then 
            is_peak_V_address0 <= is_peak_V_addr_6_gep_fu_204_p3;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0))) then 
            is_peak_V_address0 <= is_peak_V_addr_3_gep_fu_168_p3;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then 
            is_peak_V_address0 <= tmp_4_reg_555(8 - 1 downto 0);
        else 
            is_peak_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    is_peak_V_ce0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st8_fsm_7)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            is_peak_V_ce0 <= ap_const_logic_1;
        else 
            is_peak_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    is_peak_V_d0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2, not_brmerge_reg_679, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            is_peak_V_d0 <= not_brmerge_reg_679;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            is_peak_V_d0 <= ap_const_lv1_0;
        else 
            is_peak_V_d0 <= "X";
        end if; 
    end process;


    is_peak_V_we0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, tmp_10_reg_657, grp_fu_322_p2, tmp_12_reg_661, ap_sig_cseq_ST_st7_fsm_6)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)) or ((state_load_reg_638 = ap_const_lv2_2) and (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((tmp_10_reg_657 = ap_const_lv1_0)) and (tmp_12_reg_661 = ap_const_lv1_0)))) then 
            is_peak_V_we0 <= ap_const_logic_1;
        else 
            is_peak_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    loc_V_fu_336_p1 <= mua_stream_V_data_V_dout(32 - 1 downto 0);

    mua_stream_V_data_V_blk_n_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, mua_stream_V_data_V_empty_n)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
            mua_stream_V_data_V_blk_n <= mua_stream_V_data_V_empty_n;
        else 
            mua_stream_V_data_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mua_stream_V_data_V_read_assign_proc : process(ap_sig_cseq_ST_st1_fsm_0, ap_sig_213)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_213))) then 
            mua_stream_V_data_V_read <= ap_const_logic_1;
        else 
            mua_stream_V_data_V_read <= ap_const_logic_0;
        end if; 
    end process;

    muap_stream_TDATA <= muap_stream_V_data_V_1_data_reg;

    muap_stream_TDATA_blk_n_assign_proc : process(muap_stream_V_data_V_1_sRdy, ap_sig_cseq_ST_st9_fsm_8, ap_sig_cseq_ST_st10_fsm_9)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) or (ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9))) then 
            muap_stream_TDATA_blk_n <= muap_stream_V_data_V_1_sRdy;
        else 
            muap_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    muap_stream_TDEST <= muap_stream_V_dest_V_1_data_reg;
    muap_stream_TID <= muap_stream_V_id_V_1_data_reg;
    muap_stream_TUSER <= muap_stream_V_user_V_1_data_reg;
    muap_stream_TVALID <= muap_stream_V_dest_V_1_mVld;
    muap_stream_V_data_V_1_ack_out <= muap_stream_TREADY;

    muap_stream_V_data_V_1_sRdy_assign_proc : process(muap_stream_TREADY, muap_stream_V_data_V_1_mVld, muap_stream_V_data_V_1_areset_d)
    begin
        muap_stream_V_data_V_1_sRdy <= (not(muap_stream_V_data_V_1_areset_d) and (muap_stream_TREADY or not(muap_stream_V_data_V_1_mVld)));
    end process;


    muap_stream_V_data_V_1_vld_in_assign_proc : process(muap_stream_V_user_V_1_ack_in, ap_sig_cseq_ST_st9_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in)))) then 
            muap_stream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            muap_stream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    muap_stream_V_dest_V_1_ack_out <= muap_stream_TREADY;

    muap_stream_V_dest_V_1_sRdy_assign_proc : process(muap_stream_TREADY, muap_stream_V_dest_V_1_mVld, muap_stream_V_dest_V_1_areset_d)
    begin
        muap_stream_V_dest_V_1_sRdy <= (not(muap_stream_V_dest_V_1_areset_d) and (muap_stream_TREADY or not(muap_stream_V_dest_V_1_mVld)));
    end process;


    muap_stream_V_dest_V_1_vld_in_assign_proc : process(muap_stream_V_user_V_1_ack_in, ap_sig_cseq_ST_st9_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in)))) then 
            muap_stream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            muap_stream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    muap_stream_V_id_V_1_ack_out <= muap_stream_TREADY;

    muap_stream_V_id_V_1_sRdy_assign_proc : process(muap_stream_TREADY, muap_stream_V_id_V_1_mVld, muap_stream_V_id_V_1_areset_d)
    begin
        muap_stream_V_id_V_1_sRdy <= (not(muap_stream_V_id_V_1_areset_d) and (muap_stream_TREADY or not(muap_stream_V_id_V_1_mVld)));
    end process;


    muap_stream_V_id_V_1_vld_in_assign_proc : process(muap_stream_V_user_V_1_ack_in, ap_sig_cseq_ST_st9_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in)))) then 
            muap_stream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            muap_stream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    muap_stream_V_user_V_1_ack_in_assign_proc : process(muap_stream_TREADY, muap_stream_V_user_V_1_mVld, muap_stream_V_user_V_1_areset_d)
    begin
        muap_stream_V_user_V_1_ack_in <= (not(muap_stream_V_user_V_1_areset_d) and (muap_stream_TREADY or not(muap_stream_V_user_V_1_mVld)));
    end process;

    muap_stream_V_user_V_1_ack_out <= muap_stream_TREADY;

    muap_stream_V_user_V_1_sRdy_assign_proc : process(muap_stream_TREADY, muap_stream_V_user_V_1_mVld, muap_stream_V_user_V_1_areset_d)
    begin
        muap_stream_V_user_V_1_sRdy <= (not(muap_stream_V_user_V_1_areset_d) and (muap_stream_TREADY or not(muap_stream_V_user_V_1_mVld)));
    end process;


    muap_stream_V_user_V_1_vld_in_assign_proc : process(muap_stream_V_user_V_1_ack_in, ap_sig_cseq_ST_st9_fsm_8)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_logic_0 = muap_stream_V_user_V_1_ack_in)))) then 
            muap_stream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            muap_stream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    not_brmerge_fu_487_p2 <= (brmerge_fu_481_p2 xor ap_const_lv1_1);
    
    p_Result_s_fu_502_p4_proc : process(loc_V_reg_517, is_peak_V_q0)
    begin
        p_Result_s_fu_502_p4 <= loc_V_reg_517;
        p_Result_s_fu_502_p4(0) <= is_peak_V_q0(0);
    end process;

    p_not_fu_461_p2 <= (first_S2_V_q0 xor ap_const_lv1_1);
    sel_tmp1_fu_436_p2 <= (tmp_6_reg_605 xor ap_const_lv1_1);
    sel_tmp2_fu_441_p2 <= (tmp_8_reg_627 and sel_tmp1_fu_436_p2);
    sel_tmp6_demorgan_fu_446_p2 <= (tmp_6_reg_605 or tmp_8_reg_627);
    sel_tmp6_fu_450_p2 <= (sel_tmp6_demorgan_fu_446_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_456_p2 <= (tmp_s_reg_633 and sel_tmp6_fu_450_p2);

    state_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, tmp_4_reg_555, state_addr_reg_622, state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            state_address0 <= state_addr_reg_622;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            state_address0 <= tmp_4_reg_555(8 - 1 downto 0);
        else 
            state_address0 <= "XXXXXXXX";
        end if; 
    end process;


    state_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            state_ce0 <= ap_const_logic_1;
        else 
            state_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_d0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            state_d0 <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)))) then 
            state_d0 <= ap_const_lv2_2;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            state_d0 <= ap_const_lv2_0;
        else 
            state_d0 <= "XX";
        end if; 
    end process;


    state_we0_assign_proc : process(state_load_reg_638, ap_sig_cseq_ST_st5_fsm_4, grp_fu_318_p2, grp_fu_322_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and (grp_fu_318_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (state_load_reg_638 = ap_const_lv2_2) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (grp_fu_322_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and not((grp_fu_322_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (grp_fu_318_p2 = ap_const_lv1_0) and (state_load_reg_638 = ap_const_lv2_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((grp_fu_318_p2 = ap_const_lv1_0)) and (state_load_reg_638 = ap_const_lv2_0)))) then 
            state_we0 <= ap_const_logic_1;
        else 
            state_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_471_p2 <= (sel_tmp7_reg_652 or p_not_fu_461_p2);
    tmp9_fu_476_p2 <= (tmp1_fu_471_p2 or sel_tmp2_reg_647);
    tmp_3_fu_428_p1 <= std_logic_vector(resize(unsigned(ch_nn3_V_reg_540),64));
    tmp_4_fu_410_p1 <= std_logic_vector(resize(unsigned(ch_V_fu_390_p4),64));
    tmp_5_fu_415_p1 <= std_logic_vector(resize(unsigned(ch_nn0_V_fu_350_p4),64));
    tmp_7_fu_420_p1 <= std_logic_vector(resize(unsigned(ch_nn1_V_reg_530),64));
    tmp_9_fu_424_p1 <= std_logic_vector(resize(unsigned(ch_nn2_V_reg_535),64));
    tmp_fu_467_p2 <= (tmp_6_reg_605 or phitmp_reg_642);
    tmp_s_fu_432_p2 <= "1" when (signed(Mn_V_load_reg_588) > signed(Mn_V_load_3_reg_612)) else "0";
end behav;
