[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TSZ122IST production of ST MICROELECTRONICS from the text:Features\n• Very high accuracy and stability: offset voltage 5 µV max at 25 °C, 8 µV over full\ntemperature range (-40 °C to 125 °C)\n• Rail-to-rail input and output\n• Low supply voltage: 1.8 - 5.5 V\n• Low power consumption: 40 µA max. at 5 V\n• Gain bandwidth product: 400 kHz\n• High tolerance to ESD: 4 kV HBM\n• Extended temperature range: -40 to 125 °C\n• Micro-packages: SC70-5, DFN8 2x2, and QFN16 3x3\nApplications\n• Battery-powered applications\n• Portable devices\n• Signal conditioning\n• Medical instrumentation\nDescription\nThe TSZ12x series of high precision operational amplifiers offer very low input offset\nvoltages with virtually zero drift.\nTSZ121  is the single version, TSZ122  the dual version, and TSZ124  the quad\nversion, with pinouts compatible with industry standards.\nThe TSZ12x series offers rail-to-rail input and output, excellent speed/power\nconsumption ratio, and 400 kHz gain bandwidth product, while consuming less than\n40 µA at 5 V. The devices also feature an ultra-low input bias current.\nThese features make the TSZ12x family ideal for sensor interfaces, battery-powered\napplications and portable applications.Single (TSZ121)\nDual (TSZ122)\nQuad (TSZ124)SC70-5 SOT23-5\nDFN8 2x2 MiniSO8 SO8\nQFN16 3x3 TSSOP14\nMaturity status link\nTSZ121\nTSZ122\nTSZ124\nRelated products\nTSV711Continuous-time\nprecision amplifiersTSV731\nTSZ181Zero drift 3 MHz\namplifiersTSZ182\nBenefits\nHigher accuracy without calibration\nAccuracy virtually unaffected by\ntemperature changeVery high accuracy (5 µV) zero drift micropower 5 V operational amplifiersTSZ121, TSZ122, TSZ124\nDatasheet\nDS9216  - Rev 11  - April 2022\nFor further information contact your local STMicroelectronics sales office.www.st.com\n1 Package pin connections\nFigure 1. Pin connections for each package (top view)\nSC70-5 SOT23-5\nDFN8 2x2 MiniSO8 and SO8\nQFN16 3x3 TSSOP14\n1. The exposed pads of the DFN8 2x2 and the QFN16 3x3 can be connected to VCC- or left floating.TSZ121, TSZ122, TSZ124\nPackage pin connections\nDS9216  - Rev 11 page 2/37\n2 Absolute maximum ratings and operating conditions\nTable 1. Absolute maximum ratings (AMR)\nSymbol Parameter Value Unit\nVCC Supply voltage (1) 6\nVVid Differential input voltage (2) ±VCC\nVin Input voltage (3)(VCC-) - 0.2 to\n(VCC+) + 0.2\nIin Input current (4) 10 mA\nTstg Storage temperature -65 to 150\n°C\nTj Maximum junction temperature 150\nRthja Thermal resistance junction to ambient (5) (6)SC70-5 205\n°C/WSOT23-5 250\nDFN8 2x2 57\nMiniSO8 190\nSO8 125\nQFN16 3x3 39\nTSSOP14 100\nESDHBM: human body model (7) 4 kV\nMM: machine model (8) 300 V\nCDM: charged device model (9) 1.5 kV\nLatch-up immunity 200 mA\n \n1. All voltage values, except the differential voltage are with respect to the network ground terminal.\n2. The differential voltage is the non-inverting input terminal with respect to the inverting input terminal.\n3. V cc - Vin must not exceed 6 V, Vin must not exceed 6 V\n4. Input current must be limited by a resistor in series with the inputs.\n5. R th are typical values.\n6. Short-circuits can cause excessive heating and destructive dissipation.\n7. Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all couples of pin\ncombinations with other pins floating.\n8. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device\nwith no external series resistor (internal resistor < 5 Ω), done for all couples of pin combinations with other pins floating.\n9. Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to\nground.\n \nTable 2. Operating conditions\nSymbol Parameter Value Unit\nVCC Supply voltage 1.8 to 5.5\nV\nVicm Common mode input voltage range (VCC -) - 0.1 to (V CC +) + 0.1\nToper Operating free air temperature range -40 to 125 °CTSZ121, TSZ122, TSZ124\nAbsolute maximum ratings and operating conditions\nDS9216  - Rev 11 page 3/37\n3 Electrical characteristics\nTable 3. Electrical characteristics at V CC+ = 1.8 V with V CC- = 0 V, V icm = V CC/2, T = 25 ° C, and R L = 10 kΩ connected to\nVCC/2 (unless otherwise specified)\nSymbol Parameter Conditions Min. Typ. Max. Unit\nDC performance\nVio Input offset voltageT = 25 °C 1 5\nμV\n-40 °C < T < 125 °C 8\nΔVio/ΔT Input offset voltage drift (1) -40 °C < T < 125 °C 10 30 nV/°C\nIib Input bias current (V out = V CC/2)T = 25 °C 50 200 (2)\npA-40 °C < T < 125 °C 300 (2)\nIio Input offset current (V out = V CC/2)T = 25 °C 100 400 (2)\n-40 °C < T < 125 °C 600 (2)\nCMRCommon mode rejection ratio, 20\nlog (ΔV icm/ΔVio), Vic = 0 V to V CC,\nVout = V CC/2, R L > 1 MΩT = 25 °C 110 122\ndB-40 °C < T < 125 °C 110\nAvdLarge signal voltage gain, V out =\n0.5 V to (V CC - 0.5 V)T = 25 °C 118 135\n-40 °C < T < 125 °C 110\nVOH High-level output voltageT = 25 °C 30\nmV-40 °C < T < 125 °C 70\nVOL Low-level output voltageT = 25 °C 30\n-40 °C < T < 125 °C 70\nIoutIsink (Vout = V CC)T = 25 °C 7 8\nmA-40 °C < T < 125 °C 6\nIsource  (Vout = 0 V)T = 25 °C 5 7\n-40 °C < T < 125 °C 4\nICCSupply current (per amplifier, V out =\nVCC/2, R L > 1 MΩ)T = 25 °C 28 40\nμA\n-40 °C < T < 125 °C 40\nAC performance\nGBP Gain bandwidth product\nRL = 10 kΩ, C L = 100 pF400\nkHz\nFu Unity gain frequency 300\nɸm Phase margin 55 Degrees\nGm Gain margin 17 dB\nSR Slew rate (3) 0.17 V/μs\nts Setting timeTo 0.1 %, V in = 1 Vp-p, R L = 10 kΩ, C L =\n100 pF50 μs\nen Equivalent input noise voltagef = 1 kHz 60\nnV/√Hz\nf = 10 kHz 60\n∫enLow-frequency peak-to-peak input\nnoiseBandwidth, f = 0.1 to 10 Hz 1.1 µVpp\nCs Channel separation f = 100 Hz 120 dB\ntinit Initialization timeT = 25 °C 50\nμs\n-40 °C < T < 125 °C 100\n TSZ121, TSZ122, TSZ124\nElectrical characteristics\nDS9216  - Rev 11 page 4/37\n1. See Section 5.5  Input offset voltage drift over temperature . Input offset measurements are performed on x100 gain configuration. The\namplifiers and the gain setting resistors are at the same temperature.\n2. Guaranteed by design\n3. Slew rate value is calculated as the average between positive and negative slew rates.\n \nTable 4. Electrical characteristics at V CC+ = 3.3 V with V CC- = 0 V, V icm = V CC/2, T = 25 ° C, and R L = 10 kΩ connected to\nVCC/2 (unless otherwise specified)\nSymbol Parameter Conditions Min. Typ. Max. Unit\nDC performance\nVio Input offset voltageT = 25 °C 1 5\nμV\n-40 °C < T < 125 °C 8\nΔVio/ΔT Input offset voltage drift (1) -40 °C < T < 125 °C 10 30 nV/°C\nIib Input bias current (V out = V CC/2)T = 25 °C 60 200 (2)\npA-40 °C < T < 125 °C 300 (2)\nIio Input offset current (V out = V CC/2)T = 25 °C 120 400 (2)\n-40 °C < T < 125 °C 600 (2)\nCMRCommon mode rejection ratio, 20\nlog (ΔV icm/ΔVio), Vic = 0 V to V CC,\nVout = V CC/2, R L > 1 MΩT = 25 °C 115 128\ndB-40 °C < T < 125 °C 115\nAvdLarge signal voltage gain, V out =\n0.5 V to (V CC - 0.5 V)T = 25 °C 118 135\n-40 °C < T < 125 °C 110\nVOH High-level output voltageT = 25 °C 30\nmV-40 °C < T < 125 °C 70\nVOL Low-level output voltageT = 25 °C 30\n-40 °C < T < 125 °C 70\nIoutIsink (Vout = V CC)T = 25 °C 15 18\nmA-40 °C < T < 125 °C 12\nIsource  (Vout = 0 V)T = 25 °C 14 16\n-40 °C < T < 125 °C 10\nICCSupply current (per amplifier, V out =\nVCC/2, R L > 1 MΩ)T = 25 °C 29 40\nμA\n-40 °C < T < 125 °C 40\nAC performance\nGBP Gain bandwidth product\nRL = 10 kΩ, C L = 100 pF400\nkHz\nFu Unity gain frequency 300\nɸm Phase margin 56 Degrees\nGm Gain margin 19 dB\nSR Slew rate (3) 0.19 V/μs\nts Setting timeTo 0.1 %, V in = 1 Vp-p, R L = 10 kΩ, C L =\n100 pF50 μs\nen Equivalent input noise voltagef = 1 kHz 40\nnV/√Hz\nf = 10 kHz 40\n∫enLow-frequency peak-to-peak input\nnoiseBandwidth, f = 0.1 to 10 Hz 0.8 µVpp\nCs Channel separation f = 100 Hz 120 dBTSZ121, TSZ122, TSZ124\nElectrical characteristics\nDS9216  - Rev 11 page 5/37\nSymbol Parameter Conditions Min. Typ. Max. Unit\ntinit Initialization timeT = 25 °C 50\nμs\n-40 °C < T < 125 °C 100\n \n1. See Section 5.5  Input offset voltage drift over temperature . Input offset measurements are performed on x100 gain configuration. The\namplifiers and the gain setting resistors are at the same temperature.\n2. Guaranteed by design\n3. Slew rate value is calculated as the average between positive and negative slew rates.\n \nTable 5. Electrical characteristics at V CC+ = 5 V with V CC- = 0 V, V icm = V CC/2, T = 25 ° C, and R L = 10 kΩ connected to\nVCC/2 (unless otherwise specified)\nSymbol Parameter Conditions Min. Typ. Max. Unit\nDC performance\nVio Input offset voltageT = 25 °C 1 5\nμV\n-40 °C < T < 125 °C 8\nΔVio/ΔT Input offset voltage drift (1) -40 °C < T < 125 °C 10 30 nV/°C\nIib Input bias current (V out = V CC/2)T = 25 °C 70 200 (2)\npA-40 °C < T < 125 °C 300 (2)\nIio Input offset current (V out = V CC/2)T = 25 °C 140 400 (2)\n-40 °C < T < 125 °C 600 (2)\nCMRCommon mode rejection ratio, 20\nlog (ΔV icm/ΔVio), Vic = 0 V to V CC,\nVout = V CC/2, R L > 1 MΩT = 25 °C 115 136\ndB-40 °C < T < 125 °C 115\nSVRSupply voltage rejection ratio, 20\nlog (ΔV CC/ΔVio), VCC = 1.8 V to 5.5\nV, V out = V CC/2, R L > 1 MΩT = 25 °C 120 140\n-40 °C < T < 125 °C 120\nAvdLarge signal voltage gain, V out =\n0.5 V to (V CC - 0.5 V)T = 25 °C 120 135\n-40 °C < T < 125 °C 110\nEMIRR (3)EMI rejection rate = -20 log\n(VRFpeak /ΔVio)VRF = 100 mV p, f = 400 MHz 84\nVRF = 100 mV p, f = 900 MHz 87\nVRF = 100 mV p, f = 1800 MHz 90\nVRF = 100 mV p, f = 2400 MHz 91\nVOH High-level output voltageT = 25 °C 30\nmV-40 °C < T < 125 °C 70\nVOL Low-level output voltageT = 25 °C 30\n-40 °C < T < 125 °C 70\nIoutIsink (Vout = V CC)T = 25 °C 15 18\nmA-40 °C < T < 125 °C 14\nIsource  (Vout = 0 V)T = 25 °C 14 17\n-40 °C < T < 125 °C 12\nICCSupply current (per amplifier, V out =\nVCC/2, R L > 1 MΩ)T = 25 °C 31 40\nμA\n-40 °C < T < 125 °C 40\nAC performance\nGBP Gain bandwidth product\nRL = 10 kΩ, C L = 100 pF400\nkHz\nFu Unity gain frequency 300TSZ121, TSZ122, TSZ124\nElectrical characteristics\nDS9216  - Rev 11 page 6/37\nSymbol Parameter Conditions Min. Typ. Max. Unit\nɸm\nRL = 10 kΩ, C L = 100 pFPhase margin 53 Degrees\nGm Gain margin 19 dB\nSR Slew rate (4) 0.19 V/μs\nts Setting timeTo 0.1 %, V in = 100 mVp-p, R L = 10 kΩ, C L\n= 100 pF10 μs\nen Equivalent input noise voltagef = 1 kHz 37\nnV/√Hz\nf = 10 kHz 37\n∫enLow-frequency peak-to-peak input\nnoiseBandwidth, f = 0.1 to 10 Hz 0.75 µVpp\nCs Channel separation f = 100 Hz 120 dB\ntinit Initialization timeT = 25 °C 50\nμs\n-40 °C < T < 125 °C 100\n \n1. See Section 5.5  Input offset voltage drift over temperature . Input offset measurements are performed on x100 gain configuration. The\namplifiers and the gain setting resistors are at the same temperature.\n2. Guaranteed by design\n3. Tested on SC70-5 package\n4. Slew rate value is calculated as the average between positive and negative slew rates.\n TSZ121, TSZ122, TSZ124\nElectrical characteristics\nDS9216  - Rev 11 page 7/37\n4 Electrical characteristic curves\nFigure 2. Supply current vs. supply voltage\n0.0 0.0 0.5 1.0 1.0 1.5 2.0 2.0 2.5 3.0 3.0 3.5 4.0 4.0 4.5 5.0 5.0 5.50 0510 101520 202530 303540 40\nT=-40°C \nVICM=VCC/2T=125°CT=25°CSupply Current (µA)\nSupply voltage (V)Figure 3. Input offset voltage distribution at V CC = 5 V\n-5 -4 -3 -2 -1 0 1 2 3 4 50102030405060\nT=25°C \nVcc=5V,\nVicm=2.5V \n Population \nInput offset voltage (µV)\n \nFigure 4. Input offset voltage distribution at V CC = 3.3 V\n-5 -4 -3 -2 -1 0 1 2 3 4 50102030405060\nT=25°C \nVcc=3.3V,\nVicm=1.65V \n Population \nInput offset voltage (µV)\n Figure 5. Input offset voltage distribution at V CC = 1.8 V\n-5 -4 -3 -2 -1 0 1 2 3 4 50102030405060\nT=25°C \nVcc=1.8V,\nVicm=0.6V \n Population \nInput offset voltage (µV)\n \nFigure 6. Vio temperature co-efficient distribution\n(-40 °C to 25 °C)\n-0.030 -0.025 -0.020 -0.015 -0.010 -0.005 0.000 0.005 0.010 0.015 0.020 0.025 0.0300102030405060\nT=-40°C to 25°C \nVcc=5V,\nVicm=2.5V \n Population \nInput offset voltage drift [µV/°C]\n Figure 7. Vio temperature co-efficient distribution\n(25 °C to 125 °C)\n-0.030 -0.025 -0.020 -0.015 -0.010 -0.005 0.000 0.005 0.010 0.015 0.020 0.025 0.0300102030405060\nT=25°C to 125°C \nVcc=5V,\nVicm=2.5V \n Population \nInput offset voltage drift [µV/°C]\n TSZ121, TSZ122, TSZ124\nElectrical characteristic curves\nDS9216  - Rev 11 page 8/37\nFigure 8. Input offset voltage vs. supply voltage\n2.0 2.0 2.3 2.5 2.5 2.8 3.0 3.0 3.3 3.5 3.5 3.8 4.0 4.0 4.3 4.5 4.5 4.8 5.0 5.0-5-4 -4-3-2 -2-10 012 234 45\nT=25°C T=-40°CT=125°C\nVicm=Vcc/2Vio (µV)\nVcc(V)Figure 9. Input offset voltage vs. input common-mode at\nVCC = 1.8 V\n0.0 0.0 0.2 0.2 0.4 0.4 0.6 0.6 0.8 0.8 1.0 1.0 1.2 1.2 1.4 1.4 1.6 1.6 1.8 1.8-5-4 -4-3-2 -2-10 012 234 45\nT=25°CT=-40°CT=125°C\nVcc=1.8VVio (µV)\nVicm (V)\nFigure 10. Input offset voltage vs. input common-mode at\nVCC = 2.7 V\n0.0 0.0 0.2 0.4 0.4 0.6 0.8 0.8 1.0 1.2 1.2 1.4 1.6 1.6 1.8 2.0 2.0 2.2 2.4 2.4 2.6 2.8 2.8-5 -5-4-3-3-2-10 0123345 5\nT=25°C\nT=-40°CT=125°C\nVcc=2.7VVio (µV)\nVicm (V)Figure 11. Input offset voltage vs. input common-mode at\nVCC = 5.5 V\n0.0 0.0 0.4 0.8 0.8 1.2 1.6 1.6 2.0 2.4 2.4 2.8 3.2 3.2 3.6 4.0 4.0 4.4 4.8 4.8 5.2 5.6 5.6-5 -5-4-3-3-2-10 0123345 5\nT=25°C\nT=-40°CT=125°C\nVcc=5.5VVio (µV)\nVicm (V)\nFigure 12. Input offset voltage vs. temperature\n-40-20 0 20 40 60 80100120-10-8-6-4-20246810\n Input offset voltage (µV)\nTemperature (°C)Limit for TSZ121\nVcc=5V, Vicm=2.5VFigure 13. VOH vs. supply voltage\n1.82.02.02.22.42.42.62.82.83.03.23.23.43.63.63.84.04.04.24.44.44.64.84.85.05.25.25.40035581010131515182020\nT=25°C\nT=-40°CT=125°C\nRl=10kΩ\nVicm=Vcc/2Output swing (mV from Vcc+)\nVcc (V)TSZ121, TSZ122, TSZ124\nElectrical characteristic curves\nDS9216  - Rev 11 page 9/37\nFigure 14. VOL vs. supply voltage\n1.82.02.02.22.42.42.62.82.83.03.23.23.43.63.63.84.04.04.24.44.44.64.84.85.05.25.25.40035581010131515182020\nT=25°C\nT=-40°CT=125°C\nRl=10kΩ\nVicm=Vcc/2Output swing (mV from Vcc-)\nVcc (V)Figure 15. Output current vs. output voltage at V CC = 1.8 V\n0.0 0.0 0.3 0.5 0.5 0.8 1.0 1.0 1.3 1.5 1.5 1.8-30-20 -20-100 01020 2030\nT=-40°CT=25°C\nT=125°C\nT=-40°C\nVcc=1.8VT=125°CT=25°COutput Current (mA)\nOutput Voltage (V)\nFigure 16. Output current vs. output voltage at V CC = 5.5 V\n0.0 0.0 0.5 1.0 1.0 1.5 2.0 2.0 2.5 3.0 3.0 3.5 4.0 4.0 4.5 5.0 5.0 5.5-30-20 -20-100 01020 2030\nT=-40°C T=25°C\nT=125°C\nT=-40°CVcc=5.5VT=125°C T=25°COutput Current (mA)\nOutput Voltage (V)Figure 17. Input bias current vs. common mode at\nVCC = 5 V\n0.00.0 0.5 1.01.0 1.5 2.02.0 2.5 3.03.0 3.5 4.04.0 4.5 5.05.0-100-100-75-50-50-250025505075100100\nVcc=5V\nT=25°CIiBnIiBpIiB (pA)\nCommon Mode Voltage (V)\nFigure 18. Input bias current vs. common mode at\nVCC = 1.8 V\n0.00.0 0.3 0.50.5 0.8 1.01.0 1.3 1.51.5 1.8-100-100-75-50-50-250025505075100100\nVcc=1.8V\nT=25°CIiBnIiBpIiB (pA)\nCommon Mode Voltage (V)Figure 19. Input bias current vs. temperature at V CC = 5 V\n-25 0 0 25 50 50 75 100 100 125-100 -100-75-50 -50-250 02550 5075100 100\nVcc=5VIiBp\nIiBnIiB (pA)\nTemperature (°C)TSZ121, TSZ122, TSZ124\nElectrical characteristic curves\nDS9216  - Rev 11 page 10/37\nFigure 20. Bode diagram at V CC = 1.8 V\n1 10 100 1000-40-2002040\n-250-200-150-100-50050100150200250Gain (dB)\nFrequency (kHz)Gain\nPhase\nVcc=1.8V, Vicm=0.9V, G=-100\nRl=10k Ω, Cl=100pF,  Vrl=Vcc/2T=125°CT=-40°C\nT=25°C\n Phase (°)Figure 21. Bode diagram at V CC = 2.7 V\n1 10 100 1000-40-2002040\n-250-200-150-100-50050100150200250Gain (dB)\nFrequency (kHz)Gain\nPhase\nVcc=2.7V, Vicm=1.35V, G=-100\nRl=10k Ω, Cl=100pF,  Vrl=Vcc/2T=125°CT=-40°C\nT=25°C\n Phase (°)\nFigure 22. Bode diagram at V CC = 5.5 V\n1 10 100 1000-40-2002040\n-250-200-150-100-50050100150200250Gain (dB)\nFrequency (kHz)Gain\nPhase\nVcc=5.5V, Vicm=2.75V, G=-100\nRl=10k Ω, Cl=100pF,  Vrl=Vcc/2T=125°CT=-40°C\nT=25°C\n Phase (°)Figure 23. Open loop gain vs. frequency\n0.01 0.1 1 10 100 1000-20020406080100\n-20020406080100Gain (dB)\nFrequency (kHz)GainPhase\nVcc=5V, Vicm=2.5V,\nRl=10k Ω, Cl=100pF\n Phase (°)\nFigure 24. Positive slew rate vs. supply voltage\n2.02.0 2.52.5 3.03.0 3.53.5 4.04.0 4.54.5 5.05.0 5.55.50.00.00.10.10.20.20.30.3\nRl=10kΩ , Cl=100pF\nVin: from 0.3V to Vcc-0.3V\nSR calculated from 10% to 90%T=125°CT=25°CT=-40°CPositive Slew Rate (V/µs)\nSupply Voltage (V)Figure 25. Negative slew rate vs. supply voltage\n2.02.0 2.52.5 3.03.0 3.53.5 4.04.0 4.54.5 5.05.0 5.55.5-0.3-0.3-0.2-0.2-0.1-0.10.00.0\nRl=10kΩ , Cl=100pF\nVin: from Vcc-0.3V to 0.3V\nSR calculated from 10% to 90%T=125°C\nT=25°C T=-40°CNegative Slew Rate (V/µs)\nSupply Voltage (V)TSZ121, TSZ122, TSZ124\nElectrical characteristic curves\nDS9216  - Rev 11 page 11/37\nFigure 26. 0.1 Hz to 10 Hz noise\n100m 1 1010152025303540455055noise density (nV/ √Hz)\nFrequency (Hz)Vcc = 5.5V\nVicm=Vcc/2\nT=25°CNoise 0.1Hz_10Hz\nequivalent to 0.75 µVppFigure 27. Noise vs. frequency\n100 1k 10k20406080100120140160180200Equivalent Input Voltage Noise (nV/ √Hz) \nFrequency (Hz)Vcc=1.8VVcc=3.3V\nVcc=5.5VVicm=Vcc/2\nTamb=25°C\nFigure 28. Noise vs. frequency and temperature\n100 1k 10k20406080100120140160180200Equivalent Input Voltage Noise (nV/ √Hz)\nFrequency (Hz)125°C25°C\n-40°CVicm=Vcc/2\nVcc=5.5VFigure 29. Output overshoot vs. load capacitance\n10 100 10000051010152020253030354040\nVcc=5.5V \n100mVpp\nRl=10kΩOvershoot (%)\nLoad capacitance (pF)\nFigure 30. Small signal\n-10 0 10 20 30-0.10-0.050.000.050.10\nVcc = 5.5V\nRl=10kΩ\nCl=100pF\nT=25°COutput Voltage (V)\nTime (µs)Figure 31. Large signal\n-100 0 100 200 300 400 500 600-2.000.002.00\nVcc = 5.5V\nRl=10kΩ\nCl=100pF\nT=25°COutput Voltage (V)\nTime (µs)TSZ121, TSZ122, TSZ124\nElectrical characteristic curves\nDS9216  - Rev 11 page 12/37\nFigure 32. Positive overvoltage recovery at V CC = 1.8 V\n-100µ -50µ 0 50µ 100µ 150µ 200µ 250µ 300µ 350µ 400µ-2.0-1.5-1.0-0.50.00.51.0\n-0.20-0.15-0.10-0.050.00Vout (V)\nTime (s)VoutVin\nVcc=1.8V, Vicm=0.9V, G=101\nRl=10kΩ , Cl=100pF\nVin (V)Figure 33. Positive overvoltage recovery at V CC = 5 V\n-100µ -50µ 0 50µ 100µ 150µ 200µ 250µ 300µ 350µ 400µ-3.0-2.5-2.0-1.5-1.0-0.50.00.51.0\n-0.20-0.15-0.10-0.050.00Vout (V)\nTime (s)VoutVin\nVcc=5.5V, Vicm=2.75V, G=101\nRl=10kΩ , Cl=100pF\nVin (V)\nFigure 34. Negative overvoltage recovery at V CC = 1.8 V\n-100µ -50µ 0 50µ 100µ 150µ 200µ 250µ 300µ 350µ 400µ-1.0-0.50.00.51.0\n-0.20-0.15-0.10-0.050.000.050.100.150.20Vout (V)\nTime (s)Vout\nVin\nVcc=1.8V, Vicm=0.9V, G=101\nRl=10kΩ , Cl=100pF\nVin (V)Figure 35. Negative overvoltage recovery at V CC = 5 V\n-100µ -50µ 0 50µ 100µ 150µ 200µ 250µ 300µ 350µ 400µ-1.0-0.50.00.51.01.52.02.53.0\n-0.20-0.15-0.10-0.050.000.050.100.150.20Vout (V)\nTime (s)Vout\nVin\nVcc=5.5V, Vicm=2.75V, G=101\nRl=10kΩ , Cl=100pF\nVin (V)\nFigure 36. PSRR vs. frequency\n10 100 1000 10000 100000 10000000-20-40-60-80-100\n-PSRR+PSRR\nVcc=5.5V, Vicm=2.75V, G=1\nRl=10kΩ , Cl=100pF,  Vripple=100mVppPSRR (dB)\nFrequency (Hz)Figure 37. Output impedance vs. frequency\n100 1k 10k 100k 1M200400600800100012001400160018002000\nVcc=2.7V to 5.5V\nOsc level=30mVRMS\nG=1\nTa=25° COutput Impedance (Ω) \nFrequency (Hz)TSZ121, TSZ122, TSZ124\nElectrical characteristic curves\nDS9216  - Rev 11 page 13/37\n5 Application information\n5.1 Operation theory\nThe TSZ121, TSZ122, and TSZ124 are high precision CMOS devices. They achieve a low offset drift and no\n1/f noise thanks to their chopper architecture. Chopper-stabilized amps constantly correct low-frequency errors\nacross the inputs of the amplifier.\nChopper-stabilized amplifiers can be explained with respect to:\n• Time domain\n• Frequency domain\n5.1.1 Time domain\nThe basis of the chopper amplifier is realized in two steps. These steps are synchronized thanks to a clock\nrunning at 400 kHz.\nFigure 38. Block diagram in the time domain (step 1)\nVout A1(f) Filter A2(f)V \nVChop 1 Chop 2\ninp\ninn\nFigure 39. Block diagram in the time domain (step 2)\nVout A1(f) Filter A2(f)V \nVChop 1 Chop  2\ninp\ninn\nFigure 38. Block diagram in the time domain (step 1)  shows step 1, the first clock cycle, where V io is amplified in\nthe normal way.\nFigure 39. Block diagram in the time domain (step 2)  shows step 2, the second clock cycle, where Chop1 and\nChop2 swap paths. At this time, the V io is amplified in a reverse way as compared to step 1.\nAt the end of these two steps, the average V io is close to zero.\nThe A2(f) amplifier has a small impact on the V io because the V io is expressed as the input offset and is\nconsequently divided by A1(f).\nIn the time domain, the offset part of the output signal before filtering is shown in Figure 40. V io cancellation\nprinciple .\nFigure 40. Vio cancellation principle\nStep  1 Step 1 S tep 1\nStep  2 Step 2 S tep 2Vio T ime VioTSZ121, TSZ122, TSZ124\nApplication information\nDS9216  - Rev 11 page 14/37\nThe low pass filter averages the output value resulting in the cancellation of the V io offset.\nThe 1/f noise can be considered as an offset in low frequency and it is canceled like the V io, thanks to the chopper\ntechnique.\n5.1.2 Frequency domain\nThe frequency domain gives a more accurate vision of chopper-stabilized amplifier architecture.\nFigure 41. Block diagram in the frequency domain\nVinn \nVinp \nVos +VnChop1 A(f) Chop 2 Filter A(f) Vout \n1 2 3 4 \nThe modulation technique transposes the signal to a higher frequency where there is no 1/f noise, and\ndemodulate it back after amplification.\n1. According to Figure 41. Block diagram in the frequency domain , the input signal V in is modulated once\n(Chop1) so all the input signal is transposed to the high frequency domain.\n2. The amplifier adds its own error (V io (output offset voltage) + the noise V n (1/f noise)) to this modulated\nsignal.\n3. This signal is then demodulated (Chop2), but since the noise and the offset are modulated only once, they\nare transposed to the high frequency, leaving the output signal of the amplifier without any offset and low\nfrequency noise. Consequently, the input signal is amplified with a very low offset and 1/f noise.\n4. To get rid of the high frequency part of the output signal (which is useless) a low pass filter is implemented.\nTo further suppress the remaining ripple down to a desired level, another low pass filter may be added externally\non the output of the TSZ121, TSZ122, or TSZ124 device.\n5.2 Operating voltages\nTSZ121, TSZ122, and TSZ124 devices can operate from 1.8 to 5.5 V. The parameters are fully specified for 1.8\nV, 3.3 V, and 5 V power supplies. However, the parameters are very stable in the full V CC range and several\ncharacterization curves show the TSZ121, TSZ122, and TSZ124 device characteristics at 1.8 V and 5.5 V.\nAdditionally, the main specifications are guaranteed in extended temperature ranges from -40 to 125 ° C.\n5.3 Input pin voltage ranges\nTSZ121, TSZ122, and TSZ124 devices have internal ESD diode protection on the inputs. These diodes are\nconnected between the input and each supply rail to protect the input MOSFETs from electrical discharge.\nIf the input pin voltage exceeds the power supply by 0.5 V, the ESD diodes become conductive and excessive\ncurrent can flow through them. Without limitation this over current can damage the device.\nIn this case, it is important to limit the current to 10 mA, by adding resistance on the input pin, as described in\nFigure 42. Input current limitation .TSZ121, TSZ122, TSZ124\nOperating voltages\nDS9216  - Rev 11 page 15/37\nFigure 42. Input current limitation\nVinR5 VTSZ121, TSZ122, TSZ124\nVout+\n+-\n-\n5.4 Rail-to-rail input\nTSZ121, TSZ122, and TSZ124 devices have a rail-to-rail input, and the input common mode range is extended\nfrom (V CC -) - 0.1 V to (V CC+) + 0.1 V.\n5.5 Input offset voltage drift over temperature\nThe maximum input voltage drift variation over temperature is defined as the offset variation related to the offset\nvalue measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and\nthe amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be\ncompensated during production at application level. The maximum input voltage drift over temperature enables\nthe system designer to anticipate the effect of temperature variations.\nThe maximum input voltage drift over temperature is computed using Equation 1 .\nEquation 1\n∆Vio\n∆TmaxVioT()Vio25( ) –\nT25°C –=°C\nWhere T = -40 °C and 125 °C.\nThe TSZ121, TSZ122, and TSZ124 datasheet maximum value is guaranteed by measurements on a\nrepresentative sample size ensuring a C pk (process capability index) greater than 1.3.\n5.6 Rail-to-rail output\nThe operational amplifier output levels can go close to the rails: to a maximum of 30 mV above and below the rail\nwhen connected to a 10 kΩ resistive load to V CC/2.\n5.7 Capacitive load\nDriving large capacitive loads can cause stability problems. Increasing the load capacitance produces gain\npeaking in the frequency response, with overshoot and ringing in the step response. It is usually considered that\nwith a gain peaking higher than 2.3 dB an op amp might become unstable.\nGenerally, the unity gain configuration is the worst case for stability and the ability to drive large capacitive loads.\nFigure 43. Stability criteria with a serial resistor at V DD = 5 V  and Figure 44. Stability criteria with a serial resistor\nat V DD = 1.8 V  show the serial resistor that must be added to the output, to make a system stable. Figure 45. Test\nconfiguration for Riso  shows the test configuration using an isolation resistor, Riso.TSZ121, TSZ122, TSZ124\nRail-to-rail input\nDS9216  - Rev 11 page 16/37\nFigure 43. Stability criteria with a serial resistor at\nVDD = 5 VFigure 44. Stability criteria with a serial resistor at\nVDD = 1.8 V\nFigure 45. Test configuration for Riso\nCloadVIN +-+VCC\nRiso\n10 kΩ\n-VCCVOUT\n5.8 PCB layout recommendations\nParticular attention must be paid to the layout of the PCB, tracks connected to the amplifier, load, and power\nsupply. The power and ground traces are critical as they must provide adequate energy and grounding for all\ncircuits. Good practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance.\nIn addition, to minimize parasitic impedance over the entire surface, a multi-via technique that connects the\nbottom and top layer ground planes together in many locations is often used.\nThe copper traces that connect the output pins to the load and supply pins should be as wide as possible to\nminimize trace resistance.\n5.9 Optimized application recommendation\nTSZ121, TSZ122, and TSZ124 devices are based on chopper architecture. As they are switched devices, it is\nstrongly recommended to place a 0.1 µF capacitor as close as possible to the supply pins.\nA good decoupling has several advantages for an application. First, it helps to reduce electromagnetic\ninterference. Due to the modulation of the chopper, the decoupling capacitance also helps to reject the small\nripple that may appear on the output.\nTSZ121, TSZ122, and TSZ124 devices have been optimized for use with 10 kΩ in the feedback loop. With this, or\na higher value of resistance, these devices offer the best performance.\n5.10 EMI rejection ration (EMIRR)\nThe electromagnetic interference (EMI) rejection ratio, or EMIRR, describes the EMI immunity of operational\namplifiers. An adverse effect that is common to many op amps is a change in the offset voltage as a result of RF\nsignal rectification.\nThe TSZ121, TSZ122, and TSZ124 have been specially designed to minimize susceptibility to EMIRR and show\nan extremely good sensitivity. Figure 46. EMIRR on IN+ pin  shows the EMIRR IN+ of the TSZ121, TSZ122, and\nTSZ124 measured from 10 MHz up to 2.4 GHz.TSZ121, TSZ122, TSZ124\nPCB layout recommendations\nDS9216  - Rev 11 page 17/37\nFigure 46. EMIRR on IN+ pin\n10 100 1000020406080100120\nVcc=5.5V, G=1\nPrf=-10dBmEMIRR In+(dB)\nFrequency (MHz)\n5.11 Application examples\n5.11.1 Oxygen sensor\nThe electrochemical sensor creates a current proportional to the concentration of the gas being measured. This\ncurrent is converted into voltage thanks to R resistance. This voltage is then amplified by TSZ121, TSZ122, and\nTSZ124 devices (see Figure 47. Oxygen sensor principle schematic ).\nFigure 47. Oxygen sensor principle schematic\n-\n++\n-O2_ sensorR1 R2\nVCC\nTSZ121, TSZ122, TSZ124VoutI\nThe output voltage is calculated using Equation 2 :\nEquation 2\nVoutI(RVio)R2\nR11+ × –×=\nAs the current delivered by the O2 sensor is extremely low, the impact of the V io can become significant with a\ntraditional operational amplifier. The use of the chopper amplifier of the TSZ121, TSZ122, or TSZ124 is perfect for\nthis application.\nIn addition, using TSZ121, TSZ122, or TSZ124 devices for the O2 sensor application ensures that the\nmeasurement of O2 concentration is stable even at different temperature thanks to a very good ΔV io/ΔT.\n5.11.2 Precision instrumentation amplifier\nThe instrumentation amplifier uses three op amps. The circuit, shown in Figure 48. Precision instrumentation\namplifier schematic , exhibits high input impedance, so that the source impedance of the connected sensor has no\nimpact on the amplification.TSZ121, TSZ122, TSZ124\nApplication examples\nDS9216  - Rev 11 page 18/37\nFigure 48. Precision instrumentation amplifier schematic\nTSZ12xV1\nV2RgRf\nRfR2 R4\nR1 R3TSZ12x\nVoutTSZ12x\n+\n-\n-\n+\n-\n+\nThe gain is set by tuning the Rg resistor. With R1 = R2 and R3 = R4, the output is given by\nSection 5.11.2  Equation 3 .\nEquation 3\nV ou t = V 2 − V 1R 4\nR 2⋅2 R f\nR g+ 1\nThe matching of R1, R2 and R3, R4 is important to ensure a good common mode rejection ratio (CMR).\n5.11.3 Low-side current sensing\nPower management mechanisms are found in most electronic systems. Current sensing is useful for protecting\napplications. The low-side current sensing method consists of placing a sense resistor between the load and\nthe circuit ground. The resulting voltage drop is amplified using TSZ121, TSZ122, and TSZ124 devices (see\nFigure 49. Low-side current sensing schematic ).\nFigure 49. Low-side current sensing schematic\n-\n++\n-RshuntRg1\nRg2C1\nRf1\n5 V\nVout\nRf2TSZ121, TSZ122, TSZ124I\nIn\nIp\nVout can be expressed as follows:\nEquation 4\nVoutRshuntI1Rg2\nRg2Rf2+1Rf1\nRg1– × IpRg2Rf2\nRg2Rf21Rf1\nRg1lnRf1Vio1Rf1\nRg1+ – – + = + + ××\n+×\nAssuming that R f2 = R f1 = R f and R g2 = R g1 = R g, Equation 4  can be simplified as follows:\nEquation 5\nVoutRshuntIRf\nRg× Vio1Rf\nRg– RfIio× + = +\nThe main advantage of using the chopper of the TSZ121, TSZ122, and TSZ124, for a low-side current sensing, is\nthat the errors due to V io and I io are extremely low and may be neglected.TSZ121, TSZ122, TSZ124\nApplication examples\nDS9216  - Rev 11 page 19/37\nTherefore, for the same accuracy, the shunt resistor can be chosen with a lower value, resulting in lower power\ndissipation, lower drop in the ground path, and lower cost.\nParticular attention must be paid on the matching and precision of R g1, Rg2, Rf1, and R f2, to maximize the\naccuracy of the measurement.TSZ121, TSZ122, TSZ124\nApplication examples\nDS9216  - Rev 11 page 20/37\n6 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK  packages,\ndepending on their level of environmental compliance. ECOPACK specifications, grade definitions and product\nstatus are available at: www.st.com . ECOPACK is an ST trademark.TSZ121, TSZ122, TSZ124\nPackage information\nDS9216  - Rev 11 page 21/37\n6.1 SC70-5 (or SOT323-5) package information\nFigure 50. SC70-5 (or SOT323-5) package outline\nSEATING PLANEGAUGE PLANEDIMENSIONS IN MMSIDE VIEW\nTOP VIEWCOPLANAR LEADS\nTable 6. SC70-5 (or SOT323-5) mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 0.80 1.10 0.032 0.043\nA1 0.10 0.004\nA2 0.80 0.90 1.00 0.032 0.035 0.039\nb 0.15 0.30 0.006 0.012\nc 0.10 0.22 0.004 0.009\nD 1.80 2.00 2.20 0.071 0.079 0.087\nE 1.80 2.10 2.40 0.071 0.083 0.094\nE1 1.15 1.25 1.35 0.045 0.049 0.053\ne 0.65 0.025\ne1 1.30 0.051\nL 0.26 0.36 0.46 0.010 0.014 0.018\n< 0° 8° 0° 8°TSZ121, TSZ122, TSZ124\nSC70-5 (or SOT323-5) package information\nDS9216  - Rev 11 page 22/37\n6.2 SOT23-5 package information\nFigure 51. SOT23-5 package outline\nTable 7. SOT23-5 mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 0.90 1.20 1.45 0.035 0.047 0.057\nA1 0.15 0.006\nA2 0.90 1.05 1.30 0.035 0.041 0.051\nB 0.35 0.40 0.50 0.014 0.016 0.020\nC 0.09 0.15 0.20 0.004 0.006 0.008\nD 2.80 2.90 3.00 0.110 0.114 0.118\nD1 1.90 0.075\ne 0.95 0.037\nE 2.60 2.80 3.00 0.102 0.110 0.118\nF 1.50 1.60 1.75 0.059 0.063 0.069\nL 0.10 0.35 0.60 0.004 0.014 0.024\nK 0 degrees 10 degrees 0 degrees 10 degreesTSZ121, TSZ122, TSZ124\nSOT23-5 package information\nDS9216  - Rev 11 page 23/37\n6.3 DFN8 2 x 2 package information\nFigure 52. DFN8 2 x 2 package outline\nTable 8. DFN8 2 x 2 mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 0.51 0.55 0.60 0.020 0.022 0.024\nA1 0.05 0.002\nA3 0.15 0.006\nb 0.18 0.25 0.30 0.007 0.010 0.012\nD 1.85 2.00 2.15 0.073 0.079 0.085\nD2 1.45 1.60 1.70 0.057 0.063 0.067\nE 1.85 2.00 2.15 0.073 0.079 0.085\nE2 0.75 0.90 1.00 0.030 0.035 0.039\ne 0.50 0.020\nL 0.225 0.325 0.425 0.009 0.013 0.017\nddd 0.08 0.003TSZ121, TSZ122, TSZ124\nDFN8 2 x 2 package information\nDS9216  - Rev 11 page 24/37\nFigure 53. DFN8 2 x 2 recommended footprintTSZ121, TSZ122, TSZ124\nDFN8 2 x 2 package information\nDS9216  - Rev 11 page 25/37\n6.4 MiniSO8 package information\nFigure 54. MiniSO8 package outline\nTable 9. MiniSO8 package mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 1.1 0.043\nA1 0 0.15 0 0.0006\nA2 0.75 0.85 0.95 0.030 0.033 0.037\nb 0.22 0.40 0.009 0.016\nc 0.08 0.23 0.003 0.009\nD 2.80 3.00 3.20 0.11 0.118 0.126\nE 4.65 4.90 5.15 0.183 0.193 0.203\nE1 2.80 3.00 3.10 0.11 0.118 0.122\ne 0.65 0.026\nL 0.40 0.60 0.80 0.016 0.024 0.031\nL1 0.95 0.037\nL2 0.25 0.010\nk 0° 8° 0° 8°\nccc 0.10 0.004TSZ121, TSZ122, TSZ124\nMiniSO8 package information\nDS9216  - Rev 11 page 26/37\n6.5 SO8 package information\nFigure 55. SO8 package outline\nTable 10. SO8 package mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 1.75 0.069\nA1 0.10 0.25 0.004 0.010\nA2 1.25 0.049\nb 0.28 0.48 0.011 0.019\nc 0.17 0.23 0.007 0.010\nD 4.80 4.90 5.00 0.189 0.193 0.197\nE 5.80 6.00 6.20 0.228 0.236 0.244\nE1 3.80 3.90 4.00 0.150 0.154 0.157\ne 1.27 0.050\nh 0.25 0.50 0.010 0.020\nL 0.40 1.27 0.016 0.050\nL1 1.04 0.040\nk 0° 8° 0° 8°\nccc 0.10 0.004TSZ121, TSZ122, TSZ124\nSO8 package information\nDS9216  - Rev 11 page 27/37\n6.6 QFN16 3x3 package information\nFigure 56. QFN16 3x3 package outlineTSZ121, TSZ122, TSZ124\nQFN16 3x3 package information\nDS9216  - Rev 11 page 28/37\nTable 11. QFN16 3x3 mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 0.80 0.90 1.00 0.031 0.035 0.039\nA1 0 0.05 0 0.002\nA3 0.20 0.008\nb 0.18 0.30 0.007 0.012\nD 2.90 3.00 3.10 0.114 0.118 0.122\nD2 1.50 1.80 0.059 0.071\nE 2.90 3.00 3.10 0.114 0.118 0.122\nE2 1.50 1.80 0.059 0.071\ne 0.50 0.020\nL 0.30 0.50 0.012 0.020\nFigure 57. QFN16 3x3 recommended footprintTSZ121, TSZ122, TSZ124\nQFN16 3x3 package information\nDS9216  - Rev 11 page 29/37\n6.7 TSSOP14 package information\nFigure 58. TSSOP14 package outline\naaa\nTable 12. TSSOP14 package mechanical data\nRef.Dimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA 1.20 0.047\nA1 0.05 0.15 0.002 0.004 0.006\nA2 0.80 1.00 1.05 0.031 0.039 0.041\nb 0.19 0.30 0.007 0.012\nc 0.09 0.20 0.004 0.0089\nD 4.90 5.00 5.10 0.193 0.197 0.201\nE 6.20 6.40 6.60 0.244 0.252 0.260\nE1 4.30 4.40 4.50 0.169 0.173 0.176\ne 0.65 0.0256\nL 0.45 0.60 0.75 0.018 0.024 0.030\nL1 1.00 0.039\nk 0° 8° 0° 8°\naaa 0.10 0.004TSZ121, TSZ122, TSZ124\nTSSOP14 package information\nDS9216  - Rev 11 page 30/37\n7 Ordering information\nTable 13. Order codes\nOrder code Temperature range Package Packaging Marking\nTSZ121ICT\n-40 to 125 °CSC70-5\nTape and reelK44\nTSZ121ILT SΟΤ23-5 K143\nTSZ122IQ2T DFN8 2x2 K33\nTSZ122IST MiniSO8 K208\nTSZ122IDT SO8 TSZ122I\nTSZ124IQ4T QFN16 3x3 K193\nTSZ124IPT TSSOP14 TSZ124I\nTSZ121IYCT (1)\n-40 to 125 °C automotive gradeSC70-5 K4J\nTSZ121IYLT (1) SΟΤ23-5 K192\nTSZ122IYDT (1) SO8 K192D\nTSZ122IYST (1) MiniSO8 K192\nTSZ124IYPT (1) TSSOP14 TSZ124IY\n \n1. Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001\n& Q002 or equivalent. For qualification status detail, check "Maturity status link" on first page ("Quality & Reliability" tab on\nwww.st.com).\n TSZ121, TSZ122, TSZ124\nOrdering information\nDS9216  - Rev 11 page 31/37\nRevision history\nTable 14. Document revision history\nDate Revision Changes\n16-Aug-2012 1 Initial release.\n25-Apr-2013 2Added dual and quad products (TSZ122 and TSZ124 respectively)\nUpdated title\nAdded following packages: DFN8 2x2, MiniSO8, QFN16 3x3, TSSOP14\nUpdated Features\nAdded Benefits and Related products\nUpdated Description\nUpdated Table 1 (R thja, ESD)\nUpdated Table 3 (V io, ∆V io/∆T, CMR, A vd, ICC, e n, and C s)\nUpdated Table 4 (V io, ∆V io/∆T, CMR, I CC, en, and C s)\nUpdated Table 5 (V io, ∆V io/∆T, CMR, SVR, EMIRR, I CC, ts, en, and C s)\nUpdated curves of Section 3: Electrical characteristics\nAdded Section 4.7: Capacitive load\nSmall update Section 4.9: Optimized application recommendation (capacitor)\nAdded Section 4.10: EMI rejection ration (EMIRR)\nUpdated Table 10: Order codes\n11-Sep-2013 3Added SO8 package for commercial part number TSZ122IDT\nRelated products: added hyperlinks for TSV71x and TSV73x products\nTable 1: updated CDM information\nFigure 6, Figure 7: updated X-axes titles\nFigure 12: updated X-axis and Y-axis titles\nFigure 19: updated title\nFigure 26: updated X-axis (logarithmic scale)\nFigure 27 and Figure 28: updated Y-axis titles\n23-May-2014 4Table 1: updated ESD information\nTable 5: added footnote 3\nTable 10: Order codes: added automotive qualification footnotes 1 and 2; updated marking of TSZ122IST.\nUpdated disclaimer\n09-May-2016 5Updated document layout\nTable 13: "Order codes": added new automotive grade order code TSZ122IYD, updated footnotes of other\nautomotive grade order codes.\n07-Feb-2017 6Table 3, Table 4, and Table 5: added parameter "Low-frequency peak-to-peak input noise" (∫e n). Figure 26:\n"0.1 Hz to 10 Hz noise": updated legend (0.75 μVpp instead of 0.2 μVpp)\n12-Apr-2017 7Updated footnote related to TSZ122IYDT in Table 13: "Order codes". Minor changes throughout the\ndocument.\n18-May-2017 8 Updated package outline drawing and mechanical data in Section 6.2: SOT23-5 package information.\n12-Nov-2018 9Updated Figure 43. Stability criteria with a serial resistor at V DD = 5 V and Figure 44. Stability criteria with a\nserial resistor at V DD = 1.8 V\n26-Feb-2019 10Updated Figure 43. Stability criteria with a serial resistor at V DD = 5 V and Figure 44. Stability criteria with a\nserial resistor at V DD = 1.8 V\n07-Apr-2022 11 Added new TSZ121IYCT order code and updated footnote in Table 13. Order codes .TSZ121, TSZ122, TSZ124\nDS9216  - Rev 11 page 32/37\nContents\n1 Package pin connections .......................................................... 2\n2 Absolute maximum ratings and operating conditions .............................. 3\n3 Electrical characteristics ........................................................... 4\n4 Electrical characteristic curves .................................................... 8\n5 Application information ........................................................... 14\n5.1 Operation theory .............................................................. 14\n5.1.1 Time domain ........................................................... 14\n5.1.2 Frequency domain ...................................................... 15\n5.2 Operating voltages ............................................................ 15\n5.3 Input pin voltage ranges ........................................................ 15\n5.4 Rail-to-rail input ............................................................... 16\n5.5 Input offset voltage drift over temperature ......................................... 16\n5.6 Rail-to-rail output .............................................................. 16\n5.7 Capacitive load ............................................................... 16\n5.8 PCB layout recommendations ................................................... 17\n5.9 Optimized application recommendation ........................................... 17\n5.10 EMI rejection ration (EMIRR) .................................................... 17\n5.11 Application examples .......................................................... 18\n5.11.1 Oxygen sensor ......................................................... 18\n5.11.2 Precision instrumentation amplifier .......................................... 18\n5.11.3 Low-side current sensing ................................................. 19\n6 Package information .............................................................. 21\n6.1 SC70-5 (or SOT323-5) package information ....................................... 22\n6.2 SOT23-5 package information ................................................... 23\n6.3 DFN8 2 x 2 package information ................................................. 24\n6.4 MiniSO8 package information ................................................... 26\n6.5 SO8 package information ....................................................... 27\n6.6 QFN16 3x3 package information ................................................. 28\n6.7 TSSOP14 package information .................................................. 30\n7 Ordering information ............................................................. 31\nRevision history ....................................................................... 32\nList of tables .......................................................................... 34\nList of figures .......................................................................... 35TSZ121, TSZ122, TSZ124\nContents\nDS9216  - Rev 11 page 33/37\nList of tables\nTable 1.  Absolute maximum ratings (AMR) ........................................................ 3\nTable 2.  Operating conditions ................................................................. 3\nTable 3.  Electrical characteristics at V CC+ = 1.8 V with V CC- = 0 V, V icm = V CC/2, T = 25 ° C, and R L = 10 kΩ connected to\nVCC/2 (unless otherwise specified) ........................................................ 4\nTable 4.  Electrical characteristics at V CC+ = 3.3 V with V CC- = 0 V, V icm = V CC/2, T = 25 ° C, and R L = 10 kΩ connected to\nVCC/2 (unless otherwise specified) ........................................................ 5\nTable 5.  Electrical characteristics at V CC+ = 5 V with V CC- = 0 V, V icm = V CC/2, T = 25 ° C, and R L = 10 kΩ connected to\nVCC/2 (unless otherwise specified) ........................................................ 6\nTable 6.  SC70-5 (or SOT323-5) mechanical data ................................................... 22\nTable 7.  SOT23-5 mechanical data ............................................................. 23\nTable 8.  DFN8 2 x 2 mechanical data ........................................................... 24\nTable 9.  MiniSO8 package mechanical data ...................................................... 26\nTable 10.  SO8 package mechanical data ......................................................... 27\nTable 11.  QFN16 3x3 mechanical data ........................................................... 29\nTable 12.  TSSOP14 package mechanical data ..................................................... 30\nTable 13.  Order codes ...................................................................... 31\nTable 14.  Document revision history ............................................................. 32TSZ121, TSZ122, TSZ124\nList of tables\nDS9216  - Rev 11 page 34/37\nList of figures\nFigure 1.  Pin connections for each package (top view) ............................................... 2\nFigure 2.  Supply current vs. supply voltage ....................................................... 8\nFigure 3.  Input offset voltage distribution at V CC = 5 V ................................................ 8\nFigure 4.  Input offset voltage distribution at V CC = 3.3 V .............................................. 8\nFigure 5.  Input offset voltage distribution at V CC = 1.8 V .............................................. 8\nFigure 6.  Vio temperature co-efficient distribution (-40 °C to 25 °C) ....................................... 8\nFigure 7.  Vio temperature co-efficient distribution (25 °C to 125 °C) ...................................... 8\nFigure 8.  Input offset voltage vs. supply voltage .................................................... 9\nFigure 9.  Input offset voltage vs. input common-mode at V CC = 1.8 V ..................................... 9\nFigure 10.  Input offset voltage vs. input common-mode at V CC = 2.7 V ..................................... 9\nFigure 11.  Input offset voltage vs. input common-mode at V CC = 5.5 V ..................................... 9\nFigure 12.  Input offset voltage vs. temperature ...................................................... 9\nFigure 13.  VOH vs. supply voltage .............................................................. 9\nFigure 14.  VOL vs. supply voltage .............................................................. 10\nFigure 15.  Output current vs. output voltage at V CC = 1.8 V ............................................ 10\nFigure 16.  Output current vs. output voltage at V CC = 5.5 V ............................................ 10\nFigure 17.  Input bias current vs. common mode at V CC = 5 V ........................................... 10\nFigure 18.  Input bias current vs. common mode at V CC = 1.8 V ......................................... 10\nFigure 19.  Input bias current vs. temperature at V CC = 5 V ............................................ 10\nFigure 20.  Bode diagram at V CC = 1.8 V ......................................................... 11\nFigure 21.  Bode diagram at V CC = 2.7 V ......................................................... 11\nFigure 22.  Bode diagram at V CC = 5.5 V ......................................................... 11\nFigure 23.  Open loop gain vs. frequency ......................................................... 11\nFigure 24.  Positive slew rate vs. supply voltage .................................................... 11\nFigure 25.  Negative slew rate vs. supply voltage ................................................... 11\nFigure 26.  0.1 Hz to 10 Hz noise .............................................................. 12\nFigure 27.  Noise vs. frequency ................................................................ 12\nFigure 28.  Noise vs. frequency and temperature ................................................... 12\nFigure 29.  Output overshoot vs. load capacitance .................................................. 12\nFigure 30.  Small signal ..................................................................... 12\nFigure 31.  Large signal ..................................................................... 12\nFigure 32.  Positive overvoltage recovery at V CC = 1.8 V .............................................. 13\nFigure 33.  Positive overvoltage recovery at V CC = 5 V ............................................... 13\nFigure 34.  Negative overvoltage recovery at V CC = 1.8 V ............................................. 13\nFigure 35.  Negative overvoltage recovery at V CC = 5 V ............................................... 13\nFigure 36.  PSRR vs. frequency ............................................................... 13\nFigure 37.  Output impedance vs. frequency ....................................................... 13\nFigure 38.  Block diagram in the time domain (step 1) ................................................ 14\nFigure 39.  Block diagram in the time domain (step 2) ................................................ 14\nFigure 40.  Vio cancellation principle ............................................................ 14\nFigure 41.  Block diagram in the frequency domain .................................................. 15\nFigure 42.  Input current limitation .............................................................. 16\nFigure 43.  Stability criteria with a serial resistor at V DD = 5 V ........................................... 17\nFigure 44.  Stability criteria with a serial resistor at V DD = 1.8 V .......................................... 17\nFigure 45.  Test configuration for Riso ........................................................... 17\nFigure 46.  EMIRR on IN+ pin ................................................................. 18\nFigure 47.  Oxygen sensor principle schematic ..................................................... 18\nFigure 48.  Precision instrumentation amplifier schematic .............................................. 19\nFigure 49.  Low-side current sensing schematic .................................................... 19\nFigure 50.  SC70-5 (or SOT323-5) package outline .................................................. 22TSZ121, TSZ122, TSZ124\nList of figures\nDS9216  - Rev 11 page 35/37\nFigure 51.  SOT23-5 package outline ........................................................... 23\nFigure 52.  DFN8 2 x 2 package outline .......................................................... 24\nFigure 53.  DFN8 2 x 2 recommended footprint ..................................................... 25\nFigure 54.  MiniSO8 package outline ............................................................ 26\nFigure 55.  SO8 package outline ............................................................... 27\nFigure 56.  QFN16 3x3 package outline .......................................................... 28\nFigure 57.  QFN16 3x3 recommended footprint ..................................................... 29\nFigure 58.  TSSOP14 package outline ........................................................... 30TSZ121, TSZ122, TSZ124\nList of figures\nDS9216  - Rev 11 page 36/37\nIMPORTANT NOTICE – READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST\nproducts and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST\nproducts are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of\npurchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks . All other product or service names\nare the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2022 STMicroelectronics – All rights reservedTSZ121, TSZ122, TSZ124\nDS9216  - Rev 11 page 37/37\n'}]
!==============================================================================!
### Component Summary: TSZ122IST (STMicroelectronics)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC): 1.8 V to 5.5 V
  - Absolute Maximum Supply Voltage: 6 V

- **Current Ratings:**
  - Supply Current (per amplifier): 40 µA max at 5 V
  - Input Current: 10 mA max

- **Power Consumption:**
  - 40 µA max at 5 V

- **Operating Temperature Range:**
  - -40 °C to 125 °C

- **Package Type:**
  - Available in multiple packages: SC70-5, DFN8 2x2, MiniSO8, SO8, QFN16 3x3, TSSOP14

- **Special Features:**
  - Very low input offset voltage: 5 µV max at 25 °C, 8 µV over full temperature range
  - Rail-to-rail input and output
  - High tolerance to ESD: 4 kV HBM
  - Gain bandwidth product: 400 kHz
  - Ultra-low input bias current

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1 (not moisture sensitive)

#### Description:
The TSZ122IST is a dual high precision operational amplifier from the TSZ12x series, designed for applications requiring very low input offset voltages and high stability. It features a chopper architecture that minimizes drift and noise, making it suitable for precision signal conditioning tasks. The operational amplifier is capable of rail-to-rail input and output, allowing it to operate effectively in low-voltage applications.

#### Typical Applications:
- **Battery-Powered Applications:** Due to its low power consumption, it is ideal for devices that rely on battery power.
- **Portable Devices:** Its compact size and low power requirements make it suitable for portable electronics.
- **Signal Conditioning:** The TSZ122IST is used in applications where accurate signal amplification is necessary, such as sensor interfaces.
- **Medical Instrumentation:** Its high precision and stability make it suitable for medical devices that require accurate measurements.

This operational amplifier is particularly beneficial in applications where high accuracy is critical, and it can be used in various configurations to meet specific design requirements.