-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity a0_Loop_sizeLoop_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    size_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    size_empty_n : IN STD_LOGIC;
    size_read : OUT STD_LOGIC;
    data1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    data1_empty_n : IN STD_LOGIC;
    data1_read : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    threshold_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    threshold_empty_n : IN STD_LOGIC;
    threshold_read : OUT STD_LOGIC;
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    data2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    data2_full_n : IN STD_LOGIC;
    data2_write : OUT STD_LOGIC );
end;


architecture behav of a0_Loop_sizeLoop_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal size_blk_n : STD_LOGIC;
    signal data1_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal exitcond_i_i_reg_643 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal threshold_blk_n : STD_LOGIC;
    signal data2_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal exitcond_i_i_reg_643_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal exitcond_i_i_reg_643_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_1_i_i_reg_235 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_282_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state23_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state27_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state31_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state35_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state39_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state20_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state24_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state28_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state32_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state36_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state17_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state21_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state25_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state29_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state33_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_state37_pp0_stage3_iter8 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal size_read_reg_623 : STD_LOGIC_VECTOR (31 downto 0);
    signal threshold_read_reg_628 : STD_LOGIC_VECTOR (31 downto 0);
    signal threshold_load_to_in_fu_295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal threshold_load_to_in_reg_633 : STD_LOGIC_VECTOR (31 downto 0);
    signal notrhs1_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs1_reg_638 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_i_i_reg_643_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_314_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_647 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_652_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data1_read_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal data1_read_1_reg_668 : STD_LOGIC_VECTOR (31 downto 0);
    signal data1_read_2_reg_676 : STD_LOGIC_VECTOR (31 downto 0);
    signal data1_read_3_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_266_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_i_i_reg_692 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_i_i_reg_697 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_i_i_reg_702 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_i_i_reg_707 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_1_i_i_reg_712 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_1_i_i_reg_712_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_1_i_i_reg_717 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_1_i_i_reg_717_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_1_i_i_reg_722 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_1_i_i_reg_722_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_1_i_i_reg_727 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_1_i_i_reg_727_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_2_i_i_reg_732 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_2_i_i_reg_732_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_2_i_i_reg_732_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_2_i_i_reg_737 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_2_i_i_reg_737_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_2_i_i_reg_737_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_2_i_i_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_2_i_i_reg_742_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_2_i_i_reg_742_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_2_i_i_reg_747 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_2_i_i_reg_747_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_2_i_i_reg_747_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_3_i_i_reg_752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal tempVal_0_3_i_i_reg_752_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_3_i_i_reg_752_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_0_3_i_i_reg_752_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_3_i_i_reg_757 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_3_i_i_reg_757_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_3_i_i_reg_757_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_1_3_i_i_reg_757_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_3_i_i_reg_762 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_3_i_i_reg_762_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_3_i_i_reg_762_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_2_3_i_i_reg_762_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_3_i_i_reg_767 : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_3_i_i_reg_767_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_3_i_i_reg_767_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tempVal_3_3_i_i_reg_767_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_0_i_i_reg_772 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_251_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_1_i_i_reg_777 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_2_i_i_reg_782 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_3_i_i_reg_787 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_0_1_i_i_reg_792 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp_20_1_1_i_i_reg_797 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_2_1_i_i_reg_802 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_3_1_i_i_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_0_2_i_i_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal tmp_20_1_2_i_i_reg_817 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_2_2_i_i_reg_822 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_3_2_i_i_reg_827 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_0_3_i_i_reg_832 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal tmp_20_0_3_i_i_reg_832_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_1_3_i_i_reg_839 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_1_3_i_i_reg_839_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_2_3_i_i_reg_846 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_2_3_i_i_reg_846_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_3_3_i_i_reg_853 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_3_3_i_i_reg_853_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_865 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_870 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal tmp_26_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_reg_875 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_880 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs6_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs6_reg_885 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs6_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs6_reg_890 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_reg_895 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_8_fu_534_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_8_reg_900 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_phi_mux_i_1_i_i_phi_fu_239_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal grp_fu_246_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_251_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_251_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_261_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_266_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_266_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_282_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_282_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_286_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_299_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_2_fu_320_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal notlhs1_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_0_3_i_i_to_in_fu_340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_343_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_353_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_3_i_i_to_in_fu_385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_388_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_398_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs2_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_3_i_i_to_in_fu_436_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_439_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_449_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs4_fu_459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs4_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_3_i_i_to_in_fu_481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_484_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_494_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_22_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_246_ce : STD_LOGIC;
    signal grp_fu_251_ce : STD_LOGIC;
    signal grp_fu_256_ce : STD_LOGIC;
    signal grp_fu_261_ce : STD_LOGIC;
    signal grp_fu_266_ce : STD_LOGIC;
    signal grp_fu_270_ce : STD_LOGIC;
    signal grp_fu_274_ce : STD_LOGIC;
    signal grp_fu_278_ce : STD_LOGIC;
    signal grp_fu_282_ce : STD_LOGIC;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component a0_myFuncAccel_fcmp_32ns_32ns_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U6 : component a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_246_p0,
        din1 => grp_fu_246_p1,
        ce => grp_fu_246_ce,
        dout => grp_fu_246_p2);

    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U7 : component a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_251_p0,
        din1 => grp_fu_251_p1,
        ce => grp_fu_251_ce,
        dout => grp_fu_251_p2);

    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U8 : component a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_256_p0,
        din1 => grp_fu_256_p1,
        ce => grp_fu_256_ce,
        dout => grp_fu_256_p2);

    myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U9 : component a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_261_p0,
        din1 => grp_fu_261_p1,
        ce => grp_fu_261_ce,
        dout => grp_fu_261_p2);

    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U10 : component a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_266_p0,
        din1 => grp_fu_266_p1,
        ce => grp_fu_266_ce,
        dout => grp_fu_266_p2);

    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U11 : component a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_270_p0,
        din1 => grp_fu_270_p1,
        ce => grp_fu_270_ce,
        dout => grp_fu_270_p2);

    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U12 : component a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_274_p0,
        din1 => grp_fu_274_p1,
        ce => grp_fu_274_ce,
        dout => grp_fu_274_p2);

    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U13 : component a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_278_p0,
        din1 => grp_fu_278_p1,
        ce => grp_fu_278_ce,
        dout => grp_fu_278_p2);

    myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U14 : component a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_282_p0,
        din1 => grp_fu_282_p1,
        ce => grp_fu_282_ce,
        dout => grp_fu_282_p2);

    myFuncAccel_fcmp_32ns_32ns_1_1_1_U15 : component a0_myFuncAccel_fcmp_32ns_32ns_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_286_p0,
        din1 => threshold_read_reg_628,
        opcode => ap_const_lv5_5,
        dout => grp_fu_286_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                elsif ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_i_i_reg_235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_1_i_i_reg_235 <= ap_const_lv32_0;
            elsif (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_1_i_i_reg_235 <= i_reg_647;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                data1_read_1_reg_668 <= data1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                data1_read_2_reg_676 <= data1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data1_read_3_reg_684 <= data1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                data1_read_reg_660 <= data1_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_i_i_reg_643 <= exitcond_i_i_fu_309_p2;
                exitcond_i_i_reg_643_pp0_iter1_reg <= exitcond_i_i_reg_643;
                exitcond_i_i_reg_643_pp0_iter2_reg <= exitcond_i_i_reg_643_pp0_iter1_reg;
                exitcond_i_i_reg_643_pp0_iter3_reg <= exitcond_i_i_reg_643_pp0_iter2_reg;
                exitcond_i_i_reg_643_pp0_iter4_reg <= exitcond_i_i_reg_643_pp0_iter3_reg;
                exitcond_i_i_reg_643_pp0_iter5_reg <= exitcond_i_i_reg_643_pp0_iter4_reg;
                exitcond_i_i_reg_643_pp0_iter6_reg <= exitcond_i_i_reg_643_pp0_iter5_reg;
                exitcond_i_i_reg_643_pp0_iter7_reg <= exitcond_i_i_reg_643_pp0_iter6_reg;
                exitcond_i_i_reg_643_pp0_iter8_reg <= exitcond_i_i_reg_643_pp0_iter7_reg;
                exitcond_i_i_reg_643_pp0_iter9_reg <= exitcond_i_i_reg_643_pp0_iter8_reg;
                tempVal_0_3_i_i_reg_752_pp0_iter3_reg <= tempVal_0_3_i_i_reg_752;
                tempVal_0_3_i_i_reg_752_pp0_iter4_reg <= tempVal_0_3_i_i_reg_752_pp0_iter3_reg;
                tempVal_0_3_i_i_reg_752_pp0_iter5_reg <= tempVal_0_3_i_i_reg_752_pp0_iter4_reg;
                tempVal_1_3_i_i_reg_757_pp0_iter3_reg <= tempVal_1_3_i_i_reg_757;
                tempVal_1_3_i_i_reg_757_pp0_iter4_reg <= tempVal_1_3_i_i_reg_757_pp0_iter3_reg;
                tempVal_1_3_i_i_reg_757_pp0_iter5_reg <= tempVal_1_3_i_i_reg_757_pp0_iter4_reg;
                tempVal_2_3_i_i_reg_762_pp0_iter3_reg <= tempVal_2_3_i_i_reg_762;
                tempVal_2_3_i_i_reg_762_pp0_iter4_reg <= tempVal_2_3_i_i_reg_762_pp0_iter3_reg;
                tempVal_2_3_i_i_reg_762_pp0_iter5_reg <= tempVal_2_3_i_i_reg_762_pp0_iter4_reg;
                tempVal_3_3_i_i_reg_767_pp0_iter3_reg <= tempVal_3_3_i_i_reg_767;
                tempVal_3_3_i_i_reg_767_pp0_iter4_reg <= tempVal_3_3_i_i_reg_767_pp0_iter3_reg;
                tempVal_3_3_i_i_reg_767_pp0_iter5_reg <= tempVal_3_3_i_i_reg_767_pp0_iter4_reg;
                tmp_5_reg_652_pp0_iter1_reg <= tmp_5_reg_652;
                tmp_5_reg_652_pp0_iter2_reg <= tmp_5_reg_652_pp0_iter1_reg;
                tmp_5_reg_652_pp0_iter3_reg <= tmp_5_reg_652_pp0_iter2_reg;
                tmp_5_reg_652_pp0_iter4_reg <= tmp_5_reg_652_pp0_iter3_reg;
                tmp_5_reg_652_pp0_iter5_reg <= tmp_5_reg_652_pp0_iter4_reg;
                tmp_5_reg_652_pp0_iter6_reg <= tmp_5_reg_652_pp0_iter5_reg;
                tmp_5_reg_652_pp0_iter7_reg <= tmp_5_reg_652_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_reg_647 <= i_fu_314_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                notlhs6_reg_885 <= notlhs6_fu_498_p2;
                notrhs6_reg_890 <= notrhs6_fu_504_p2;
                tmp_19_reg_880 <= tmp_19_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                notrhs1_reg_638 <= notrhs1_fu_303_p2;
                size_read_reg_623 <= size_dout;
                threshold_load_to_in_reg_633 <= threshold_load_to_in_fu_295_p1;
                threshold_read_reg_628 <= threshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_290 <= grp_fu_282_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tempVal_0_1_i_i_reg_712 <= grp_fu_266_p2;
                tempVal_1_1_i_i_reg_717 <= grp_fu_270_p2;
                tempVal_2_1_i_i_reg_722 <= grp_fu_274_p2;
                tempVal_3_1_i_i_reg_727 <= grp_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tempVal_0_1_i_i_reg_712_pp0_iter2_reg <= tempVal_0_1_i_i_reg_712;
                tempVal_1_1_i_i_reg_717_pp0_iter2_reg <= tempVal_1_1_i_i_reg_717;
                tempVal_2_1_i_i_reg_722_pp0_iter2_reg <= tempVal_2_1_i_i_reg_722;
                tempVal_3_1_i_i_reg_727_pp0_iter2_reg <= tempVal_3_1_i_i_reg_727;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                tempVal_0_2_i_i_reg_732 <= grp_fu_266_p2;
                tempVal_1_2_i_i_reg_737 <= grp_fu_270_p2;
                tempVal_2_2_i_i_reg_742 <= grp_fu_274_p2;
                tempVal_3_2_i_i_reg_747 <= grp_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                tempVal_0_2_i_i_reg_732_pp0_iter2_reg <= tempVal_0_2_i_i_reg_732;
                tempVal_0_2_i_i_reg_732_pp0_iter3_reg <= tempVal_0_2_i_i_reg_732_pp0_iter2_reg;
                tempVal_1_2_i_i_reg_737_pp0_iter2_reg <= tempVal_1_2_i_i_reg_737;
                tempVal_1_2_i_i_reg_737_pp0_iter3_reg <= tempVal_1_2_i_i_reg_737_pp0_iter2_reg;
                tempVal_2_2_i_i_reg_742_pp0_iter2_reg <= tempVal_2_2_i_i_reg_742;
                tempVal_2_2_i_i_reg_742_pp0_iter3_reg <= tempVal_2_2_i_i_reg_742_pp0_iter2_reg;
                tempVal_3_2_i_i_reg_747_pp0_iter2_reg <= tempVal_3_2_i_i_reg_747;
                tempVal_3_2_i_i_reg_747_pp0_iter3_reg <= tempVal_3_2_i_i_reg_747_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tempVal_0_3_i_i_reg_752 <= grp_fu_266_p2;
                tempVal_1_3_i_i_reg_757 <= grp_fu_270_p2;
                tempVal_2_3_i_i_reg_762 <= grp_fu_274_p2;
                tempVal_3_3_i_i_reg_767 <= grp_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tempVal_0_i_i_reg_692 <= grp_fu_266_p2;
                tempVal_1_i_i_reg_697 <= grp_fu_270_p2;
                tempVal_2_i_i_reg_702 <= grp_fu_274_p2;
                tempVal_3_i_i_reg_707 <= grp_fu_278_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                tmp_12_reg_865 <= grp_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_18_reg_870 <= grp_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                tmp_20_0_1_i_i_reg_792 <= grp_fu_246_p2;
                tmp_20_1_1_i_i_reg_797 <= grp_fu_251_p2;
                tmp_20_2_1_i_i_reg_802 <= grp_fu_256_p2;
                tmp_20_3_1_i_i_reg_807 <= grp_fu_261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_20_0_2_i_i_reg_812 <= grp_fu_246_p2;
                tmp_20_1_2_i_i_reg_817 <= grp_fu_251_p2;
                tmp_20_2_2_i_i_reg_822 <= grp_fu_256_p2;
                tmp_20_3_2_i_i_reg_827 <= grp_fu_261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_20_0_3_i_i_reg_832 <= grp_fu_246_p2;
                tmp_20_1_3_i_i_reg_839 <= grp_fu_251_p2;
                tmp_20_2_3_i_i_reg_846 <= grp_fu_256_p2;
                tmp_20_3_3_i_i_reg_853 <= grp_fu_261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_20_0_3_i_i_reg_832_pp0_iter7_reg <= tmp_20_0_3_i_i_reg_832;
                tmp_20_1_3_i_i_reg_839_pp0_iter7_reg <= tmp_20_1_3_i_i_reg_839;
                tmp_20_2_3_i_i_reg_846_pp0_iter7_reg <= tmp_20_2_3_i_i_reg_846;
                tmp_20_3_3_i_i_reg_853_pp0_iter7_reg <= tmp_20_3_3_i_i_reg_853;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_20_0_i_i_reg_772 <= grp_fu_246_p2;
                tmp_20_1_i_i_reg_777 <= grp_fu_251_p2;
                tmp_20_2_i_i_reg_782 <= grp_fu_256_p2;
                tmp_20_3_i_i_reg_787 <= grp_fu_261_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_24_reg_895 <= grp_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_26_reg_875 <= tmp_26_fu_430_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_fu_309_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_5_reg_652 <= tmp_5_fu_335_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_7_reg_860 <= grp_fu_286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_i_i_reg_643_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                    tmp_i_i_8_reg_900(29 downto 23) <= tmp_i_i_8_fu_534_p3(29 downto 23);
            end if;
        end if;
    end process;
    tmp_i_i_8_reg_900(22 downto 0) <= "00000000000000000000000";
    tmp_i_i_8_reg_900(31 downto 30) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, size_empty_n, threshold_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, exitcond_i_i_fu_309_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_i_i_fu_309_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_i_i_fu_309_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state40 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(data1_empty_n, data2_full_n, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter1, exitcond_i_i_reg_643_pp0_iter8_reg, ap_enable_reg_pp0_iter9)
    begin
                ap_block_pp0_stage0_00001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(data1_empty_n, data2_full_n, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter1, exitcond_i_i_reg_643_pp0_iter8_reg, ap_enable_reg_pp0_iter9)
    begin
                ap_block_pp0_stage0_01001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(data1_empty_n, data2_full_n, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter1, exitcond_i_i_reg_643_pp0_iter8_reg, ap_enable_reg_pp0_iter9)
    begin
                ap_block_pp0_stage0_11001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(data1_empty_n, data2_full_n, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter1, exitcond_i_i_reg_643_pp0_iter8_reg, ap_enable_reg_pp0_iter9)
    begin
                ap_block_pp0_stage0_subdone <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_00001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter9, exitcond_i_i_reg_643_pp0_iter9_reg)
    begin
                ap_block_pp0_stage1_00001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_01001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter9, exitcond_i_i_reg_643_pp0_iter9_reg)
    begin
                ap_block_pp0_stage1_01001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter9, exitcond_i_i_reg_643_pp0_iter9_reg)
    begin
                ap_block_pp0_stage1_11001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter9, exitcond_i_i_reg_643_pp0_iter9_reg)
    begin
                ap_block_pp0_stage1_subdone <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_00001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage2_00001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_01001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage2_01001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage2_11001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage2_subdone <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_00001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage3_00001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_01001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage3_01001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage3_11001 <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(data1_empty_n, data2_full_n, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_pp0_stage3_subdone <= (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, size_empty_n, threshold_empty_n)
    begin
                ap_block_state1 <= ((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_pp0_stage2_iter8_assign_proc : process(data2_full_n, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_state36_pp0_stage2_iter8 <= ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0));
    end process;


    ap_block_state37_pp0_stage3_iter8_assign_proc : process(data2_full_n, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_state37_pp0_stage3_iter8 <= ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0));
    end process;


    ap_block_state38_pp0_stage0_iter9_assign_proc : process(data2_full_n, exitcond_i_i_reg_643_pp0_iter8_reg)
    begin
                ap_block_state38_pp0_stage0_iter9 <= ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0));
    end process;


    ap_block_state39_pp0_stage1_iter9_assign_proc : process(data2_full_n, exitcond_i_i_reg_643_pp0_iter9_reg)
    begin
                ap_block_state39_pp0_stage1_iter9 <= ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (data2_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage1_iter0_assign_proc : process(data1_empty_n, exitcond_i_i_reg_643)
    begin
                ap_block_state3_pp0_stage1_iter0 <= ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage2_iter0_assign_proc : process(data1_empty_n, exitcond_i_i_reg_643)
    begin
                ap_block_state4_pp0_stage2_iter0 <= ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state5_pp0_stage3_iter0_assign_proc : process(data1_empty_n, exitcond_i_i_reg_643)
    begin
                ap_block_state5_pp0_stage3_iter0 <= ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0));
    end process;


    ap_block_state6_pp0_stage0_iter1_assign_proc : process(data1_empty_n, exitcond_i_i_reg_643)
    begin
                ap_block_state6_pp0_stage0_iter1 <= ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (data1_empty_n = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_i_i_fu_309_p2)
    begin
        if ((exitcond_i_i_fu_309_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_1_i_i_phi_fu_239_p4_assign_proc : process(exitcond_i_i_reg_643, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, i_1_i_i_reg_235, i_reg_647)
    begin
        if (((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_i_1_i_i_phi_fu_239_p4 <= i_reg_647;
        else 
            ap_phi_mux_i_1_i_i_phi_fu_239_p4 <= i_1_i_i_reg_235;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    data1_blk_n_assign_proc : process(data1_empty_n, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, exitcond_i_i_reg_643, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if ((((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            data1_blk_n <= data1_empty_n;
        else 
            data1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data1_read_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, exitcond_i_i_reg_643, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((exitcond_i_i_reg_643 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            data1_read <= ap_const_logic_1;
        else 
            data1_read <= ap_const_logic_0;
        end if; 
    end process;


    data2_blk_n_assign_proc : process(data2_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg, ap_enable_reg_pp0_iter9, exitcond_i_i_reg_643_pp0_iter9_reg)
    begin
        if ((((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            data2_blk_n <= data2_full_n;
        else 
            data2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    data2_din <= reg_290;

    data2_write_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, exitcond_i_i_reg_643_pp0_iter8_reg, ap_enable_reg_pp0_iter9, exitcond_i_i_reg_643_pp0_iter9_reg, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((exitcond_i_i_reg_643_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((exitcond_i_i_reg_643_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            data2_write <= ap_const_logic_1;
        else 
            data2_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_i_i_fu_309_p2 <= "1" when (ap_phi_mux_i_1_i_i_phi_fu_239_p4 = size_read_reg_623) else "0";

    grp_fu_246_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_246_ce <= ap_const_logic_1;
        else 
            grp_fu_246_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_246_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_0_i_i_reg_692, ap_enable_reg_pp0_iter2, tmp_20_0_i_i_reg_772, tmp_20_0_1_i_i_reg_792, tmp_20_0_2_i_i_reg_812, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_246_p0 <= tmp_20_0_2_i_i_reg_812;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_246_p0 <= tmp_20_0_1_i_i_reg_792;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_246_p0 <= tmp_20_0_i_i_reg_772;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_246_p0 <= tempVal_0_i_i_reg_692;
        else 
            grp_fu_246_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_246_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_0_1_i_i_reg_712_pp0_iter2_reg, tempVal_0_2_i_i_reg_732_pp0_iter3_reg, ap_enable_reg_pp0_iter2, tempVal_0_3_i_i_reg_752_pp0_iter5_reg, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_246_p1 <= tempVal_0_3_i_i_reg_752_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_246_p1 <= tempVal_0_2_i_i_reg_732_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_246_p1 <= tempVal_0_1_i_i_reg_712_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_246_p1 <= ap_const_lv32_0;
        else 
            grp_fu_246_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_251_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_251_ce <= ap_const_logic_1;
        else 
            grp_fu_251_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_251_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_1_i_i_reg_697, ap_enable_reg_pp0_iter2, tmp_20_1_i_i_reg_777, tmp_20_1_1_i_i_reg_797, ap_enable_reg_pp0_iter5, tmp_20_1_2_i_i_reg_817, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_251_p0 <= tmp_20_1_2_i_i_reg_817;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_251_p0 <= tmp_20_1_1_i_i_reg_797;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_251_p0 <= tmp_20_1_i_i_reg_777;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_251_p0 <= tempVal_1_i_i_reg_697;
        else 
            grp_fu_251_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_251_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_1_1_i_i_reg_717_pp0_iter2_reg, tempVal_1_2_i_i_reg_737_pp0_iter3_reg, ap_enable_reg_pp0_iter2, tempVal_1_3_i_i_reg_757_pp0_iter5_reg, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_251_p1 <= tempVal_1_3_i_i_reg_757_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_251_p1 <= tempVal_1_2_i_i_reg_737_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_251_p1 <= tempVal_1_1_i_i_reg_717_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_251_p1 <= ap_const_lv32_0;
        else 
            grp_fu_251_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_256_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_256_ce <= ap_const_logic_1;
        else 
            grp_fu_256_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_256_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_2_i_i_reg_702, ap_enable_reg_pp0_iter2, tmp_20_2_i_i_reg_782, tmp_20_2_1_i_i_reg_802, ap_enable_reg_pp0_iter5, tmp_20_2_2_i_i_reg_822, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_256_p0 <= tmp_20_2_2_i_i_reg_822;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_256_p0 <= tmp_20_2_1_i_i_reg_802;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_256_p0 <= tmp_20_2_i_i_reg_782;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_256_p0 <= tempVal_2_i_i_reg_702;
        else 
            grp_fu_256_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_256_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_2_1_i_i_reg_722_pp0_iter2_reg, tempVal_2_2_i_i_reg_742_pp0_iter3_reg, ap_enable_reg_pp0_iter2, tempVal_2_3_i_i_reg_762_pp0_iter5_reg, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_256_p1 <= tempVal_2_3_i_i_reg_762_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_256_p1 <= tempVal_2_2_i_i_reg_742_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_256_p1 <= tempVal_2_1_i_i_reg_722_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_256_p1 <= ap_const_lv32_0;
        else 
            grp_fu_256_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_261_ce <= ap_const_logic_1;
        else 
            grp_fu_261_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_261_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_3_i_i_reg_707, ap_enable_reg_pp0_iter2, tmp_20_3_i_i_reg_787, tmp_20_3_1_i_i_reg_807, ap_enable_reg_pp0_iter5, tmp_20_3_2_i_i_reg_827, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_261_p0 <= tmp_20_3_2_i_i_reg_827;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_261_p0 <= tmp_20_3_1_i_i_reg_807;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_261_p0 <= tmp_20_3_i_i_reg_787;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_261_p0 <= tempVal_3_i_i_reg_707;
        else 
            grp_fu_261_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tempVal_3_1_i_i_reg_727_pp0_iter2_reg, tempVal_3_2_i_i_reg_747_pp0_iter3_reg, ap_enable_reg_pp0_iter2, tempVal_3_3_i_i_reg_767_pp0_iter5_reg, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            grp_fu_261_p1 <= tempVal_3_3_i_i_reg_767_pp0_iter5_reg;
        elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_261_p1 <= tempVal_3_2_i_i_reg_747_pp0_iter3_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_261_p1 <= tempVal_3_1_i_i_reg_727_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_261_p1 <= ap_const_lv32_0;
        else 
            grp_fu_261_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_266_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_266_ce <= ap_const_logic_1;
        else 
            grp_fu_266_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_266_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, data1_read_reg_660, data1_read_1_reg_668, data1_read_2_reg_676, data1_read_3_reg_684)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_266_p0 <= data1_read_3_reg_684;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_266_p0 <= data1_read_2_reg_676;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_266_p0 <= data1_read_1_reg_668;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_266_p0 <= data1_read_reg_660;
        else 
            grp_fu_266_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_266_p1_assign_proc : process(p_read, p_read1, p_read2, p_read3, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_266_p1 <= p_read3;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_266_p1 <= p_read2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_266_p1 <= p_read1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_266_p1 <= p_read;
        else 
            grp_fu_266_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_270_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_270_ce <= ap_const_logic_1;
        else 
            grp_fu_270_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_270_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, data1_read_reg_660, data1_read_1_reg_668, data1_read_2_reg_676, data1_read_3_reg_684)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_270_p0 <= data1_read_3_reg_684;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_270_p0 <= data1_read_2_reg_676;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_270_p0 <= data1_read_1_reg_668;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_270_p0 <= data1_read_reg_660;
        else 
            grp_fu_270_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_270_p1_assign_proc : process(p_read4, p_read5, p_read6, p_read7, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_270_p1 <= p_read7;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_270_p1 <= p_read6;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_270_p1 <= p_read5;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_270_p1 <= p_read4;
        else 
            grp_fu_270_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_274_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_274_ce <= ap_const_logic_1;
        else 
            grp_fu_274_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_274_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, data1_read_reg_660, data1_read_1_reg_668, data1_read_2_reg_676, data1_read_3_reg_684)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_274_p0 <= data1_read_3_reg_684;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_274_p0 <= data1_read_2_reg_676;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_274_p0 <= data1_read_1_reg_668;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_274_p0 <= data1_read_reg_660;
        else 
            grp_fu_274_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_274_p1_assign_proc : process(p_read8, p_read9, p_read10, p_read11, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_274_p1 <= p_read11;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_274_p1 <= p_read10;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_274_p1 <= p_read9;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_274_p1 <= p_read8;
        else 
            grp_fu_274_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_278_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_278_ce <= ap_const_logic_1;
        else 
            grp_fu_278_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_278_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, data1_read_reg_660, data1_read_1_reg_668, data1_read_2_reg_676, data1_read_3_reg_684)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_278_p0 <= data1_read_3_reg_684;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_278_p0 <= data1_read_2_reg_676;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_278_p0 <= data1_read_1_reg_668;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_278_p0 <= data1_read_reg_660;
        else 
            grp_fu_278_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_278_p1_assign_proc : process(p_read12, p_read13, p_read14, p_read15, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_278_p1 <= p_read15;
        elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_278_p1 <= p_read14;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_278_p1 <= p_read13;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_278_p1 <= p_read12;
        else 
            grp_fu_278_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_282_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_282_ce <= ap_const_logic_1;
        else 
            grp_fu_282_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_282_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, tmp_20_0_3_i_i_reg_832_pp0_iter7_reg, tmp_20_1_3_i_i_reg_839_pp0_iter7_reg, tmp_20_2_3_i_i_reg_846_pp0_iter7_reg, tmp_20_3_3_i_i_reg_853_pp0_iter7_reg, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            grp_fu_282_p0 <= tmp_20_3_3_i_i_reg_853_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_282_p0 <= tmp_20_2_3_i_i_reg_846_pp0_iter7_reg;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_282_p0 <= tmp_20_1_3_i_i_reg_839_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            grp_fu_282_p0 <= tmp_20_0_3_i_i_reg_832_pp0_iter7_reg;
        else 
            grp_fu_282_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_282_p1_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter7, tmp_i_i_8_fu_534_p3, tmp_i_i_8_reg_900)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            grp_fu_282_p1 <= tmp_i_i_8_reg_900;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            grp_fu_282_p1 <= tmp_i_i_8_fu_534_p3;
        else 
            grp_fu_282_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_286_p0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_20_0_3_i_i_reg_832, ap_enable_reg_pp0_iter6, tmp_20_1_3_i_i_reg_839, tmp_20_2_3_i_i_reg_846, tmp_20_3_3_i_i_reg_853, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            grp_fu_286_p0 <= tmp_20_3_3_i_i_reg_853;
        elsif (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            grp_fu_286_p0 <= tmp_20_2_3_i_i_reg_846;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            grp_fu_286_p0 <= tmp_20_1_3_i_i_reg_839;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            grp_fu_286_p0 <= tmp_20_0_3_i_i_reg_832;
        else 
            grp_fu_286_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_fu_314_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_1_i_i_phi_fu_239_p4) + unsigned(ap_const_lv32_1));
    notlhs1_fu_329_p2 <= "0" when (tmp_2_fu_320_p4 = ap_const_lv8_FF) else "1";
    notlhs2_fu_402_p2 <= "0" when (tmp_9_fu_388_p4 = ap_const_lv8_FF) else "1";
    notlhs4_fu_453_p2 <= "0" when (tmp_14_fu_439_p4 = ap_const_lv8_FF) else "1";
    notlhs6_fu_498_p2 <= "0" when (tmp_20_fu_484_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_357_p2 <= "0" when (tmp_fu_343_p4 = ap_const_lv8_FF) else "1";
    notrhs1_fu_303_p2 <= "1" when (tmp_1_fu_299_p1 = ap_const_lv23_0) else "0";
    notrhs2_fu_408_p2 <= "1" when (tmp_11_fu_398_p1 = ap_const_lv23_0) else "0";
    notrhs4_fu_459_p2 <= "1" when (tmp_15_fu_449_p1 = ap_const_lv23_0) else "0";
    notrhs6_fu_504_p2 <= "1" when (tmp_21_fu_494_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_363_p2 <= "1" when (tmp_3_fu_353_p1 = ap_const_lv23_0) else "0";

    size_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, size_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            size_blk_n <= size_empty_n;
        else 
            size_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    size_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, size_empty_n, threshold_empty_n)
    begin
        if ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            size_read <= ap_const_logic_1;
        else 
            size_read <= ap_const_logic_0;
        end if; 
    end process;


    threshold_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            threshold_blk_n <= threshold_empty_n;
        else 
            threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    threshold_load_to_in_fu_295_p1 <= threshold_dout;

    threshold_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, size_empty_n, threshold_empty_n)
    begin
        if ((not(((threshold_empty_n = ap_const_logic_0) or (size_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            threshold_read <= ap_const_logic_1;
        else 
            threshold_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_420_p2 <= (tmp_s_fu_414_p2 and tmp_5_reg_652_pp0_iter6_reg);
    tmp_11_fu_398_p1 <= tmp_20_1_3_i_i_to_in_fu_385_p1(23 - 1 downto 0);
    tmp_13_fu_425_p2 <= (tmp_12_reg_865 and tmp_10_fu_420_p2);
    tmp_14_fu_439_p4 <= tmp_20_2_3_i_i_to_in_fu_436_p1(30 downto 23);
    tmp_15_fu_449_p1 <= tmp_20_2_3_i_i_to_in_fu_436_p1(23 - 1 downto 0);
    tmp_16_fu_465_p2 <= (notrhs4_fu_459_p2 or notlhs4_fu_453_p2);
    tmp_17_fu_471_p2 <= (tmp_5_reg_652_pp0_iter7_reg and tmp_16_fu_465_p2);
    tmp_19_fu_476_p2 <= (tmp_18_reg_870 and tmp_17_fu_471_p2);
    tmp_1_fu_299_p1 <= threshold_load_to_in_fu_295_p1(23 - 1 downto 0);
    tmp_20_0_3_i_i_to_in_fu_340_p1 <= tmp_20_0_3_i_i_reg_832;
    tmp_20_1_3_i_i_to_in_fu_385_p1 <= tmp_20_1_3_i_i_reg_839;
    tmp_20_2_3_i_i_to_in_fu_436_p1 <= tmp_20_2_3_i_i_reg_846;
    tmp_20_3_3_i_i_to_in_fu_481_p1 <= tmp_20_3_3_i_i_reg_853;
    tmp_20_fu_484_p4 <= tmp_20_3_3_i_i_to_in_fu_481_p1(30 downto 23);
    tmp_21_fu_494_p1 <= tmp_20_3_3_i_i_to_in_fu_481_p1(23 - 1 downto 0);
    tmp_22_fu_510_p2 <= (notrhs6_reg_890 or notlhs6_reg_885);
    tmp_23_fu_514_p2 <= (tmp_5_reg_652_pp0_iter7_reg and tmp_22_fu_510_p2);
    tmp_25_fu_519_p2 <= (tmp_24_reg_895 and tmp_23_fu_514_p2);
    tmp_26_fu_430_p2 <= (tmp_8_fu_380_p2 or tmp_13_fu_425_p2);
    tmp_27_fu_524_p2 <= (tmp_25_fu_519_p2 or tmp_19_reg_880);
    tmp_28_fu_529_p2 <= (tmp_27_fu_524_p2 or tmp_26_reg_875);
    tmp_2_fu_320_p4 <= threshold_load_to_in_reg_633(30 downto 23);
    tmp_3_fu_353_p1 <= tmp_20_0_3_i_i_to_in_fu_340_p1(23 - 1 downto 0);
    tmp_4_fu_369_p2 <= (notrhs_fu_363_p2 or notlhs_fu_357_p2);
    tmp_5_fu_335_p2 <= (notrhs1_reg_638 or notlhs1_fu_329_p2);
    tmp_6_fu_375_p2 <= (tmp_5_reg_652_pp0_iter6_reg and tmp_4_fu_369_p2);
    tmp_8_fu_380_p2 <= (tmp_7_reg_860 and tmp_6_fu_375_p2);
    tmp_9_fu_388_p4 <= tmp_20_1_3_i_i_to_in_fu_385_p1(30 downto 23);
    tmp_fu_343_p4 <= tmp_20_0_3_i_i_to_in_fu_340_p1(30 downto 23);
    tmp_i_i_8_fu_534_p3 <= 
        ap_const_lv32_3F800000 when (tmp_28_fu_529_p2(0) = '1') else 
        ap_const_lv32_0;
    tmp_s_fu_414_p2 <= (notrhs2_fu_408_p2 or notlhs2_fu_402_p2);
end behav;
