
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tarafdar' on host 'localhost' (Linux_x86_64 version 4.4.0-159-generic) on Wed Jul 01 21:08:21 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180'
Sourcing Tcl script './synth.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180'.
INFO: [HLS 200-10] Creating and opening solution '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1'.
WARNING: [HLS 200-483] The 'config_rtl -prefix' command is deprecated and will be removed in a future release. Use 'config_rtl -module_prefix' as its replacement.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [HLS 200-10] Adding design file '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp' to the project
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../../../firmware/nnet_utils/nnet_dense.h:152:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../../../firmware/nnet_utils/nnet_dense.h:164:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../../../firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../../../firmware/nnet_utils/nnet_conv2d_large.h:407:24
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file /home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5765 ; free virtual = 74738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5764 ; free virtual = 74737
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5663 ; free virtual = 74642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 826.633 ; gain = 128.000 ; free physical = 5617 ; free virtual = 74598
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../../../firmware/nnet_utils/nnet_merge.h:82) in function 'nnet::split<ap_uint<8>, ap_uint<8>, config180>' completely with a factor of 257.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_1.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp:9) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_2.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp:10) .
INFO: [XFORM 203-101] Partitioning array 'input.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_1.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_2.V.V' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../srcs/nnet_split.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet_split', detected/extracted 1 process function(s): 
	 '_split<ap_uint<8>, ap_uint<8>, config180, 257>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:19 ; elapsed = 00:02:20 . Memory (MB): peak = 890.633 ; gain = 192.000 ; free physical = 1675 ; free virtual = 70664
WARNING: [XFORM 203-631] Renaming function 'nnet::split<ap_uint<8>, ap_uint<8>, config180>' to 'split' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../../../firmware/nnet_utils/nnet_merge.h:84:7)
WARNING: [XFORM 203-631] Renaming function '_split<ap_uint<8>, ap_uint<8>, config180, 257>' to '_split' (/home/tarafdar/workDir/reproducability/hls4ml/example-models/resnet50-hls-full_300mus/firmware/ips/layer180/../include/_split.hpp:20:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:17 ; elapsed = 00:03:18 . Memory (MB): peak = 890.633 ; gain = 192.000 ; free physical = 1635 ; free virtual = 70628
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'nnet_split' ...
WARNING: [SYN 201-103] Legalizing function name '_split' to 'p_split'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 202.06 seconds; current allocated memory: 196.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 204.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 205.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 211.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'nnet_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 214.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.95 seconds; current allocated memory: 221.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 237.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_split'.
INFO: [HLS 200-111]  Elapsed time: 27.06 seconds; current allocated memory: 355.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'nnet_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_0_V_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/input_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_1_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_4_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_5_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_6_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_7_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_8_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_9_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_10_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_11_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_12_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_13_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_14_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_15_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_16_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_17_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_18_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_19_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_20_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_21_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_22_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_23_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_24_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_25_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_26_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_27_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_28_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_29_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_30_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_31_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_32_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_33_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_34_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_35_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_36_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_37_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_38_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_39_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_40_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_41_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_42_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_43_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_44_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_45_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_46_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_47_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_48_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_49_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_50_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_51_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_52_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_53_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_54_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_55_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_56_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_57_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_58_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_59_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_60_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_61_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_62_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_63_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_64_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_65_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_66_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_67_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_68_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_69_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_70_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_71_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_72_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_73_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_74_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_75_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_76_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_77_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_78_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_79_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_80_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_81_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_82_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_83_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_84_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_85_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_86_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_87_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_88_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_89_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_90_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_91_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_92_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_93_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_94_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_95_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_96_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_97_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_98_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_99_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_100_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_101_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_102_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_103_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_104_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_105_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_106_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_107_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_108_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_109_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_110_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_111_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_112_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_113_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_114_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_115_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_116_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_117_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_118_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_119_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_120_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_121_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_122_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_123_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_124_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_125_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_126_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_127_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_128_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_129_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_130_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_131_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_132_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_133_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_134_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_135_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_136_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_137_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_138_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_139_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_140_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_141_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_142_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_143_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_144_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_145_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_146_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_147_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_148_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_149_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_150_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_151_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_152_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_153_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_154_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_155_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_156_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_157_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_158_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_159_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_160_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_161_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_162_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_163_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_164_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_165_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_166_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_167_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_168_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_169_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_170_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_171_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_172_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_173_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_174_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_175_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_176_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_177_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_178_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_179_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_180_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_181_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_182_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_183_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_184_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_185_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_186_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_187_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_188_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_189_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_190_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_191_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_192_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_193_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_194_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_195_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_196_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_197_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_198_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_199_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_200_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_201_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_202_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_203_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_204_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_205_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_206_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_207_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_208_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_209_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_210_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_211_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_212_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_213_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_214_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_215_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_216_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_217_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_218_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_219_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_220_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_221_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_222_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_223_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_224_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_225_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_226_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_227_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_228_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_229_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_230_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_231_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_232_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_233_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_234_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_235_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_236_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_237_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_238_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_239_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_240_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_241_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_242_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_243_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_244_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_245_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_246_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_247_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_248_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_249_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_250_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_251_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_252_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_253_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_254_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_255_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'nnet_split/output_2_256_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'nnet_split' to 'ap_ctrl_none'.
INFO: [HLS 200-633] Setting ap_ctrl_none interface for nnet_split
INFO: [RTGEN 206-100] Finished creating RTL model for 'nnet_split'.
INFO: [HLS 200-111]  Elapsed time: 21.78 seconds; current allocated memory: 397.359 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:49 ; elapsed = 00:06:00 . Memory (MB): peak = 1273.445 ; gain = 574.812 ; free physical = 431 ; free virtual = 69687
INFO: [VHDL 208-304] Generating VHDL RTL for nnet_split with prefix layer180_.
INFO: [VLOG 209-307] Generating Verilog RTL for nnet_split with prefix layer180_.
WARNING: [HLS 200-483] The 'export_design -evaluate verilog' command is deprecated and will be removed in a future release. Use 'export_design -flow impl -rtl verilog' as its replacement.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1451.758 ; gain = 60.016 ; free physical = 360 ; free virtual = 69272
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 21:16:34 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1427.340 ; gain = 33.719 ; free physical = 443 ; free virtual = 69195
Wrote  : </home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
create_bd_cell: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.289 ; gain = 25.812 ; free physical = 663 ; free virtual = 69145
Wrote  : </home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1665.516 ; gain = 128.289 ; free physical = 374 ; free virtual = 68549
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1876.559 ; gain = 211.043 ; free physical = 445 ; free virtual = 68350
[Wed Jul  1 21:17:42 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jul  1 21:17:42 2020] Launched synth_1...
Run output will be captured here: /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Jul  1 21:17:42 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1405.395 ; gain = 51.016 ; free physical = 20917 ; free virtual = 66006
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1441.082 ; gain = 35.688 ; free physical = 20820 ; free virtual = 65951
Command: synth_design -top bd_0_wrapper -part xczu19eg-ffvc1760-2-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27620 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.625 ; gain = 0.000 ; free physical = 17064 ; free virtual = 62756
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-22520-agent-2/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-22520-agent-2/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2553.590 ; gain = 2.965 ; free physical = 17087 ; free virtual = 62795
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2566.465 ; gain = 15.840 ; free physical = 17088 ; free virtual = 62797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2566.465 ; gain = 15.840 ; free physical = 17087 ; free virtual = 62796
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/layer180_nnet_split.xdc]
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2682.996 ; gain = 21.781 ; free physical = 16726 ; free virtual = 62461
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/layer180_nnet_split.xdc]
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.996 ; gain = 0.000 ; free physical = 16724 ; free virtual = 62459
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2682.996 ; gain = 0.000 ; free physical = 16752 ; free virtual = 62488
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2682.996 ; gain = 132.371 ; free physical = 16462 ; free virtual = 62742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2682.996 ; gain = 132.371 ; free physical = 16433 ; free virtual = 62714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:48 . Memory (MB): peak = 2682.996 ; gain = 132.371 ; free physical = 16459 ; free virtual = 62740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 2682.996 ; gain = 132.371 ; free physical = 16143 ; free virtual = 62426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2682.996 ; gain = 132.371 ; free physical = 16356 ; free virtual = 62657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:02:11 . Memory (MB): peak = 3153.918 ; gain = 603.293 ; free physical = 14320 ; free virtual = 60675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:02:11 . Memory (MB): peak = 3154.918 ; gain = 604.293 ; free physical = 14312 ; free virtual = 60668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:02:11 . Memory (MB): peak = 3168.465 ; gain = 617.840 ; free physical = 14311 ; free virtual = 60667
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:02:12 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14395 ; free virtual = 60756
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:02:12 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14395 ; free virtual = 60755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:02:12 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14395 ; free virtual = 60755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:02:12 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14394 ; free virtual = 60755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14394 ; free virtual = 60754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14393 ; free virtual = 60753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  4883|
|2     |  bd_0_i |bd_0   |  4883|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3182.340 ; gain = 631.715 ; free physical = 14393 ; free virtual = 60753
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:52 . Memory (MB): peak = 3182.340 ; gain = 515.184 ; free physical = 14426 ; free virtual = 60786
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3182.348 ; gain = 631.715 ; free physical = 14423 ; free virtual = 60783
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3239.934 ; gain = 0.000 ; free physical = 14351 ; free virtual = 60730
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:02:50 . Memory (MB): peak = 3239.934 ; gain = 1775.938 ; free physical = 14445 ; free virtual = 60826
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.934 ; gain = 0.000 ; free physical = 14444 ; free virtual = 60826
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 21:48:01 2020...
[Wed Jul  1 21:48:02 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:11:12 ; elapsed = 00:30:19 . Memory (MB): peak = 1876.559 ; gain = 0.000 ; free physical = 20236 ; free virtual = 66592
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu19eg-ffvc1760-2-i
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-454] Reading design checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_layer180_p_split' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/layer180_nnet_split.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/layer180_nnet_split.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2878.695 ; gain = 0.000 ; free physical = 17412 ; free virtual = 63704
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 2878.695 ; gain = 1002.137 ; free physical = 17412 ; free virtual = 63704
Running report: report_utilization -file ./report/layer180_nnet_split_utilization_synth.rpt
Contents of report file './report/layer180_nnet_split_utilization_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Jul  1 21:48:55 2020
| Host         : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file ./report/layer180_nnet_split_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs*               |  7627 |     0 |    522720 |  1.46 |
|   LUT as Logic          |  7627 |     0 |    522720 |  1.46 |
|   LUT as Memory         |     0 |     0 |    161280 |  0.00 |
| CLB Registers           | 15412 |     0 |   1045440 |  1.47 |
|   Register as Flip Flop | 15412 |     0 |   1045440 |  1.47 |
|   Register as Latch     |     0 |     0 |   1045440 |  0.00 |
| CARRY8                  |     0 |     0 |     65340 |  0.00 |
| F7 Muxes                |     0 |     0 |    261360 |  0.00 |
| F8 Muxes                |     0 |     0 |    130680 |  0.00 |
| F9 Muxes                |     0 |     0 |     65340 |  0.00 |
+-------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 15411 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       512 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15411 |            Register |
| LUT3     |  9032 |                 CLB |
| LUT4     |  1134 |                 CLB |
| LUT5     |   914 |                 CLB |
| LUT6     |   650 |                 CLB |
| LUT2     |   268 |                 CLB |
| LUT1     |     1 |                 CLB |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer180_nnet_split_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:04 ; elapsed = 00:02:42 . Memory (MB): peak = 4557.621 ; gain = 1678.926 ; free physical = 12252 ; free virtual = 59382
Contents of report file './report/layer180_nnet_split_timing_synth.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Jul  1 21:51:37 2020
| Host              : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./report/layer180_nnet_split_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : I
------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2828 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4883 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.262        0.000                      0                23604        0.074        0.000                      0                23604        1.725        0.000                       0                 15412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.262        0.000                      0                23604        0.074        0.000                      0                23604        1.725        0.000                       0                 15412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/output_1_208_V_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.539ns (31.192%)  route 1.189ns (68.808%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/output_1_208_V_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.079     0.079 r  bd_0_i/hls_inst/inst/p_split_U0/output_1_208_V_V_1_state_reg[1]/Q
                         net (fo=9, unplaced)         0.129     0.208    bd_0_i/hls_inst/inst/p_split_U0/output_1_208_V_V_1_ack_in
                         LUT5 (Prop_LUT5_I0_O)        0.124     0.332 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_206/O
                         net (fo=1, unplaced)         0.185     0.517    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_206_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.035     0.552 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_132/O
                         net (fo=1, unplaced)         0.141     0.693    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_132_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.098     0.791 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_48/O
                         net (fo=1, unplaced)         0.185     0.976    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_48_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.035     1.011 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_10/O
                         net (fo=1, unplaced)         0.141     1.152    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_10_n_0
                         LUT4 (Prop_LUT4_I0_O)        0.098     1.250 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_3/O
                         net (fo=1, unplaced)         0.185     1.435    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_3_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.035     1.470 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_1/O
                         net (fo=11, unplaced)        0.175     1.645    bd_0_i/hls_inst/inst/p_split_U0/ap_NS_fsm[1]
                         LUT6 (Prop_LUT6_I0_O)        0.035     1.680 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[2]_i_1/O
                         net (fo=1, unplaced)         0.048     1.728    bd_0_i/hls_inst/inst/p_split_U0/ap_NS_fsm[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.000     4.000    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_D)        0.025     3.990    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          3.990    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.053ns (44.167%)  route 0.067ns (55.833%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.039     0.039 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[0]/Q
                         net (fo=2, unplaced)         0.051     0.090    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg_n_0_[0]
                         LUT6 (Prop_LUT6_I1_O)        0.014     0.104 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm[1]_i_1/O
                         net (fo=11, unplaced)        0.016     0.120    bd_0_i/hls_inst/inst/p_split_U0/ap_NS_fsm[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                bd_0_i/hls_inst/inst/p_split_U0/input_119_V_V_0_sel_rd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_split_U0/input_119_V_V_0_sel_rd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                bd_0_i/hls_inst/inst/p_split_U0/input_119_V_V_0_sel_rd_reg/C




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4557.621 ; gain = 0.000 ; free physical = 12251 ; free virtual = 59382
INFO: [Timing 38-480] Writing timing data to binary archive.
[Wed Jul  1 21:51:45 2020] Launched impl_1...
Run output will be captured here: /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4589.637 ; gain = 32.016 ; free physical = 12184 ; free virtual = 59339
[Wed Jul  1 21:51:45 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:44:18 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1390.570 ; gain = 0.000 ; free physical = 11647 ; free virtual = 58809
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_layer180_p_split' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2901.488 ; gain = 0.000 ; free physical = 6987 ; free virtual = 54207
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1.3 (64-bit) build 2644227
open_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 2901.488 ; gain = 1510.918 ; free physical = 6985 ; free virtual = 54205
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3054.898 ; gain = 137.469 ; free physical = 6907 ; free virtual = 54136

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11d9d80c7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3054.898 ; gain = 0.000 ; free physical = 6900 ; free virtual = 54129

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2920 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1530ade0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6773 ; free virtual = 54008
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1530ade0c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6773 ; free virtual = 54008
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1530ade0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6780 ; free virtual = 54016
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1530ade0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6780 ; free virtual = 54016
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1530ade0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6779 ; free virtual = 54016
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1530ade0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6779 ; free virtual = 54016
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3098.895 ; gain = 0.000 ; free physical = 6779 ; free virtual = 54015
Ending Logic Optimization Task | Checksum: 1530ade0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3098.895 ; gain = 24.012 ; free physical = 6778 ; free virtual = 54015

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1530ade0c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3098.895 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1530ade0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.895 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.895 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013
Ending Netlist Obfuscation Task | Checksum: 1530ade0c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3098.895 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3098.895 ; gain = 197.406 ; free physical = 6776 ; free virtual = 54013
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.895 ; gain = 0.000 ; free physical = 6776 ; free virtual = 54013
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3130.910 ; gain = 32.016 ; free physical = 6651 ; free virtual = 54001
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3248.176 ; gain = 117.266 ; free physical = 6697 ; free virtual = 53972
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.020 ; gain = 0.000 ; free physical = 6656 ; free virtual = 53940
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a243e0fa

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3264.020 ; gain = 0.000 ; free physical = 6656 ; free virtual = 53939
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.020 ; gain = 0.000 ; free physical = 6675 ; free virtual = 53958

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf34a6a8

Time (s): cpu = 00:00:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4385.840 ; gain = 1121.820 ; free physical = 3686 ; free virtual = 50671

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 107203918

Time (s): cpu = 00:01:02 ; elapsed = 00:01:36 . Memory (MB): peak = 4424.883 ; gain = 1160.863 ; free physical = 3658 ; free virtual = 50667

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 107203918

Time (s): cpu = 00:01:02 ; elapsed = 00:01:36 . Memory (MB): peak = 4424.883 ; gain = 1160.863 ; free physical = 3656 ; free virtual = 50665
Phase 1 Placer Initialization | Checksum: 107203918

Time (s): cpu = 00:01:02 ; elapsed = 00:01:36 . Memory (MB): peak = 4424.883 ; gain = 1160.863 ; free physical = 3648 ; free virtual = 50657

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14702e8e6

Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 4424.883 ; gain = 1160.863 ; free physical = 3304 ; free virtual = 50315

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.152 ; gain = 0.000 ; free physical = 2813 ; free virtual = 49851

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14942e5be

Time (s): cpu = 00:01:57 ; elapsed = 00:02:02 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2816 ; free virtual = 49854
Phase 2.2 Global Placement Core | Checksum: 19a022294

Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2791 ; free virtual = 49830
Phase 2 Global Placement | Checksum: 19a022294

Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2823 ; free virtual = 49861

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 147a267bd

Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2827 ; free virtual = 49866

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 163738d8f

Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2814 ; free virtual = 49853

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fa9da22f

Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2869 ; free virtual = 49908

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 17d49d792

Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2801 ; free virtual = 49868

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: fa71bd0e

Time (s): cpu = 00:02:06 ; elapsed = 00:02:07 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2792 ; free virtual = 49859

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 130864d2a

Time (s): cpu = 00:02:13 ; elapsed = 00:02:12 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2681 ; free virtual = 49748

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 210f0dbf2

Time (s): cpu = 00:02:26 ; elapsed = 00:02:16 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2680 ; free virtual = 49750

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1a4414f33

Time (s): cpu = 00:02:28 ; elapsed = 00:02:18 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2722 ; free virtual = 49793

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 14cedb6c1

Time (s): cpu = 00:02:28 ; elapsed = 00:02:18 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2728 ; free virtual = 49799
Phase 3 Detail Placement | Checksum: 14cedb6c1

Time (s): cpu = 00:02:28 ; elapsed = 00:02:18 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2735 ; free virtual = 49805

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ea9fd398

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ea9fd398

Time (s): cpu = 00:02:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2734 ; free virtual = 49807
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.956. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14322b7cb

Time (s): cpu = 00:02:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2735 ; free virtual = 49808
Phase 4.1 Post Commit Optimization | Checksum: 14322b7cb

Time (s): cpu = 00:02:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2735 ; free virtual = 49808

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14322b7cb

Time (s): cpu = 00:02:41 ; elapsed = 00:02:22 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2757 ; free virtual = 49830

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14322b7cb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:38 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2679 ; free virtual = 49764

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4446.152 ; gain = 0.000 ; free physical = 2678 ; free virtual = 49763
Phase 4.4 Final Placement Cleanup | Checksum: 5c1ccceb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:38 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2731 ; free virtual = 49816
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 5c1ccceb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:38 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2731 ; free virtual = 49816
Ending Placer Task | Checksum: 3b318e11

Time (s): cpu = 00:02:57 ; elapsed = 00:02:38 . Memory (MB): peak = 4446.152 ; gain = 1182.133 ; free physical = 2731 ; free virtual = 49815
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:08 ; elapsed = 00:02:44 . Memory (MB): peak = 4446.152 ; gain = 1197.977 ; free physical = 2877 ; free virtual = 49962
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4446.152 ; gain = 0.000 ; free physical = 2877 ; free virtual = 49962
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4449.473 ; gain = 0.000 ; free physical = 2939 ; free virtual = 50070
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4449.473 ; gain = 3.320 ; free physical = 3146 ; free virtual = 50283
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4449.473 ; gain = 0.000 ; free physical = 3066 ; free virtual = 50184
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.61 . Memory (MB): peak = 4449.473 ; gain = 0.000 ; free physical = 3122 ; free virtual = 50254
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4449.473 ; gain = 0.000 ; free physical = 3087 ; free virtual = 50222
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4449.473 ; gain = 0.000 ; free physical = 3031 ; free virtual = 50207
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4449.473 ; gain = 0.000 ; free physical = 3049 ; free virtual = 50197
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 282dbae2 ConstDB: 0 ShapeSum: 1303d32f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_35_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_35_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_2_148_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_2_148_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_148_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_148_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_150_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_150_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_2_150_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_2_150_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_90_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_90_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_2_7_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_2_7_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_2_35_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_2_35_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_1_148_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_1_148_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_159_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_159_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_1_124_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_1_124_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_109_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_109_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_86_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_86_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_7_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_7_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_1_58_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_1_58_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_182_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_182_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_182_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_182_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_182_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_182_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_182_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_182_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_159_V_V_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_159_V_V_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_159_V_V_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_159_V_V_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_159_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_159_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_159_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_159_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "output_2_97_V_V_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "output_2_97_V_V_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_97_V_V_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_97_V_V_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_124_V_V_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_124_V_V_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input_17_V_V_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input_17_V_V_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14091157a

Time (s): cpu = 00:04:24 ; elapsed = 00:03:52 . Memory (MB): peak = 4931.844 ; gain = 450.355 ; free physical = 1289 ; free virtual = 46052
Post Restoration Checksum: NetGraph: 4a0878d9 NumContArr: f6889ca1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14091157a

Time (s): cpu = 00:04:24 ; elapsed = 00:03:54 . Memory (MB): peak = 4931.844 ; gain = 450.355 ; free physical = 1244 ; free virtual = 46028

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14091157a

Time (s): cpu = 00:04:24 ; elapsed = 00:03:55 . Memory (MB): peak = 4935.129 ; gain = 453.641 ; free physical = 1036 ; free virtual = 45827

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14091157a

Time (s): cpu = 00:04:24 ; elapsed = 00:03:55 . Memory (MB): peak = 4935.129 ; gain = 453.641 ; free physical = 1036 ; free virtual = 45827

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 14091157a

Time (s): cpu = 00:04:27 ; elapsed = 00:03:59 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 859 ; free virtual = 45566

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ea8296e3

Time (s): cpu = 00:04:41 ; elapsed = 00:04:04 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1039 ; free virtual = 45770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.136  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 182793ad8

Time (s): cpu = 00:04:48 ; elapsed = 00:04:07 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1011 ; free virtual = 45747

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20466
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18009
  Number of Partially Routed Nets     = 2457
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15f76caf8

Time (s): cpu = 00:05:03 ; elapsed = 00:04:16 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 588 ; free virtual = 45001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3351
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a362058b

Time (s): cpu = 00:05:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1251 ; free virtual = 45757

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 14c807401

Time (s): cpu = 00:05:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1250 ; free virtual = 45757
Phase 4 Rip-up And Reroute | Checksum: 14c807401

Time (s): cpu = 00:05:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1249 ; free virtual = 45757

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14c807401

Time (s): cpu = 00:05:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1250 ; free virtual = 45760

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14c807401

Time (s): cpu = 00:05:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1250 ; free virtual = 45760
Phase 5 Delay and Skew Optimization | Checksum: 14c807401

Time (s): cpu = 00:05:46 ; elapsed = 00:04:39 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1250 ; free virtual = 45761

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13ac0d434

Time (s): cpu = 00:05:51 ; elapsed = 00:04:41 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1203 ; free virtual = 45740
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13ac0d434

Time (s): cpu = 00:05:51 ; elapsed = 00:04:41 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1201 ; free virtual = 45739
Phase 6 Post Hold Fix | Checksum: 13ac0d434

Time (s): cpu = 00:05:51 ; elapsed = 00:04:41 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1201 ; free virtual = 45739

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.34632 %
  Global Horizontal Routing Utilization  = 0.460867 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b016788c

Time (s): cpu = 00:05:53 ; elapsed = 00:04:42 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1170 ; free virtual = 45726

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b016788c

Time (s): cpu = 00:05:53 ; elapsed = 00:04:42 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1169 ; free virtual = 45725

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b016788c

Time (s): cpu = 00:05:55 ; elapsed = 00:04:44 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1163 ; free virtual = 45722

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b016788c

Time (s): cpu = 00:05:55 ; elapsed = 00:04:44 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1169 ; free virtual = 45728
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:56 ; elapsed = 00:04:44 . Memory (MB): peak = 5001.941 ; gain = 520.453 ; free physical = 1284 ; free virtual = 45843

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:06 ; elapsed = 00:04:50 . Memory (MB): peak = 5001.941 ; gain = 552.469 ; free physical = 1285 ; free virtual = 45843
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5001.941 ; gain = 0.000 ; free physical = 1285 ; free virtual = 45843
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5001.941 ; gain = 0.000 ; free physical = 1345 ; free virtual = 45952
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 5001.941 ; gain = 0.000 ; free physical = 1344 ; free virtual = 45946
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5081.980 ; gain = 80.039 ; free physical = 1363 ; free virtual = 45954
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 5081.980 ; gain = 0.000 ; free physical = 1330 ; free virtual = 45934
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 5081.980 ; gain = 0.000 ; free physical = 952 ; free virtual = 45707
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5081.980 ; gain = 0.000 ; free physical = 780 ; free virtual = 45678
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 22:02:19 2020...
[Wed Jul  1 22:02:24 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:10:39 . Memory (MB): peak = 4589.637 ; gain = 0.000 ; free physical = 10696 ; free virtual = 55666
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_layer180_p_split' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4707.012 ; gain = 0.000 ; free physical = 9622 ; free virtual = 54626
Restored from archive | CPU: 1.290000 secs | Memory: 18.203064 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4707.012 ; gain = 0.000 ; free physical = 9621 ; free virtual = 54625
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4707.012 ; gain = 0.000 ; free physical = 9634 ; free virtual = 54638
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 4707.012 ; gain = 117.375 ; free physical = 9634 ; free virtual = 54638
Running report: report_route_status -file ./report/layer180_nnet_split_status_routed.rpt
Contents of report file './report/layer180_nnet_split_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       30241 :
       # of nets not needing routing.......... :        9775 :
           # of internally routed nets........ :        2833 :
           # of implicitly routed ports....... :        6942 :
       # of routable nets..................... :       20466 :
           # of fully routed nets............. :       20466 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/layer180_nnet_split_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/layer180_nnet_split_timing_paths_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Jul  1 22:02:47 2020
| Host              : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/layer180_nnet_split_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.227ns (7.021%)  route 3.006ns (92.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.957     3.065    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X72Y192        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.213 r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.049     3.262    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state[0]_i_1_n_0
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X72Y192        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.244ns (7.580%)  route 2.975ns (92.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.957     3.065    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X72Y192        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     3.230 r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state[1]_i_1/O
                         net (fo=1, routed)           0.018     3.248    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state[1]
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[1]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X72Y192        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_sel_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.201ns (6.297%)  route 2.991ns (93.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.942     3.050    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X72Y192        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.172 r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_sel_rd_i_1/O
                         net (fo=1, routed)           0.049     3.221    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_sel_rd_i_1_n_0
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_sel_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_sel_rd_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X72Y192        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_sel_rd_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_sel_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.225ns (7.166%)  route 2.915ns (92.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.866     2.974    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X82Y199        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     3.120 r  bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_sel_rd_i_1/O
                         net (fo=1, routed)           0.049     3.169    bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_sel_rd_i_1_n_0
    SLICE_X82Y199        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_sel_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X82Y199        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_sel_rd_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X82Y199        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_sel_rd_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_sel_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.201ns (6.463%)  route 2.909ns (93.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.860     2.968    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X68Y190        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.090 r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_sel_rd_i_1/O
                         net (fo=1, routed)           0.049     3.139    bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_sel_rd_i_1_n_0
    SLICE_X68Y190        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_sel_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y190        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_sel_rd_reg/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X68Y190        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_sel_rd_reg
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.129ns (4.164%)  route 2.969ns (95.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.919     3.027    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X68Y191        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.077 r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.050     3.127    bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state[0]_i_1_n_0
    SLICE_X68Y191        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y191        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[0]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X68Y191        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.127    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.147ns (4.770%)  route 2.935ns (95.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.919     3.027    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X68Y191        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     3.095 r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state[1]_i_1/O
                         net (fo=1, routed)           0.016     3.111    bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state[1]
    SLICE_X68Y191        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y191        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[1]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X68Y191        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_121_V_V_0_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.130ns (4.282%)  route 2.906ns (95.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.857     2.965    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X82Y199        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.016 r  bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.049     3.065    bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_state[0]_i_1_n_0
    SLICE_X82Y199        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X82Y199        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_state_reg[0]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X82Y199        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_132_V_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/output_1_229_V_V_1_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/output_1_0_V_V_1_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.032ns  (logic 0.660ns (21.768%)  route 2.372ns (78.232%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 4.021 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X66Y254        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/output_1_229_V_V_1_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y254        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  bd_0_i/hls_inst/inst/p_split_U0/output_1_229_V_V_1_state_reg[1]/Q
                         net (fo=9, routed)           0.544     0.654    bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/output_1_229_V_V_1_ack_in
    SLICE_X66Y217        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.158     0.812 r  bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_220/O
                         net (fo=1, routed)           0.227     1.039    bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_220_n_0
    SLICE_X70Y217        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     1.128 r  bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_100/O
                         net (fo=1, routed)           0.149     1.277    bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_100_n_0
    SLICE_X70Y216        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     1.401 r  bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_29/O
                         net (fo=1, routed)           0.186     1.587    bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_29_n_0
    SLICE_X67Y217        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     1.622 r  bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_6/O
                         net (fo=20, routed)          0.270     1.892    bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_0_V_V_TREADY_INST_0_i_6_n_0
    SLICE_X65Y224        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     1.930 r  bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566/i_/input_6_V_V_0_state[1]_i_2/O
                         net (fo=121, routed)         0.639     2.569    bd_0_i/hls_inst/inst/p_split_U0/call_ln22_split_fu_1566_n_17
    SLICE_X79Y193        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     2.704 r  bd_0_i/hls_inst/inst/p_split_U0/output_1_0_V_V_1_sel_wr_i_1/O
                         net (fo=1, routed)           0.357     3.061    bd_0_i/hls_inst/inst/p_split_U0/output_1_0_V_V_1_sel_wr_i_1_n_0
    SLICE_X79Y193        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/output_1_0_V_V_1_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.021     4.021    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X79Y193        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/output_1_0_V_V_1_sel_wr_reg/C
                         clock pessimism              0.000     4.021    
                         clock uncertainty           -0.035     3.986    
    SLICE_X79Y193        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     4.011    bd_0_i/hls_inst/inst/p_split_U0/output_1_0_V_V_1_sel_wr_reg
  -------------------------------------------------------------------
                         required time                          4.011    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_136_V_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.203ns (6.704%)  route 2.825ns (93.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.776     2.884    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X68Y200        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     3.008 r  bd_0_i/hls_inst/inst/p_split_U0/input_136_V_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.049     3.057    bd_0_i/hls_inst/inst/p_split_U0/input_136_V_V_0_state[0]_i_1_n_0
    SLICE_X68Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_136_V_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y200        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_136_V_V_0_state_reg[0]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X68Y200        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_136_V_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.057    
  -------------------------------------------------------------------
                         slack                                  0.953    





Running report: report_utilization -file ./report/layer180_nnet_split_utilization_routed.rpt
Contents of report file './report/layer180_nnet_split_utilization_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Wed Jul  1 22:02:48 2020
| Host         : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -file ./report/layer180_nnet_split_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| CLB LUTs                |  7623 |     0 |    522720 |  1.46 |
|   LUT as Logic          |  7623 |     0 |    522720 |  1.46 |
|   LUT as Memory         |     0 |     0 |    161280 |  0.00 |
| CLB Registers           | 15412 |     0 |   1045440 |  1.47 |
|   Register as Flip Flop | 15412 |     0 |   1045440 |  1.47 |
|   Register as Latch     |     0 |     0 |   1045440 |  0.00 |
| CARRY8                  |     0 |     0 |     65340 |  0.00 |
| F7 Muxes                |     0 |     0 |    261360 |  0.00 |
| F8 Muxes                |     0 |     0 |    130680 |  0.00 |
| F9 Muxes                |     0 |     0 |     65340 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 15411 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1842 |     0 |     65340 |  2.82 |
|   CLBL                                     |  1444 |     0 |           |       |
|   CLBM                                     |   398 |     0 |           |       |
| LUT as Logic                               |  7623 |     0 |    522720 |  1.46 |
|   using O5 output only                     |     4 |       |           |       |
|   using O6 output only                     |  3244 |       |           |       |
|   using O5 and O6                          |  4375 |       |           |       |
| LUT as Memory                              |     0 |     0 |    161280 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| CLB Registers                              | 15412 |     0 |   1045440 |  1.47 |
|   Register driven from within the CLB      |  3364 |       |           |       |
|   Register driven from outside the CLB     | 12048 |       |           |       |
|     LUT in front of the register is unused |  7080 |       |           |       |
|     LUT in front of the register is used   |  4968 |       |           |       |
| Unique Control Sets                        |  1542 |       |    130680 |  1.18 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       984 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       984 |  0.00 |
|   RAMB18       |    0 |     0 |      1968 |  0.00 |
| URAM           |    0 |     0 |       128 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1968 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       940 |  0.00 |
|   BUFGCE             |    0 |     0 |       280 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15411 |            Register |
| LUT3     |  9032 |                 CLB |
| LUT4     |  1134 |                 CLB |
| LUT5     |   914 |                 CLB |
| LUT6     |   650 |                 CLB |
| LUT2     |   268 |                 CLB |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/layer180_nnet_split_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/layer180_nnet_split_timing_routed.rpt' is as follows:
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date              : Wed Jul  1 22:02:49 2020
| Host              : agent-2 running 64-bit Ubuntu 16.04.6 LTS
| Command           : report_timing_summary -file ./report/layer180_nnet_split_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu19eg-ffvc1760
| Speed File        : -2  PRODUCTION 1.26 06-20-2019
| Temperature Grade : I
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2828 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4883 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.748        0.000                      0                23604        0.042        0.000                      0                23604        1.725        0.000                       0                 15412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.748        0.000                      0                23604        0.042        0.000                      0                23604        1.725        0.000                       0                 15412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 0.227ns (7.021%)  route 3.006ns (92.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 4.020 - 4.000 ) 
    Source Clock Delay      (SCD):    0.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.029     0.029    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X68Y216        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.108 f  bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0/Q
                         net (fo=120, routed)         2.957     3.065    bd_0_i/hls_inst/inst/p_split_U0/ap_CS_fsm_reg[1]_rep__0_n_0
    SLICE_X72Y192        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.213 r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state[0]_i_1/O
                         net (fo=1, routed)           0.049     3.262    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state[0]_i_1_n_0
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.020     4.020    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X72Y192        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]/C
                         clock pessimism              0.000     4.020    
                         clock uncertainty           -0.035     3.985    
    SLICE_X72Y192        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.010    bd_0_i/hls_inst/inst/p_split_U0/input_104_V_V_0_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  0.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.012     0.012    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X73Y231        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg/Q
                         net (fo=3, routed)           0.025     0.076    bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr
    SLICE_X73Y231        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_i_1/O
                         net (fo=1, routed)           0.016     0.106    bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_i_1_n_0
    SLICE_X73Y231        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=15411, unset)        0.018     0.018    bd_0_i/hls_inst/inst/p_split_U0/ap_clk
    SLICE_X73Y231        FDRE                                         r  bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X73Y231        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/p_split_U0/input_105_V_V_0_sel_wr_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450      SLICE_X59Y209  bd_0_i/hls_inst/inst/p_split_U0/input_119_V_V_0_sel_rd_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725      SLICE_X59Y209  bd_0_i/hls_inst/inst/p_split_U0/input_119_V_V_0_sel_rd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725      SLICE_X59Y209  bd_0_i/hls_inst/inst/p_split_U0/input_119_V_V_0_sel_rd_reg/C




HLS: impl run complete: worst setup slack (WNS)=0.747645, worst hold slack (WHS)=0.042000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (0 bram36)
HLS EXTRACTION: impl area_totals:  0 522720 1045440 1968 1968 {0 } 128
HLS EXTRACTION: impl area_current: 0 7623 15412 0 0 0 0 1842 0 128
HLS EXTRACTION: generated /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/report/verilog/layer180_nnet_split_export.xml


Implementation tool: Xilinx Vivado v.2019.1.3
Project:             resnet_layer180
Solution:            solution1
Device target:       xczu19eg-ffvc1760-2-i
Report date:         Wed Jul 01 22:02:50 UTC 2020

#=== Post-Implementation Resource usage ===
CLB:           1842
LUT:           7623
FF:           15412
DSP:              0
BRAM:             0
SRL:              0
URAM:             0
#=== Final timing ===
CP required:    4.000
CP achieved post-synthesis:    1.738
CP achieved post-implementation:    3.252
Timing met

HLS EXTRACTION: generated /home/tarafdar/workDir/reproducability/galapagos/userIP/hls_projects/resnet_layer180/solution1/impl/report/verilog/layer180_nnet_split_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 22:02:51 2020...
INFO: [HLS 200-112] Total elapsed time: 3278.02 seconds; peak allocated memory: 397.359 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Jul  1 22:02:59 2020...
