// Seed: 4278771835
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1 & id_3 & 1 & 1;
endmodule
module module_1 (
    input  logic id_0,
    output wire  id_1,
    input  tri0  id_2,
    output logic id_3
);
  always @(posedge id_2 or negedge 1) id_3 <= id_0;
  wire id_5, id_6;
  id_7(
      .id_0(id_3), .id_1(1), .id_2(1'b0)
  );
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
