{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606421514566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 14:11:54 2020 " "Processing started: Thu Nov 26 14:11:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606421514569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421514569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421514575 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/CPR E 381/Proj-C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPR E 381/Proj-C/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1606421515378 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421515429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606421515699 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606421515699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_32_bit-structure " "Found design unit 1: alu_32_bit-structure" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527105 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_32_bit " "Found entity 1: alu_32_bit" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/alu_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Barrel_Shifter-structure " "Found design unit 1: ALU_Barrel_Shifter-structure" {  } { { "../ModelSimWork/src/ALU_Barrel_Shifter.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527159 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Barrel_Shifter " "Found entity 1: ALU_Barrel_Shifter" {  } { { "../ModelSimWork/src/ALU_Barrel_Shifter.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_Subtractor-structure " "Found design unit 1: Adder_Subtractor-structure" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor " "Found entity 1: Adder_Subtractor" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/b_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/b_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_inverter-dataflow " "Found design unit 1: B_inverter-dataflow" {  } { { "../ModelSimWork/src/B_inverter.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/B_inverter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527264 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_inverter " "Found entity 1: B_inverter" {  } { { "../ModelSimWork/src/B_inverter.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/B_inverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Barrel_Shifter-structure " "Found design unit 1: Barrel_Shifter-structure" {  } { { "../ModelSimWork/src/Barrel_Shifter.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Barrel_Shifter " "Found entity 1: Barrel_Shifter" {  } { { "../ModelSimWork/src/Barrel_Shifter.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/ex_mem_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/ex_mem_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_Register-mixed " "Found design unit 1: EX_MEM_Register-mixed" {  } { { "../ModelSimWork/src/EX_MEM_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM_Register.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527369 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Register " "Found entity 1: EX_MEM_Register" {  } { { "../ModelSimWork/src/EX_MEM_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/EX_MEM_Register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_dataflow_n_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_dataflow_n_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Dataflow_N_Bit-structure " "Found design unit 1: Full_Adder_Dataflow_N_Bit-structure" {  } { { "../ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Dataflow_N_Bit " "Found entity 1: Full_Adder_Dataflow_N_Bit" {  } { { "../ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Dataflow_N_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_Structural-structure " "Found design unit 1: Full_Adder_Structural-structure" {  } { { "../ModelSimWork/src/Full_Adder_Structural.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527474 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Structural " "Found entity 1: Full_Adder_Structural" {  } { { "../ModelSimWork/src/Full_Adder_Structural.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/full_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Subtractor-dataflow " "Found design unit 1: Full_Subtractor-dataflow" {  } { { "../ModelSimWork/src/Full_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Subtractor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Subtractor " "Found entity 1: Full_Subtractor" {  } { { "../ModelSimWork/src/Full_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Subtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/id_ex_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/id_ex_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_Register-mixed " "Found design unit 1: ID_EX_Register-mixed" {  } { { "../ModelSimWork/src/ID_EX_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527582 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "../ModelSimWork/src/ID_EX_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/if_id_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/if_id_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_Register-mixed " "Found design unit 1: IF_ID_Register-mixed" {  } { { "../ModelSimWork/src/IF_ID_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID_Register.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527636 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "../ModelSimWork/src/IF_ID_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/IF_ID_Register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem_wb_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem_wb_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_Register-mixed " "Found design unit 1: MEM_WB_Register-mixed" {  } { { "../ModelSimWork/src/MEM_WB_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB_Register.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527687 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "../ModelSimWork/src/MEM_WB_Register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MEM_WB_Register.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mipsregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mipsregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSRegister-mixed " "Found design unit 1: MIPSRegister-mixed" {  } { { "../ModelSimWork/src/MIPSRegister.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527786 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPSRegister " "Found entity 1: MIPSRegister" {  } { { "../ModelSimWork/src/MIPSRegister.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_barrel_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_barrel_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Barrel_ALU-structure " "Found design unit 1: MIPS_Barrel_ALU-structure" {  } { { "../ModelSimWork/src/MIPS_Barrel_ALU.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Barrel_ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527846 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Barrel_ALU " "Found entity 1: MIPS_Barrel_ALU" {  } { { "../ModelSimWork/src/MIPS_Barrel_ALU.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Barrel_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527969 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421527969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421527969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_dataflow-dataflow " "Found design unit 1: MUX_dataflow-dataflow" {  } { { "../ModelSimWork/src/MUX_dataflow.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_dataflow.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528032 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_dataflow " "Found entity 1: MUX_dataflow" {  } { { "../ModelSimWork/src/MUX_dataflow.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_dataflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux_structural_n_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux_structural_n_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_structural_N_bit-structure " "Found design unit 1: MUX_structural_N_bit-structure" {  } { { "../ModelSimWork/src/MUX_structural_N_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_structural_N_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528092 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_structural_N_bit " "Found entity 1: MUX_structural_N_bit" {  } { { "../ModelSimWork/src/MUX_structural_N_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MUX_structural_N_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/overflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/overflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Overflow-structure " "Found design unit 1: Overflow-structure" {  } { { "../ModelSimWork/src/Overflow.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Overflow.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "../ModelSimWork/src/Overflow.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Overflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/second_mips_application.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/second_mips_application.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Second_MIPS_Application-structural " "Found design unit 1: Second_MIPS_Application-structural" {  } { { "../ModelSimWork/src/Second_MIPS_Application.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Second_MIPS_Application.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Second_MIPS_Application " "Found entity 1: Second_MIPS_Application" {  } { { "../ModelSimWork/src/Second_MIPS_Application.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Second_MIPS_Application.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528271 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/control_logic_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/control_logic_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic_module-behaviorial " "Found design unit 1: control_logic_module-behaviorial" {  } { { "../ModelSimWork/src/control_logic_module.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_logic_module.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528331 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic_module " "Found entity 1: control_logic_module" {  } { { "../ModelSimWork/src/control_logic_module.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/control_logic_module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/decode32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/decode32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode32-dataflow " "Found design unit 1: decode32-dataflow" {  } { { "../ModelSimWork/src/decode32.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528385 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode32 " "Found entity 1: decode32" {  } { { "../ModelSimWork/src/decode32.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/dffnbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/dffnbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffNbit-structure " "Found design unit 1: dffNbit-structure" {  } { { "../ModelSimWork/src/dffNbit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528436 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffNbit " "Found entity 1: dffNbit" {  } { { "../ModelSimWork/src/dffNbit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/dffgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/dffgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffgate-mixed " "Found design unit 1: dffgate-mixed" {  } { { "../ModelSimWork/src/dffgate.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffgate.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528490 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffgate " "Found entity 1: dffgate" {  } { { "../ModelSimWork/src/dffgate.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffgate.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/eight_to_one_mux_32_bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/eight_to_one_mux_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_package " "Found design unit 1: MIPS_package" {  } { { "../ModelSimWork/src/eight_to_one_MUX_32_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 eight_to_one_MUX_32_bit-behavioral " "Found design unit 2: eight_to_one_MUX_32_bit-behavioral" {  } { { "../ModelSimWork/src/eight_to_one_MUX_32_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528550 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_to_one_MUX_32_bit " "Found entity 1: eight_to_one_MUX_32_bit" {  } { { "../ModelSimWork/src/eight_to_one_MUX_32_bit.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_MUX_32_bit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/eight_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/eight_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_to_one_mux-behavioral " "Found design unit 1: eight_to_one_mux-behavioral" {  } { { "../ModelSimWork/src/eight_to_one_mux.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528607 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_to_one_mux " "Found entity 1: eight_to_one_mux" {  } { { "../ModelSimWork/src/eight_to_one_mux.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/eight_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/five_bit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/five_bit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_bit_mux-dataflow " "Found design unit 1: five_bit_mux-dataflow" {  } { { "../ModelSimWork/src/five_bit_mux.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/five_bit_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528661 ""} { "Info" "ISGN_ENTITY_NAME" "1 five_bit_mux " "Found entity 1: five_bit_mux" {  } { { "../ModelSimWork/src/five_bit_mux.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/five_bit_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528724 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../ModelSimWork/src/invg.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528778 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux4to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/mux4to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to32-dataflow " "Found design unit 1: mux4to32-dataflow" {  } { { "../ModelSimWork/src/mux4to32.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux4to32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528841 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to32 " "Found entity 1: mux4to32" {  } { { "../ModelSimWork/src/mux4to32.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/mux4to32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-behavior " "Found design unit 1: n_register-behavior" {  } { { "../ModelSimWork/src/n_register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/n_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528898 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "../ModelSimWork/src/n_register.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/n_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/one_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/one_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_ALU-structure " "Found design unit 1: one_bit_ALU-structure" {  } { { "../ModelSimWork/src/one_bit_ALU.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528967 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_ALU " "Found entity 1: one_bit_ALU" {  } { { "../ModelSimWork/src/one_bit_ALU.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421528967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421528967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/ones_complementer_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/ones_complementer_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_complementer_dataflow-dataflow " "Found design unit 1: ones_complementer_dataflow-dataflow" {  } { { "../ModelSimWork/src/ones_complementer_dataflow.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_complementer_dataflow.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529027 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_complementer_dataflow " "Found entity 1: ones_complementer_dataflow" {  } { { "../ModelSimWork/src/ones_complementer_dataflow.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ones_complementer_dataflow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529084 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/shift_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/shift_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_logic-dataflow " "Found design unit 1: shift_logic-dataflow" {  } { { "../ModelSimWork/src/shift_logic.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift_logic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529141 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_logic " "Found entity 1: shift_logic" {  } { { "../ModelSimWork/src/shift_logic.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/shift_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-dataflow " "Found design unit 1: sign_extender-dataflow" {  } { { "../ModelSimWork/src/sign_extender.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529195 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "../ModelSimWork/src/sign_extender.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/sign_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/slt_function.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/slt_function.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_function-structure " "Found design unit 1: slt_function-structure" {  } { { "../ModelSimWork/src/slt_function.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/slt_function.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529248 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_function " "Found entity 1: slt_function" {  } { { "../ModelSimWork/src/slt_function.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/slt_function.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_second_mips_application.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_second_mips_application.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Second_MIPS_Application-behavior " "Found design unit 1: tb_Second_MIPS_Application-behavior" {  } { { "../ModelSimWork/src/tb_Second_MIPS_Application.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_Second_MIPS_Application.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529359 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Second_MIPS_Application " "Found entity 1: tb_Second_MIPS_Application" {  } { { "../ModelSimWork/src/tb_Second_MIPS_Application.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_Second_MIPS_Application.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_pipeline_registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/tb_pipeline_registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pipeline_registers-behavior " "Found design unit 1: tb_pipeline_registers-behavior" {  } { { "../ModelSimWork/src/tb_pipeline_registers.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_pipeline_registers.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529419 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_pipeline_registers " "Found entity 1: tb_pipeline_registers" {  } { { "../ModelSimWork/src/tb_pipeline_registers.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/tb_pipeline_registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/two_one_mux_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/two_one_mux_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_one_mux_7-behavioral " "Found design unit 1: two_one_mux_7-behavioral" {  } { { "../ModelSimWork/src/two_one_mux_7.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_one_mux_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529476 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux_7 " "Found entity 1: two_one_mux_7" {  } { { "../ModelSimWork/src/two_one_mux_7.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_one_mux_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-behavioral " "Found design unit 1: two_to_one_mux-behavioral" {  } { { "../ModelSimWork/src/two_to_one_mux.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_to_one_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529527 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "../ModelSimWork/src/two_to_one_mux.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/two_to_one_mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529587 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/zero_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpr e 381/proj-c/cpre381-toolflow-release/modelsimwork/src/zero_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_check-behavioral " "Found design unit 1: zero_check-behavioral" {  } { { "../ModelSimWork/src/zero_check.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_check.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529644 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_check " "Found entity 1: zero_check" {  } { { "../ModelSimWork/src/zero_check.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/zero_check.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421529644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421529644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606421529697 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606421529700 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_overflow MIPS_Processor.vhd(249) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object \"o_overflow\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606421529703 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "o_carry_out MIPS_Processor.vhd(249) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(249): object \"o_carry_out\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606421529703 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421529845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSRegister MIPSRegister:A0 " "Elaborating entity \"MIPSRegister\" for hierarchy \"MIPSRegister:A0\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A0" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421529917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode32 MIPSRegister:A0\|decode32:dec " "Elaborating entity \"decode32\" for hierarchy \"MIPSRegister:A0\|decode32:dec\"" {  } { { "../ModelSimWork/src/MIPSRegister.vhd" "dec" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421530043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to32 MIPSRegister:A0\|mux4to32:rs " "Elaborating entity \"mux4to32\" for hierarchy \"MIPSRegister:A0\|mux4to32:rs\"" {  } { { "../ModelSimWork/src/MIPSRegister.vhd" "rs" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421530109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffNbit MIPSRegister:A0\|dffNbit:r1 " "Elaborating entity \"dffNbit\" for hierarchy \"MIPSRegister:A0\|dffNbit:r1\"" {  } { { "../ModelSimWork/src/MIPSRegister.vhd" "r1" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPSRegister.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421530187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffgate MIPSRegister:A0\|dffNbit:r1\|dffgate:\\G1:0:ndff " "Elaborating entity \"dffgate\" for hierarchy \"MIPSRegister:A0\|dffNbit:r1\|dffgate:\\G1:0:ndff\"" {  } { { "../ModelSimWork/src/dffNbit.vhd" "\\G1:0:ndff" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/dffNbit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421530244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic_module control_logic_module:A1 " "Elaborating entity \"control_logic_module\" for hierarchy \"control_logic_module:A1\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A1" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421530986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_bit_mux five_bit_mux:A3 " "Elaborating entity \"five_bit_mux\" for hierarchy \"five_bit_mux:A3\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A3" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:A4 " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:A4\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A4" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_dataflow MUX_dataflow:A5 " "Elaborating entity \"MUX_dataflow\" for hierarchy \"MUX_dataflow:A5\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A5" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Barrel_Shifter ALU_Barrel_Shifter:A7 " "Elaborating entity \"ALU_Barrel_Shifter\" for hierarchy \"ALU_Barrel_Shifter:A7\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A7" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Barrel_Shifter ALU_Barrel_Shifter:A7\|Barrel_Shifter:A1 " "Elaborating entity \"Barrel_Shifter\" for hierarchy \"ALU_Barrel_Shifter:A7\|Barrel_Shifter:A1\"" {  } { { "../ModelSimWork/src/ALU_Barrel_Shifter.vhd" "A1" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_logic ALU_Barrel_Shifter:A7\|Barrel_Shifter:A1\|shift_logic:A0 " "Elaborating entity \"shift_logic\" for hierarchy \"ALU_Barrel_Shifter:A7\|Barrel_Shifter:A1\|shift_logic:A0\"" {  } { { "../ModelSimWork/src/Barrel_Shifter.vhd" "A0" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32_bit ALU_Barrel_Shifter:A7\|alu_32_bit:A2 " "Elaborating entity \"alu_32_bit\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\"" {  } { { "../ModelSimWork/src/ALU_Barrel_Shifter.vhd" "A2" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_Barrel_Shifter.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_ALU ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i " "Elaborating entity \"one_bit_ALU\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "\\A2:0:and_i" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Subtractor ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Subtractor:A2 " "Elaborating entity \"Full_Subtractor\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Subtractor:A2\"" {  } { { "../ModelSimWork/src/one_bit_ALU.vhd" "A2" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_Structural ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3 " "Elaborating entity \"Full_Adder_Structural\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\"" {  } { { "../ModelSimWork/src/one_bit_ALU.vhd" "A3" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\|xorg2:U1 " "Elaborating entity \"xorg2\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\|xorg2:U1\"" {  } { { "../ModelSimWork/src/Full_Adder_Structural.vhd" "U1" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\|andg2:U3 " "Elaborating entity \"andg2\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\|andg2:U3\"" {  } { { "../ModelSimWork/src/Full_Adder_Structural.vhd" "U3" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\|org2:U6 " "Elaborating entity \"org2\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|Full_Adder_Structural:A3\|org2:U6\"" {  } { { "../ModelSimWork/src/Full_Adder_Structural.vhd" "U6" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_Structural.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|invg:A9 " "Elaborating entity \"invg\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|invg:A9\"" {  } { { "../ModelSimWork/src/one_bit_ALU.vhd" "A9" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_to_one_mux ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|eight_to_one_mux:A19 " "Elaborating entity \"eight_to_one_mux\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|one_bit_ALU:\\A2:0:and_i\|eight_to_one_mux:A19\"" {  } { { "../ModelSimWork/src/one_bit_ALU.vhd" "A19" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/one_bit_ALU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421531964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_check ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|zero_check:A3 " "Elaborating entity \"zero_check\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|zero_check:A3\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "A3" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421532556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|Overflow:A4 " "Elaborating entity \"Overflow\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|Overflow:A4\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "A4" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421532608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_function ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|slt_function:A6 " "Elaborating entity \"slt_function\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|slt_function:A6\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "A6" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421532666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux_7 ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|two_one_mux_7:\\A8:0:and_i " "Elaborating entity \"two_one_mux_7\" for hierarchy \"ALU_Barrel_Shifter:A7\|alu_32_bit:A2\|two_one_mux_7:\\A8:0:and_i\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "\\A8:0:and_i" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor Adder_Subtractor:A9 " "Elaborating entity \"Adder_Subtractor\" for hierarchy \"Adder_Subtractor:A9\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "A9" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533365 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_Cout Adder_Subtractor.vhd(9) " "VHDL Signal Declaration warning at Adder_Subtractor.vhd(9): used implicit default value for signal \"o_Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606421533367 "|MIPS_Processor|Adder_Subtractor:A9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOutAdd Adder_Subtractor.vhd(19) " "Verilog HDL or VHDL warning at Adder_Subtractor.vhd(19): object \"CarryOutAdd\" assigned a value but never read" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606421533369 "|MIPS_Processor|Adder_Subtractor:A9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOutSub Adder_Subtractor.vhd(19) " "Verilog HDL or VHDL warning at Adder_Subtractor.vhd(19): object \"CarryOutSub\" assigned a value but never read" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606421533371 "|MIPS_Processor|Adder_Subtractor:A9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_complementer_dataflow Adder_Subtractor:A9\|ones_complementer_dataflow:Invert_B " "Elaborating entity \"ones_complementer_dataflow\" for hierarchy \"Adder_Subtractor:A9\|ones_complementer_dataflow:Invert_B\"" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "Invert_B" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_Dataflow_N_Bit Adder_Subtractor:A9\|Full_Adder_Dataflow_N_Bit:Subtraction " "Elaborating entity \"Full_Adder_Dataflow_N_Bit\" for hierarchy \"Adder_Subtractor:A9\|Full_Adder_Dataflow_N_Bit:Subtraction\"" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "Subtraction" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_structural_N_bit Adder_Subtractor:A9\|MUX_structural_N_bit:Mux_Sum " "Elaborating entity \"MUX_structural_N_bit\" for hierarchy \"Adder_Subtractor:A9\|MUX_structural_N_bit:Mux_Sum\"" {  } { { "../ModelSimWork/src/Adder_Subtractor.vhd" "Mux_Sum" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/Adder_Subtractor.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_register n_register:PC " "Elaborating entity \"n_register\" for hierarchy \"n_register:PC\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "PC" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register IF_ID_Register:IF_ID " "Elaborating entity \"IF_ID_Register\" for hierarchy \"IF_ID_Register:IF_ID\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IF_ID" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register ID_EX_Register:ID_EX " "Elaborating entity \"ID_EX_Register\" for hierarchy \"ID_EX_Register:ID_EX\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ID_EX" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421533917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffNbit ID_EX_Register:ID_EX\|dffNbit:A12 " "Elaborating entity \"dffNbit\" for hierarchy \"ID_EX_Register:ID_EX\|dffNbit:A12\"" {  } { { "../ModelSimWork/src/ID_EX_Register.vhd" "A12" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421534078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffNbit ID_EX_Register:ID_EX\|dffNbit:A14 " "Elaborating entity \"dffNbit\" for hierarchy \"ID_EX_Register:ID_EX\|dffNbit:A14\"" {  } { { "../ModelSimWork/src/ID_EX_Register.vhd" "A14" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421534129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffNbit ID_EX_Register:ID_EX\|dffNbit:A16 " "Elaborating entity \"dffNbit\" for hierarchy \"ID_EX_Register:ID_EX\|dffNbit:A16\"" {  } { { "../ModelSimWork/src/ID_EX_Register.vhd" "A16" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/ID_EX_Register.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421534219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Register EX_MEM_Register:EXMEM " "Elaborating entity \"EX_MEM_Register\" for hierarchy \"EX_MEM_Register:EXMEM\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "EXMEM" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421534297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register MEM_WB_Register:MEMWB " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"MEM_WB_Register:MEMWB\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "MEMWB" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421534477 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPSRegister:A0\|decode32:dec\|Ram0 " "RAM logic \"MIPSRegister:A0\|decode32:dec\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/decode32.vhd" "Ram0" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/ModelSimWork/src/decode32.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1606421536654 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1606421536654 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606421537436 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606421537436 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606421537436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421537727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606421537729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606421537729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "U:/CPR E 381/Proj-C/cpre381-toolflow-release/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606421537895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421537895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606421539787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606421543473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606421543473 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3770 " "Implemented 3770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606421544235 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606421544235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3607 " "Implemented 3607 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606421544235 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606421544235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606421544235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606421544448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 14:12:24 2020 " "Processing ended: Thu Nov 26 14:12:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606421544448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606421544448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606421544448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606421544448 ""}
