From 97011ec217436f13606e4c3cf6e34acababcd968 Mon Sep 17 00:00:00 2001
From: qiaoliu <qiao.liu@intel.com>
Date: Wed, 16 Mar 2022 10:49:18 +0800
Subject: [PATCH 7/9] Enable descriptor prefetch for CBDMA version 3.4

---
 drivers/dma/ioat/ioat_dmadev.c  | 6 +++++-
 drivers/dma/ioat/ioat_hw_defs.h | 5 +++++
 2 files changed, 10 insertions(+), 1 deletion(-)

diff --git a/drivers/dma/ioat/ioat_dmadev.c b/drivers/dma/ioat/ioat_dmadev.c
index a230496b11..7b3ab46c2c 100644
--- a/drivers/dma/ioat/ioat_dmadev.c
+++ b/drivers/dma/ioat/ioat_dmadev.c
@@ -62,7 +62,7 @@ ioat_vchan_setup(struct rte_dma_dev *dev, uint16_t vchan __rte_unused,
 	/* In case we are reconfiguring a device, free any existing memory. */
 	rte_free(ioat->desc_ring);
 
-	ioat->desc_ring = rte_zmalloc(NULL, sizeof(*ioat->desc_ring) * max_desc, 0);
+	ioat->desc_ring = rte_zmalloc(NULL, sizeof(*ioat->desc_ring) * max_desc, sizeof(*ioat->desc_ring) * max_desc);
 	if (ioat->desc_ring == NULL)
 		return -ENOMEM;
 
@@ -85,6 +85,10 @@ ioat_vchan_setup(struct rte_dma_dev *dev, uint16_t vchan __rte_unused,
 		ioat->desc_ring[i].next = ioat->ring_addr +
 				(((i + 1) % ioat->qcfg.nb_desc) * DESC_SZ);
 	}
+    for(i=0;i<IOAT_PREFETCH_DESC_MAX_SIZE;i++){
+       if(((ioat->qcfg.nb_desc*DESC_SZ)>>(IOAT_PREFETCH_DESC_SHIFT+i)) == 0) break;
+    }
+	if(i<IOAT_PREFETCH_DESC_MAX_SIZE && ioat->version >= IOAT_VER_3_4) ioat->regs->drsctl = (IOAT_PREFETCH_DESC_ENABLE | i);
 
 	return 0;
 }
diff --git a/drivers/dma/ioat/ioat_hw_defs.h b/drivers/dma/ioat/ioat_hw_defs.h
index dc3493a78f..312627e919 100644
--- a/drivers/dma/ioat/ioat_hw_defs.h
+++ b/drivers/dma/ioat/ioat_hw_defs.h
@@ -52,6 +52,9 @@ extern "C" {
 #define	IOAT_DMACAP_PQ		(1 << 9)
 #define	IOAT_DMACAP_DMA_DIF	(1 << 10)
 
+#define IOAT_PREFETCH_DESC_ENABLE     (1 << 8)
+#define IOAT_PREFETCH_DESC_MAX_SIZE   10
+#define IOAT_PREFETCH_DESC_SHIFT      13
 struct ioat_registers {
 	uint8_t		chancnt;
 	uint8_t		xfercap;
@@ -75,6 +78,8 @@ struct ioat_registers {
 	uint8_t		reserved2[0x8];	/* 0xA0 */
 	uint32_t	chanerr;	/* 0xA8 */
 	uint32_t	chanerrmask;	/* 0xAC */
+	uint8_t		reserved7[0x6];	/* 0xB0 */
+	uint16_t	drsctl;         /* 0xB6 */
 } __rte_packed;
 
 #define IOAT_CHANCMD_RESET	0x20
-- 
2.17.1

