# ğŸ‘‹ Hi, I'm Srilakshmi Jyothula
ğŸ“ Final Year B.Tech Student | Aditya University, Surampalem  
ğŸ”¬ Passionate about VLSI | Design Verification | Digital Electronics  
ğŸš€ Trained in Verilog HDL, SystemVerilog, Protocols, STA  
ğŸ† Project Top1 in VLSI Domain â€“ at project space 6.o atTechnical Hub and secured Top 6 out of 123 teams

## ğŸ”§ Skills
- ğŸ›  Languages: C, Verilog, SystemVerilog, Assembly (8086, 8051)
- ğŸ“˜ Tools: ModelSim, Vivado, Proteus, MASM, GTKWave
- ğŸ§ª Verification: Testbenches, Assertions, Coverage
- ğŸ’¡ Soft Skills: Teamwork, Planning, Time Management

## ğŸ“ Projects
- ğŸ”¹ Low Power DSP using Approximate Circuits â€“[view ](http://sites.google.com/view/synthesissquad/home)
- ğŸ”¹ Smart Blind Stick with Ultrasonic Sensor 
- ğŸ”¹ Arduino-Based Radar Detection 

## ğŸ… Certifications
- Cadence Certifications (Digital IC, Verilog, SystemVerilog, STA)
- Digital Hardware with FPGA | Arduino | eSIM

## ğŸ“« Let's Connect
ğŸ“© jyothulasrilakshmi@email.com  
ğŸ“ [LinkedIn](www.linkedin.com/in/srilakshmi-jyothula-947b72268) | [Resume](https://adityagroup-my.sharepoint.com/:b:/g/personal/22a91a0420_aec_edu_in/EQABKt_eZ4VMgJtT3uT9soQB4CYds5oAoXxvoTNX1w4kgA?e=sVW0jz)






