Analysis & Synthesis report for MKDS_1_0
Thu Sep 17 14:56:31 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Parameter Settings for User Entity Instance: ram_control_unit:inst8|my_control_logic:control_logic
  6. Port Connectivity Checks: "ram_data_check:inst1|my_ram_err_reg:ram_err_reg"
  7. Port Connectivity Checks: "ram_data_check:inst1|my_ram_data_check:ram_data_check_2_4"
  8. Port Connectivity Checks: "ram_data_check:inst1|my_ram_data_check:ram_data_check_1_4"
  9. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Sep 17 14:56:31 2020            ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; MKDS_1_0                                     ;
; Top-level Entity Name       ; MKDS_1_0                                     ;
; Family                      ; FLEX10KE                                     ;
+-----------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                   ;
+--------------------------------------------------------------+------------------+---------------+
; Option                                                       ; Setting          ; Default Value ;
+--------------------------------------------------------------+------------------+---------------+
; Device                                                       ; EPF10K50SQC240-3 ;               ;
; Top-level entity name                                        ; MKDS_1_0         ; MKDS_1_0      ;
; Family name                                                  ; FLEX10KE         ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off              ;               ;
; Use smart compilation                                        ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off              ; Off           ;
; Preserve fewer node names                                    ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off              ; Off           ;
; Verilog Version                                              ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93           ; VHDL93        ;
; State Machine Processing                                     ; Auto             ; Auto          ;
; Safe State Machine                                           ; Off              ; Off           ;
; Extract Verilog State Machines                               ; On               ; On            ;
; Extract VHDL State Machines                                  ; On               ; On            ;
; Ignore Verilog initial constructs                            ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On               ; On            ;
; Parallel Synthesis                                           ; Off              ; Off           ;
; NOT Gate Push-Back                                           ; On               ; On            ;
; Power-Up Don't Care                                          ; On               ; On            ;
; Remove Redundant Logic Cells                                 ; Off              ; Off           ;
; Remove Duplicate Registers                                   ; On               ; On            ;
; Ignore CARRY Buffers                                         ; Off              ; Off           ;
; Ignore CASCADE Buffers                                       ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off              ; Off           ;
; Ignore LCELL Buffers                                         ; Off              ; Off           ;
; Ignore SOFT Buffers                                          ; On               ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off              ; Off           ;
; Auto Implement in ROM                                        ; Off              ; Off           ;
; Optimization Technique                                       ; Area             ; Area          ;
; Carry Chain Length                                           ; 32               ; 32            ;
; Cascade Chain Length                                         ; 2                ; 2             ;
; Auto Carry Chains                                            ; On               ; On            ;
; Auto Open-Drain Pins                                         ; On               ; On            ;
; Auto ROM Replacement                                         ; On               ; On            ;
; Auto RAM Replacement                                         ; On               ; On            ;
; Auto Clock Enable Replacement                                ; On               ; On            ;
; Strict RAM Replacement                                       ; Off              ; Off           ;
; Auto Resource Sharing                                        ; Off              ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off              ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off              ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On               ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off              ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On               ; On            ;
; HDL message level                                            ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100              ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100              ; 100           ;
; Block Design Naming                                          ; Auto             ; Auto          ;
; Synthesis Effort                                             ; Auto             ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On               ; On            ;
; Analysis & Synthesis Message Level                           ; Medium           ; Medium        ;
+--------------------------------------------------------------+------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                       ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------+
; My_RAM_control_unit.v            ; yes             ; User Verilog HDL File              ; C:/Users/HFE-RM/Desktop/MKAS/My_RAM_control_unit.v ;
; ram_data_check.v                 ; yes             ; User Verilog HDL File              ; C:/Users/HFE-RM/Desktop/MKAS/ram_data_check.v      ;
; ram_adr_counter.v                ; yes             ; User Verilog HDL File              ; C:/Users/HFE-RM/Desktop/MKAS/ram_adr_counter.v     ;
; MKDS_1_0.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/HFE-RM/Desktop/MKAS/MKDS_1_0.bdf          ;
; start_trigger.v                  ; yes             ; User Verilog HDL File              ; C:/Users/HFE-RM/Desktop/MKAS/start_trigger.v       ;
; ram_data_gate.v                  ; yes             ; User Verilog HDL File              ; C:/Users/HFE-RM/Desktop/MKAS/ram_data_gate.v       ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_control_unit:inst8|my_control_logic:control_logic ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; idle           ; 100000 ; Unsigned Binary                                                          ;
; w1             ; 000001 ; Unsigned Binary                                                          ;
; w2             ; 100001 ; Unsigned Binary                                                          ;
; w3_1           ; 110001 ; Unsigned Binary                                                          ;
; w3_2           ; 101001 ; Unsigned Binary                                                          ;
; r1             ; 000010 ; Unsigned Binary                                                          ;
; r2             ; 000110 ; Unsigned Binary                                                          ;
; r3             ; 100010 ; Unsigned Binary                                                          ;
; r4_1           ; 110010 ; Unsigned Binary                                                          ;
; r4_2           ; 101010 ; Unsigned Binary                                                          ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_data_check:inst1|my_ram_err_reg:ram_err_reg"                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; my_err_in_byte ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "my_err_in_byte[7..4]" will be connected to GND. ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_data_check:inst1|my_ram_data_check:ram_data_check_2_4"                                                                                                                  ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n_err4_out ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_data_check:inst1|my_ram_data_check:ram_data_check_1_4"                                                                                                                  ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n_err4_out ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Sep 17 14:56:30 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MKDS_1_0 -c MKDS_1_0
Info: Found 3 design units, including 3 entities, in source file My_RAM_control_unit.v
    Info: Found entity 1: ram_control_unit
    Info: Found entity 2: my_control_logic
    Info: Found entity 3: my_state_reg
Info: Found 3 design units, including 3 entities, in source file ram_data_check.v
    Info: Found entity 1: ram_data_check
    Info: Found entity 2: my_ram_data_check
    Info: Found entity 3: my_ram_err_reg
Info: Found 1 design units, including 1 entities, in source file ram_adr_counter.v
    Info: Found entity 1: ram_adr_counter
Info: Found 1 design units, including 1 entities, in source file MKDS_1_0.bdf
    Info: Found entity 1: MKDS_1_0
Info: Found 1 design units, including 1 entities, in source file start_trigger.v
    Info: Found entity 1: start_trigger
Info: Found 1 design units, including 1 entities, in source file ram_data_gate.v
    Info: Found entity 1: ram_data_gate
Info: Elaborating entity "MKDS_1_0" for the top level hierarchy
Warning: Port "CLK" of type start_trigger and instance "inst2" is missing source signal
Info: Elaborating entity "ram_adr_counter" for hierarchy "ram_adr_counter:inst"
Warning (10230): Verilog HDL assignment warning at ram_adr_counter.v(5): truncated value with size 32 to match size of target (14)
Info: Elaborating entity "start_trigger" for hierarchy "start_trigger:inst2"
Info: Elaborating entity "ram_control_unit" for hierarchy "ram_control_unit:inst8"
Info: Elaborating entity "my_control_logic" for hierarchy "ram_control_unit:inst8|my_control_logic:control_logic"
Info: Elaborating entity "my_state_reg" for hierarchy "ram_control_unit:inst8|my_state_reg:state_reg"
Info: Elaborating entity "ram_data_gate" for hierarchy "ram_data_gate:inst7"
Info: Elaborating entity "ram_data_check" for hierarchy "ram_data_check:inst1"
Info: Elaborating entity "my_ram_data_check" for hierarchy "ram_data_check:inst1|my_ram_data_check:ram_data_check_1_4"
Info: Elaborating entity "my_ram_err_reg" for hierarchy "ram_data_check:inst1|my_ram_err_reg:ram_err_reg"
Error: Node "inst3" is missing source
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 226 megabytes
    Error: Processing ended: Thu Sep 17 14:56:31 2020
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


