<pre>name: real_edge
description: real edge event tests
should_fail: 1
tags: 6.12
files: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>
incdirs: 
top_module: 
rc: 10

%Error: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>:9: Unsupported: Non-single bit wide signal pos/negedge sensitivity: top.a
%Error: <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>:8: Unsupported: Clock edge on non-single bit signal: top.a
%Error: Exiting due to 2 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../tests/chapter-6/6.12--real_edge.sv.html" target="file-frame">tests/chapter-6/6.12--real_edge.sv</a>
</pre>