<?xml version="1.0"?>
<sdl version="2.0"/>
<timebase>1ps</timebase>

<variables>
  <lat> 1ns </lat>
  <buslat> 10 ns </buslat>
	<netlat> 2ns </netlat>
</variables>

<param_include>
  <macsimParams>
    <param_file> params.in </param_file>
    <trace_file> trace_file_list </trace_file>
    <output_dir> results </output_dir>
    <num_link> 16 </num_link>
    <command_line> --use_memhierarchy=1 </command_line>
    <mem_size> 4*1024*1024*1024 </mem_size>
    <frequency> 4 Ghz </frequency>
    <debug> 0 </debug>
    <debug_level> 8 </debug_level>
  </macsimParams>

  <l1IParams>
    <cache_frequency> 4 Ghz  </cache_frequency>
    <replacement_policy> lru </replacement_policy>
    <associativity> 8 </associativity>
    <cache_size> 64 KB </cache_size>
    <cache_line_size> 128 </cache_line_size>
    <access_latency_cycles> 1  </access_latency_cycles>
    <L1> 1 </L1>
    <directory_at_next_level> 0 </directory_at_next_level>
    <coherence_protocol> MESI </coherence_protocol>
    <mshr_latency_cycles> 0 </mshr_latency_cycles>
    <debug> 0 </debug>
    <debug_level> 8 </debug_level>
    <statistics> 0 </statistics>
  </l1IParams>

  <l1DParams>
    <cache_frequency> 4 Ghz  </cache_frequency>
    <replacement_policy> lru </replacement_policy>
    <associativity> 8 </associativity>
    <cache_size> 64 KB </cache_size>
    <cache_line_size> 128 </cache_line_size>
    <access_latency_cycles> 3  </access_latency_cycles>
    <L1> 1 </L1>
    <directory_at_next_level> 0 </directory_at_next_level>
    <coherence_protocol> MESI </coherence_protocol>
    <mshr_latency_cycles> 0 </mshr_latency_cycles>
    <debug> 0 </debug>
    <debug_level> 8 </debug_level>
    <statistics> 1 </statistics>
  </l1DParams>

  <l2Params>
    <cache_frequency> 4 Ghz  </cache_frequency>
    <replacement_policy> lru </replacement_policy>
    <associativity> 8 </associativity>
    <cache_size> 512 KB </cache_size>
    <cache_line_size> 128 </cache_line_size>
    <access_latency_cycles> 8  </access_latency_cycles>
    <L1> 0 </L1>
    <directory_at_next_level> 0 </directory_at_next_level>
    <coherence_protocol> MESI </coherence_protocol>
    <mshr_latency_cycles> 0 </mshr_latency_cycles>
    <debug> 0 </debug>
    <debug_level> 8 </debug_level>
    <statistics> 1 </statistics>
  </l2Params>

  <busParams>
    <bus_frequency> 4 Ghz </bus_frequency>
    <debug> 0 </debug>
  </busParams>

  <memParams>
    <coherence_protocol> MESI </coherence_protocol>
    <access_time> 97 ns </access_time>
    <rangeStart>  0 </rangeStart>
    <backend.mem_size> 4096 </backend.mem_size>
    <clock> 1 GHz </clock>
    <debug> 0 </debug>
    <statistics> 1 </statistics>
  </memParams>
</param_include>

<sst>
  <component name="gpu0" type="macsimComponent.macsimComponent">
    <params include=macsimParams />
    <link name=c0_icache port=core0-icache latency=$lat />
    <link name=c0_dcache port=core0-dcache latency=$lat />
    <link name=c1_icache port=core1-icache latency=$lat />
    <link name=c1_dcache port=core1-dcache latency=$lat />
    <link name=c2_icache port=core2-icache latency=$lat />
    <link name=c2_dcache port=core2-dcache latency=$lat />
    <link name=c3_icache port=core3-icache latency=$lat />
    <link name=c3_dcache port=core3-dcache latency=$lat />
    <link name=c4_icache port=core4-icache latency=$lat />
    <link name=c4_dcache port=core4-dcache latency=$lat />
    <link name=c5_icache port=core5-icache latency=$lat />
    <link name=c5_dcache port=core5-dcache latency=$lat />
    <link name=c6_icache port=core6-icache latency=$lat />
    <link name=c6_dcache port=core6-dcache latency=$lat />
    <link name=c7_icache port=core7-icache latency=$lat />
    <link name=c7_dcache port=core7-dcache latency=$lat />
    <link name=c8_icache port=core8-icache latency=$lat />
    <link name=c8_dcache port=core8-dcache latency=$lat />
    <link name=c9_icache port=core9-icache latency=$lat />
    <link name=c9_dcache port=core9-dcache latency=$lat />
    <link name=c10_icache port=core10-icache latency=$lat />
    <link name=c10_dcache port=core10-dcache latency=$lat />
    <link name=c11_icache port=core11-icache latency=$lat />
    <link name=c11_dcache port=core11-dcache latency=$lat />
    <link name=c12_icache port=core12-icache latency=$lat />
    <link name=c12_dcache port=core12-dcache latency=$lat />
    <link name=c13_icache port=core13-icache latency=$lat />
    <link name=c13_dcache port=core13-dcache latency=$lat />
    <link name=c14_icache port=core14-icache latency=$lat />
    <link name=c14_dcache port=core14-dcache latency=$lat />
    <link name=c15_icache port=core15-icache latency=$lat />
    <link name=c15_dcache port=core15-dcache latency=$lat />
  </component>

  <component name="core0l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c0_icache     port=high_network_0 latency=$lat />
    <link name=c0_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core0l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c0_dcache     port=high_network_0 latency=$lat />
    <link name=c0_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core1l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c1_icache     port=high_network_0 latency=$lat />
    <link name=c1_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core1l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c1_dcache     port=high_network_0 latency=$lat />
    <link name=c1_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core2l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c2_icache     port=high_network_0 latency=$lat />
    <link name=c2_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core2l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c2_dcache     port=high_network_0 latency=$lat />
    <link name=c2_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core3l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c3_icache     port=high_network_0 latency=$lat />
    <link name=c3_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core3l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c3_dcache     port=high_network_0 latency=$lat />
    <link name=c3_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core4l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c4_icache     port=high_network_0 latency=$lat />
    <link name=c4_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core4l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c4_dcache     port=high_network_0 latency=$lat />
    <link name=c4_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core5l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c5_icache     port=high_network_0 latency=$lat />
    <link name=c5_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core5l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c5_dcache     port=high_network_0 latency=$lat />
    <link name=c5_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core6l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c6_icache     port=high_network_0 latency=$lat />
    <link name=c6_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core6l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c6_dcache     port=high_network_0 latency=$lat />
    <link name=c6_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core7l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c7_icache     port=high_network_0 latency=$lat />
    <link name=c7_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core7l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c7_dcache     port=high_network_0 latency=$lat />
    <link name=c7_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core8l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c8_icache     port=high_network_0 latency=$lat />
    <link name=c8_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core8l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c8_dcache     port=high_network_0 latency=$lat />
    <link name=c8_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core9l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c9_icache     port=high_network_0 latency=$lat />
    <link name=c9_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core9l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c9_dcache     port=high_network_0 latency=$lat />
    <link name=c9_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core10l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c10_icache     port=high_network_0 latency=$lat />
    <link name=c10_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core10l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c10_dcache     port=high_network_0 latency=$lat />
    <link name=c10_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core11l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c11_icache     port=high_network_0 latency=$lat />
    <link name=c11_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core11l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c11_dcache     port=high_network_0 latency=$lat />
    <link name=c11_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core12l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c12_icache     port=high_network_0 latency=$lat />
    <link name=c12_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core12l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c12_dcache     port=high_network_0 latency=$lat />
    <link name=c12_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core13l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c13_icache     port=high_network_0 latency=$lat />
    <link name=c13_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core13l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c13_dcache     port=high_network_0 latency=$lat />
    <link name=c13_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core14l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c14_icache     port=high_network_0 latency=$lat />
    <link name=c14_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core14l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c14_dcache     port=high_network_0 latency=$lat />
    <link name=c14_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core15l1icache" type="memHierarchy.Cache">
    <params include=l1IParams />
    <link name=c15_icache     port=high_network_0 latency=$lat />
    <link name=c15_icache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="core15l1dcache" type="memHierarchy.Cache">
    <params include=l1DParams />
    <link name=c15_dcache     port=high_network_0 latency=$lat />
    <link name=c15_dcache_bus port=low_network_0  latency=$buslat />
  </component>

  <component name="gpu0l1l2bus" type="memHierarchy.Bus">
    <params include=busParams />
    <link name=c0_icache_bus  port=high_network_0  latency=$buslat />
    <link name=c0_dcache_bus  port=high_network_1  latency=$buslat />
    <link name=c1_icache_bus  port=high_network_2  latency=$buslat />
    <link name=c1_dcache_bus  port=high_network_3  latency=$buslat />
    <link name=c2_icache_bus  port=high_network_4  latency=$buslat />
    <link name=c2_dcache_bus  port=high_network_5  latency=$buslat />
    <link name=c3_icache_bus  port=high_network_6  latency=$buslat />
    <link name=c3_dcache_bus  port=high_network_7  latency=$buslat />
    <link name=c4_icache_bus  port=high_network_8  latency=$buslat />
    <link name=c4_dcache_bus  port=high_network_9  latency=$buslat />
    <link name=c5_icache_bus  port=high_network_10 latency=$buslat />
    <link name=c5_dcache_bus  port=high_network_11 latency=$buslat />
    <link name=c6_icache_bus  port=high_network_12 latency=$buslat />
    <link name=c6_dcache_bus  port=high_network_13 latency=$buslat />
    <link name=c7_icache_bus  port=high_network_14 latency=$buslat />
    <link name=c7_dcache_bus  port=high_network_15 latency=$buslat />
    <link name=c8_icache_bus  port=high_network_16 latency=$buslat />
    <link name=c8_dcache_bus  port=high_network_17 latency=$buslat />
    <link name=c9_icache_bus  port=high_network_18 latency=$buslat />
    <link name=c9_dcache_bus  port=high_network_19 latency=$buslat />
    <link name=c10_icache_bus port=high_network_20 latency=$buslat />
    <link name=c10_dcache_bus port=high_network_21 latency=$buslat />
    <link name=c11_icache_bus port=high_network_22 latency=$buslat />
    <link name=c11_dcache_bus port=high_network_23 latency=$buslat />
    <link name=c12_icache_bus port=high_network_24 latency=$buslat />
    <link name=c12_dcache_bus port=high_network_25 latency=$buslat />
    <link name=c13_icache_bus port=high_network_26 latency=$buslat />
    <link name=c13_dcache_bus port=high_network_27 latency=$buslat />
    <link name=c14_icache_bus port=high_network_28 latency=$buslat />
    <link name=c14_dcache_bus port=high_network_29 latency=$buslat />
    <link name=c15_icache_bus port=high_network_30 latency=$buslat />
    <link name=c15_dcache_bus port=high_network_31 latency=$buslat />
    <link name=bus_gpu0l2cache port=low_network_0  latency=$buslat />
  </component>

  <component name="gpu0l2cache" type="memHierarchy.Cache">
    <params include=l2Params />
    <link name=bus_gpu0l2cache port=high_network_0 latency=$buslat />
    <link name=gpu0l2_mem0     port=low_network_0  latency=$buslat />
  </component>

  <component name="memory0" type="memHierarchy.MemController">
    <params include=memParams />
    <link name=gpu0l2_mem0 port=direct_link latency=$buslat />
  </component>
</sst>

