*mcu.txt*  Help for STM32F103.svd MCU Peripherals

 PERIPHERALS for STM32F103.svd~

 ---------------+-----------+---------------------------------------------------------
     Peripheral | Address   |  Description
 ---------------+-----------+---------------------------------------------------------
           |FSMC| | $A0000000 | Flexible static memory controller
            |PWR| | $40007000 | Power control
            |RCC| | $40021000 | Reset and clock control
          |GPIOA| | $40010800 | General purpose I/O
          |GPIOB| | $40010C00 | General purpose I/O
          |GPIOC| | $40011000 | General purpose I/O
          |GPIOD| | $40011400 | General purpose I/O
          |GPIOE| | $40011800 | General purpose I/O
          |GPIOF| | $40011C00 | General purpose I/O
          |GPIOG| | $40012000 | General purpose I/O
           |AFIO| | $40010000 | Alternate function I/O
           |EXTI| | $40010400 | EXTI
           |DMA1| | $40020000 | DMA controller
           |DMA2| | $40020400 | DMA controller
           |SDIO| | $40018000 | Secure digital input/output interface
            |RTC| | $40002800 | Real time clock
            |BKP| | $40006C00 | Backup registers
           |IWDG| | $40003000 | Independent watchdog
           |WWDG| | $40002C00 | Window watchdog
           |TIM1| | $40012C00 | Advanced timer
           |TIM8| | $40013400 | Advanced timer
           |TIM2| | $40000000 | General purpose timer
           |TIM3| | $40000400 | General purpose timer
           |TIM4| | $40000800 | General purpose timer
           |TIM5| | $40000C00 | General purpose timer
           |TIM9| | $40014C00 | General purpose timer
          |TIM12| | $40001800 | General purpose timer
          |TIM10| | $40015000 | General purpose timer
          |TIM11| | $40015400 | General purpose timer
          |TIM13| | $40001C00 | General purpose timer
          |TIM14| | $40002000 | General purpose timer
           |TIM6| | $40001000 | Basic timer
           |TIM7| | $40001400 | Basic timer
           |I2C1| | $40005400 | Inter integrated circuit
           |I2C2| | $40005800 | Inter integrated circuit
           |SPI1| | $40013000 | Serial peripheral interface
           |SPI2| | $40003800 | Serial peripheral interface
           |SPI3| | $40003C00 | Serial peripheral interface
         |USART1| | $40013800 | Universal synchronous asynchronous receiver transmitter
         |USART2| | $40004400 | Universal synchronous asynchronous receiver transmitter
         |USART3| | $40004800 | Universal synchronous asynchronous receiver transmitter
           |ADC1| | $40012400 | Analog to digital converter
           |ADC2| | $40012800 | Analog to digital converter
           |ADC3| | $40013C00 | Analog to digital converter
           |CAN1| | $40006400 | Controller area network
           |CAN2| | $40006800 | Controller area network
            |DAC| | $40007400 | Digital to analog converter
            |DBG| | $E0042000 | Debug support
          |UART4| | $40004C00 | Universal asynchronous receiver transmitter
          |UART5| | $40005000 | Universal asynchronous receiver transmitter
            |CRC| | $40023000 | CRC calculation unit
          |FLASH| | $40022000 | FLASH
            |USB| | $40005C00 | Universal serial bus full-speed device interface
  |OTG_FS_DEVICE| | $50000800 | USB on the go full speed
  |OTG_FS_GLOBAL| | $50000000 | USB on the go full speed
    |OTG_FS_HOST| | $50000400 | USB on the go full speed
  |OTG_FS_PWRCLK| | $50000E00 | USB on the go full speed
   |ETHERNET_MMC| | $40028100 | Ethernet: MAC management counters
   |ETHERNET_MAC| | $40028000 | Ethernet: media access control
   |ETHERNET_PTP| | $40028700 | Ethernet: Precision time protocol
   |ETHERNET_DMA| | $40029000 | Ethernet: DMA controller operation
           |NVIC| | $E000E100 | Nested Vectored Interrupt Controller
            |MPU| | $E000ED90 | Memory protection unit
      |SCB_ACTRL| | $E000E008 | System control block ACTLR
      |NVIC_STIR| | $E000EF00 | Nested vectored interrupt controller
            |SCB| | $E000ED00 | System control block
            |STK| | $E000E010 | SysTick timer
 ---------------+-----------+---------------------------------------------------------




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *FSMC* BaseAddress:  $A0000000
 Description:  Flexible static memory controller

 ------------+----+-----------+--------+-----------+-----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+-----------------------------------------------
   |FSMC_BCR1| | rw | $000030D0 | $0     | $A0000000 | SRAM/NOR-Flash chip-select control register 1
   |FSMC_BTR1| | rw | $FFFFFFFF | $4     | $A0000004 | SRAM/NOR-Flash chip-select timing register 1
   |FSMC_BCR2| | rw | $000030D0 | $8     | $A0000008 | SRAM/NOR-Flash chip-select control register 2
   |FSMC_BTR2| | rw | $FFFFFFFF | $C     | $A000000C | SRAM/NOR-Flash chip-select timing register 2
   |FSMC_BCR3| | rw | $000030D0 | $10    | $A0000010 | SRAM/NOR-Flash chip-select control register 3
   |FSMC_BTR3| | rw | $FFFFFFFF | $14    | $A0000014 | SRAM/NOR-Flash chip-select timing register 3
   |FSMC_BCR4| | rw | $000030D0 | $18    | $A0000018 | SRAM/NOR-Flash chip-select control register 4
   |FSMC_BTR4| | rw | $FFFFFFFF | $1C    | $A000001C | SRAM/NOR-Flash chip-select timing register 4
   |FSMC_PCR2| | rw | $00000018 | $60    | $A0000060 | PC Card/NAND Flash control register 2
    |FSMC_SR2| |    | $00000040 | $64    | $A0000064 | FIFO status and interrupt register 2
  |FSMC_PMEM2| | rw | $FCFCFCFC | $68    | $A0000068 | Common memory space timing register 2
  |FSMC_PATT2| | rw | $FCFCFCFC | $6C    | $A000006C | Attribute memory space timing register 2
  |FSMC_ECCR2| | ro | $00000000 | $74    | $A0000074 | ECC result register 2
   |FSMC_PCR3| | rw | $00000018 | $80    | $A0000080 | PC Card/NAND Flash control register 3
    |FSMC_SR3| |    | $00000040 | $84    | $A0000084 | FIFO status and interrupt register 3
  |FSMC_PMEM3| | rw | $FCFCFCFC | $88    | $A0000088 | Common memory space timing register 3
  |FSMC_PATT3| | rw | $FCFCFCFC | $8C    | $A000008C | Attribute memory space timing register 3
  |FSMC_ECCR3| | ro | $00000000 | $94    | $A0000094 | ECC result register 3
   |FSMC_PCR4| | rw | $00000018 | $A0    | $A00000A0 | PC Card/NAND Flash control register 4
    |FSMC_SR4| |    | $00000040 | $A4    | $A00000A4 | FIFO status and interrupt register 4
  |FSMC_PMEM4| | rw | $FCFCFCFC | $A8    | $A00000A8 | Common memory space timing register 4
  |FSMC_PATT4| | rw | $FCFCFCFC | $AC    | $A00000AC | Attribute memory space timing register 4
   |FSMC_PIO4| | rw | $FCFCFCFC | $B0    | $A00000B0 | I/O space timing register 4
  |FSMC_BWTR1| | rw | $0FFFFFFF | $104   | $A0000104 | SRAM/NOR-Flash write timing registers 1
  |FSMC_BWTR2| | rw | $0FFFFFFF | $10C   | $A000010C | SRAM/NOR-Flash write timing registers 2
  |FSMC_BWTR3| | rw | $0FFFFFFF | $114   | $A0000114 | SRAM/NOR-Flash write timing registers 3
  |FSMC_BWTR4| | rw | $0FFFFFFF | $11C   | $A000011C | SRAM/NOR-Flash write timing registers 4
 ------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *PWR* BaseAddress:  $40007000
 Description:  Power control

 -----------+----+-----------+--------+-----------+---------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+---------------------------------
     |PWR_CR| | rw | $00000000 | $0     | $40007000 | Power control register (PWR_CR)
    |PWR_CSR| |    | $00000000 | $4     | $40007004 | Power control register (PWR_CR)
 -----------+----+-----------+--------+-----------+---------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *RCC* BaseAddress:  $40021000
 Description:  Reset and clock control

 --------------+----+-----------+--------+-----------+-----------------------------------------------------
      Register | ac | Reset     | Offset | Address   |  Description
 --------------+----+-----------+--------+-----------+-----------------------------------------------------
        |RCC_CR| |    | $00000083 | $0     | $40021000 | Clock control register
      |RCC_CFGR| |    | $00000000 | $4     | $40021004 | Clock configuration register (RCC_CFGR)
       |RCC_CIR| |    | $00000000 | $8     | $40021008 | Clock interrupt register (RCC_CIR)
  |RCC_APB2RSTR| | rw | $000000000 | $C     | $4002100C | APB2 peripheral reset register (RCC_APB2RSTR)
  |RCC_APB1RSTR| | rw | $00000000 | $10    | $40021010 | APB1 peripheral reset register (RCC_APB1RSTR)
    |RCC_AHBENR| | rw | $00000014 | $14    | $40021014 | AHB Peripheral Clock enable register (RCC_AHBENR)
   |RCC_APB2ENR| | rw | $00000000 | $18    | $40021018 | APB2 peripheral clock enable register (RCC_APB2ENR)
   |RCC_APB1ENR| | rw | $00000000 | $1C    | $4002101C | APB1 peripheral clock enable register (RCC_APB1ENR)
      |RCC_BDCR| |    | $00000000 | $20    | $40021020 | Backup domain control register (RCC_BDCR)
       |RCC_CSR| |    | $0C000000 | $24    | $40021024 | Control/status register (RCC_CSR)
 --------------+----+-----------+--------+-----------+-----------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOA* BaseAddress:  $40010800
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOA_CRL| | rw | $44444444 | $0     | $40010800 | Port configuration register low (GPIOn_CRL)
   |GPIOA_CRH| | rw | $44444444 | $4     | $40010804 | Port configuration register high (GPIOn_CRL)
   |GPIOA_IDR| | ro | $00000000 | $8     | $40010808 | Port input data register (GPIOn_IDR)
   |GPIOA_ODR| | rw | $00000000 | $C     | $4001080C | Port output data register (GPIOn_ODR)
  |GPIOA_BSRR| | wo | $00000000 | $10    | $40010810 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOA_BRR| | wo | $00000000 | $14    | $40010814 | Port bit reset register (GPIOn_BRR)
  |GPIOA_LCKR| | rw | $00000000 | $18    | $40010818 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOB* BaseAddress:  $40010C00
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOB_CRL| | rw | $44444444 | $0     | $40010C00 | Port configuration register low (GPIOn_CRL)
   |GPIOB_CRH| | rw | $44444444 | $4     | $40010C04 | Port configuration register high (GPIOn_CRL)
   |GPIOB_IDR| | ro | $00000000 | $8     | $40010C08 | Port input data register (GPIOn_IDR)
   |GPIOB_ODR| | rw | $00000000 | $C     | $40010C0C | Port output data register (GPIOn_ODR)
  |GPIOB_BSRR| | wo | $00000000 | $10    | $40010C10 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOB_BRR| | wo | $00000000 | $14    | $40010C14 | Port bit reset register (GPIOn_BRR)
  |GPIOB_LCKR| | rw | $00000000 | $18    | $40010C18 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOC* BaseAddress:  $40011000
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOC_CRL| | rw | $44444444 | $0     | $40011000 | Port configuration register low (GPIOn_CRL)
   |GPIOC_CRH| | rw | $44444444 | $4     | $40011004 | Port configuration register high (GPIOn_CRL)
   |GPIOC_IDR| | ro | $00000000 | $8     | $40011008 | Port input data register (GPIOn_IDR)
   |GPIOC_ODR| | rw | $00000000 | $C     | $4001100C | Port output data register (GPIOn_ODR)
  |GPIOC_BSRR| | wo | $00000000 | $10    | $40011010 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOC_BRR| | wo | $00000000 | $14    | $40011014 | Port bit reset register (GPIOn_BRR)
  |GPIOC_LCKR| | rw | $00000000 | $18    | $40011018 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOD* BaseAddress:  $40011400
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOD_CRL| | rw | $44444444 | $0     | $40011400 | Port configuration register low (GPIOn_CRL)
   |GPIOD_CRH| | rw | $44444444 | $4     | $40011404 | Port configuration register high (GPIOn_CRL)
   |GPIOD_IDR| | ro | $00000000 | $8     | $40011408 | Port input data register (GPIOn_IDR)
   |GPIOD_ODR| | rw | $00000000 | $C     | $4001140C | Port output data register (GPIOn_ODR)
  |GPIOD_BSRR| | wo | $00000000 | $10    | $40011410 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOD_BRR| | wo | $00000000 | $14    | $40011414 | Port bit reset register (GPIOn_BRR)
  |GPIOD_LCKR| | rw | $00000000 | $18    | $40011418 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOE* BaseAddress:  $40011800
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOE_CRL| | rw | $44444444 | $0     | $40011800 | Port configuration register low (GPIOn_CRL)
   |GPIOE_CRH| | rw | $44444444 | $4     | $40011804 | Port configuration register high (GPIOn_CRL)
   |GPIOE_IDR| | ro | $00000000 | $8     | $40011808 | Port input data register (GPIOn_IDR)
   |GPIOE_ODR| | rw | $00000000 | $C     | $4001180C | Port output data register (GPIOn_ODR)
  |GPIOE_BSRR| | wo | $00000000 | $10    | $40011810 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOE_BRR| | wo | $00000000 | $14    | $40011814 | Port bit reset register (GPIOn_BRR)
  |GPIOE_LCKR| | rw | $00000000 | $18    | $40011818 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOF* BaseAddress:  $40011C00
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOF_CRL| | rw | $44444444 | $0     | $40011C00 | Port configuration register low (GPIOn_CRL)
   |GPIOF_CRH| | rw | $44444444 | $4     | $40011C04 | Port configuration register high (GPIOn_CRL)
   |GPIOF_IDR| | ro | $00000000 | $8     | $40011C08 | Port input data register (GPIOn_IDR)
   |GPIOF_ODR| | rw | $00000000 | $C     | $40011C0C | Port output data register (GPIOn_ODR)
  |GPIOF_BSRR| | wo | $00000000 | $10    | $40011C10 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOF_BRR| | wo | $00000000 | $14    | $40011C14 | Port bit reset register (GPIOn_BRR)
  |GPIOF_LCKR| | rw | $00000000 | $18    | $40011C18 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *GPIOG* BaseAddress:  $40012000
 Description:  General purpose I/O

 ------------+----+-----------+--------+-----------+----------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------------------
   |GPIOG_CRL| | rw | $44444444 | $0     | $40012000 | Port configuration register low (GPIOn_CRL)
   |GPIOG_CRH| | rw | $44444444 | $4     | $40012004 | Port configuration register high (GPIOn_CRL)
   |GPIOG_IDR| | ro | $00000000 | $8     | $40012008 | Port input data register (GPIOn_IDR)
   |GPIOG_ODR| | rw | $00000000 | $C     | $4001200C | Port output data register (GPIOn_ODR)
  |GPIOG_BSRR| | wo | $00000000 | $10    | $40012010 | Port bit set/reset register (GPIOn_BSRR)
   |GPIOG_BRR| | wo | $00000000 | $14    | $40012014 | Port bit reset register (GPIOn_BRR)
  |GPIOG_LCKR| | rw | $00000000 | $18    | $40012018 | Port configuration lock register
 ------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *AFIO* BaseAddress:  $40010000
 Description:  Alternate function I/O

 --------------+----+-----------+--------+-----------+------------------------------------------------------------
      Register | ac | Reset     | Offset | Address   |  Description
 --------------+----+-----------+--------+-----------+------------------------------------------------------------
     |AFIO_EVCR| | rw | $00000000 | $0     | $40010000 | Event Control Register (AFIO_EVCR)
     |AFIO_MAPR| |    | $00000000 | $4     | $40010004 | AF remap and debug I/O configuration register (AFIO_MAPR)
  |AFIO_EXTICR1| | rw | $00000000 | $8     | $40010008 | External interrupt configuration register 1 (AFIO_EXTICR1)
  |AFIO_EXTICR2| | rw | $00000000 | $C     | $4001000C | External interrupt configuration register 2 (AFIO_EXTICR2)
  |AFIO_EXTICR3| | rw | $00000000 | $10    | $40010010 | External interrupt configuration register 3 (AFIO_EXTICR3)
  |AFIO_EXTICR4| | rw | $00000000 | $14    | $40010014 | External interrupt configuration register 4 (AFIO_EXTICR4)
    |AFIO_MAPR2| | rw | $00000000 | $1C    | $4001001C | AF remap and debug I/O configuration register
 --------------+----+-----------+--------+-----------+------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *EXTI* BaseAddress:  $40010400
 Description:  EXTI

 ------------+----+-----------+--------+-----------+------------------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+------------------------------------------------
    |EXTI_IMR| | rw | $00000000 | $0     | $40010400 | Interrupt mask register (EXTI_IMR)
    |EXTI_EMR| | rw | $00000000 | $4     | $40010404 | Event mask register (EXTI_EMR)
   |EXTI_RTSR| | rw | $00000000 | $8     | $40010408 | Rising Trigger selection register (EXTI_RTSR)
   |EXTI_FTSR| | rw | $00000000 | $C     | $4001040C | Falling Trigger selection register (EXTI_FTSR)
  |EXTI_SWIER| | rw | $00000000 | $10    | $40010410 | Software interrupt event register (EXTI_SWIER)
     |EXTI_PR| | rw | $00000000 | $14    | $40010414 | Pending register (EXTI_PR)
 ------------+----+-----------+--------+-----------+------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *DMA1* BaseAddress:  $40020000
 Description:  DMA controller

 -------------+----+-----------+--------+-----------+----------------------------------------------
     Register | ac | Reset     | Offset | Address   |  Description
 -------------+----+-----------+--------+-----------+----------------------------------------------
     |DMA1_ISR| | ro | $00000000 | $0     | $40020000 | DMA interrupt status register (DMA_ISR)
    |DMA1_IFCR| | wo | $00000000 | $4     | $40020004 | DMA interrupt flag clear register (DMA_IFCR)
    |DMA1_CCR1| | rw | $00000000 | $8     | $40020008 | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR1| | rw | $00000000 | $C     | $4002000C | DMA channel 1 number of data register
   |DMA1_CPAR1| | rw | $00000000 | $10    | $40020010 | DMA channel 1 peripheral address register
   |DMA1_CMAR1| | rw | $00000000 | $14    | $40020014 | DMA channel 1 memory address register
    |DMA1_CCR2| | rw | $00000000 | $1C    | $4002001C | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR2| | rw | $00000000 | $20    | $40020020 | DMA channel 2 number of data register
   |DMA1_CPAR2| | rw | $00000000 | $24    | $40020024 | DMA channel 2 peripheral address register
   |DMA1_CMAR2| | rw | $00000000 | $28    | $40020028 | DMA channel 2 memory address register
    |DMA1_CCR3| | rw | $00000000 | $30    | $40020030 | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR3| | rw | $00000000 | $34    | $40020034 | DMA channel 3 number of data register
   |DMA1_CPAR3| | rw | $00000000 | $38    | $40020038 | DMA channel 3 peripheral address register
   |DMA1_CMAR3| | rw | $00000000 | $3C    | $4002003C | DMA channel 3 memory address register
    |DMA1_CCR4| | rw | $00000000 | $44    | $40020044 | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR4| | rw | $00000000 | $48    | $40020048 | DMA channel 4 number of data register
   |DMA1_CPAR4| | rw | $00000000 | $4C    | $4002004C | DMA channel 4 peripheral address register
   |DMA1_CMAR4| | rw | $00000000 | $50    | $40020050 | DMA channel 4 memory address register
    |DMA1_CCR5| | rw | $00000000 | $58    | $40020058 | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR5| | rw | $00000000 | $5C    | $4002005C | DMA channel 5 number of data register
   |DMA1_CPAR5| | rw | $00000000 | $60    | $40020060 | DMA channel 5 peripheral address register
   |DMA1_CMAR5| | rw | $00000000 | $64    | $40020064 | DMA channel 5 memory address register
    |DMA1_CCR6| | rw | $00000000 | $6C    | $4002006C | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR6| | rw | $00000000 | $70    | $40020070 | DMA channel 6 number of data register
   |DMA1_CPAR6| | rw | $00000000 | $74    | $40020074 | DMA channel 6 peripheral address register
   |DMA1_CMAR6| | rw | $00000000 | $78    | $40020078 | DMA channel 6 memory address register
    |DMA1_CCR7| | rw | $00000000 | $80    | $40020080 | DMA channel configuration register (DMA_CCR)
  |DMA1_CNDTR7| | rw | $00000000 | $84    | $40020084 | DMA channel 7 number of data register
   |DMA1_CPAR7| | rw | $00000000 | $88    | $40020088 | DMA channel 7 peripheral address register
   |DMA1_CMAR7| | rw | $00000000 | $8C    | $4002008C | DMA channel 7 memory address register
 -------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *DMA2* BaseAddress:  $40020400
 Description:  DMA controller

 -------------+----+-----------+--------+-----------+----------------------------------------------
     Register | ac | Reset     | Offset | Address   |  Description
 -------------+----+-----------+--------+-----------+----------------------------------------------
     |DMA2_ISR| | ro | $00000000 | $0     | $40020400 | DMA interrupt status register (DMA_ISR)
    |DMA2_IFCR| | wo | $00000000 | $4     | $40020404 | DMA interrupt flag clear register (DMA_IFCR)
    |DMA2_CCR1| | rw | $00000000 | $8     | $40020408 | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR1| | rw | $00000000 | $C     | $4002040C | DMA channel 1 number of data register
   |DMA2_CPAR1| | rw | $00000000 | $10    | $40020410 | DMA channel 1 peripheral address register
   |DMA2_CMAR1| | rw | $00000000 | $14    | $40020414 | DMA channel 1 memory address register
    |DMA2_CCR2| | rw | $00000000 | $1C    | $4002041C | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR2| | rw | $00000000 | $20    | $40020420 | DMA channel 2 number of data register
   |DMA2_CPAR2| | rw | $00000000 | $24    | $40020424 | DMA channel 2 peripheral address register
   |DMA2_CMAR2| | rw | $00000000 | $28    | $40020428 | DMA channel 2 memory address register
    |DMA2_CCR3| | rw | $00000000 | $30    | $40020430 | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR3| | rw | $00000000 | $34    | $40020434 | DMA channel 3 number of data register
   |DMA2_CPAR3| | rw | $00000000 | $38    | $40020438 | DMA channel 3 peripheral address register
   |DMA2_CMAR3| | rw | $00000000 | $3C    | $4002043C | DMA channel 3 memory address register
    |DMA2_CCR4| | rw | $00000000 | $44    | $40020444 | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR4| | rw | $00000000 | $48    | $40020448 | DMA channel 4 number of data register
   |DMA2_CPAR4| | rw | $00000000 | $4C    | $4002044C | DMA channel 4 peripheral address register
   |DMA2_CMAR4| | rw | $00000000 | $50    | $40020450 | DMA channel 4 memory address register
    |DMA2_CCR5| | rw | $00000000 | $58    | $40020458 | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR5| | rw | $00000000 | $5C    | $4002045C | DMA channel 5 number of data register
   |DMA2_CPAR5| | rw | $00000000 | $60    | $40020460 | DMA channel 5 peripheral address register
   |DMA2_CMAR5| | rw | $00000000 | $64    | $40020464 | DMA channel 5 memory address register
    |DMA2_CCR6| | rw | $00000000 | $6C    | $4002046C | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR6| | rw | $00000000 | $70    | $40020470 | DMA channel 6 number of data register
   |DMA2_CPAR6| | rw | $00000000 | $74    | $40020474 | DMA channel 6 peripheral address register
   |DMA2_CMAR6| | rw | $00000000 | $78    | $40020478 | DMA channel 6 memory address register
    |DMA2_CCR7| | rw | $00000000 | $80    | $40020480 | DMA channel configuration register (DMA_CCR)
  |DMA2_CNDTR7| | rw | $00000000 | $84    | $40020484 | DMA channel 7 number of data register
   |DMA2_CPAR7| | rw | $00000000 | $88    | $40020488 | DMA channel 7 peripheral address register
   |DMA2_CMAR7| | rw | $00000000 | $8C    | $4002048C | DMA channel 7 memory address register
 -------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *SDIO* BaseAddress:  $40018000
 Description:  Secure digital input/output interface

 --------------+----+-----------+--------+-----------+-----------------------------------------------------------------------------------------
      Register | ac | Reset     | Offset | Address   |  Description
 --------------+----+-----------+--------+-----------+-----------------------------------------------------------------------------------------
    |SDIO_POWER| | rw | $00000000 | $0     | $40018000 | Bits 1:0 = PWRCTRL: Power supply control bits
    |SDIO_CLKCR| | rw | $00000000 | $4     | $40018004 | SDI clock control register (SDIO_CLKCR)
      |SDIO_ARG| | rw | $00000000 | $8     | $40018008 | Bits 31:0 = : Command argument
      |SDIO_CMD| | rw | $00000000 | $C     | $4001800C | SDIO command register (SDIO_CMD)
  |SDIO_RESPCMD| | ro | $00000000 | $10    | $40018010 | SDIO command register
   |SDIO_RESPI1| | ro | $00000000 | $14    | $40018014 | Bits 31:0 = CARDSTATUS1
    |SDIO_RESP2| | ro | $00000000 | $18    | $40018018 | Bits 31:0 = CARDSTATUS2
    |SDIO_RESP3| | ro | $00000000 | $1C    | $4001801C | Bits 31:0 = CARDSTATUS3
    |SDIO_RESP4| | ro | $00000000 | $20    | $40018020 | Bits 31:0 = CARDSTATUS4
   |SDIO_DTIMER| | rw | $00000000 | $24    | $40018024 | Bits 31:0 = DATATIME: Data timeout period
     |SDIO_DLEN| | rw | $00000000 | $28    | $40018028 | Bits 24:0 = DATALENGTH: Data length value
    |SDIO_DCTRL| | rw | $00000000 | $2C    | $4001802C | SDIO data control register (SDIO_DCTRL)
   |SDIO_DCOUNT| | ro | $00000000 | $30    | $40018030 | Bits 24:0 = DATACOUNT: Data count value
      |SDIO_STA| | ro | $00000000 | $34    | $40018034 | SDIO status register (SDIO_STA)
      |SDIO_ICR| | rw | $00000000 | $38    | $40018038 | SDIO interrupt clear register (SDIO_ICR)
     |SDIO_MASK| | rw | $00000000 | $3C    | $4001803C | SDIO mask register (SDIO_MASK)
  |SDIO_FIFOCNT| | ro | $00000000 | $48    | $40018048 | Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the FIFO
     |SDIO_FIFO| | rw | $00000000 | $80    | $40018080 | bits 31:0 = FIFOData: Receive and transmit FIFO data
 --------------+----+-----------+--------+-----------+-----------------------------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *RTC* BaseAddress:  $40002800
 Description:  Real time clock

 -----------+----+-----------+--------+-----------+-------------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-------------------------------------
    |RTC_CRH| | rw | $00000000 | $0     | $40002800 | RTC Control Register High
    |RTC_CRL| |    | $00000020 | $4     | $40002804 | RTC Control Register Low
   |RTC_PRLH| | wo | $00000000 | $8     | $40002808 | RTC Prescaler Load Register High
   |RTC_PRLL| | wo | $8000     | $C     | $4000280C | RTC Prescaler Load Register Low
   |RTC_DIVH| | ro | $00000000 | $10    | $40002810 | RTC Prescaler Divider Register High
   |RTC_DIVL| | ro | $8000     | $14    | $40002814 | RTC Prescaler Divider Register Low
   |RTC_CNTH| | rw | $00000000 | $18    | $40002818 | RTC Counter Register High
   |RTC_CNTL| | rw | $00000000 | $1C    | $4000281C | RTC Counter Register Low
   |RTC_ALRH| | wo | $FFFF     | $20    | $40002820 | RTC Alarm Register High
   |RTC_ALRL| | wo | $FFFF     | $24    | $40002824 | RTC Alarm Register Low
 -----------+----+-----------+--------+-----------+-------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *BKP* BaseAddress:  $40006C00
 Description:  Backup registers

 -----------+----+-----------+--------+-----------+--------------------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+--------------------------------------------
    |BKP_DR1| | rw | $00000000 | $0     | $40006C00 | Backup data register (BKP_DR)
    |BKP_DR2| | rw | $00000000 | $4     | $40006C04 | Backup data register (BKP_DR)
    |BKP_DR3| | rw | $00000000 | $8     | $40006C08 | Backup data register (BKP_DR)
    |BKP_DR4| | rw | $00000000 | $C     | $40006C0C | Backup data register (BKP_DR)
    |BKP_DR5| | rw | $00000000 | $10    | $40006C10 | Backup data register (BKP_DR)
    |BKP_DR6| | rw | $00000000 | $14    | $40006C14 | Backup data register (BKP_DR)
    |BKP_DR7| | rw | $00000000 | $18    | $40006C18 | Backup data register (BKP_DR)
    |BKP_DR8| | rw | $00000000 | $1C    | $40006C1C | Backup data register (BKP_DR)
    |BKP_DR9| | rw | $00000000 | $20    | $40006C20 | Backup data register (BKP_DR)
   |BKP_DR10| | rw | $00000000 | $24    | $40006C24 | Backup data register (BKP_DR)
   |BKP_DR11| | rw | $00000000 | $3C    | $40006C3C | Backup data register (BKP_DR)
   |BKP_DR12| | rw | $00000000 | $40    | $40006C40 | Backup data register (BKP_DR)
   |BKP_DR13| | rw | $00000000 | $44    | $40006C44 | Backup data register (BKP_DR)
   |BKP_DR14| | rw | $00000000 | $48    | $40006C48 | Backup data register (BKP_DR)
   |BKP_DR15| | rw | $00000000 | $4C    | $40006C4C | Backup data register (BKP_DR)
   |BKP_DR16| | rw | $00000000 | $50    | $40006C50 | Backup data register (BKP_DR)
   |BKP_DR17| | rw | $00000000 | $54    | $40006C54 | Backup data register (BKP_DR)
   |BKP_DR18| | rw | $00000000 | $58    | $40006C58 | Backup data register (BKP_DR)
   |BKP_DR19| | rw | $00000000 | $5C    | $40006C5C | Backup data register (BKP_DR)
   |BKP_DR20| | rw | $00000000 | $60    | $40006C60 | Backup data register (BKP_DR)
   |BKP_DR21| | rw | $00000000 | $64    | $40006C64 | Backup data register (BKP_DR)
   |BKP_DR22| | rw | $00000000 | $68    | $40006C68 | Backup data register (BKP_DR)
   |BKP_DR23| | rw | $00000000 | $6C    | $40006C6C | Backup data register (BKP_DR)
   |BKP_DR24| | rw | $00000000 | $70    | $40006C70 | Backup data register (BKP_DR)
   |BKP_DR25| | rw | $00000000 | $74    | $40006C74 | Backup data register (BKP_DR)
   |BKP_DR26| | rw | $00000000 | $78    | $40006C78 | Backup data register (BKP_DR)
   |BKP_DR27| | rw | $00000000 | $7C    | $40006C7C | Backup data register (BKP_DR)
   |BKP_DR28| | rw | $00000000 | $80    | $40006C80 | Backup data register (BKP_DR)
   |BKP_DR29| | rw | $00000000 | $84    | $40006C84 | Backup data register (BKP_DR)
   |BKP_DR30| | rw | $00000000 | $88    | $40006C88 | Backup data register (BKP_DR)
   |BKP_DR31| | rw | $00000000 | $8C    | $40006C8C | Backup data register (BKP_DR)
   |BKP_DR32| | rw | $00000000 | $90    | $40006C90 | Backup data register (BKP_DR)
   |BKP_DR33| | rw | $00000000 | $94    | $40006C94 | Backup data register (BKP_DR)
   |BKP_DR34| | rw | $00000000 | $98    | $40006C98 | Backup data register (BKP_DR)
   |BKP_DR35| | rw | $00000000 | $9C    | $40006C9C | Backup data register (BKP_DR)
   |BKP_DR36| | rw | $00000000 | $A0    | $40006CA0 | Backup data register (BKP_DR)
   |BKP_DR37| | rw | $00000000 | $A4    | $40006CA4 | Backup data register (BKP_DR)
   |BKP_DR38| | rw | $00000000 | $A8    | $40006CA8 | Backup data register (BKP_DR)
   |BKP_DR39| | rw | $00000000 | $AC    | $40006CAC | Backup data register (BKP_DR)
   |BKP_DR40| | rw | $00000000 | $B0    | $40006CB0 | Backup data register (BKP_DR)
   |BKP_DR41| | rw | $00000000 | $B4    | $40006CB4 | Backup data register (BKP_DR)
   |BKP_DR42| | rw | $00000000 | $B8    | $40006CB8 | Backup data register (BKP_DR)
  |BKP_RTCCR| | rw | $00000000 | $28    | $40006C28 | RTC clock calibration register (BKP_RTCCR)
     |BKP_CR| | rw | $00000000 | $2C    | $40006C2C | Backup control register (BKP_CR)
    |BKP_CSR| |    | $00000000 | $30    | $40006C30 | BKP_CSR control/status register (BKP_CSR)
 -----------+----+-----------+--------+-----------+--------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *IWDG* BaseAddress:  $40003000
 Description:  Independent watchdog

 -----------+----+-----------+--------+-----------+------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+------------------------------
    |IWDG_KR| | wo | $00000000 | $0     | $40003000 | Key register (IWDG_KR)
    |IWDG_PR| | rw | $00000000 | $4     | $40003004 | Prescaler register (IWDG_PR)
   |IWDG_RLR| | rw | $00000FFF | $8     | $40003008 | Reload register (IWDG_RLR)
    |IWDG_SR| | ro | $00000000 | $C     | $4000300C | Status register (IWDG_SR)
 -----------+----+-----------+--------+-----------+------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *WWDG* BaseAddress:  $40002C00
 Description:  Window watchdog

 -----------+----+-----------+--------+-----------+-----------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-----------------------------------
    |WWDG_CR| | rw | $0000007F | $0     | $40002C00 | Control register (WWDG_CR)
   |WWDG_CFR| | rw | $0000007F | $4     | $40002C04 | Configuration register (WWDG_CFR)
    |WWDG_SR| | rw | $00000000 | $8     | $40002C08 | Status register (WWDG_SR)
 -----------+----+-----------+--------+-----------+-----------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM1* BaseAddress:  $40012C00
 Description:  Advanced timer

 -------------------+----+-----------+--------+-----------+----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+----------------------------------------------
           |TIM1_CR1| | rw | $0000     | $0     | $40012C00 | control register 1
           |TIM1_CR2| | rw | $0000     | $4     | $40012C04 | control register 2
          |TIM1_SMCR| | rw | $0000     | $8     | $40012C08 | slave mode control register
          |TIM1_DIER| | rw | $0000     | $C     | $40012C0C | DMA/Interrupt enable register
            |TIM1_SR| | rw | $0000     | $10    | $40012C10 | status register
           |TIM1_EGR| | wo | $0000     | $14    | $40012C14 | event generation register
  |TIM1_CCMR1_Output| | rw | $00000000 | $18    | $40012C18 | capture/compare mode register (output mode)
   |TIM1_CCMR1_Input| | rw | $00000000 | $18    | $40012C18 | capture/compare mode register 1 (input mode)
  |TIM1_CCMR2_Output| | rw | $00000000 | $1C    | $40012C1C | capture/compare mode register (output mode)
   |TIM1_CCMR2_Input| | rw | $00000000 | $1C    | $40012C1C | capture/compare mode register 2 (input mode)
          |TIM1_CCER| | rw | $0000     | $20    | $40012C20 | capture/compare enable register
           |TIM1_CNT| | rw | $00000000 | $24    | $40012C24 | counter
           |TIM1_PSC| | rw | $0000     | $28    | $40012C28 | prescaler
           |TIM1_ARR| | rw | $00000000 | $2C    | $40012C2C | auto-reload register
          |TIM1_CCR1| | rw | $00000000 | $34    | $40012C34 | capture/compare register 1
          |TIM1_CCR2| | rw | $00000000 | $38    | $40012C38 | capture/compare register 2
          |TIM1_CCR3| | rw | $00000000 | $3C    | $40012C3C | capture/compare register 3
          |TIM1_CCR4| | rw | $00000000 | $40    | $40012C40 | capture/compare register 4
           |TIM1_DCR| | rw | $0000     | $48    | $40012C48 | DMA control register
          |TIM1_DMAR| | rw | $0000     | $4C    | $40012C4C | DMA address for full transfer
           |TIM1_RCR| | rw | $0000     | $30    | $40012C30 | repetition counter register
          |TIM1_BDTR| | rw | $0000     | $44    | $40012C44 | break and dead-time register
 -------------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM8* BaseAddress:  $40013400
 Description:  Advanced timer

 -------------------+----+-----------+--------+-----------+----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+----------------------------------------------
           |TIM8_CR1| | rw | $0000     | $0     | $40013400 | control register 1
           |TIM8_CR2| | rw | $0000     | $4     | $40013404 | control register 2
          |TIM8_SMCR| | rw | $0000     | $8     | $40013408 | slave mode control register
          |TIM8_DIER| | rw | $0000     | $C     | $4001340C | DMA/Interrupt enable register
            |TIM8_SR| | rw | $0000     | $10    | $40013410 | status register
           |TIM8_EGR| | wo | $0000     | $14    | $40013414 | event generation register
  |TIM8_CCMR1_Output| | rw | $00000000 | $18    | $40013418 | capture/compare mode register (output mode)
   |TIM8_CCMR1_Input| | rw | $00000000 | $18    | $40013418 | capture/compare mode register 1 (input mode)
  |TIM8_CCMR2_Output| | rw | $00000000 | $1C    | $4001341C | capture/compare mode register (output mode)
   |TIM8_CCMR2_Input| | rw | $00000000 | $1C    | $4001341C | capture/compare mode register 2 (input mode)
          |TIM8_CCER| | rw | $0000     | $20    | $40013420 | capture/compare enable register
           |TIM8_CNT| | rw | $00000000 | $24    | $40013424 | counter
           |TIM8_PSC| | rw | $0000     | $28    | $40013428 | prescaler
           |TIM8_ARR| | rw | $00000000 | $2C    | $4001342C | auto-reload register
          |TIM8_CCR1| | rw | $00000000 | $34    | $40013434 | capture/compare register 1
          |TIM8_CCR2| | rw | $00000000 | $38    | $40013438 | capture/compare register 2
          |TIM8_CCR3| | rw | $00000000 | $3C    | $4001343C | capture/compare register 3
          |TIM8_CCR4| | rw | $00000000 | $40    | $40013440 | capture/compare register 4
           |TIM8_DCR| | rw | $0000     | $48    | $40013448 | DMA control register
          |TIM8_DMAR| | rw | $0000     | $4C    | $4001344C | DMA address for full transfer
           |TIM8_RCR| | rw | $0000     | $30    | $40013430 | repetition counter register
          |TIM8_BDTR| | rw | $0000     | $44    | $40013444 | break and dead-time register
 -------------------+----+-----------+--------+-----------+----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM2* BaseAddress:  $40000000
 Description:  General purpose timer

 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           |TIM2_CR1| | rw | $0000     | $0     | $40000000 | control register 1
           |TIM2_CR2| | rw | $0000     | $4     | $40000004 | control register 2
          |TIM2_SMCR| | rw | $0000     | $8     | $40000008 | slave mode control register
          |TIM2_DIER| | rw | $0000     | $C     | $4000000C | DMA/Interrupt enable register
            |TIM2_SR| | rw | $0000     | $10    | $40000010 | status register
           |TIM2_EGR| | wo | $0000     | $14    | $40000014 | event generation register
  |TIM2_CCMR1_Output| | rw | $00000000 | $18    | $40000018 | capture/compare mode register 1 (output mode)
   |TIM2_CCMR1_Input| | rw | $00000000 | $18    | $40000018 | capture/compare mode register 1 (input mode)
  |TIM2_CCMR2_Output| | rw | $00000000 | $1C    | $4000001C | capture/compare mode register 2 (output mode)
   |TIM2_CCMR2_Input| | rw | $00000000 | $1C    | $4000001C | capture/compare mode register 2 (input mode)
          |TIM2_CCER| | rw | $0000     | $20    | $40000020 | capture/compare enable register
           |TIM2_CNT| | rw | $00000000 | $24    | $40000024 | counter
           |TIM2_PSC| | rw | $0000     | $28    | $40000028 | prescaler
           |TIM2_ARR| | rw | $00000000 | $2C    | $4000002C | auto-reload register
          |TIM2_CCR1| | rw | $00000000 | $34    | $40000034 | capture/compare register 1
          |TIM2_CCR2| | rw | $00000000 | $38    | $40000038 | capture/compare register 2
          |TIM2_CCR3| | rw | $00000000 | $3C    | $4000003C | capture/compare register 3
          |TIM2_CCR4| | rw | $00000000 | $40    | $40000040 | capture/compare register 4
           |TIM2_DCR| | rw | $0000     | $48    | $40000048 | DMA control register
          |TIM2_DMAR| | rw | $0000     | $4C    | $4000004C | DMA address for full transfer
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM3* BaseAddress:  $40000400
 Description:  General purpose timer

 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           |TIM3_CR1| | rw | $0000     | $0     | $40000400 | control register 1
           |TIM3_CR2| | rw | $0000     | $4     | $40000404 | control register 2
          |TIM3_SMCR| | rw | $0000     | $8     | $40000408 | slave mode control register
          |TIM3_DIER| | rw | $0000     | $C     | $4000040C | DMA/Interrupt enable register
            |TIM3_SR| | rw | $0000     | $10    | $40000410 | status register
           |TIM3_EGR| | wo | $0000     | $14    | $40000414 | event generation register
  |TIM3_CCMR1_Output| | rw | $00000000 | $18    | $40000418 | capture/compare mode register 1 (output mode)
   |TIM3_CCMR1_Input| | rw | $00000000 | $18    | $40000418 | capture/compare mode register 1 (input mode)
  |TIM3_CCMR2_Output| | rw | $00000000 | $1C    | $4000041C | capture/compare mode register 2 (output mode)
   |TIM3_CCMR2_Input| | rw | $00000000 | $1C    | $4000041C | capture/compare mode register 2 (input mode)
          |TIM3_CCER| | rw | $0000     | $20    | $40000420 | capture/compare enable register
           |TIM3_CNT| | rw | $00000000 | $24    | $40000424 | counter
           |TIM3_PSC| | rw | $0000     | $28    | $40000428 | prescaler
           |TIM3_ARR| | rw | $00000000 | $2C    | $4000042C | auto-reload register
          |TIM3_CCR1| | rw | $00000000 | $34    | $40000434 | capture/compare register 1
          |TIM3_CCR2| | rw | $00000000 | $38    | $40000438 | capture/compare register 2
          |TIM3_CCR3| | rw | $00000000 | $3C    | $4000043C | capture/compare register 3
          |TIM3_CCR4| | rw | $00000000 | $40    | $40000440 | capture/compare register 4
           |TIM3_DCR| | rw | $0000     | $48    | $40000448 | DMA control register
          |TIM3_DMAR| | rw | $0000     | $4C    | $4000044C | DMA address for full transfer
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM4* BaseAddress:  $40000800
 Description:  General purpose timer

 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           |TIM4_CR1| | rw | $0000     | $0     | $40000800 | control register 1
           |TIM4_CR2| | rw | $0000     | $4     | $40000804 | control register 2
          |TIM4_SMCR| | rw | $0000     | $8     | $40000808 | slave mode control register
          |TIM4_DIER| | rw | $0000     | $C     | $4000080C | DMA/Interrupt enable register
            |TIM4_SR| | rw | $0000     | $10    | $40000810 | status register
           |TIM4_EGR| | wo | $0000     | $14    | $40000814 | event generation register
  |TIM4_CCMR1_Output| | rw | $00000000 | $18    | $40000818 | capture/compare mode register 1 (output mode)
   |TIM4_CCMR1_Input| | rw | $00000000 | $18    | $40000818 | capture/compare mode register 1 (input mode)
  |TIM4_CCMR2_Output| | rw | $00000000 | $1C    | $4000081C | capture/compare mode register 2 (output mode)
   |TIM4_CCMR2_Input| | rw | $00000000 | $1C    | $4000081C | capture/compare mode register 2 (input mode)
          |TIM4_CCER| | rw | $0000     | $20    | $40000820 | capture/compare enable register
           |TIM4_CNT| | rw | $00000000 | $24    | $40000824 | counter
           |TIM4_PSC| | rw | $0000     | $28    | $40000828 | prescaler
           |TIM4_ARR| | rw | $00000000 | $2C    | $4000082C | auto-reload register
          |TIM4_CCR1| | rw | $00000000 | $34    | $40000834 | capture/compare register 1
          |TIM4_CCR2| | rw | $00000000 | $38    | $40000838 | capture/compare register 2
          |TIM4_CCR3| | rw | $00000000 | $3C    | $4000083C | capture/compare register 3
          |TIM4_CCR4| | rw | $00000000 | $40    | $40000840 | capture/compare register 4
           |TIM4_DCR| | rw | $0000     | $48    | $40000848 | DMA control register
          |TIM4_DMAR| | rw | $0000     | $4C    | $4000084C | DMA address for full transfer
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM5* BaseAddress:  $40000C00
 Description:  General purpose timer

 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           |TIM5_CR1| | rw | $0000     | $0     | $40000C00 | control register 1
           |TIM5_CR2| | rw | $0000     | $4     | $40000C04 | control register 2
          |TIM5_SMCR| | rw | $0000     | $8     | $40000C08 | slave mode control register
          |TIM5_DIER| | rw | $0000     | $C     | $40000C0C | DMA/Interrupt enable register
            |TIM5_SR| | rw | $0000     | $10    | $40000C10 | status register
           |TIM5_EGR| | wo | $0000     | $14    | $40000C14 | event generation register
  |TIM5_CCMR1_Output| | rw | $00000000 | $18    | $40000C18 | capture/compare mode register 1 (output mode)
   |TIM5_CCMR1_Input| | rw | $00000000 | $18    | $40000C18 | capture/compare mode register 1 (input mode)
  |TIM5_CCMR2_Output| | rw | $00000000 | $1C    | $40000C1C | capture/compare mode register 2 (output mode)
   |TIM5_CCMR2_Input| | rw | $00000000 | $1C    | $40000C1C | capture/compare mode register 2 (input mode)
          |TIM5_CCER| | rw | $0000     | $20    | $40000C20 | capture/compare enable register
           |TIM5_CNT| | rw | $00000000 | $24    | $40000C24 | counter
           |TIM5_PSC| | rw | $0000     | $28    | $40000C28 | prescaler
           |TIM5_ARR| | rw | $00000000 | $2C    | $40000C2C | auto-reload register
          |TIM5_CCR1| | rw | $00000000 | $34    | $40000C34 | capture/compare register 1
          |TIM5_CCR2| | rw | $00000000 | $38    | $40000C38 | capture/compare register 2
          |TIM5_CCR3| | rw | $00000000 | $3C    | $40000C3C | capture/compare register 3
          |TIM5_CCR4| | rw | $00000000 | $40    | $40000C40 | capture/compare register 4
           |TIM5_DCR| | rw | $0000     | $48    | $40000C48 | DMA control register
          |TIM5_DMAR| | rw | $0000     | $4C    | $40000C4C | DMA address for full transfer
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM9* BaseAddress:  $40014C00
 Description:  General purpose timer

 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           Register | ac | Reset     | Offset | Address   |  Description
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
           |TIM9_CR1| | rw | $0000     | $0     | $40014C00 | control register 1
           |TIM9_CR2| | rw | $0000     | $4     | $40014C04 | control register 2
          |TIM9_SMCR| | rw | $0000     | $8     | $40014C08 | slave mode control register
          |TIM9_DIER| | rw | $0000     | $C     | $40014C0C | DMA/Interrupt enable register
            |TIM9_SR| | rw | $0000     | $10    | $40014C10 | status register
           |TIM9_EGR| | wo | $0000     | $14    | $40014C14 | event generation register
  |TIM9_CCMR1_Output| | rw | $00000000 | $18    | $40014C18 | capture/compare mode register 1 (output mode)
   |TIM9_CCMR1_Input| | rw | $00000000 | $18    | $40014C18 | capture/compare mode register 1 (input mode)
          |TIM9_CCER| | rw | $0000     | $20    | $40014C20 | capture/compare enable register
           |TIM9_CNT| | rw | $00000000 | $24    | $40014C24 | counter
           |TIM9_PSC| | rw | $0000     | $28    | $40014C28 | prescaler
           |TIM9_ARR| | rw | $00000000 | $2C    | $40014C2C | auto-reload register
          |TIM9_CCR1| | rw | $00000000 | $34    | $40014C34 | capture/compare register 1
          |TIM9_CCR2| | rw | $00000000 | $38    | $40014C38 | capture/compare register 2
 -------------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM12* BaseAddress:  $40001800
 Description:  General purpose timer

 --------------------+----+-----------+--------+-----------+-----------------------------------------------
            Register | ac | Reset     | Offset | Address   |  Description
 --------------------+----+-----------+--------+-----------+-----------------------------------------------
           |TIM12_CR1| | rw | $0000     | $0     | $40001800 | control register 1
           |TIM12_CR2| | rw | $0000     | $4     | $40001804 | control register 2
          |TIM12_SMCR| | rw | $0000     | $8     | $40001808 | slave mode control register
          |TIM12_DIER| | rw | $0000     | $C     | $4000180C | DMA/Interrupt enable register
            |TIM12_SR| | rw | $0000     | $10    | $40001810 | status register
           |TIM12_EGR| | wo | $0000     | $14    | $40001814 | event generation register
  |TIM12_CCMR1_Output| | rw | $00000000 | $18    | $40001818 | capture/compare mode register 1 (output mode)
   |TIM12_CCMR1_Input| | rw | $00000000 | $18    | $40001818 | capture/compare mode register 1 (input mode)
          |TIM12_CCER| | rw | $0000     | $20    | $40001820 | capture/compare enable register
           |TIM12_CNT| | rw | $00000000 | $24    | $40001824 | counter
           |TIM12_PSC| | rw | $0000     | $28    | $40001828 | prescaler
           |TIM12_ARR| | rw | $00000000 | $2C    | $4000182C | auto-reload register
          |TIM12_CCR1| | rw | $00000000 | $34    | $40001834 | capture/compare register 1
          |TIM12_CCR2| | rw | $00000000 | $38    | $40001838 | capture/compare register 2
 --------------------+----+-----------+--------+-----------+-----------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM10* BaseAddress:  $40015000
 Description:  General purpose timer

 --------------------+----+-----------+--------+-----------+---------------------------------------------
            Register | ac | Reset     | Offset | Address   |  Description
 --------------------+----+-----------+--------+-----------+---------------------------------------------
           |TIM10_CR1| | rw | $0000     | $0     | $40015000 | control register 1
           |TIM10_CR2| | rw | $0000     | $4     | $40015004 | control register 2
          |TIM10_DIER| | rw | $0000     | $C     | $4001500C | DMA/Interrupt enable register
            |TIM10_SR| | rw | $0000     | $10    | $40015010 | status register
           |TIM10_EGR| | wo | $0000     | $14    | $40015014 | event generation register
  |TIM10_CCMR1_Output| | rw | $00000000 | $18    | $40015018 | capture/compare mode register (output mode)
   |TIM10_CCMR1_Input| | rw | $00000000 | $18    | $40015018 | capture/compare mode register (input mode)
          |TIM10_CCER| | rw | $0000     | $20    | $40015020 | capture/compare enable register
           |TIM10_CNT| | rw | $00000000 | $24    | $40015024 | counter
           |TIM10_PSC| | rw | $0000     | $28    | $40015028 | prescaler
           |TIM10_ARR| | rw | $00000000 | $2C    | $4001502C | auto-reload register
          |TIM10_CCR1| | rw | $00000000 | $34    | $40015034 | capture/compare register 1
 --------------------+----+-----------+--------+-----------+---------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM11* BaseAddress:  $40015400
 Description:  General purpose timer

 --------------------+----+-----------+--------+-----------+---------------------------------------------
            Register | ac | Reset     | Offset | Address   |  Description
 --------------------+----+-----------+--------+-----------+---------------------------------------------
           |TIM11_CR1| | rw | $0000     | $0     | $40015400 | control register 1
           |TIM11_CR2| | rw | $0000     | $4     | $40015404 | control register 2
          |TIM11_DIER| | rw | $0000     | $C     | $4001540C | DMA/Interrupt enable register
            |TIM11_SR| | rw | $0000     | $10    | $40015410 | status register
           |TIM11_EGR| | wo | $0000     | $14    | $40015414 | event generation register
  |TIM11_CCMR1_Output| | rw | $00000000 | $18    | $40015418 | capture/compare mode register (output mode)
   |TIM11_CCMR1_Input| | rw | $00000000 | $18    | $40015418 | capture/compare mode register (input mode)
          |TIM11_CCER| | rw | $0000     | $20    | $40015420 | capture/compare enable register
           |TIM11_CNT| | rw | $00000000 | $24    | $40015424 | counter
           |TIM11_PSC| | rw | $0000     | $28    | $40015428 | prescaler
           |TIM11_ARR| | rw | $00000000 | $2C    | $4001542C | auto-reload register
          |TIM11_CCR1| | rw | $00000000 | $34    | $40015434 | capture/compare register 1
 --------------------+----+-----------+--------+-----------+---------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM13* BaseAddress:  $40001C00
 Description:  General purpose timer

 --------------------+----+-----------+--------+-----------+---------------------------------------------
            Register | ac | Reset     | Offset | Address   |  Description
 --------------------+----+-----------+--------+-----------+---------------------------------------------
           |TIM13_CR1| | rw | $0000     | $0     | $40001C00 | control register 1
           |TIM13_CR2| | rw | $0000     | $4     | $40001C04 | control register 2
          |TIM13_DIER| | rw | $0000     | $C     | $40001C0C | DMA/Interrupt enable register
            |TIM13_SR| | rw | $0000     | $10    | $40001C10 | status register
           |TIM13_EGR| | wo | $0000     | $14    | $40001C14 | event generation register
  |TIM13_CCMR1_Output| | rw | $00000000 | $18    | $40001C18 | capture/compare mode register (output mode)
   |TIM13_CCMR1_Input| | rw | $00000000 | $18    | $40001C18 | capture/compare mode register (input mode)
          |TIM13_CCER| | rw | $0000     | $20    | $40001C20 | capture/compare enable register
           |TIM13_CNT| | rw | $00000000 | $24    | $40001C24 | counter
           |TIM13_PSC| | rw | $0000     | $28    | $40001C28 | prescaler
           |TIM13_ARR| | rw | $00000000 | $2C    | $40001C2C | auto-reload register
          |TIM13_CCR1| | rw | $00000000 | $34    | $40001C34 | capture/compare register 1
 --------------------+----+-----------+--------+-----------+---------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM14* BaseAddress:  $40002000
 Description:  General purpose timer

 --------------------+----+-----------+--------+-----------+---------------------------------------------
            Register | ac | Reset     | Offset | Address   |  Description
 --------------------+----+-----------+--------+-----------+---------------------------------------------
           |TIM14_CR1| | rw | $0000     | $0     | $40002000 | control register 1
           |TIM14_CR2| | rw | $0000     | $4     | $40002004 | control register 2
          |TIM14_DIER| | rw | $0000     | $C     | $4000200C | DMA/Interrupt enable register
            |TIM14_SR| | rw | $0000     | $10    | $40002010 | status register
           |TIM14_EGR| | wo | $0000     | $14    | $40002014 | event generation register
  |TIM14_CCMR1_Output| | rw | $00000000 | $18    | $40002018 | capture/compare mode register (output mode)
   |TIM14_CCMR1_Input| | rw | $00000000 | $18    | $40002018 | capture/compare mode register (input mode)
          |TIM14_CCER| | rw | $0000     | $20    | $40002020 | capture/compare enable register
           |TIM14_CNT| | rw | $00000000 | $24    | $40002024 | counter
           |TIM14_PSC| | rw | $0000     | $28    | $40002028 | prescaler
           |TIM14_ARR| | rw | $00000000 | $2C    | $4000202C | auto-reload register
          |TIM14_CCR1| | rw | $00000000 | $34    | $40002034 | capture/compare register 1
 --------------------+----+-----------+--------+-----------+---------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM6* BaseAddress:  $40001000
 Description:  Basic timer

 -----------+----+-----------+--------+-----------+-------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-------------------------------
   |TIM6_CR1| | rw | $0000     | $0     | $40001000 | control register 1
   |TIM6_CR2| | rw | $0000     | $4     | $40001004 | control register 2
  |TIM6_DIER| | rw | $0000     | $C     | $4000100C | DMA/Interrupt enable register
    |TIM6_SR| | rw | $0000     | $10    | $40001010 | status register
   |TIM6_EGR| | wo | $0000     | $14    | $40001014 | event generation register
   |TIM6_CNT| | rw | $00000000 | $24    | $40001024 | counter
   |TIM6_PSC| | rw | $0000     | $28    | $40001028 | prescaler
   |TIM6_ARR| | rw | $00000000 | $2C    | $4000102C | auto-reload register
 -----------+----+-----------+--------+-----------+-------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *TIM7* BaseAddress:  $40001400
 Description:  Basic timer

 -----------+----+-----------+--------+-----------+-------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-------------------------------
   |TIM7_CR1| | rw | $0000     | $0     | $40001400 | control register 1
   |TIM7_CR2| | rw | $0000     | $4     | $40001404 | control register 2
  |TIM7_DIER| | rw | $0000     | $C     | $4000140C | DMA/Interrupt enable register
    |TIM7_SR| | rw | $0000     | $10    | $40001410 | status register
   |TIM7_EGR| | wo | $0000     | $14    | $40001414 | event generation register
   |TIM7_CNT| | rw | $00000000 | $24    | $40001424 | counter
   |TIM7_PSC| | rw | $0000     | $28    | $40001428 | prescaler
   |TIM7_ARR| | rw | $00000000 | $2C    | $4000142C | auto-reload register
 -----------+----+-----------+--------+-----------+-------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *I2C1* BaseAddress:  $40005400
 Description:  Inter integrated circuit

 ------------+----+-----------+--------+-----------+------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+------------------------
    |I2C1_CR1| | rw | $0000     | $0     | $40005400 | Control register 1
    |I2C1_CR2| | rw | $0000     | $4     | $40005404 | Control register 2
   |I2C1_OAR1| | rw | $0000     | $8     | $40005408 | Own address register 1
   |I2C1_OAR2| | rw | $0000     | $C     | $4000540C | Own address register 2
     |I2C1_DR| | rw | $0000     | $10    | $40005410 | Data register
    |I2C1_SR1| |    | $0000     | $14    | $40005414 | Status register 1
    |I2C1_SR2| | ro | $0000     | $18    | $40005418 | Status register 2
    |I2C1_CCR| | rw | $0000     | $1C    | $4000541C | Clock control register
  |I2C1_TRISE| | rw | $0002     | $20    | $40005420 | TRISE register
 ------------+----+-----------+--------+-----------+------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *I2C2* BaseAddress:  $40005800
 Description:  Inter integrated circuit

 ------------+----+-----------+--------+-----------+------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+------------------------
    |I2C2_CR1| | rw | $0000     | $0     | $40005800 | Control register 1
    |I2C2_CR2| | rw | $0000     | $4     | $40005804 | Control register 2
   |I2C2_OAR1| | rw | $0000     | $8     | $40005808 | Own address register 1
   |I2C2_OAR2| | rw | $0000     | $C     | $4000580C | Own address register 2
     |I2C2_DR| | rw | $0000     | $10    | $40005810 | Data register
    |I2C2_SR1| |    | $0000     | $14    | $40005814 | Status register 1
    |I2C2_SR2| | ro | $0000     | $18    | $40005818 | Status register 2
    |I2C2_CCR| | rw | $0000     | $1C    | $4000581C | Clock control register
  |I2C2_TRISE| | rw | $0002     | $20    | $40005820 | TRISE register
 ------------+----+-----------+--------+-----------+------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *SPI1* BaseAddress:  $40013000
 Description:  Serial peripheral interface

 --------------+----+-----------+--------+-----------+----------------------------
      Register | ac | Reset     | Offset | Address   |  Description
 --------------+----+-----------+--------+-----------+----------------------------
      |SPI1_CR1| | rw | $0000     | $0     | $40013000 | control register 1
      |SPI1_CR2| | rw | $0000     | $4     | $40013004 | control register 2
       |SPI1_SR| |    | $0002     | $8     | $40013008 | status register
       |SPI1_DR| | rw | $0000     | $C     | $4001300C | data register
    |SPI1_CRCPR| | rw | $0007     | $10    | $40013010 | CRC polynomial register
   |SPI1_RXCRCR| | ro | $0000     | $14    | $40013014 | RX CRC register
   |SPI1_TXCRCR| | ro | $0000     | $18    | $40013018 | TX CRC register
  |SPI1_I2SCFGR| | rw | $0000     | $1C    | $4001301C | I2S configuration register
    |SPI1_I2SPR| | rw | $00000010 | $20    | $40013020 | I2S prescaler register
 --------------+----+-----------+--------+-----------+----------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *SPI2* BaseAddress:  $40003800
 Description:  Serial peripheral interface

 --------------+----+-----------+--------+-----------+----------------------------
      Register | ac | Reset     | Offset | Address   |  Description
 --------------+----+-----------+--------+-----------+----------------------------
      |SPI2_CR1| | rw | $0000     | $0     | $40003800 | control register 1
      |SPI2_CR2| | rw | $0000     | $4     | $40003804 | control register 2
       |SPI2_SR| |    | $0002     | $8     | $40003808 | status register
       |SPI2_DR| | rw | $0000     | $C     | $4000380C | data register
    |SPI2_CRCPR| | rw | $0007     | $10    | $40003810 | CRC polynomial register
   |SPI2_RXCRCR| | ro | $0000     | $14    | $40003814 | RX CRC register
   |SPI2_TXCRCR| | ro | $0000     | $18    | $40003818 | TX CRC register
  |SPI2_I2SCFGR| | rw | $0000     | $1C    | $4000381C | I2S configuration register
    |SPI2_I2SPR| | rw | $00000010 | $20    | $40003820 | I2S prescaler register
 --------------+----+-----------+--------+-----------+----------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *SPI3* BaseAddress:  $40003C00
 Description:  Serial peripheral interface

 --------------+----+-----------+--------+-----------+----------------------------
      Register | ac | Reset     | Offset | Address   |  Description
 --------------+----+-----------+--------+-----------+----------------------------
      |SPI3_CR1| | rw | $0000     | $0     | $40003C00 | control register 1
      |SPI3_CR2| | rw | $0000     | $4     | $40003C04 | control register 2
       |SPI3_SR| |    | $0002     | $8     | $40003C08 | status register
       |SPI3_DR| | rw | $0000     | $C     | $40003C0C | data register
    |SPI3_CRCPR| | rw | $0007     | $10    | $40003C10 | CRC polynomial register
   |SPI3_RXCRCR| | ro | $0000     | $14    | $40003C14 | RX CRC register
   |SPI3_TXCRCR| | ro | $0000     | $18    | $40003C18 | TX CRC register
  |SPI3_I2SCFGR| | rw | $0000     | $1C    | $40003C1C | I2S configuration register
    |SPI3_I2SPR| | rw | $00000010 | $20    | $40003C20 | I2S prescaler register
 --------------+----+-----------+--------+-----------+----------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *USART1* BaseAddress:  $40013800
 Description:  Universal synchronous asynchronous receiver transmitter

 -------------+----+-----------+--------+-----------+-----------------------------------
     Register | ac | Reset     | Offset | Address   |  Description
 -------------+----+-----------+--------+-----------+-----------------------------------
    |USART1_SR| |    | $00C0     | $0     | $40013800 | Status register
    |USART1_DR| | rw | $00000000 | $4     | $40013804 | Data register
   |USART1_BRR| | rw | $0000     | $8     | $40013808 | Baud rate register
   |USART1_CR1| | rw | $0000     | $C     | $4001380C | Control register 1
   |USART1_CR2| | rw | $0000     | $10    | $40013810 | Control register 2
   |USART1_CR3| | rw | $0000     | $14    | $40013814 | Control register 3
  |USART1_GTPR| | rw | $0000     | $18    | $40013818 | Guard time and prescaler register
 -------------+----+-----------+--------+-----------+-----------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *USART2* BaseAddress:  $40004400
 Description:  Universal synchronous asynchronous receiver transmitter

 -------------+----+-----------+--------+-----------+-----------------------------------
     Register | ac | Reset     | Offset | Address   |  Description
 -------------+----+-----------+--------+-----------+-----------------------------------
    |USART2_SR| |    | $00C0     | $0     | $40004400 | Status register
    |USART2_DR| | rw | $00000000 | $4     | $40004404 | Data register
   |USART2_BRR| | rw | $0000     | $8     | $40004408 | Baud rate register
   |USART2_CR1| | rw | $0000     | $C     | $4000440C | Control register 1
   |USART2_CR2| | rw | $0000     | $10    | $40004410 | Control register 2
   |USART2_CR3| | rw | $0000     | $14    | $40004414 | Control register 3
  |USART2_GTPR| | rw | $0000     | $18    | $40004418 | Guard time and prescaler register
 -------------+----+-----------+--------+-----------+-----------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *USART3* BaseAddress:  $40004800
 Description:  Universal synchronous asynchronous receiver transmitter

 -------------+----+-----------+--------+-----------+-----------------------------------
     Register | ac | Reset     | Offset | Address   |  Description
 -------------+----+-----------+--------+-----------+-----------------------------------
    |USART3_SR| |    | $00C0     | $0     | $40004800 | Status register
    |USART3_DR| | rw | $00000000 | $4     | $40004804 | Data register
   |USART3_BRR| | rw | $0000     | $8     | $40004808 | Baud rate register
   |USART3_CR1| | rw | $0000     | $C     | $4000480C | Control register 1
   |USART3_CR2| | rw | $0000     | $10    | $40004810 | Control register 2
   |USART3_CR3| | rw | $0000     | $14    | $40004814 | Control register 3
  |USART3_GTPR| | rw | $0000     | $18    | $40004818 | Guard time and prescaler register
 -------------+----+-----------+--------+-----------+-----------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ADC1* BaseAddress:  $40012400
 Description:  Analog to digital converter

 ------------+----+-----------+--------+-----------+-----------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+-----------------------------------------
     |ADC1_SR| | rw | $00000000 | $0     | $40012400 | status register
    |ADC1_CR1| | rw | $00000000 | $4     | $40012404 | control register 1
    |ADC1_CR2| | rw | $00000000 | $8     | $40012408 | control register 2
  |ADC1_SMPR1| | rw | $00000000 | $C     | $4001240C | sample time register 1
  |ADC1_SMPR2| | rw | $00000000 | $10    | $40012410 | sample time register 2
  |ADC1_JOFR1| | rw | $00000000 | $14    | $40012414 | injected channel data offset register x
  |ADC1_JOFR2| | rw | $00000000 | $18    | $40012418 | injected channel data offset register x
  |ADC1_JOFR3| | rw | $00000000 | $1C    | $4001241C | injected channel data offset register x
  |ADC1_JOFR4| | rw | $00000000 | $20    | $40012420 | injected channel data offset register x
    |ADC1_HTR| | rw | $00000FFF | $24    | $40012424 | watchdog higher threshold register
    |ADC1_LTR| | rw | $00000000 | $28    | $40012428 | watchdog lower threshold register
   |ADC1_SQR1| | rw | $00000000 | $2C    | $4001242C | regular sequence register 1
   |ADC1_SQR2| | rw | $00000000 | $30    | $40012430 | regular sequence register 2
   |ADC1_SQR3| | rw | $00000000 | $34    | $40012434 | regular sequence register 3
   |ADC1_JSQR| | rw | $00000000 | $38    | $40012438 | injected sequence register
   |ADC1_JDR1| | ro | $00000000 | $3C    | $4001243C | injected data register x
   |ADC1_JDR2| | ro | $00000000 | $40    | $40012440 | injected data register x
   |ADC1_JDR3| | ro | $00000000 | $44    | $40012444 | injected data register x
   |ADC1_JDR4| | ro | $00000000 | $48    | $40012448 | injected data register x
     |ADC1_DR| | ro | $00000000 | $4C    | $4001244C | regular data register
 ------------+----+-----------+--------+-----------+-----------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ADC2* BaseAddress:  $40012800
 Description:  Analog to digital converter

 ------------+----+-----------+--------+-----------+-----------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+-----------------------------------------
     |ADC2_SR| | rw | $00000000 | $0     | $40012800 | status register
    |ADC2_CR1| | rw | $00000000 | $4     | $40012804 | control register 1
    |ADC2_CR2| | rw | $00000000 | $8     | $40012808 | control register 2
  |ADC2_SMPR1| | rw | $00000000 | $C     | $4001280C | sample time register 1
  |ADC2_SMPR2| | rw | $00000000 | $10    | $40012810 | sample time register 2
  |ADC2_JOFR1| | rw | $00000000 | $14    | $40012814 | injected channel data offset register x
  |ADC2_JOFR2| | rw | $00000000 | $18    | $40012818 | injected channel data offset register x
  |ADC2_JOFR3| | rw | $00000000 | $1C    | $4001281C | injected channel data offset register x
  |ADC2_JOFR4| | rw | $00000000 | $20    | $40012820 | injected channel data offset register x
    |ADC2_HTR| | rw | $00000FFF | $24    | $40012824 | watchdog higher threshold register
    |ADC2_LTR| | rw | $00000000 | $28    | $40012828 | watchdog lower threshold register
   |ADC2_SQR1| | rw | $00000000 | $2C    | $4001282C | regular sequence register 1
   |ADC2_SQR2| | rw | $00000000 | $30    | $40012830 | regular sequence register 2
   |ADC2_SQR3| | rw | $00000000 | $34    | $40012834 | regular sequence register 3
   |ADC2_JSQR| | rw | $00000000 | $38    | $40012838 | injected sequence register
   |ADC2_JDR1| | ro | $00000000 | $3C    | $4001283C | injected data register x
   |ADC2_JDR2| | ro | $00000000 | $40    | $40012840 | injected data register x
   |ADC2_JDR3| | ro | $00000000 | $44    | $40012844 | injected data register x
   |ADC2_JDR4| | ro | $00000000 | $48    | $40012848 | injected data register x
     |ADC2_DR| | ro | $00000000 | $4C    | $4001284C | regular data register
 ------------+----+-----------+--------+-----------+-----------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ADC3* BaseAddress:  $40013C00
 Description:  Analog to digital converter

 ------------+----+-----------+--------+-----------+-----------------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+-----------------------------------------
     |ADC3_SR| | rw | $00000000 | $0     | $40013C00 | status register
    |ADC3_CR1| | rw | $00000000 | $4     | $40013C04 | control register 1
    |ADC3_CR2| | rw | $00000000 | $8     | $40013C08 | control register 2
  |ADC3_SMPR1| | rw | $00000000 | $C     | $40013C0C | sample time register 1
  |ADC3_SMPR2| | rw | $00000000 | $10    | $40013C10 | sample time register 2
  |ADC3_JOFR1| | rw | $00000000 | $14    | $40013C14 | injected channel data offset register x
  |ADC3_JOFR2| | rw | $00000000 | $18    | $40013C18 | injected channel data offset register x
  |ADC3_JOFR3| | rw | $00000000 | $1C    | $40013C1C | injected channel data offset register x
  |ADC3_JOFR4| | rw | $00000000 | $20    | $40013C20 | injected channel data offset register x
    |ADC3_HTR| | rw | $00000FFF | $24    | $40013C24 | watchdog higher threshold register
    |ADC3_LTR| | rw | $00000000 | $28    | $40013C28 | watchdog lower threshold register
   |ADC3_SQR1| | rw | $00000000 | $2C    | $40013C2C | regular sequence register 1
   |ADC3_SQR2| | rw | $00000000 | $30    | $40013C30 | regular sequence register 2
   |ADC3_SQR3| | rw | $00000000 | $34    | $40013C34 | regular sequence register 3
   |ADC3_JSQR| | rw | $00000000 | $38    | $40013C38 | injected sequence register
   |ADC3_JDR1| | ro | $00000000 | $3C    | $40013C3C | injected data register x
   |ADC3_JDR2| | ro | $00000000 | $40    | $40013C40 | injected data register x
   |ADC3_JDR3| | ro | $00000000 | $44    | $40013C44 | injected data register x
   |ADC3_JDR4| | ro | $00000000 | $48    | $40013C48 | injected data register x
     |ADC3_DR| | ro | $00000000 | $4C    | $40013C4C | regular data register
 ------------+----+-----------+--------+-----------+-----------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *CAN1* BaseAddress:  $40006400
 Description:  Controller area network

 ----------------+----+-----------+--------+-----------+---------------------------
        Register | ac | Reset     | Offset | Address   |  Description
 ----------------+----+-----------+--------+-----------+---------------------------
    |CAN1_CAN_MCR| | rw | $00000000 | $0     | $40006400 | CAN_MCR
    |CAN1_CAN_MSR| |    | $00000000 | $4     | $40006404 | CAN_MSR
    |CAN1_CAN_TSR| |    | $00000000 | $8     | $40006408 | CAN_TSR
   |CAN1_CAN_RF0R| |    | $00000000 | $C     | $4000640C | CAN_RF0R
   |CAN1_CAN_RF1R| |    | $00000000 | $10    | $40006410 | CAN_RF1R
    |CAN1_CAN_IER| | rw | $00000000 | $14    | $40006414 | CAN_IER
    |CAN1_CAN_ESR| |    | $00000000 | $18    | $40006418 | CAN_ESR
    |CAN1_CAN_BTR| | rw | $00000000 | $1C    | $4000641C | CAN_BTR
   |CAN1_CAN_TI0R| | rw | $00000000 | $180   | $40006580 | CAN_TI0R
  |CAN1_CAN_TDT0R| | rw | $00000000 | $184   | $40006584 | CAN_TDT0R
  |CAN1_CAN_TDL0R| | rw | $00000000 | $188   | $40006588 | CAN_TDL0R
  |CAN1_CAN_TDH0R| | rw | $00000000 | $18C   | $4000658C | CAN_TDH0R
   |CAN1_CAN_TI1R| | rw | $00000000 | $190   | $40006590 | CAN_TI1R
  |CAN1_CAN_TDT1R| | rw | $00000000 | $194   | $40006594 | CAN_TDT1R
  |CAN1_CAN_TDL1R| | rw | $00000000 | $198   | $40006598 | CAN_TDL1R
  |CAN1_CAN_TDH1R| | rw | $00000000 | $19C   | $4000659C | CAN_TDH1R
   |CAN1_CAN_TI2R| | rw | $00000000 | $1A0   | $400065A0 | CAN_TI2R
  |CAN1_CAN_TDT2R| | rw | $00000000 | $1A4   | $400065A4 | CAN_TDT2R
  |CAN1_CAN_TDL2R| | rw | $00000000 | $1A8   | $400065A8 | CAN_TDL2R
  |CAN1_CAN_TDH2R| | rw | $00000000 | $1AC   | $400065AC | CAN_TDH2R
   |CAN1_CAN_RI0R| | ro | $00000000 | $1B0   | $400065B0 | CAN_RI0R
  |CAN1_CAN_RDT0R| | ro | $00000000 | $1B4   | $400065B4 | CAN_RDT0R
  |CAN1_CAN_RDL0R| | ro | $00000000 | $1B8   | $400065B8 | CAN_RDL0R
  |CAN1_CAN_RDH0R| | ro | $00000000 | $1BC   | $400065BC | CAN_RDH0R
   |CAN1_CAN_RI1R| | ro | $00000000 | $1C0   | $400065C0 | CAN_RI1R
  |CAN1_CAN_RDT1R| | ro | $00000000 | $1C4   | $400065C4 | CAN_RDT1R
  |CAN1_CAN_RDL1R| | ro | $00000000 | $1C8   | $400065C8 | CAN_RDL1R
  |CAN1_CAN_RDH1R| | ro | $00000000 | $1CC   | $400065CC | CAN_RDH1R
    |CAN1_CAN_FMR| | rw | $00000000 | $200   | $40006600 | CAN_FMR
   |CAN1_CAN_FM1R| | rw | $00000000 | $204   | $40006604 | CAN_FM1R
   |CAN1_CAN_FS1R| | rw | $00000000 | $20C   | $4000660C | CAN_FS1R
  |CAN1_CAN_FFA1R| | rw | $00000000 | $214   | $40006614 | CAN_FFA1R
   |CAN1_CAN_FA1R| | rw | $00000000 | $21C   | $4000661C | CAN_FA1R
       |CAN1_F0R1| | rw | $00000000 | $240   | $40006640 | Filter bank 0 register 1
       |CAN1_F0R2| | rw | $00000000 | $244   | $40006644 | Filter bank 0 register 2
       |CAN1_F1R1| | rw | $00000000 | $248   | $40006648 | Filter bank 1 register 1
       |CAN1_F1R2| | rw | $00000000 | $24C   | $4000664C | Filter bank 1 register 2
       |CAN1_F2R1| | rw | $00000000 | $250   | $40006650 | Filter bank 2 register 1
       |CAN1_F2R2| | rw | $00000000 | $254   | $40006654 | Filter bank 2 register 2
       |CAN1_F3R1| | rw | $00000000 | $258   | $40006658 | Filter bank 3 register 1
       |CAN1_F3R2| | rw | $00000000 | $25C   | $4000665C | Filter bank 3 register 2
       |CAN1_F4R1| | rw | $00000000 | $260   | $40006660 | Filter bank 4 register 1
       |CAN1_F4R2| | rw | $00000000 | $264   | $40006664 | Filter bank 4 register 2
       |CAN1_F5R1| | rw | $00000000 | $268   | $40006668 | Filter bank 5 register 1
       |CAN1_F5R2| | rw | $00000000 | $26C   | $4000666C | Filter bank 5 register 2
       |CAN1_F6R1| | rw | $00000000 | $270   | $40006670 | Filter bank 6 register 1
       |CAN1_F6R2| | rw | $00000000 | $274   | $40006674 | Filter bank 6 register 2
       |CAN1_F7R1| | rw | $00000000 | $278   | $40006678 | Filter bank 7 register 1
       |CAN1_F7R2| | rw | $00000000 | $27C   | $4000667C | Filter bank 7 register 2
       |CAN1_F8R1| | rw | $00000000 | $280   | $40006680 | Filter bank 8 register 1
       |CAN1_F8R2| | rw | $00000000 | $284   | $40006684 | Filter bank 8 register 2
       |CAN1_F9R1| | rw | $00000000 | $288   | $40006688 | Filter bank 9 register 1
       |CAN1_F9R2| | rw | $00000000 | $28C   | $4000668C | Filter bank 9 register 2
      |CAN1_F10R1| | rw | $00000000 | $290   | $40006690 | Filter bank 10 register 1
      |CAN1_F10R2| | rw | $00000000 | $294   | $40006694 | Filter bank 10 register 2
      |CAN1_F11R1| | rw | $00000000 | $298   | $40006698 | Filter bank 11 register 1
      |CAN1_F11R2| | rw | $00000000 | $29C   | $4000669C | Filter bank 11 register 2
      |CAN1_F12R1| | rw | $00000000 | $2A0   | $400066A0 | Filter bank 4 register 1
      |CAN1_F12R2| | rw | $00000000 | $2A4   | $400066A4 | Filter bank 12 register 2
      |CAN1_F13R1| | rw | $00000000 | $2A8   | $400066A8 | Filter bank 13 register 1
      |CAN1_F13R2| | rw | $00000000 | $2AC   | $400066AC | Filter bank 13 register 2
 ----------------+----+-----------+--------+-----------+---------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *CAN2* BaseAddress:  $40006800
 Description:  Controller area network

 ----------------+----+-----------+--------+-----------+---------------------------
        Register | ac | Reset     | Offset | Address   |  Description
 ----------------+----+-----------+--------+-----------+---------------------------
    |CAN2_CAN_MCR| | rw | $00000000 | $0     | $40006800 | CAN_MCR
    |CAN2_CAN_MSR| |    | $00000000 | $4     | $40006804 | CAN_MSR
    |CAN2_CAN_TSR| |    | $00000000 | $8     | $40006808 | CAN_TSR
   |CAN2_CAN_RF0R| |    | $00000000 | $C     | $4000680C | CAN_RF0R
   |CAN2_CAN_RF1R| |    | $00000000 | $10    | $40006810 | CAN_RF1R
    |CAN2_CAN_IER| | rw | $00000000 | $14    | $40006814 | CAN_IER
    |CAN2_CAN_ESR| |    | $00000000 | $18    | $40006818 | CAN_ESR
    |CAN2_CAN_BTR| | rw | $00000000 | $1C    | $4000681C | CAN_BTR
   |CAN2_CAN_TI0R| | rw | $00000000 | $180   | $40006980 | CAN_TI0R
  |CAN2_CAN_TDT0R| | rw | $00000000 | $184   | $40006984 | CAN_TDT0R
  |CAN2_CAN_TDL0R| | rw | $00000000 | $188   | $40006988 | CAN_TDL0R
  |CAN2_CAN_TDH0R| | rw | $00000000 | $18C   | $4000698C | CAN_TDH0R
   |CAN2_CAN_TI1R| | rw | $00000000 | $190   | $40006990 | CAN_TI1R
  |CAN2_CAN_TDT1R| | rw | $00000000 | $194   | $40006994 | CAN_TDT1R
  |CAN2_CAN_TDL1R| | rw | $00000000 | $198   | $40006998 | CAN_TDL1R
  |CAN2_CAN_TDH1R| | rw | $00000000 | $19C   | $4000699C | CAN_TDH1R
   |CAN2_CAN_TI2R| | rw | $00000000 | $1A0   | $400069A0 | CAN_TI2R
  |CAN2_CAN_TDT2R| | rw | $00000000 | $1A4   | $400069A4 | CAN_TDT2R
  |CAN2_CAN_TDL2R| | rw | $00000000 | $1A8   | $400069A8 | CAN_TDL2R
  |CAN2_CAN_TDH2R| | rw | $00000000 | $1AC   | $400069AC | CAN_TDH2R
   |CAN2_CAN_RI0R| | ro | $00000000 | $1B0   | $400069B0 | CAN_RI0R
  |CAN2_CAN_RDT0R| | ro | $00000000 | $1B4   | $400069B4 | CAN_RDT0R
  |CAN2_CAN_RDL0R| | ro | $00000000 | $1B8   | $400069B8 | CAN_RDL0R
  |CAN2_CAN_RDH0R| | ro | $00000000 | $1BC   | $400069BC | CAN_RDH0R
   |CAN2_CAN_RI1R| | ro | $00000000 | $1C0   | $400069C0 | CAN_RI1R
  |CAN2_CAN_RDT1R| | ro | $00000000 | $1C4   | $400069C4 | CAN_RDT1R
  |CAN2_CAN_RDL1R| | ro | $00000000 | $1C8   | $400069C8 | CAN_RDL1R
  |CAN2_CAN_RDH1R| | ro | $00000000 | $1CC   | $400069CC | CAN_RDH1R
    |CAN2_CAN_FMR| | rw | $00000000 | $200   | $40006A00 | CAN_FMR
   |CAN2_CAN_FM1R| | rw | $00000000 | $204   | $40006A04 | CAN_FM1R
   |CAN2_CAN_FS1R| | rw | $00000000 | $20C   | $40006A0C | CAN_FS1R
  |CAN2_CAN_FFA1R| | rw | $00000000 | $214   | $40006A14 | CAN_FFA1R
   |CAN2_CAN_FA1R| | rw | $00000000 | $21C   | $40006A1C | CAN_FA1R
       |CAN2_F0R1| | rw | $00000000 | $240   | $40006A40 | Filter bank 0 register 1
       |CAN2_F0R2| | rw | $00000000 | $244   | $40006A44 | Filter bank 0 register 2
       |CAN2_F1R1| | rw | $00000000 | $248   | $40006A48 | Filter bank 1 register 1
       |CAN2_F1R2| | rw | $00000000 | $24C   | $40006A4C | Filter bank 1 register 2
       |CAN2_F2R1| | rw | $00000000 | $250   | $40006A50 | Filter bank 2 register 1
       |CAN2_F2R2| | rw | $00000000 | $254   | $40006A54 | Filter bank 2 register 2
       |CAN2_F3R1| | rw | $00000000 | $258   | $40006A58 | Filter bank 3 register 1
       |CAN2_F3R2| | rw | $00000000 | $25C   | $40006A5C | Filter bank 3 register 2
       |CAN2_F4R1| | rw | $00000000 | $260   | $40006A60 | Filter bank 4 register 1
       |CAN2_F4R2| | rw | $00000000 | $264   | $40006A64 | Filter bank 4 register 2
       |CAN2_F5R1| | rw | $00000000 | $268   | $40006A68 | Filter bank 5 register 1
       |CAN2_F5R2| | rw | $00000000 | $26C   | $40006A6C | Filter bank 5 register 2
       |CAN2_F6R1| | rw | $00000000 | $270   | $40006A70 | Filter bank 6 register 1
       |CAN2_F6R2| | rw | $00000000 | $274   | $40006A74 | Filter bank 6 register 2
       |CAN2_F7R1| | rw | $00000000 | $278   | $40006A78 | Filter bank 7 register 1
       |CAN2_F7R2| | rw | $00000000 | $27C   | $40006A7C | Filter bank 7 register 2
       |CAN2_F8R1| | rw | $00000000 | $280   | $40006A80 | Filter bank 8 register 1
       |CAN2_F8R2| | rw | $00000000 | $284   | $40006A84 | Filter bank 8 register 2
       |CAN2_F9R1| | rw | $00000000 | $288   | $40006A88 | Filter bank 9 register 1
       |CAN2_F9R2| | rw | $00000000 | $28C   | $40006A8C | Filter bank 9 register 2
      |CAN2_F10R1| | rw | $00000000 | $290   | $40006A90 | Filter bank 10 register 1
      |CAN2_F10R2| | rw | $00000000 | $294   | $40006A94 | Filter bank 10 register 2
      |CAN2_F11R1| | rw | $00000000 | $298   | $40006A98 | Filter bank 11 register 1
      |CAN2_F11R2| | rw | $00000000 | $29C   | $40006A9C | Filter bank 11 register 2
      |CAN2_F12R1| | rw | $00000000 | $2A0   | $40006AA0 | Filter bank 4 register 1
      |CAN2_F12R2| | rw | $00000000 | $2A4   | $40006AA4 | Filter bank 12 register 2
      |CAN2_F13R1| | rw | $00000000 | $2A8   | $40006AA8 | Filter bank 13 register 1
      |CAN2_F13R2| | rw | $00000000 | $2AC   | $40006AAC | Filter bank 13 register 2
 ----------------+----+-----------+--------+-----------+---------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *DAC* BaseAddress:  $40007400
 Description:  Digital to analog converter

 -------------+----+-----------+--------+-----------+-------------------------------------------------------------------------------------------------------------
     Register | ac | Reset     | Offset | Address   |  Description
 -------------+----+-----------+--------+-----------+-------------------------------------------------------------------------------------------------------------
       |DAC_CR| | rw | $00000000 | $0     | $40007400 | Control register (DAC_CR)
  |DAC_SWTRIGR| | wo | $00000000 | $4     | $40007404 | DAC software trigger register (DAC_SWTRIGR)
  |DAC_DHR12R1| | rw | $00000000 | $8     | $40007408 | DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)
  |DAC_DHR12L1| | rw | $00000000 | $C     | $4000740C | DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)
   |DAC_DHR8R1| | rw | $00000000 | $10    | $40007410 | DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)
  |DAC_DHR12R2| | rw | $00000000 | $14    | $40007414 | DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)
  |DAC_DHR12L2| | rw | $00000000 | $18    | $40007418 | DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)
   |DAC_DHR8R2| | rw | $00000000 | $1C    | $4000741C | DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)
  |DAC_DHR12RD| | rw | $00000000 | $20    | $40007420 | Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved
  |DAC_DHR12LD| | rw | $00000000 | $24    | $40007424 | DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved
   |DAC_DHR8RD| | rw | $00000000 | $28    | $40007428 | DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved
     |DAC_DOR1| | ro | $00000000 | $2C    | $4000742C | DAC channel1 data output register (DAC_DOR1)
     |DAC_DOR2| | ro | $00000000 | $30    | $40007430 | DAC channel2 data output register (DAC_DOR2)
 -------------+----+-----------+--------+-----------+-------------------------------------------------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *DBG* BaseAddress:  $E0042000
 Description:  Debug support

 ------------+----+-----------+--------+-----------+---------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+---------------
  |DBG_IDCODE| | ro | $0        | $0     | $E0042000 | DBGMCU_IDCODE
      |DBG_CR| | rw | $0        | $4     | $E0042004 | DBGMCU_CR
 ------------+----+-----------+--------+-----------+---------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *UART4* BaseAddress:  $40004C00
 Description:  Universal asynchronous receiver transmitter

 -----------+----+-----------+--------+-----------+-----------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-----------
   |UART4_SR| |    | $0        | $0     | $40004C00 | UART4_SR
   |UART4_DR| | rw | $0        | $4     | $40004C04 | UART4_DR
  |UART4_BRR| | rw | $0        | $8     | $40004C08 | UART4_BRR
  |UART4_CR1| | rw | $0        | $C     | $40004C0C | UART4_CR1
  |UART4_CR2| | rw | $0        | $10    | $40004C10 | UART4_CR2
  |UART4_CR3| | rw | $0        | $14    | $40004C14 | UART4_CR3
 -----------+----+-----------+--------+-----------+-----------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *UART5* BaseAddress:  $40005000
 Description:  Universal asynchronous receiver transmitter

 -----------+----+-----------+--------+-----------+-----------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-----------
   |UART5_SR| |    | $0        | $0     | $40005000 | UART4_SR
   |UART5_DR| | rw | $0        | $4     | $40005004 | UART4_DR
  |UART5_BRR| | rw | $0        | $8     | $40005008 | UART4_BRR
  |UART5_CR1| | rw | $0        | $C     | $4000500C | UART4_CR1
  |UART5_CR2| | rw | $0        | $10    | $40005010 | UART4_CR2
  |UART5_CR3| | rw | $0        | $14    | $40005014 | UART4_CR3
 -----------+----+-----------+--------+-----------+-----------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *CRC* BaseAddress:  $40023000
 Description:  CRC calculation unit

 -----------+----+-----------+--------+-----------+---------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+---------------------------
     |CRC_DR| | rw | $FFFFFFFF | $0     | $40023000 | Data register
    |CRC_IDR| | rw | $00000000 | $4     | $40023004 | Independent Data register
     |CRC_CR| | wo | $00000000 | $8     | $40023008 | Control register
 -----------+----+-----------+--------+-----------+---------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *FLASH* BaseAddress:  $40022000
 Description:  FLASH

 ---------------+----+-----------+--------+-----------+-------------------------------
       Register | ac | Reset     | Offset | Address   |  Description
 ---------------+----+-----------+--------+-----------+-------------------------------
      |FLASH_ACR| |    | $00000030 | $0     | $40022000 | Flash access control register
     |FLASH_KEYR| | wo | $00000000 | $4     | $40022004 | Flash key register
  |FLASH_OPTKEYR| | wo | $00000000 | $8     | $40022008 | Flash option key register
       |FLASH_SR| |    | $00000000 | $C     | $4002200C | Status register
       |FLASH_CR| | rw | $00000080 | $10    | $40022010 | Control register
       |FLASH_AR| | wo | $00000000 | $14    | $40022014 | Flash address register
      |FLASH_OBR| | ro | $03FFFFFC | $1C    | $4002201C | Option byte register
     |FLASH_WRPR| | ro | $FFFFFFFF | $20    | $40022020 | Write protection register
 ---------------+----+-----------+--------+-----------+-------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *USB* BaseAddress:  $40005C00
 Description:  Universal serial bus full-speed device interface

 ------------+----+-----------+--------+-----------+---------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+---------------------------
    |USB_EP0R| | rw | $00000000 | $0     | $40005C00 | endpoint 0 register
    |USB_EP1R| | rw | $00000000 | $4     | $40005C04 | endpoint 1 register
    |USB_EP2R| | rw | $00000000 | $8     | $40005C08 | endpoint 2 register
    |USB_EP3R| | rw | $00000000 | $C     | $40005C0C | endpoint 3 register
    |USB_EP4R| | rw | $00000000 | $10    | $40005C10 | endpoint 4 register
    |USB_EP5R| | rw | $00000000 | $14    | $40005C14 | endpoint 5 register
    |USB_EP6R| | rw | $00000000 | $18    | $40005C18 | endpoint 6 register
    |USB_EP7R| | rw | $00000000 | $1C    | $40005C1C | endpoint 7 register
    |USB_CNTR| | rw | $00000003 | $40    | $40005C40 | control register
    |USB_ISTR| | rw | $00000000 | $44    | $40005C44 | interrupt status register
     |USB_FNR| | ro | $0000     | $48    | $40005C48 | frame number register
   |USB_DADDR| | rw | $0000     | $4C    | $40005C4C | device address
  |USB_BTABLE| | rw | $0000     | $50    | $40005C50 | Buffer table address
 ------------+----+-----------+--------+-----------+---------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *OTG_FS_DEVICE* BaseAddress:  $50000800
 Description:  USB on the go full speed

 ---------------------------+----+-----------+--------+-----------+----------------------------------------------------------------------------
                   Register | ac | Reset     | Offset | Address   |  Description
 ---------------------------+----+-----------+--------+-----------+----------------------------------------------------------------------------
      |OTG_FS_DEVICE_FS_DCFG| | rw | $02200000 | $0     | $50000800 | OTG_FS device configuration register (OTG_FS_DCFG)
      |OTG_FS_DEVICE_FS_DCTL| |    | $00000000 | $4     | $50000804 | OTG_FS device control register (OTG_FS_DCTL)
      |OTG_FS_DEVICE_FS_DSTS| | ro | $00000010 | $8     | $50000808 | OTG_FS device status register (OTG_FS_DSTS)
   |OTG_FS_DEVICE_FS_DIEPMSK| | rw | $00000000 | $10    | $50000810 | OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)
   |OTG_FS_DEVICE_FS_DOEPMSK| | rw | $00000000 | $14    | $50000814 | OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)
     |OTG_FS_DEVICE_FS_DAINT| | ro | $00000000 | $18    | $50000818 | OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)
  |OTG_FS_DEVICE_FS_DAINTMSK| | rw | $00000000 | $1C    | $5000081C | OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)
     |OTG_FS_DEVICE_DVBUSDIS| | rw | $000017D7 | $28    | $50000828 | OTG_FS device VBUS discharge time register
   |OTG_FS_DEVICE_DVBUSPULSE| | rw | $000005B8 | $2C    | $5000082C | OTG_FS device VBUS pulsing time register
   |OTG_FS_DEVICE_DIEPEMPMSK| | rw | $00000000 | $34    | $50000834 | OTG_FS device IN endpoint FIFO empty interrupt mask register
  |OTG_FS_DEVICE_FS_DIEPCTL0| |    | $00000000 | $100   | $50000900 | OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)
     |OTG_FS_DEVICE_DIEPCTL1| |    | $00000000 | $120   | $50000920 | OTG device endpoint-1 control register
     |OTG_FS_DEVICE_DIEPCTL2| |    | $00000000 | $140   | $50000940 | OTG device endpoint-2 control register
     |OTG_FS_DEVICE_DIEPCTL3| |    | $00000000 | $160   | $50000960 | OTG device endpoint-3 control register
     |OTG_FS_DEVICE_DOEPCTL0| |    | $00008000 | $300   | $50000B00 | device endpoint-0 control register
     |OTG_FS_DEVICE_DOEPCTL1| |    | $00000000 | $320   | $50000B20 | device endpoint-1 control register
     |OTG_FS_DEVICE_DOEPCTL2| |    | $00000000 | $340   | $50000B40 | device endpoint-2 control register
     |OTG_FS_DEVICE_DOEPCTL3| |    | $00000000 | $360   | $50000B60 | device endpoint-3 control register
     |OTG_FS_DEVICE_DIEPINT0| |    | $00000080 | $108   | $50000908 | device endpoint-x interrupt register
     |OTG_FS_DEVICE_DIEPINT1| |    | $00000080 | $128   | $50000928 | device endpoint-1 interrupt register
     |OTG_FS_DEVICE_DIEPINT2| |    | $00000080 | $148   | $50000948 | device endpoint-2 interrupt register
     |OTG_FS_DEVICE_DIEPINT3| |    | $00000080 | $168   | $50000968 | device endpoint-3 interrupt register
     |OTG_FS_DEVICE_DOEPINT0| | rw | $00000080 | $308   | $50000B08 | device endpoint-0 interrupt register
     |OTG_FS_DEVICE_DOEPINT1| | rw | $00000080 | $328   | $50000B28 | device endpoint-1 interrupt register
     |OTG_FS_DEVICE_DOEPINT2| | rw | $00000080 | $348   | $50000B48 | device endpoint-2 interrupt register
     |OTG_FS_DEVICE_DOEPINT3| | rw | $00000080 | $368   | $50000B68 | device endpoint-3 interrupt register
    |OTG_FS_DEVICE_DIEPTSIZ0| | rw | $00000000 | $110   | $50000910 | device endpoint-0 transfer size register
    |OTG_FS_DEVICE_DOEPTSIZ0| | rw | $00000000 | $310   | $50000B10 | device OUT endpoint-0 transfer size register
    |OTG_FS_DEVICE_DIEPTSIZ1| | rw | $00000000 | $130   | $50000930 | device endpoint-1 transfer size register
    |OTG_FS_DEVICE_DIEPTSIZ2| | rw | $00000000 | $150   | $50000950 | device endpoint-2 transfer size register
    |OTG_FS_DEVICE_DIEPTSIZ3| | rw | $00000000 | $170   | $50000970 | device endpoint-3 transfer size register
     |OTG_FS_DEVICE_DTXFSTS0| | ro | $00000000 | $118   | $50000918 | OTG_FS device IN endpoint transmit FIFO status register
     |OTG_FS_DEVICE_DTXFSTS1| | ro | $00000000 | $138   | $50000938 | OTG_FS device IN endpoint transmit FIFO status register
     |OTG_FS_DEVICE_DTXFSTS2| | ro | $00000000 | $158   | $50000958 | OTG_FS device IN endpoint transmit FIFO status register
     |OTG_FS_DEVICE_DTXFSTS3| | ro | $00000000 | $178   | $50000978 | OTG_FS device IN endpoint transmit FIFO status register
    |OTG_FS_DEVICE_DOEPTSIZ1| | rw | $00000000 | $330   | $50000B30 | device OUT endpoint-1 transfer size register
    |OTG_FS_DEVICE_DOEPTSIZ2| | rw | $00000000 | $350   | $50000B50 | device OUT endpoint-2 transfer size register
    |OTG_FS_DEVICE_DOEPTSIZ3| | rw | $00000000 | $370   | $50000B70 | device OUT endpoint-3 transfer size register
 ---------------------------+----+-----------+--------+-----------+----------------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *OTG_FS_GLOBAL* BaseAddress:  $50000000
 Description:  USB on the go full speed

 -----------------------------------+----+-----------+--------+-----------+---------------------------------------------------------------------------
                           Register | ac | Reset     | Offset | Address   |  Description
 -----------------------------------+----+-----------+--------+-----------+---------------------------------------------------------------------------
           |OTG_FS_GLOBAL_FS_GOTGCTL| |    | $00000800 | $0     | $50000000 | OTG_FS control and status register (OTG_FS_GOTGCTL)
           |OTG_FS_GLOBAL_FS_GOTGINT| | rw | $00000000 | $4     | $50000004 | OTG_FS interrupt register (OTG_FS_GOTGINT)
           |OTG_FS_GLOBAL_FS_GAHBCFG| | rw | $00000000 | $8     | $50000008 | OTG_FS AHB configuration register (OTG_FS_GAHBCFG)
           |OTG_FS_GLOBAL_FS_GUSBCFG| |    | $00000A00 | $C     | $5000000C | OTG_FS USB configuration register (OTG_FS_GUSBCFG)
           |OTG_FS_GLOBAL_FS_GRSTCTL| |    | $20000000 | $10    | $50000010 | OTG_FS reset register (OTG_FS_GRSTCTL)
           |OTG_FS_GLOBAL_FS_GINTSTS| |    | $04000020 | $14    | $50000014 | OTG_FS core interrupt register (OTG_FS_GINTSTS)
           |OTG_FS_GLOBAL_FS_GINTMSK| |    | $00000000 | $18    | $50000018 | OTG_FS interrupt mask register (OTG_FS_GINTMSK)
    |OTG_FS_GLOBAL_FS_GRXSTSR_Device| | ro | $00000000 | $1C    | $5000001C | OTG_FS Receive status debug read(Device mode)
      |OTG_FS_GLOBAL_FS_GRXSTSR_Host| | ro | $00000000 | $1C    | $5000001C | OTG_FS Receive status debug read(Host mode)
           |OTG_FS_GLOBAL_FS_GRXFSIZ| | rw | $00000200 | $24    | $50000024 | OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)
  |OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device| | rw | $00000200 | $28    | $50000028 | OTG_FS non-periodic transmit FIFO size register (Device mode)
    |OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host| | rw | $00000200 | $28    | $50000028 | OTG_FS non-periodic transmit FIFO size register (Host mode)
          |OTG_FS_GLOBAL_FS_GNPTXSTS| | ro | $00080200 | $2C    | $5000002C | OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)
             |OTG_FS_GLOBAL_FS_GCCFG| | rw | $00000000 | $38    | $50000038 | OTG_FS general core configuration register (OTG_FS_GCCFG)
               |OTG_FS_GLOBAL_FS_CID| | rw | $00001000 | $3C    | $5000003C | core ID register
          |OTG_FS_GLOBAL_FS_HPTXFSIZ| | rw | $02000600 | $100   | $50000100 | OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)
          |OTG_FS_GLOBAL_FS_DIEPTXF1| | rw | $02000400 | $104   | $50000104 | OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)
          |OTG_FS_GLOBAL_FS_DIEPTXF2| | rw | $02000400 | $108   | $50000108 | OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)
          |OTG_FS_GLOBAL_FS_DIEPTXF3| | rw | $02000400 | $10C   | $5000010C | OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)
 -----------------------------------+----+-----------+--------+-----------+---------------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *OTG_FS_HOST* BaseAddress:  $50000400
 Description:  USB on the go full speed

 --------------------------+----+-----------+--------+-----------+---------------------------------------------------------------------------
                  Register | ac | Reset     | Offset | Address   |  Description
 --------------------------+----+-----------+--------+-----------+---------------------------------------------------------------------------
       |OTG_FS_HOST_FS_HCFG| |    | $00000000 | $0     | $50000400 | OTG_FS host configuration register (OTG_FS_HCFG)
          |OTG_FS_HOST_HFIR| | rw | $0000EA60 | $4     | $50000404 | OTG_FS Host frame interval register
      |OTG_FS_HOST_FS_HFNUM| | ro | $00003FFF | $8     | $50000408 | OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)
    |OTG_FS_HOST_FS_HPTXSTS| |    | $00080100 | $10    | $50000410 | OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)
         |OTG_FS_HOST_HAINT| | ro | $00000000 | $14    | $50000414 | OTG_FS Host all channels interrupt register
      |OTG_FS_HOST_HAINTMSK| | rw | $00000000 | $18    | $50000418 | OTG_FS host all channels interrupt mask register
       |OTG_FS_HOST_FS_HPRT| |    | $00000000 | $40    | $50000440 | OTG_FS host port control and status register (OTG_FS_HPRT)
    |OTG_FS_HOST_FS_HCCHAR0| | rw | $00000000 | $100   | $50000500 | OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)
    |OTG_FS_HOST_FS_HCCHAR1| | rw | $00000000 | $120   | $50000520 | OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)
    |OTG_FS_HOST_FS_HCCHAR2| | rw | $00000000 | $140   | $50000540 | OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)
    |OTG_FS_HOST_FS_HCCHAR3| | rw | $00000000 | $160   | $50000560 | OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)
    |OTG_FS_HOST_FS_HCCHAR4| | rw | $00000000 | $180   | $50000580 | OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)
    |OTG_FS_HOST_FS_HCCHAR5| | rw | $00000000 | $1A0   | $500005A0 | OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)
    |OTG_FS_HOST_FS_HCCHAR6| | rw | $00000000 | $1C0   | $500005C0 | OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)
    |OTG_FS_HOST_FS_HCCHAR7| | rw | $00000000 | $1E0   | $500005E0 | OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)
     |OTG_FS_HOST_FS_HCINT0| | rw | $00000000 | $108   | $50000508 | OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)
     |OTG_FS_HOST_FS_HCINT1| | rw | $00000000 | $128   | $50000528 | OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)
     |OTG_FS_HOST_FS_HCINT2| | rw | $00000000 | $148   | $50000548 | OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)
     |OTG_FS_HOST_FS_HCINT3| | rw | $00000000 | $168   | $50000568 | OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)
     |OTG_FS_HOST_FS_HCINT4| | rw | $00000000 | $188   | $50000588 | OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)
     |OTG_FS_HOST_FS_HCINT5| | rw | $00000000 | $1A8   | $500005A8 | OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)
     |OTG_FS_HOST_FS_HCINT6| | rw | $00000000 | $1C8   | $500005C8 | OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)
     |OTG_FS_HOST_FS_HCINT7| | rw | $00000000 | $1E8   | $500005E8 | OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)
  |OTG_FS_HOST_FS_HCINTMSK0| | rw | $00000000 | $10C   | $5000050C | OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)
  |OTG_FS_HOST_FS_HCINTMSK1| | rw | $00000000 | $12C   | $5000052C | OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)
  |OTG_FS_HOST_FS_HCINTMSK2| | rw | $00000000 | $14C   | $5000054C | OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)
  |OTG_FS_HOST_FS_HCINTMSK3| | rw | $00000000 | $16C   | $5000056C | OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)
  |OTG_FS_HOST_FS_HCINTMSK4| | rw | $00000000 | $18C   | $5000058C | OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)
  |OTG_FS_HOST_FS_HCINTMSK5| | rw | $00000000 | $1AC   | $500005AC | OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)
  |OTG_FS_HOST_FS_HCINTMSK6| | rw | $00000000 | $1CC   | $500005CC | OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)
  |OTG_FS_HOST_FS_HCINTMSK7| | rw | $00000000 | $1EC   | $500005EC | OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)
    |OTG_FS_HOST_FS_HCTSIZ0| | rw | $00000000 | $110   | $50000510 | OTG_FS host channel-0 transfer size register
    |OTG_FS_HOST_FS_HCTSIZ1| | rw | $00000000 | $130   | $50000530 | OTG_FS host channel-1 transfer size register
    |OTG_FS_HOST_FS_HCTSIZ2| | rw | $00000000 | $150   | $50000550 | OTG_FS host channel-2 transfer size register
    |OTG_FS_HOST_FS_HCTSIZ3| | rw | $00000000 | $170   | $50000570 | OTG_FS host channel-3 transfer size register
    |OTG_FS_HOST_FS_HCTSIZ4| | rw | $00000000 | $190   | $50000590 | OTG_FS host channel-x transfer size register
    |OTG_FS_HOST_FS_HCTSIZ5| | rw | $00000000 | $1B0   | $500005B0 | OTG_FS host channel-5 transfer size register
    |OTG_FS_HOST_FS_HCTSIZ6| | rw | $00000000 | $1D0   | $500005D0 | OTG_FS host channel-6 transfer size register
    |OTG_FS_HOST_FS_HCTSIZ7| | rw | $00000000 | $1F0   | $500005F0 | OTG_FS host channel-7 transfer size register
 --------------------------+----+-----------+--------+-----------+---------------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *OTG_FS_PWRCLK* BaseAddress:  $50000E00
 Description:  USB on the go full speed

 --------------------------+----+-----------+--------+-----------+------------------------------------------------
                  Register | ac | Reset     | Offset | Address   |  Description
 --------------------------+----+-----------+--------+-----------+------------------------------------------------
  |OTG_FS_PWRCLK_FS_PCGCCTL| | rw | $00000000 | $0     | $50000E00 | OTG_FS power and clock gating control register
 --------------------------+----+-----------+--------+-----------+------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ETHERNET_MMC* BaseAddress:  $40028100
 Description:  Ethernet: MAC management counters

 --------------------------+----+-----------+--------+-----------+-------------------------------------------------------------------------
                  Register | ac | Reset     | Offset | Address   |  Description
 --------------------------+----+-----------+--------+-----------+-------------------------------------------------------------------------
        |ETHERNET_MMC_MMCCR| | rw | $00000000 | $0     | $40028100 | Ethernet MMC control register (ETH_MMCCR)
       |ETHERNET_MMC_MMCRIR| | rw | $00000000 | $4     | $40028104 | Ethernet MMC receive interrupt register (ETH_MMCRIR)
       |ETHERNET_MMC_MMCTIR| | rw | $00000000 | $8     | $40028108 | Ethernet MMC transmit interrupt register (ETH_MMCTIR)
      |ETHERNET_MMC_MMCRIMR| | rw | $00000000 | $C     | $4002810C | Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)
      |ETHERNET_MMC_MMCTIMR| | rw | $00000000 | $10    | $40028110 | Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)
   |ETHERNET_MMC_MMCTGFSCCR| | ro | $00000000 | $4C    | $4002814C | Ethernet MMC transmitted good frames after a single collision counter
  |ETHERNET_MMC_MMCTGFMSCCR| | ro | $00000000 | $50    | $40028150 | Ethernet MMC transmitted good frames after more than a single collision
     |ETHERNET_MMC_MMCTGFCR| | ro | $00000000 | $68    | $40028168 | Ethernet MMC transmitted good frames counter register
    |ETHERNET_MMC_MMCRFCECR| | ro | $00000000 | $94    | $40028194 | Ethernet MMC received frames with CRC error counter register
    |ETHERNET_MMC_MMCRFAECR| | ro | $00000000 | $98    | $40028198 | Ethernet MMC received frames with alignment error counter register
    |ETHERNET_MMC_MMCRGUFCR| | ro | $00000000 | $C4    | $400281C4 | MMC received good unicast frames counter register
 --------------------------+----+-----------+--------+-----------+-------------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ETHERNET_MAC* BaseAddress:  $40028000
 Description:  Ethernet: media access control

 ------------------------+----+-----------+--------+-----------+------------------------------------------------------------------
                Register | ac | Reset     | Offset | Address   |  Description
 ------------------------+----+-----------+--------+-----------+------------------------------------------------------------------
      |ETHERNET_MAC_MACCR| | rw | $00008000 | $0     | $40028000 | Ethernet MAC configuration register (ETH_MACCR)
     |ETHERNET_MAC_MACFFR| | rw | $00000000 | $4     | $40028004 | Ethernet MAC frame filter register (ETH_MACCFFR)
    |ETHERNET_MAC_MACHTHR| | rw | $00000000 | $8     | $40028008 | Ethernet MAC hash table high register
    |ETHERNET_MAC_MACHTLR| | rw | $00000000 | $C     | $4002800C | Ethernet MAC hash table low register
   |ETHERNET_MAC_MACMIIAR| | rw | $00000000 | $10    | $40028010 | Ethernet MAC MII address register (ETH_MACMIIAR)
   |ETHERNET_MAC_MACMIIDR| | rw | $00000000 | $14    | $40028014 | Ethernet MAC MII data register (ETH_MACMIIDR)
     |ETHERNET_MAC_MACFCR| | rw | $00000000 | $18    | $40028018 | Ethernet MAC flow control register (ETH_MACFCR)
  |ETHERNET_MAC_MACVLANTR| | rw | $00000000 | $1C    | $4002801C | Ethernet MAC VLAN tag register (ETH_MACVLANTR)
  |ETHERNET_MAC_MACRWUFFR| | rw | $00000000 | $28    | $40028028 | Ethernet MAC remote wakeup frame filter register (ETH_MACRWUFFR)
  |ETHERNET_MAC_MACPMTCSR| | rw | $00000000 | $2C    | $4002802C | Ethernet MAC PMT control and status register (ETH_MACPMTCSR)
      |ETHERNET_MAC_MACSR| | rw | $00000000 | $38    | $40028038 | Ethernet MAC interrupt status register (ETH_MACSR)
     |ETHERNET_MAC_MACIMR| | rw | $00000000 | $3C    | $4002803C | Ethernet MAC interrupt mask register (ETH_MACIMR)
    |ETHERNET_MAC_MACA0HR| |    | $0010FFFF | $40    | $40028040 | Ethernet MAC address 0 high register (ETH_MACA0HR)
    |ETHERNET_MAC_MACA0LR| | rw | $FFFFFFFF | $44    | $40028044 | Ethernet MAC address 0 low register
    |ETHERNET_MAC_MACA1HR| | rw | $0000FFFF | $48    | $40028048 | Ethernet MAC address 1 high register (ETH_MACA1HR)
    |ETHERNET_MAC_MACA1LR| | rw | $FFFFFFFF | $4C    | $4002804C | Ethernet MAC address1 low register
    |ETHERNET_MAC_MACA2HR| | rw | $0050     | $50    | $40028050 | Ethernet MAC address 2 high register (ETH_MACA2HR)
    |ETHERNET_MAC_MACA2LR| | rw | $FFFFFFFF | $54    | $40028054 | Ethernet MAC address 2 low register
    |ETHERNET_MAC_MACA3HR| | rw | $0000FFFF | $58    | $40028058 | Ethernet MAC address 3 high register (ETH_MACA3HR)
    |ETHERNET_MAC_MACA3LR| | rw | $FFFFFFFF | $5C    | $4002805C | Ethernet MAC address 3 low register
 ------------------------+----+-----------+--------+-----------+------------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ETHERNET_PTP* BaseAddress:  $40028700
 Description:  Ethernet: Precision time protocol

 -----------------------+----+-----------+--------+-----------+------------------------------------------------------------
               Register | ac | Reset     | Offset | Address   |  Description
 -----------------------+----+-----------+--------+-----------+------------------------------------------------------------
   |ETHERNET_PTP_PTPTSCR| | rw | $00000000 | $0     | $40028700 | Ethernet PTP time stamp control register (ETH_PTPTSCR)
   |ETHERNET_PTP_PTPSSIR| | rw | $00000000 | $4     | $40028704 | Ethernet PTP subsecond increment register
   |ETHERNET_PTP_PTPTSHR| | ro | $00000000 | $8     | $40028708 | Ethernet PTP time stamp high register
   |ETHERNET_PTP_PTPTSLR| | ro | $00000000 | $C     | $4002870C | Ethernet PTP time stamp low register (ETH_PTPTSLR)
  |ETHERNET_PTP_PTPTSHUR| | rw | $00000000 | $10    | $40028710 | Ethernet PTP time stamp high update register
  |ETHERNET_PTP_PTPTSLUR| | rw | $00000000 | $14    | $40028714 | Ethernet PTP time stamp low update register (ETH_PTPTSLUR)
   |ETHERNET_PTP_PTPTSAR| | rw | $00000000 | $18    | $40028718 | Ethernet PTP time stamp addend register
   |ETHERNET_PTP_PTPTTHR| | rw | $00000000 | $1C    | $4002871C | Ethernet PTP target time high register
   |ETHERNET_PTP_PTPTTLR| | rw | $00000000 | $20    | $40028720 | Ethernet PTP target time low register
 -----------------------+----+-----------+--------+-----------+------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *ETHERNET_DMA* BaseAddress:  $40029000
 Description:  Ethernet: DMA controller operation

 ------------------------+----+-----------+--------+-----------+----------------------------------------------------------------
                Register | ac | Reset     | Offset | Address   |  Description
 ------------------------+----+-----------+--------+-----------+----------------------------------------------------------------
     |ETHERNET_DMA_DMABMR| | rw | $20101    | $0     | $40029000 | Ethernet DMA bus mode register
    |ETHERNET_DMA_DMATPDR| | rw | $00000000 | $4     | $40029004 | Ethernet DMA transmit poll demand register
    |ETHERNET_DMA_DMARPDR| | rw | $00000000 | $8     | $40029008 | EHERNET DMA receive poll demand register
   |ETHERNET_DMA_DMARDLAR| | rw | $00000000 | $C     | $4002900C | Ethernet DMA receive descriptor list address register
   |ETHERNET_DMA_DMATDLAR| | rw | $00000000 | $10    | $40029010 | Ethernet DMA transmit descriptor list address register
      |ETHERNET_DMA_DMASR| |    | $00000000 | $14    | $40029014 | Ethernet DMA status register
     |ETHERNET_DMA_DMAOMR| | rw | $00000000 | $18    | $40029018 | Ethernet DMA operation mode register
     |ETHERNET_DMA_DMAIER| | rw | $00000000 | $1C    | $4002901C | Ethernet DMA interrupt enable register
  |ETHERNET_DMA_DMAMFBOCR| | ro | $00000000 | $20    | $40029020 | Ethernet DMA missed frame and buffer overflow counter register
   |ETHERNET_DMA_DMACHTDR| | ro | $00000000 | $48    | $40029048 | Ethernet DMA current host transmit descriptor register
   |ETHERNET_DMA_DMACHRDR| | ro | $00000000 | $4C    | $4002904C | Ethernet DMA current host receive descriptor register
  |ETHERNET_DMA_DMACHTBAR| | ro | $00000000 | $50    | $40029050 | Ethernet DMA current host transmit buffer address register
  |ETHERNET_DMA_DMACHRBAR| | ro | $00000000 | $54    | $40029054 | Ethernet DMA current host receive buffer address register
 ------------------------+----+-----------+--------+-----------+----------------------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *NVIC* BaseAddress:  $E000E100
 Description:  Nested Vectored Interrupt Controller

 ------------+----+-----------+--------+-----------+----------------------------------
    Register | ac | Reset     | Offset | Address   |  Description
 ------------+----+-----------+--------+-----------+----------------------------------
  |NVIC_ISER0| | rw | $00000000 | $0     | $E000E100 | Interrupt Set-Enable Register
  |NVIC_ISER1| | rw | $00000000 | $4     | $E000E104 | Interrupt Set-Enable Register
  |NVIC_ICER0| | rw | $00000000 | $80    | $E000E180 | Interrupt Clear-Enable Register
  |NVIC_ICER1| | rw | $00000000 | $84    | $E000E184 | Interrupt Clear-Enable Register
  |NVIC_ISPR0| | rw | $00000000 | $100   | $E000E200 | Interrupt Set-Pending Register
  |NVIC_ISPR1| | rw | $00000000 | $104   | $E000E204 | Interrupt Set-Pending Register
  |NVIC_ICPR0| | rw | $00000000 | $180   | $E000E280 | Interrupt Clear-Pending Register
  |NVIC_ICPR1| | rw | $00000000 | $184   | $E000E284 | Interrupt Clear-Pending Register
  |NVIC_IABR0| | ro | $00000000 | $200   | $E000E300 | Interrupt Active Bit Register
  |NVIC_IABR1| | ro | $00000000 | $204   | $E000E304 | Interrupt Active Bit Register
   |NVIC_IPR0| | rw | $00000000 | $300   | $E000E400 | Interrupt Priority Register
   |NVIC_IPR1| | rw | $00000000 | $304   | $E000E404 | Interrupt Priority Register
   |NVIC_IPR2| | rw | $00000000 | $308   | $E000E408 | Interrupt Priority Register
   |NVIC_IPR3| | rw | $00000000 | $30C   | $E000E40C | Interrupt Priority Register
   |NVIC_IPR4| | rw | $00000000 | $310   | $E000E410 | Interrupt Priority Register
   |NVIC_IPR5| | rw | $00000000 | $314   | $E000E414 | Interrupt Priority Register
   |NVIC_IPR6| | rw | $00000000 | $318   | $E000E418 | Interrupt Priority Register
   |NVIC_IPR7| | rw | $00000000 | $31C   | $E000E41C | Interrupt Priority Register
   |NVIC_IPR8| | rw | $00000000 | $320   | $E000E420 | Interrupt Priority Register
   |NVIC_IPR9| | rw | $00000000 | $324   | $E000E424 | Interrupt Priority Register
  |NVIC_IPR10| | rw | $00000000 | $328   | $E000E428 | Interrupt Priority Register
  |NVIC_IPR11| | rw | $00000000 | $32C   | $E000E42C | Interrupt Priority Register
  |NVIC_IPR12| | rw | $00000000 | $330   | $E000E430 | Interrupt Priority Register
  |NVIC_IPR13| | rw | $00000000 | $334   | $E000E434 | Interrupt Priority Register
  |NVIC_IPR14| | rw | $00000000 | $338   | $E000E438 | Interrupt Priority Register
 ------------+----+-----------+--------+-----------+----------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *MPU* BaseAddress:  $E000ED90
 Description:  Memory protection unit

 ---------------+----+-----------+--------+-----------+----------------------------------------
       Register | ac | Reset     | Offset | Address   |  Description
 ---------------+----+-----------+--------+-----------+----------------------------------------
  |MPU_MPU_TYPER| | ro | $0X00000800 | $0     | $E000ED90 | MPU type register
   |MPU_MPU_CTRL| | ro | $0X00000000 | $4     | $E000ED94 | MPU control register
    |MPU_MPU_RNR| | rw | $0X00000000 | $8     | $E000ED98 | MPU region number register
   |MPU_MPU_RBAR| | rw | $0X00000000 | $C     | $E000ED9C | MPU region base address register
   |MPU_MPU_RASR| | rw | $0X00000000 | $10    | $E000EDA0 | MPU region attribute and size register
 ---------------+----+-----------+--------+-----------+----------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *SCB_ACTRL* BaseAddress:  $E000E008
 Description:  System control block ACTLR

 -----------------+----+-----------+--------+-----------+----------------------------
         Register | ac | Reset     | Offset | Address   |  Description
 -----------------+----+-----------+--------+-----------+----------------------------
  |SCB_ACTRL_ACTRL| | rw | $00000000 | $0     | $E000E008 | Auxiliary control register
 -----------------+----+-----------+--------+-----------+----------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *NVIC_STIR* BaseAddress:  $E000EF00
 Description:  Nested vectored interrupt controller

 ----------------+----+-----------+--------+-----------+-------------------------------------
        Register | ac | Reset     | Offset | Address   |  Description
 ----------------+----+-----------+--------+-----------+-------------------------------------
  |NVIC_STIR_STIR| | rw | $00000000 | $0     | $E000EF00 | Software trigger interrupt register
 ----------------+----+-----------+--------+-----------+-------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *SCB* BaseAddress:  $E000ED00
 Description:  System control block

 --------------------------+----+-----------+--------+-----------+--------------------------------------------------
                  Register | ac | Reset     | Offset | Address   |  Description
 --------------------------+----+-----------+--------+-----------+--------------------------------------------------
                 |SCB_CPUID| | ro | $410FC241 | $0     | $E000ED00 | CPUID base register
                  |SCB_ICSR| | rw | $00000000 | $4     | $E000ED04 | Interrupt control and state register
                  |SCB_VTOR| | rw | $00000000 | $8     | $E000ED08 | Vector table offset register
                 |SCB_AIRCR| | rw | $00000000 | $C     | $E000ED0C | Application interrupt and reset control register
                   |SCB_SCR| | rw | $00000000 | $10    | $E000ED10 | System control register
                   |SCB_CCR| | rw | $00000000 | $14    | $E000ED14 | Configuration and control register
                 |SCB_SHPR1| | rw | $00000000 | $18    | $E000ED18 | System handler priority registers
                 |SCB_SHPR2| | rw | $00000000 | $1C    | $E000ED1C | System handler priority registers
                 |SCB_SHPR3| | rw | $00000000 | $20    | $E000ED20 | System handler priority registers
                 |SCB_SHCRS| | rw | $00000000 | $24    | $E000ED24 | System handler control and state register
  |SCB_CFSR_UFSR_BFSR_MMFSR| | rw | $00000000 | $28    | $E000ED28 | Configurable fault status register
                  |SCB_HFSR| | rw | $00000000 | $2C    | $E000ED2C | Hard fault status register
                 |SCB_MMFAR| | rw | $00000000 | $34    | $E000ED34 | Memory management fault address register
                  |SCB_BFAR| | rw | $00000000 | $38    | $E000ED38 | Bus fault address register
 --------------------------+----+-----------+--------+-----------+--------------------------------------------------
 (ac) Access rights




 REGISTERS~

 MCU:          STM32F103.svd
 Peripheral:   *STK* BaseAddress:  $E000E010
 Description:  SysTick timer

 -----------+----+-----------+--------+-----------+-------------------------------------
   Register | ac | Reset     | Offset | Address   |  Description
 -----------+----+-----------+--------+-----------+-------------------------------------
   |STK_CTRL| | rw | $0X00000000 | $0     | $E000E010 | SysTick control and status register
  |STK_LOAD_| | rw | $0X00000000 | $4     | $E000E014 | SysTick reload value register
    |STK_VAL| | rw | $0X00000000 | $8     | $E000E018 | SysTick current value register
  |STK_CALIB| | rw | $0X00000000 | $C     | $E000E01C | SysTick calibration value register
 -----------+----+-----------+--------+-----------+-------------------------------------
 (ac) Access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BCR1*
 Address:     $A0000000
 Reset:       $000030D0
 Description: SRAM/NOR-Flash chip-select control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=541
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_BCR1_CBURSTRW* | 19 | 1  | 19 | rw | CBURSTRW
  *FSMC_BCR1_ASYNCWAIT* | 15 | 1  | 15 | rw | ASYNCWAIT
     *FSMC_BCR1_EXTMOD* | 14 | 1  | 14 | rw | EXTMOD
     *FSMC_BCR1_WAITEN* | 13 | 1  | 13 | rw | WAITEN
       *FSMC_BCR1_WREN* | 12 | 1  | 12 | rw | WREN
    *FSMC_BCR1_WAITCFG* | 11 | 1  | 11 | rw | WAITCFG
    *FSMC_BCR1_WAITPOL* | 9  | 1  | 9  | rw | WAITPOL
    *FSMC_BCR1_BURSTEN* | 8  | 1  | 8  | rw | BURSTEN
     *FSMC_BCR1_FACCEN* | 6  | 1  | 6  | rw | FACCEN
       *FSMC_BCR1_MWID* | 4  | 2  | 5  | rw | MWID
       *FSMC_BCR1_MTYP* | 2  | 2  | 3  | rw | MTYP
      *FSMC_BCR1_MUXEN* | 1  | 1  | 1  | rw | MUXEN
      *FSMC_BCR1_MBKEN* | 0  | 1  | 0  | rw | MBKEN
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BTR1*
 Address:     $A0000004
 Reset:       $FFFFFFFF
 Description: SRAM/NOR-Flash chip-select timing register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=544
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *FSMC_BTR1_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
   *FSMC_BTR1_DATLAT* | 24 | 4  | 27 | rw | DATLAT
   *FSMC_BTR1_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BTR1_BUSTURN* | 16 | 4  | 19 | rw | BUSTURN
   *FSMC_BTR1_DATAST* | 8  | 8  | 15 | rw | DATAST
   *FSMC_BTR1_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
   *FSMC_BTR1_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BCR2*
 Address:     $A0000008
 Reset:       $000030D0
 Description: SRAM/NOR-Flash chip-select control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=541
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_BCR2_CBURSTRW* | 19 | 1  | 19 | rw | CBURSTRW
  *FSMC_BCR2_ASYNCWAIT* | 15 | 1  | 15 | rw | ASYNCWAIT
     *FSMC_BCR2_EXTMOD* | 14 | 1  | 14 | rw | EXTMOD
     *FSMC_BCR2_WAITEN* | 13 | 1  | 13 | rw | WAITEN
       *FSMC_BCR2_WREN* | 12 | 1  | 12 | rw | WREN
    *FSMC_BCR2_WAITCFG* | 11 | 1  | 11 | rw | WAITCFG
    *FSMC_BCR2_WRAPMOD* | 10 | 1  | 10 | rw | WRAPMOD
    *FSMC_BCR2_WAITPOL* | 9  | 1  | 9  | rw | WAITPOL
    *FSMC_BCR2_BURSTEN* | 8  | 1  | 8  | rw | BURSTEN
     *FSMC_BCR2_FACCEN* | 6  | 1  | 6  | rw | FACCEN
       *FSMC_BCR2_MWID* | 4  | 2  | 5  | rw | MWID
       *FSMC_BCR2_MTYP* | 2  | 2  | 3  | rw | MTYP
      *FSMC_BCR2_MUXEN* | 1  | 1  | 1  | rw | MUXEN
      *FSMC_BCR2_MBKEN* | 0  | 1  | 0  | rw | MBKEN
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BTR2*
 Address:     $A000000C
 Reset:       $FFFFFFFF
 Description: SRAM/NOR-Flash chip-select timing register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=544
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *FSMC_BTR2_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
   *FSMC_BTR2_DATLAT* | 24 | 4  | 27 | rw | DATLAT
   *FSMC_BTR2_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BTR2_BUSTURN* | 16 | 4  | 19 | rw | BUSTURN
   *FSMC_BTR2_DATAST* | 8  | 8  | 15 | rw | DATAST
   *FSMC_BTR2_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
   *FSMC_BTR2_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BCR3*
 Address:     $A0000010
 Reset:       $000030D0
 Description: SRAM/NOR-Flash chip-select control register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=541
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_BCR3_CBURSTRW* | 19 | 1  | 19 | rw | CBURSTRW
  *FSMC_BCR3_ASYNCWAIT* | 15 | 1  | 15 | rw | ASYNCWAIT
     *FSMC_BCR3_EXTMOD* | 14 | 1  | 14 | rw | EXTMOD
     *FSMC_BCR3_WAITEN* | 13 | 1  | 13 | rw | WAITEN
       *FSMC_BCR3_WREN* | 12 | 1  | 12 | rw | WREN
    *FSMC_BCR3_WAITCFG* | 11 | 1  | 11 | rw | WAITCFG
    *FSMC_BCR3_WRAPMOD* | 10 | 1  | 10 | rw | WRAPMOD
    *FSMC_BCR3_WAITPOL* | 9  | 1  | 9  | rw | WAITPOL
    *FSMC_BCR3_BURSTEN* | 8  | 1  | 8  | rw | BURSTEN
     *FSMC_BCR3_FACCEN* | 6  | 1  | 6  | rw | FACCEN
       *FSMC_BCR3_MWID* | 4  | 2  | 5  | rw | MWID
       *FSMC_BCR3_MTYP* | 2  | 2  | 3  | rw | MTYP
      *FSMC_BCR3_MUXEN* | 1  | 1  | 1  | rw | MUXEN
      *FSMC_BCR3_MBKEN* | 0  | 1  | 0  | rw | MBKEN
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BTR3*
 Address:     $A0000014
 Reset:       $FFFFFFFF
 Description: SRAM/NOR-Flash chip-select timing register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=544
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *FSMC_BTR3_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
   *FSMC_BTR3_DATLAT* | 24 | 4  | 27 | rw | DATLAT
   *FSMC_BTR3_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BTR3_BUSTURN* | 16 | 4  | 19 | rw | BUSTURN
   *FSMC_BTR3_DATAST* | 8  | 8  | 15 | rw | DATAST
   *FSMC_BTR3_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
   *FSMC_BTR3_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BCR4*
 Address:     $A0000018
 Reset:       $000030D0
 Description: SRAM/NOR-Flash chip-select control register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=541
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_BCR4_CBURSTRW* | 19 | 1  | 19 | rw | CBURSTRW
  *FSMC_BCR4_ASYNCWAIT* | 15 | 1  | 15 | rw | ASYNCWAIT
     *FSMC_BCR4_EXTMOD* | 14 | 1  | 14 | rw | EXTMOD
     *FSMC_BCR4_WAITEN* | 13 | 1  | 13 | rw | WAITEN
       *FSMC_BCR4_WREN* | 12 | 1  | 12 | rw | WREN
    *FSMC_BCR4_WAITCFG* | 11 | 1  | 11 | rw | WAITCFG
    *FSMC_BCR4_WRAPMOD* | 10 | 1  | 10 | rw | WRAPMOD
    *FSMC_BCR4_WAITPOL* | 9  | 1  | 9  | rw | WAITPOL
    *FSMC_BCR4_BURSTEN* | 8  | 1  | 8  | rw | BURSTEN
     *FSMC_BCR4_FACCEN* | 6  | 1  | 6  | rw | FACCEN
       *FSMC_BCR4_MWID* | 4  | 2  | 5  | rw | MWID
       *FSMC_BCR4_MTYP* | 2  | 2  | 3  | rw | MTYP
      *FSMC_BCR4_MUXEN* | 1  | 1  | 1  | rw | MUXEN
      *FSMC_BCR4_MBKEN* | 0  | 1  | 0  | rw | MBKEN
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BTR4*
 Address:     $A000001C
 Reset:       $FFFFFFFF
 Description: SRAM/NOR-Flash chip-select timing register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=544
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *FSMC_BTR4_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
   *FSMC_BTR4_DATLAT* | 24 | 4  | 27 | rw | DATLAT
   *FSMC_BTR4_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BTR4_BUSTURN* | 16 | 4  | 19 | rw | BUSTURN
   *FSMC_BTR4_DATAST* | 8  | 8  | 15 | rw | DATAST
   *FSMC_BTR4_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
   *FSMC_BTR4_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PCR2*
 Address:     $A0000060
 Reset:       $00000018
 Description: PC Card/NAND Flash control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=557
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
    *FSMC_PCR2_ECCPS* | 17 | 3  | 19 | rw | ECCPS
      *FSMC_PCR2_TAR* | 13 | 4  | 16 | rw | TAR
     *FSMC_PCR2_TCLR* | 9  | 4  | 12 | rw | TCLR
    *FSMC_PCR2_ECCEN* | 6  | 1  | 6  | rw | ECCEN
     *FSMC_PCR2_PWID* | 4  | 2  | 5  | rw | PWID
     *FSMC_PCR2_PTYP* | 3  | 1  | 3  | rw | PTYP
    *FSMC_PCR2_PBKEN* | 2  | 1  | 2  | rw | PBKEN
  *FSMC_PCR2_PWAITEN* | 1  | 1  | 1  | rw | PWAITEN
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_SR2*
 Address:     $A0000064
 Reset:       $00000040
 Description: FIFO status and interrupt register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=558
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------
  *FSMC_SR2_FEMPT* | 6  | 1  | 6  | ro | FEMPT
   *FSMC_SR2_IFEN* | 5  | 1  | 5  | rw | IFEN
   *FSMC_SR2_ILEN* | 4  | 1  | 4  | rw | ILEN
   *FSMC_SR2_IREN* | 3  | 1  | 3  | rw | IREN
    *FSMC_SR2_IFS* | 2  | 1  | 2  | rw | IFS
    *FSMC_SR2_ILS* | 1  | 1  | 1  | rw | ILS
    *FSMC_SR2_IRS* | 0  | 1  | 0  | rw | IRS
 ----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PMEM2*
 Address:     $A0000068
 Reset:       $FCFCFCFC
 Description: Common memory space timing register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=559
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_PMEM2_MEMHIZx* | 24 | 8  | 31 | rw | MEMHIZx
  *FSMC_PMEM2_MEMHOLDx* | 16 | 8  | 23 | rw | MEMHOLDx
  *FSMC_PMEM2_MEMWAITx* | 8  | 8  | 15 | rw | MEMWAITx
   *FSMC_PMEM2_MEMSETx* | 0  | 8  | 7  | rw | MEMSETx
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PATT2*
 Address:     $A000006C
 Reset:       $FCFCFCFC
 Description: Attribute memory space timing register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=560
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-------------------------------------
   *FSMC_PATT2_ATTHIZx* | 24 | 8  | 31 | rw | Attribute memory x databus HiZ time
  *FSMC_PATT2_ATTHOLDx* | 16 | 8  | 23 | rw | Attribute memory x hold time
  *FSMC_PATT2_ATTWAITx* | 8  | 8  | 15 | rw | Attribute memory x wait time
   *FSMC_PATT2_ATTSETx* | 0  | 8  | 7  | rw | Attribute memory x setup time
 ---------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_ECCR2*
 Address:     $A0000074
 Reset:       $00000000
 Description: ECC result register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=562
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------
  *FSMC_ECCR2_ECCx* | 0  | 32 | 31 | rw | ECC result
 -----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PCR3*
 Address:     $A0000080
 Reset:       $00000018
 Description: PC Card/NAND Flash control register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=557
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
    *FSMC_PCR3_ECCPS* | 17 | 3  | 19 | rw | ECCPS
      *FSMC_PCR3_TAR* | 13 | 4  | 16 | rw | TAR
     *FSMC_PCR3_TCLR* | 9  | 4  | 12 | rw | TCLR
    *FSMC_PCR3_ECCEN* | 6  | 1  | 6  | rw | ECCEN
     *FSMC_PCR3_PWID* | 4  | 2  | 5  | rw | PWID
     *FSMC_PCR3_PTYP* | 3  | 1  | 3  | rw | PTYP
    *FSMC_PCR3_PBKEN* | 2  | 1  | 2  | rw | PBKEN
  *FSMC_PCR3_PWAITEN* | 1  | 1  | 1  | rw | PWAITEN
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_SR3*
 Address:     $A0000084
 Reset:       $00000040
 Description: FIFO status and interrupt register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=558
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------
  *FSMC_SR3_FEMPT* | 6  | 1  | 6  | ro | FEMPT
   *FSMC_SR3_IFEN* | 5  | 1  | 5  | rw | IFEN
   *FSMC_SR3_ILEN* | 4  | 1  | 4  | rw | ILEN
   *FSMC_SR3_IREN* | 3  | 1  | 3  | rw | IREN
    *FSMC_SR3_IFS* | 2  | 1  | 2  | rw | IFS
    *FSMC_SR3_ILS* | 1  | 1  | 1  | rw | ILS
    *FSMC_SR3_IRS* | 0  | 1  | 0  | rw | IRS
 ----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PMEM3*
 Address:     $A0000088
 Reset:       $FCFCFCFC
 Description: Common memory space timing register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=559
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_PMEM3_MEMHIZx* | 24 | 8  | 31 | rw | MEMHIZx
  *FSMC_PMEM3_MEMHOLDx* | 16 | 8  | 23 | rw | MEMHOLDx
  *FSMC_PMEM3_MEMWAITx* | 8  | 8  | 15 | rw | MEMWAITx
   *FSMC_PMEM3_MEMSETx* | 0  | 8  | 7  | rw | MEMSETx
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PATT3*
 Address:     $A000008C
 Reset:       $FCFCFCFC
 Description: Attribute memory space timing register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=560
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_PATT3_ATTHIZx* | 24 | 8  | 31 | rw | ATTHIZx
  *FSMC_PATT3_ATTHOLDx* | 16 | 8  | 23 | rw | ATTHOLDx
  *FSMC_PATT3_ATTWAITx* | 8  | 8  | 15 | rw | ATTWAITx
   *FSMC_PATT3_ATTSETx* | 0  | 8  | 7  | rw | ATTSETx
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_ECCR3*
 Address:     $A0000094
 Reset:       $00000000
 Description: ECC result register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=562
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------
  *FSMC_ECCR3_ECCx* | 0  | 32 | 31 | rw | ECCx
 -----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PCR4*
 Address:     $A00000A0
 Reset:       $00000018
 Description: PC Card/NAND Flash control register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=557
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
    *FSMC_PCR4_ECCPS* | 17 | 3  | 19 | rw | ECCPS
      *FSMC_PCR4_TAR* | 13 | 4  | 16 | rw | TAR
     *FSMC_PCR4_TCLR* | 9  | 4  | 12 | rw | TCLR
    *FSMC_PCR4_ECCEN* | 6  | 1  | 6  | rw | ECCEN
     *FSMC_PCR4_PWID* | 4  | 2  | 5  | rw | PWID
     *FSMC_PCR4_PTYP* | 3  | 1  | 3  | rw | PTYP
    *FSMC_PCR4_PBKEN* | 2  | 1  | 2  | rw | PBKEN
  *FSMC_PCR4_PWAITEN* | 1  | 1  | 1  | rw | PWAITEN
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_SR4*
 Address:     $A00000A4
 Reset:       $00000040
 Description: FIFO status and interrupt register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=558
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------
  *FSMC_SR4_FEMPT* | 6  | 1  | 6  | ro | FEMPT
   *FSMC_SR4_IFEN* | 5  | 1  | 5  | rw | IFEN
   *FSMC_SR4_ILEN* | 4  | 1  | 4  | rw | ILEN
   *FSMC_SR4_IREN* | 3  | 1  | 3  | rw | IREN
    *FSMC_SR4_IFS* | 2  | 1  | 2  | rw | IFS
    *FSMC_SR4_ILS* | 1  | 1  | 1  | rw | ILS
    *FSMC_SR4_IRS* | 0  | 1  | 0  | rw | IRS
 ----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PMEM4*
 Address:     $A00000A8
 Reset:       $FCFCFCFC
 Description: Common memory space timing register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=559
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_PMEM4_MEMHIZx* | 24 | 8  | 31 | rw | MEMHIZx
  *FSMC_PMEM4_MEMHOLDx* | 16 | 8  | 23 | rw | MEMHOLDx
  *FSMC_PMEM4_MEMWAITx* | 8  | 8  | 15 | rw | MEMWAITx
   *FSMC_PMEM4_MEMSETx* | 0  | 8  | 7  | rw | MEMSETx
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PATT4*
 Address:     $A00000AC
 Reset:       $FCFCFCFC
 Description: Attribute memory space timing register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=560
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *FSMC_PATT4_ATTHIZx* | 24 | 8  | 31 | rw | ATTHIZx
  *FSMC_PATT4_ATTHOLDx* | 16 | 8  | 23 | rw | ATTHOLDx
  *FSMC_PATT4_ATTWAITx* | 8  | 8  | 15 | rw | ATTWAITx
   *FSMC_PATT4_ATTSETx* | 0  | 8  | 7  | rw | ATTSETx
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_PIO4*
 Address:     $A00000B0
 Reset:       $FCFCFCFC
 Description: I/O space timing register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=561
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *FSMC_PIO4_IOHIZx* | 24 | 8  | 31 | rw | IOHIZx
  *FSMC_PIO4_IOHOLDx* | 16 | 8  | 23 | rw | IOHOLDx
  *FSMC_PIO4_IOWAITx* | 8  | 8  | 15 | rw | IOWAITx
   *FSMC_PIO4_IOSETx* | 0  | 8  | 7  | rw | IOSETx
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BWTR1*
 Address:     $A0000104
 Reset:       $0FFFFFFF
 Description: SRAM/NOR-Flash write timing registers 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=547
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *FSMC_BWTR1_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
  *FSMC_BWTR1_DATLAT* | 24 | 4  | 27 | rw | DATLAT
  *FSMC_BWTR1_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BWTR1_DATAST* | 8  | 8  | 15 | rw | DATAST
  *FSMC_BWTR1_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
  *FSMC_BWTR1_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BWTR2*
 Address:     $A000010C
 Reset:       $0FFFFFFF
 Description: SRAM/NOR-Flash write timing registers 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=547
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *FSMC_BWTR2_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
  *FSMC_BWTR2_DATLAT* | 24 | 4  | 27 | rw | DATLAT
  *FSMC_BWTR2_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BWTR2_DATAST* | 8  | 8  | 15 | rw | DATAST
  *FSMC_BWTR2_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
  *FSMC_BWTR2_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BWTR3*
 Address:     $A0000114
 Reset:       $0FFFFFFF
 Description: SRAM/NOR-Flash write timing registers 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=547
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *FSMC_BWTR3_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
  *FSMC_BWTR3_DATLAT* | 24 | 4  | 27 | rw | DATLAT
  *FSMC_BWTR3_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BWTR3_DATAST* | 8  | 8  | 15 | rw | DATAST
  *FSMC_BWTR3_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
  *FSMC_BWTR3_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FSMC|
 Register:    *FSMC_BWTR4*
 Address:     $A000011C
 Reset:       $0FFFFFFF
 Description: SRAM/NOR-Flash write timing registers 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=547
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *FSMC_BWTR4_ACCMOD* | 28 | 2  | 29 | rw | ACCMOD
  *FSMC_BWTR4_DATLAT* | 24 | 4  | 27 | rw | DATLAT
  *FSMC_BWTR4_CLKDIV* | 20 | 4  | 23 | rw | CLKDIV
  *FSMC_BWTR4_DATAST* | 8  | 8  | 15 | rw | DATAST
  *FSMC_BWTR4_ADDHLD* | 4  | 4  | 7  | rw | ADDHLD
  *FSMC_BWTR4_ADDSET* | 0  | 4  | 3  | rw | ADDSET
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |PWR|
 Register:    *PWR_CR*
 Address:     $40007000
 Reset:       $00000000
 Description: Power control register (PWR_CR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=77 
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+----------------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+----------------------------------------
  *PWR_CR_LPDS* | 0  | 1  | 0  | rw | Low Power Deep Sleep
  *PWR_CR_PDDS* | 1  | 1  | 1  | rw | Power Down Deep Sleep
  *PWR_CR_CWUF* | 2  | 1  | 2  | rw | Clear Wake-up Flag
  *PWR_CR_CSBF* | 3  | 1  | 3  | rw | Clear STANDBY Flag
  *PWR_CR_PVDE* | 4  | 1  | 4  | rw | Power Voltage Detector Enable
   *PWR_CR_PLS* | 5  | 3  | 7  | rw | PVD Level Selection
   *PWR_CR_DBP* | 8  | 1  | 8  | rw | Disable Backup Domain write protection
 -------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |PWR|
 Register:    *PWR_CSR*
 Address:     $40007004
 Reset:       $00000000
 Description: Power control register (PWR_CR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=79 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
   *PWR_CSR_WUF* | 0  | 1  | 0  | ro | Wake-Up Flag
   *PWR_CSR_SBF* | 1  | 1  | 1  | ro | STANDBY Flag
  *PWR_CSR_PVDO* | 2  | 1  | 2  | ro | PVD Output
  *PWR_CSR_EWUP* | 8  | 1  | 8  | rw | Enable WKUP pin
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_CR*
 Address:     $40021000
 Reset:       $00000083
 Description: Clock control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=99
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------------
    *RCC_CR_HSION* | 0  | 1  | 0  | rw | Internal High Speed clock enable
   *RCC_CR_HSIRDY* | 1  | 1  | 1  | ro | Internal High Speed clock ready flag
  *RCC_CR_HSITRIM* | 3  | 5  | 7  | rw | Internal High Speed clock trimming
   *RCC_CR_HSICAL* | 8  | 8  | 15 | ro | Internal High Speed clock Calibration
    *RCC_CR_HSEON* | 16 | 1  | 16 | rw | External High Speed clock enable
   *RCC_CR_HSERDY* | 17 | 1  | 17 | ro | External High Speed clock ready flag
   *RCC_CR_HSEBYP* | 18 | 1  | 18 | rw | External High Speed clock Bypass
    *RCC_CR_CSSON* | 19 | 1  | 19 | rw | Clock Security System enable
    *RCC_CR_PLLON* | 24 | 1  | 24 | rw | PLL enable
   *RCC_CR_PLLRDY* | 25 | 1  | 25 | ro | PLL clock ready flag
 ----------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_CFGR*
 Address:     $40021004
 Reset:       $00000000
 Description: Clock configuration register (RCC_CFGR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=101
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+---------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+---------------------------------
        *RCC_CFGR_SW* | 0  | 2  | 1  | rw | System clock Switch
       *RCC_CFGR_SWS* | 2  | 2  | 3  | ro | System Clock Switch Status
      *RCC_CFGR_HPRE* | 4  | 4  | 7  | rw | AHB prescaler
     *RCC_CFGR_PPRE1* | 8  | 3  | 10 | rw | APB Low speed prescaler (APB1)
     *RCC_CFGR_PPRE2* | 11 | 3  | 13 | rw | APB High speed prescaler (APB2)
    *RCC_CFGR_ADCPRE* | 14 | 2  | 15 | rw | ADC prescaler
    *RCC_CFGR_PLLSRC* | 16 | 1  | 16 | rw | PLL entry clock source
  *RCC_CFGR_PLLXTPRE* | 17 | 1  | 17 | rw | HSE divider for PLL entry
    *RCC_CFGR_PLLMUL* | 18 | 4  | 21 | rw | PLL Multiplication Factor
  *RCC_CFGR_OTGFSPRE* | 22 | 1  | 22 | rw | USB OTG FS prescaler
       *RCC_CFGR_MCO* | 24 | 3  | 26 | rw | Microcontroller clock output
 -------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_CIR*
 Address:     $40021008
 Reset:       $00000000
 Description: Clock interrupt register (RCC_CIR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=104
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+---------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+---------------------------------------
   *RCC_CIR_LSIRDYF* | 0  | 1  | 0  | ro | LSI Ready Interrupt flag
   *RCC_CIR_LSERDYF* | 1  | 1  | 1  | ro | LSE Ready Interrupt flag
   *RCC_CIR_HSIRDYF* | 2  | 1  | 2  | ro | HSI Ready Interrupt flag
   *RCC_CIR_HSERDYF* | 3  | 1  | 3  | ro | HSE Ready Interrupt flag
   *RCC_CIR_PLLRDYF* | 4  | 1  | 4  | ro | PLL Ready Interrupt flag
      *RCC_CIR_CSSF* | 7  | 1  | 7  | ro | Clock Security System Interrupt flag
  *RCC_CIR_LSIRDYIE* | 8  | 1  | 8  | rw | LSI Ready Interrupt Enable
  *RCC_CIR_LSERDYIE* | 9  | 1  | 9  | rw | LSE Ready Interrupt Enable
  *RCC_CIR_HSIRDYIE* | 10 | 1  | 10 | rw | HSI Ready Interrupt Enable
  *RCC_CIR_HSERDYIE* | 11 | 1  | 11 | rw | HSE Ready Interrupt Enable
  *RCC_CIR_PLLRDYIE* | 12 | 1  | 12 | rw | PLL Ready Interrupt Enable
   *RCC_CIR_LSIRDYC* | 16 | 1  | 16 | wo | LSI Ready Interrupt Clear
   *RCC_CIR_LSERDYC* | 17 | 1  | 17 | wo | LSE Ready Interrupt Clear
   *RCC_CIR_HSIRDYC* | 18 | 1  | 18 | wo | HSI Ready Interrupt Clear
   *RCC_CIR_HSERDYC* | 19 | 1  | 19 | wo | HSE Ready Interrupt Clear
   *RCC_CIR_PLLRDYC* | 20 | 1  | 20 | wo | PLL Ready Interrupt Clear
      *RCC_CIR_CSSC* | 23 | 1  | 23 | wo | Clock security system interrupt clear
 ------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_APB2RSTR*
 Address:     $4002100C
 Reset:       $000000000
 Description: APB2 peripheral reset register (RCC_APB2RSTR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=106
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+------------------------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+------------------------------
    *RCC_APB2RSTR_AFIORST* | 0  | 1  | 0  | rw | Alternate function I/O reset
    *RCC_APB2RSTR_IOPARST* | 2  | 1  | 2  | rw | IO port A reset
    *RCC_APB2RSTR_IOPBRST* | 3  | 1  | 3  | rw | IO port B reset
    *RCC_APB2RSTR_IOPCRST* | 4  | 1  | 4  | rw | IO port C reset
    *RCC_APB2RSTR_IOPDRST* | 5  | 1  | 5  | rw | IO port D reset
    *RCC_APB2RSTR_IOPERST* | 6  | 1  | 6  | rw | IO port E reset
    *RCC_APB2RSTR_IOPFRST* | 7  | 1  | 7  | rw | IO port F reset
    *RCC_APB2RSTR_IOPGRST* | 8  | 1  | 8  | rw | IO port G reset
    *RCC_APB2RSTR_ADC1RST* | 9  | 1  | 9  | rw | ADC 1 interface reset
    *RCC_APB2RSTR_ADC2RST* | 10 | 1  | 10 | rw | ADC 2 interface reset
    *RCC_APB2RSTR_TIM1RST* | 11 | 1  | 11 | rw | TIM1 timer reset
    *RCC_APB2RSTR_SPI1RST* | 12 | 1  | 12 | rw | SPI 1 reset
    *RCC_APB2RSTR_TIM8RST* | 13 | 1  | 13 | rw | TIM8 timer reset
  *RCC_APB2RSTR_USART1RST* | 14 | 1  | 14 | rw | USART1 reset
    *RCC_APB2RSTR_ADC3RST* | 15 | 1  | 15 | rw | ADC 3 interface reset
    *RCC_APB2RSTR_TIM9RST* | 19 | 1  | 19 | rw | TIM9 timer reset
   *RCC_APB2RSTR_TIM10RST* | 20 | 1  | 20 | rw | TIM10 timer reset
   *RCC_APB2RSTR_TIM11RST* | 21 | 1  | 21 | rw | TIM11 timer reset
 ------------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_APB1RSTR*
 Address:     $40021010
 Reset:       $00000000
 Description: APB1 peripheral reset register (RCC_APB1RSTR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=109
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+------------------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+------------------------
    *RCC_APB1RSTR_TIM2RST* | 0  | 1  | 0  | rw | Timer 2 reset
    *RCC_APB1RSTR_TIM3RST* | 1  | 1  | 1  | rw | Timer 3 reset
    *RCC_APB1RSTR_TIM4RST* | 2  | 1  | 2  | rw | Timer 4 reset
    *RCC_APB1RSTR_TIM5RST* | 3  | 1  | 3  | rw | Timer 5 reset
    *RCC_APB1RSTR_TIM6RST* | 4  | 1  | 4  | rw | Timer 6 reset
    *RCC_APB1RSTR_TIM7RST* | 5  | 1  | 5  | rw | Timer 7 reset
   *RCC_APB1RSTR_TIM12RST* | 6  | 1  | 6  | rw | Timer 12 reset
   *RCC_APB1RSTR_TIM13RST* | 7  | 1  | 7  | rw | Timer 13 reset
   *RCC_APB1RSTR_TIM14RST* | 8  | 1  | 8  | rw | Timer 14 reset
    *RCC_APB1RSTR_WWDGRST* | 11 | 1  | 11 | rw | Window watchdog reset
    *RCC_APB1RSTR_SPI2RST* | 14 | 1  | 14 | rw | SPI2 reset
    *RCC_APB1RSTR_SPI3RST* | 15 | 1  | 15 | rw | SPI3 reset
  *RCC_APB1RSTR_USART2RST* | 17 | 1  | 17 | rw | USART 2 reset
  *RCC_APB1RSTR_USART3RST* | 18 | 1  | 18 | rw | USART 3 reset
   *RCC_APB1RSTR_UART4RST* | 19 | 1  | 19 | rw | UART 4 reset
   *RCC_APB1RSTR_UART5RST* | 20 | 1  | 20 | rw | UART 5 reset
    *RCC_APB1RSTR_I2C1RST* | 21 | 1  | 21 | rw | I2C1 reset
    *RCC_APB1RSTR_I2C2RST* | 22 | 1  | 22 | rw | I2C2 reset
     *RCC_APB1RSTR_USBRST* | 23 | 1  | 23 | rw | USB reset
     *RCC_APB1RSTR_CANRST* | 25 | 1  | 25 | rw | CAN reset
     *RCC_APB1RSTR_BKPRST* | 27 | 1  | 27 | rw | Backup interface reset
     *RCC_APB1RSTR_PWRRST* | 28 | 1  | 28 | rw | Power interface reset
     *RCC_APB1RSTR_DACRST* | 29 | 1  | 29 | rw | DAC interface reset
 ------------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_AHBENR*
 Address:     $40021014
 Reset:       $00000014
 Description: AHB Peripheral Clock enable register (RCC_AHBENR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=111
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-----------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-----------------------------
   *RCC_AHBENR_DMA1EN* | 0  | 1  | 0  | rw | DMA1 clock enable
   *RCC_AHBENR_DMA2EN* | 1  | 1  | 1  | rw | DMA2 clock enable
   *RCC_AHBENR_SRAMEN* | 2  | 1  | 2  | rw | SRAM interface clock enable
  *RCC_AHBENR_FLITFEN* | 4  | 1  | 4  | rw | FLITF clock enable
    *RCC_AHBENR_CRCEN* | 6  | 1  | 6  | rw | CRC clock enable
   *RCC_AHBENR_FSMCEN* | 8  | 1  | 8  | rw | FSMC clock enable
   *RCC_AHBENR_SDIOEN* | 10 | 1  | 10 | rw | SDIO clock enable
 --------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_APB2ENR*
 Address:     $40021018
 Reset:       $00000000
 Description: APB2 peripheral clock enable register (RCC_APB2ENR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=112
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-------------------------------------
    *RCC_APB2ENR_AFIOEN* | 0  | 1  | 0  | rw | Alternate function I/O clock enable
    *RCC_APB2ENR_IOPAEN* | 2  | 1  | 2  | rw | I/O port A clock enable
    *RCC_APB2ENR_IOPBEN* | 3  | 1  | 3  | rw | I/O port B clock enable
    *RCC_APB2ENR_IOPCEN* | 4  | 1  | 4  | rw | I/O port C clock enable
    *RCC_APB2ENR_IOPDEN* | 5  | 1  | 5  | rw | I/O port D clock enable
    *RCC_APB2ENR_IOPEEN* | 6  | 1  | 6  | rw | I/O port E clock enable
    *RCC_APB2ENR_IOPFEN* | 7  | 1  | 7  | rw | I/O port F clock enable
    *RCC_APB2ENR_IOPGEN* | 8  | 1  | 8  | rw | I/O port G clock enable
    *RCC_APB2ENR_ADC1EN* | 9  | 1  | 9  | rw | ADC 1 interface clock enable
    *RCC_APB2ENR_ADC2EN* | 10 | 1  | 10 | rw | ADC 2 interface clock enable
    *RCC_APB2ENR_TIM1EN* | 11 | 1  | 11 | rw | TIM1 Timer clock enable
    *RCC_APB2ENR_SPI1EN* | 12 | 1  | 12 | rw | SPI 1 clock enable
    *RCC_APB2ENR_TIM8EN* | 13 | 1  | 13 | rw | TIM8 Timer clock enable
  *RCC_APB2ENR_USART1EN* | 14 | 1  | 14 | rw | USART1 clock enable
    *RCC_APB2ENR_ADC3EN* | 15 | 1  | 15 | rw | ADC3 interface clock enable
    *RCC_APB2ENR_TIM9EN* | 19 | 1  | 19 | rw | TIM9 Timer clock enable
   *RCC_APB2ENR_TIM10EN* | 20 | 1  | 20 | rw | TIM10 Timer clock enable
   *RCC_APB2ENR_TIM11EN* | 21 | 1  | 21 | rw | TIM11 Timer clock enable
 ----------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_APB1ENR*
 Address:     $4002101C
 Reset:       $00000000
 Description: APB1 peripheral clock enable register (RCC_APB1ENR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=115
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-------------------------------
    *RCC_APB1ENR_TIM2EN* | 0  | 1  | 0  | rw | Timer 2 clock enable
    *RCC_APB1ENR_TIM3EN* | 1  | 1  | 1  | rw | Timer 3 clock enable
    *RCC_APB1ENR_TIM4EN* | 2  | 1  | 2  | rw | Timer 4 clock enable
    *RCC_APB1ENR_TIM5EN* | 3  | 1  | 3  | rw | Timer 5 clock enable
    *RCC_APB1ENR_TIM6EN* | 4  | 1  | 4  | rw | Timer 6 clock enable
    *RCC_APB1ENR_TIM7EN* | 5  | 1  | 5  | rw | Timer 7 clock enable
   *RCC_APB1ENR_TIM12EN* | 6  | 1  | 6  | rw | Timer 12 clock enable
   *RCC_APB1ENR_TIM13EN* | 7  | 1  | 7  | rw | Timer 13 clock enable
   *RCC_APB1ENR_TIM14EN* | 8  | 1  | 8  | rw | Timer 14 clock enable
    *RCC_APB1ENR_WWDGEN* | 11 | 1  | 11 | rw | Window watchdog clock enable
    *RCC_APB1ENR_SPI2EN* | 14 | 1  | 14 | rw | SPI 2 clock enable
    *RCC_APB1ENR_SPI3EN* | 15 | 1  | 15 | rw | SPI 3 clock enable
  *RCC_APB1ENR_USART2EN* | 17 | 1  | 17 | rw | USART 2 clock enable
  *RCC_APB1ENR_USART3EN* | 18 | 1  | 18 | rw | USART 3 clock enable
   *RCC_APB1ENR_UART4EN* | 19 | 1  | 19 | rw | UART 4 clock enable
   *RCC_APB1ENR_UART5EN* | 20 | 1  | 20 | rw | UART 5 clock enable
    *RCC_APB1ENR_I2C1EN* | 21 | 1  | 21 | rw | I2C 1 clock enable
    *RCC_APB1ENR_I2C2EN* | 22 | 1  | 22 | rw | I2C 2 clock enable
     *RCC_APB1ENR_USBEN* | 23 | 1  | 23 | rw | USB clock enable
     *RCC_APB1ENR_CANEN* | 25 | 1  | 25 | rw | CAN clock enable
     *RCC_APB1ENR_BKPEN* | 27 | 1  | 27 | rw | Backup interface clock enable
     *RCC_APB1ENR_PWREN* | 28 | 1  | 28 | rw | Power interface clock enable
     *RCC_APB1ENR_DACEN* | 29 | 1  | 29 | rw | DAC interface clock enable
 ----------------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_BDCR*
 Address:     $40021020
 Reset:       $00000000
 Description: Backup domain control register (RCC_BDCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=118
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
   *RCC_BDCR_LSEON* | 0  | 1  | 0  | rw | External Low Speed oscillator enable
  *RCC_BDCR_LSERDY* | 1  | 1  | 1  | ro | External Low Speed oscillator ready
  *RCC_BDCR_LSEBYP* | 2  | 1  | 2  | rw | External Low Speed oscillator bypass
  *RCC_BDCR_RTCSEL* | 8  | 2  | 9  | rw | RTC clock source selection
   *RCC_BDCR_RTCEN* | 15 | 1  | 15 | rw | RTC clock enable
   *RCC_BDCR_BDRST* | 16 | 1  | 16 | rw | Backup domain software reset
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RCC|
 Register:    *RCC_CSR*
 Address:     $40021024
 Reset:       $0C000000
 Description: Control/status register (RCC_CSR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=119
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
     *RCC_CSR_LSION* | 0  | 1  | 0  | rw | Internal low speed oscillator enable
    *RCC_CSR_LSIRDY* | 1  | 1  | 1  | ro | Internal low speed oscillator ready
      *RCC_CSR_RMVF* | 24 | 1  | 24 | rw | Remove reset flag
   *RCC_CSR_PINRSTF* | 26 | 1  | 26 | rw | PIN reset flag
   *RCC_CSR_PORRSTF* | 27 | 1  | 27 | rw | POR/PDR reset flag
   *RCC_CSR_SFTRSTF* | 28 | 1  | 28 | rw | Software reset flag
  *RCC_CSR_IWDGRSTF* | 29 | 1  | 29 | rw | Independent watchdog reset flag
  *RCC_CSR_WWDGRSTF* | 30 | 1  | 30 | rw | Window watchdog reset flag
  *RCC_CSR_LPWRRSTF* | 31 | 1  | 31 | rw | Low-power reset flag
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_CRL*
 Address:     $40010800
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOA_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOA_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOA_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOA_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOA_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOA_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOA_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOA_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOA_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOA_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOA_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOA_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOA_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOA_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOA_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOA_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_CRH*
 Address:     $40010804
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOA_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOA_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOA_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOA_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOA_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOA_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOA_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOA_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOA_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOA_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOA_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOA_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOA_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOA_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOA_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOA_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_IDR*
 Address:     $40010808
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOA_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOA_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOA_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOA_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOA_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOA_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOA_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOA_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOA_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOA_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOA_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOA_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOA_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOA_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOA_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOA_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_ODR*
 Address:     $4001080C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOA_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOA_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOA_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOA_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOA_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOA_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOA_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOA_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOA_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOA_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOA_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOA_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOA_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOA_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOA_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOA_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_BSRR*
 Address:     $40010810
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOA_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOA_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOA_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOA_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOA_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOA_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOA_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOA_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOA_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOA_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOA_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOA_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOA_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOA_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOA_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOA_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOA_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOA_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOA_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOA_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOA_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOA_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOA_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOA_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOA_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOA_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOA_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOA_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOA_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOA_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOA_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOA_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_BRR*
 Address:     $40010814
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOA_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOA_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOA_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOA_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOA_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOA_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOA_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOA_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOA_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOA_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOA_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOA_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOA_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOA_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOA_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOA_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOA|
 Register:    *GPIOA_LCKR*
 Address:     $40010818
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOA_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOA_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOA_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOA_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOA_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOA_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOA_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOA_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOA_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOA_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOA_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOA_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOA_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOA_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOA_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOA_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOA_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_CRL*
 Address:     $40010C00
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOB_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOB_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOB_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOB_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOB_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOB_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOB_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOB_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOB_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOB_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOB_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOB_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOB_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOB_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOB_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOB_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_CRH*
 Address:     $40010C04
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOB_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOB_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOB_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOB_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOB_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOB_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOB_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOB_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOB_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOB_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOB_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOB_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOB_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOB_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOB_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOB_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_IDR*
 Address:     $40010C08
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOB_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOB_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOB_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOB_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOB_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOB_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOB_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOB_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOB_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOB_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOB_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOB_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOB_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOB_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOB_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOB_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_ODR*
 Address:     $40010C0C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOB_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOB_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOB_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOB_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOB_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOB_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOB_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOB_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOB_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOB_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOB_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOB_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOB_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOB_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOB_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOB_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_BSRR*
 Address:     $40010C10
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOB_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOB_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOB_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOB_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOB_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOB_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOB_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOB_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOB_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOB_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOB_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOB_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOB_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOB_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOB_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOB_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOB_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOB_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOB_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOB_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOB_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOB_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOB_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOB_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOB_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOB_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOB_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOB_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOB_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOB_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOB_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOB_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_BRR*
 Address:     $40010C14
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOB_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOB_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOB_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOB_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOB_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOB_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOB_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOB_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOB_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOB_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOB_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOB_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOB_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOB_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOB_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOB_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOB|
 Register:    *GPIOB_LCKR*
 Address:     $40010C18
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOB_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOB_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOB_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOB_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOB_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOB_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOB_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOB_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOB_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOB_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOB_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOB_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOB_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOB_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOB_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOB_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOB_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_CRL*
 Address:     $40011000
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOC_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOC_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOC_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOC_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOC_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOC_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOC_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOC_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOC_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOC_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOC_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOC_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOC_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOC_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOC_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOC_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_CRH*
 Address:     $40011004
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOC_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOC_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOC_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOC_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOC_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOC_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOC_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOC_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOC_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOC_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOC_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOC_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOC_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOC_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOC_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOC_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_IDR*
 Address:     $40011008
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOC_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOC_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOC_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOC_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOC_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOC_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOC_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOC_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOC_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOC_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOC_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOC_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOC_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOC_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOC_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOC_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_ODR*
 Address:     $4001100C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOC_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOC_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOC_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOC_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOC_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOC_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOC_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOC_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOC_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOC_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOC_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOC_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOC_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOC_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOC_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOC_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_BSRR*
 Address:     $40011010
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOC_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOC_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOC_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOC_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOC_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOC_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOC_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOC_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOC_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOC_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOC_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOC_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOC_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOC_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOC_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOC_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOC_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOC_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOC_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOC_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOC_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOC_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOC_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOC_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOC_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOC_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOC_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOC_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOC_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOC_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOC_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOC_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_BRR*
 Address:     $40011014
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOC_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOC_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOC_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOC_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOC_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOC_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOC_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOC_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOC_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOC_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOC_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOC_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOC_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOC_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOC_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOC_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOC|
 Register:    *GPIOC_LCKR*
 Address:     $40011018
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOC_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOC_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOC_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOC_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOC_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOC_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOC_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOC_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOC_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOC_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOC_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOC_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOC_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOC_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOC_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOC_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOC_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_CRL*
 Address:     $40011400
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOD_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOD_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOD_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOD_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOD_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOD_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOD_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOD_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOD_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOD_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOD_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOD_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOD_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOD_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOD_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOD_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_CRH*
 Address:     $40011404
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOD_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOD_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOD_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOD_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOD_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOD_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOD_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOD_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOD_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOD_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOD_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOD_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOD_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOD_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOD_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOD_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_IDR*
 Address:     $40011408
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOD_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOD_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOD_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOD_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOD_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOD_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOD_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOD_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOD_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOD_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOD_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOD_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOD_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOD_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOD_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOD_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_ODR*
 Address:     $4001140C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOD_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOD_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOD_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOD_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOD_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOD_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOD_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOD_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOD_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOD_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOD_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOD_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOD_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOD_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOD_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOD_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_BSRR*
 Address:     $40011410
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOD_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOD_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOD_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOD_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOD_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOD_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOD_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOD_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOD_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOD_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOD_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOD_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOD_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOD_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOD_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOD_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOD_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOD_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOD_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOD_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOD_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOD_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOD_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOD_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOD_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOD_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOD_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOD_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOD_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOD_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOD_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOD_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_BRR*
 Address:     $40011414
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOD_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOD_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOD_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOD_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOD_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOD_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOD_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOD_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOD_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOD_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOD_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOD_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOD_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOD_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOD_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOD_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOD|
 Register:    *GPIOD_LCKR*
 Address:     $40011418
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOD_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOD_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOD_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOD_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOD_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOD_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOD_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOD_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOD_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOD_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOD_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOD_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOD_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOD_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOD_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOD_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOD_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_CRL*
 Address:     $40011800
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOE_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOE_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOE_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOE_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOE_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOE_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOE_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOE_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOE_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOE_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOE_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOE_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOE_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOE_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOE_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOE_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_CRH*
 Address:     $40011804
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOE_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOE_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOE_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOE_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOE_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOE_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOE_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOE_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOE_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOE_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOE_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOE_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOE_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOE_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOE_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOE_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_IDR*
 Address:     $40011808
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOE_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOE_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOE_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOE_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOE_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOE_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOE_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOE_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOE_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOE_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOE_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOE_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOE_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOE_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOE_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOE_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_ODR*
 Address:     $4001180C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOE_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOE_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOE_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOE_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOE_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOE_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOE_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOE_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOE_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOE_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOE_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOE_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOE_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOE_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOE_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOE_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_BSRR*
 Address:     $40011810
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOE_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOE_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOE_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOE_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOE_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOE_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOE_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOE_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOE_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOE_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOE_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOE_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOE_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOE_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOE_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOE_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOE_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOE_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOE_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOE_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOE_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOE_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOE_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOE_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOE_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOE_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOE_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOE_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOE_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOE_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOE_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOE_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_BRR*
 Address:     $40011814
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOE_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOE_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOE_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOE_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOE_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOE_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOE_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOE_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOE_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOE_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOE_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOE_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOE_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOE_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOE_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOE_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOE|
 Register:    *GPIOE_LCKR*
 Address:     $40011818
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOE_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOE_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOE_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOE_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOE_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOE_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOE_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOE_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOE_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOE_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOE_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOE_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOE_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOE_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOE_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOE_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOE_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_CRL*
 Address:     $40011C00
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOF_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOF_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOF_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOF_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOF_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOF_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOF_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOF_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOF_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOF_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOF_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOF_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOF_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOF_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOF_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOF_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_CRH*
 Address:     $40011C04
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOF_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOF_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOF_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOF_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOF_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOF_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOF_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOF_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOF_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOF_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOF_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOF_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOF_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOF_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOF_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOF_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_IDR*
 Address:     $40011C08
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOF_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOF_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOF_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOF_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOF_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOF_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOF_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOF_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOF_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOF_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOF_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOF_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOF_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOF_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOF_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOF_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_ODR*
 Address:     $40011C0C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOF_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOF_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOF_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOF_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOF_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOF_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOF_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOF_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOF_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOF_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOF_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOF_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOF_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOF_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOF_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOF_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_BSRR*
 Address:     $40011C10
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOF_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOF_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOF_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOF_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOF_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOF_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOF_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOF_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOF_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOF_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOF_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOF_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOF_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOF_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOF_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOF_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOF_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOF_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOF_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOF_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOF_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOF_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOF_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOF_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOF_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOF_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOF_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOF_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOF_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOF_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOF_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOF_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_BRR*
 Address:     $40011C14
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOF_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOF_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOF_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOF_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOF_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOF_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOF_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOF_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOF_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOF_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOF_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOF_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOF_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOF_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOF_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOF_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOF|
 Register:    *GPIOF_LCKR*
 Address:     $40011C18
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOF_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOF_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOF_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOF_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOF_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOF_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOF_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOF_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOF_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOF_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOF_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOF_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOF_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOF_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOF_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOF_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOF_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_CRL*
 Address:     $40012000
 Reset:       $44444444
 Description: Port configuration register low (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=171
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------
  *GPIOG_CRL_MODE0* | 0  | 2  | 1  | rw | Port n.0 mode bits
   *GPIOG_CRL_CNF0* | 2  | 2  | 3  | rw | Port n.0 configuration bits
  *GPIOG_CRL_MODE1* | 4  | 2  | 5  | rw | Port n.1 mode bits
   *GPIOG_CRL_CNF1* | 6  | 2  | 7  | rw | Port n.1 configuration bits
  *GPIOG_CRL_MODE2* | 8  | 2  | 9  | rw | Port n.2 mode bits
   *GPIOG_CRL_CNF2* | 10 | 2  | 11 | rw | Port n.2 configuration bits
  *GPIOG_CRL_MODE3* | 12 | 2  | 13 | rw | Port n.3 mode bits
   *GPIOG_CRL_CNF3* | 14 | 2  | 15 | rw | Port n.3 configuration bits
  *GPIOG_CRL_MODE4* | 16 | 2  | 17 | rw | Port n.4 mode bits
   *GPIOG_CRL_CNF4* | 18 | 2  | 19 | rw | Port n.4 configuration bits
  *GPIOG_CRL_MODE5* | 20 | 2  | 21 | rw | Port n.5 mode bits
   *GPIOG_CRL_CNF5* | 22 | 2  | 23 | rw | Port n.5 configuration bits
  *GPIOG_CRL_MODE6* | 24 | 2  | 25 | rw | Port n.6 mode bits
   *GPIOG_CRL_CNF6* | 26 | 2  | 27 | rw | Port n.6 configuration bits
  *GPIOG_CRL_MODE7* | 28 | 2  | 29 | rw | Port n.7 mode bits
   *GPIOG_CRL_CNF7* | 30 | 2  | 31 | rw | Port n.7 configuration bits
 -----------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_CRH*
 Address:     $40012004
 Reset:       $44444444
 Description: Port configuration register high (GPIOn_CRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------
   *GPIOG_CRH_MODE8* | 0  | 2  | 1  | rw | Port n.8 mode bits
    *GPIOG_CRH_CNF8* | 2  | 2  | 3  | rw | Port n.8 configuration bits
   *GPIOG_CRH_MODE9* | 4  | 2  | 5  | rw | Port n.9 mode bits
    *GPIOG_CRH_CNF9* | 6  | 2  | 7  | rw | Port n.9 configuration bits
  *GPIOG_CRH_MODE10* | 8  | 2  | 9  | rw | Port n.10 mode bits
   *GPIOG_CRH_CNF10* | 10 | 2  | 11 | rw | Port n.10 configuration bits
  *GPIOG_CRH_MODE11* | 12 | 2  | 13 | rw | Port n.11 mode bits
   *GPIOG_CRH_CNF11* | 14 | 2  | 15 | rw | Port n.11 configuration bits
  *GPIOG_CRH_MODE12* | 16 | 2  | 17 | rw | Port n.12 mode bits
   *GPIOG_CRH_CNF12* | 18 | 2  | 19 | rw | Port n.12 configuration bits
  *GPIOG_CRH_MODE13* | 20 | 2  | 21 | rw | Port n.13 mode bits
   *GPIOG_CRH_CNF13* | 22 | 2  | 23 | rw | Port n.13 configuration bits
  *GPIOG_CRH_MODE14* | 24 | 2  | 25 | rw | Port n.14 mode bits
   *GPIOG_CRH_CNF14* | 26 | 2  | 27 | rw | Port n.14 configuration bits
  *GPIOG_CRH_MODE15* | 28 | 2  | 29 | rw | Port n.15 mode bits
   *GPIOG_CRH_CNF15* | 30 | 2  | 31 | rw | Port n.15 configuration bits
 ------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_IDR*
 Address:     $40012008
 Reset:       $00000000
 Description: Port input data register (GPIOn_IDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=172
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------
   *GPIOG_IDR_IDR0* | 0  | 1  | 0  | rw | Port input data
   *GPIOG_IDR_IDR1* | 1  | 1  | 1  | rw | Port input data
   *GPIOG_IDR_IDR2* | 2  | 1  | 2  | rw | Port input data
   *GPIOG_IDR_IDR3* | 3  | 1  | 3  | rw | Port input data
   *GPIOG_IDR_IDR4* | 4  | 1  | 4  | rw | Port input data
   *GPIOG_IDR_IDR5* | 5  | 1  | 5  | rw | Port input data
   *GPIOG_IDR_IDR6* | 6  | 1  | 6  | rw | Port input data
   *GPIOG_IDR_IDR7* | 7  | 1  | 7  | rw | Port input data
   *GPIOG_IDR_IDR8* | 8  | 1  | 8  | rw | Port input data
   *GPIOG_IDR_IDR9* | 9  | 1  | 9  | rw | Port input data
  *GPIOG_IDR_IDR10* | 10 | 1  | 10 | rw | Port input data
  *GPIOG_IDR_IDR11* | 11 | 1  | 11 | rw | Port input data
  *GPIOG_IDR_IDR12* | 12 | 1  | 12 | rw | Port input data
  *GPIOG_IDR_IDR13* | 13 | 1  | 13 | rw | Port input data
  *GPIOG_IDR_IDR14* | 14 | 1  | 14 | rw | Port input data
  *GPIOG_IDR_IDR15* | 15 | 1  | 15 | rw | Port input data
 -----------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_ODR*
 Address:     $4001200C
 Reset:       $00000000
 Description: Port output data register (GPIOn_ODR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *GPIOG_ODR_ODR0* | 0  | 1  | 0  | rw | Port output data
   *GPIOG_ODR_ODR1* | 1  | 1  | 1  | rw | Port output data
   *GPIOG_ODR_ODR2* | 2  | 1  | 2  | rw | Port output data
   *GPIOG_ODR_ODR3* | 3  | 1  | 3  | rw | Port output data
   *GPIOG_ODR_ODR4* | 4  | 1  | 4  | rw | Port output data
   *GPIOG_ODR_ODR5* | 5  | 1  | 5  | rw | Port output data
   *GPIOG_ODR_ODR6* | 6  | 1  | 6  | rw | Port output data
   *GPIOG_ODR_ODR7* | 7  | 1  | 7  | rw | Port output data
   *GPIOG_ODR_ODR8* | 8  | 1  | 8  | rw | Port output data
   *GPIOG_ODR_ODR9* | 9  | 1  | 9  | rw | Port output data
  *GPIOG_ODR_ODR10* | 10 | 1  | 10 | rw | Port output data
  *GPIOG_ODR_ODR11* | 11 | 1  | 11 | rw | Port output data
  *GPIOG_ODR_ODR12* | 12 | 1  | 12 | rw | Port output data
  *GPIOG_ODR_ODR13* | 13 | 1  | 13 | rw | Port output data
  *GPIOG_ODR_ODR14* | 14 | 1  | 14 | rw | Port output data
  *GPIOG_ODR_ODR15* | 15 | 1  | 15 | rw | Port output data
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_BSRR*
 Address:     $40012010
 Reset:       $00000000
 Description: Port bit set/reset register (GPIOn_BSRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=173
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------
   *GPIOG_BSRR_BS0* | 0  | 1  | 0  | rw | Set bit 0
   *GPIOG_BSRR_BS1* | 1  | 1  | 1  | rw | Set bit 1
   *GPIOG_BSRR_BS2* | 2  | 1  | 2  | rw | Set bit 1
   *GPIOG_BSRR_BS3* | 3  | 1  | 3  | rw | Set bit 3
   *GPIOG_BSRR_BS4* | 4  | 1  | 4  | rw | Set bit 4
   *GPIOG_BSRR_BS5* | 5  | 1  | 5  | rw | Set bit 5
   *GPIOG_BSRR_BS6* | 6  | 1  | 6  | rw | Set bit 6
   *GPIOG_BSRR_BS7* | 7  | 1  | 7  | rw | Set bit 7
   *GPIOG_BSRR_BS8* | 8  | 1  | 8  | rw | Set bit 8
   *GPIOG_BSRR_BS9* | 9  | 1  | 9  | rw | Set bit 9
  *GPIOG_BSRR_BS10* | 10 | 1  | 10 | rw | Set bit 10
  *GPIOG_BSRR_BS11* | 11 | 1  | 11 | rw | Set bit 11
  *GPIOG_BSRR_BS12* | 12 | 1  | 12 | rw | Set bit 12
  *GPIOG_BSRR_BS13* | 13 | 1  | 13 | rw | Set bit 13
  *GPIOG_BSRR_BS14* | 14 | 1  | 14 | rw | Set bit 14
  *GPIOG_BSRR_BS15* | 15 | 1  | 15 | rw | Set bit 15
   *GPIOG_BSRR_BR0* | 16 | 1  | 16 | rw | Reset bit 0
   *GPIOG_BSRR_BR1* | 17 | 1  | 17 | rw | Reset bit 1
   *GPIOG_BSRR_BR2* | 18 | 1  | 18 | rw | Reset bit 2
   *GPIOG_BSRR_BR3* | 19 | 1  | 19 | rw | Reset bit 3
   *GPIOG_BSRR_BR4* | 20 | 1  | 20 | rw | Reset bit 4
   *GPIOG_BSRR_BR5* | 21 | 1  | 21 | rw | Reset bit 5
   *GPIOG_BSRR_BR6* | 22 | 1  | 22 | rw | Reset bit 6
   *GPIOG_BSRR_BR7* | 23 | 1  | 23 | rw | Reset bit 7
   *GPIOG_BSRR_BR8* | 24 | 1  | 24 | rw | Reset bit 8
   *GPIOG_BSRR_BR9* | 25 | 1  | 25 | rw | Reset bit 9
  *GPIOG_BSRR_BR10* | 26 | 1  | 26 | rw | Reset bit 10
  *GPIOG_BSRR_BR11* | 27 | 1  | 27 | rw | Reset bit 11
  *GPIOG_BSRR_BR12* | 28 | 1  | 28 | rw | Reset bit 12
  *GPIOG_BSRR_BR13* | 29 | 1  | 29 | rw | Reset bit 13
  *GPIOG_BSRR_BR14* | 30 | 1  | 30 | rw | Reset bit 14
  *GPIOG_BSRR_BR15* | 31 | 1  | 31 | rw | Reset bit 15
 -----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_BRR*
 Address:     $40012014
 Reset:       $00000000
 Description: Port bit reset register (GPIOn_BRR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------
   *GPIOG_BRR_BR0* | 0  | 1  | 0  | rw | Reset bit 0
   *GPIOG_BRR_BR1* | 1  | 1  | 1  | rw | Reset bit 1
   *GPIOG_BRR_BR2* | 2  | 1  | 2  | rw | Reset bit 1
   *GPIOG_BRR_BR3* | 3  | 1  | 3  | rw | Reset bit 3
   *GPIOG_BRR_BR4* | 4  | 1  | 4  | rw | Reset bit 4
   *GPIOG_BRR_BR5* | 5  | 1  | 5  | rw | Reset bit 5
   *GPIOG_BRR_BR6* | 6  | 1  | 6  | rw | Reset bit 6
   *GPIOG_BRR_BR7* | 7  | 1  | 7  | rw | Reset bit 7
   *GPIOG_BRR_BR8* | 8  | 1  | 8  | rw | Reset bit 8
   *GPIOG_BRR_BR9* | 9  | 1  | 9  | rw | Reset bit 9
  *GPIOG_BRR_BR10* | 10 | 1  | 10 | rw | Reset bit 10
  *GPIOG_BRR_BR11* | 11 | 1  | 11 | rw | Reset bit 11
  *GPIOG_BRR_BR12* | 12 | 1  | 12 | rw | Reset bit 12
  *GPIOG_BRR_BR13* | 13 | 1  | 13 | rw | Reset bit 13
  *GPIOG_BRR_BR14* | 14 | 1  | 14 | rw | Reset bit 14
  *GPIOG_BRR_BR15* | 15 | 1  | 15 | rw | Reset bit 15
 ----------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |GPIOG|
 Register:    *GPIOG_LCKR*
 Address:     $40012018
 Reset:       $00000000
 Description: Port configuration lock register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=174
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------
   *GPIOG_LCKR_LCK0* | 0  | 1  | 0  | rw | Port A Lock bit 0
   *GPIOG_LCKR_LCK1* | 1  | 1  | 1  | rw | Port A Lock bit 1
   *GPIOG_LCKR_LCK2* | 2  | 1  | 2  | rw | Port A Lock bit 2
   *GPIOG_LCKR_LCK3* | 3  | 1  | 3  | rw | Port A Lock bit 3
   *GPIOG_LCKR_LCK4* | 4  | 1  | 4  | rw | Port A Lock bit 4
   *GPIOG_LCKR_LCK5* | 5  | 1  | 5  | rw | Port A Lock bit 5
   *GPIOG_LCKR_LCK6* | 6  | 1  | 6  | rw | Port A Lock bit 6
   *GPIOG_LCKR_LCK7* | 7  | 1  | 7  | rw | Port A Lock bit 7
   *GPIOG_LCKR_LCK8* | 8  | 1  | 8  | rw | Port A Lock bit 8
   *GPIOG_LCKR_LCK9* | 9  | 1  | 9  | rw | Port A Lock bit 9
  *GPIOG_LCKR_LCK10* | 10 | 1  | 10 | rw | Port A Lock bit 10
  *GPIOG_LCKR_LCK11* | 11 | 1  | 11 | rw | Port A Lock bit 11
  *GPIOG_LCKR_LCK12* | 12 | 1  | 12 | rw | Port A Lock bit 12
  *GPIOG_LCKR_LCK13* | 13 | 1  | 13 | rw | Port A Lock bit 13
  *GPIOG_LCKR_LCK14* | 14 | 1  | 14 | rw | Port A Lock bit 14
  *GPIOG_LCKR_LCK15* | 15 | 1  | 15 | rw | Port A Lock bit 15
   *GPIOG_LCKR_LCKK* | 16 | 1  | 16 | rw | Lock key
 ------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_EVCR*
 Address:     $40010000
 Reset:       $00000000
 Description: Event Control Register (AFIO_EVCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=183
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------
   *AFIO_EVCR_PIN* | 0  | 4  | 3  | rw | Pin selection
  *AFIO_EVCR_PORT* | 4  | 3  | 6  | rw | Port selection
  *AFIO_EVCR_EVOE* | 7  | 1  | 7  | rw | Event Output Enable
 ----------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_MAPR*
 Address:     $40010004
 Reset:       $00000000
 Description: AF remap and debug I/O configuration register (AFIO_MAPR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=184
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+------------------------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+------------------------------------------------------
          *AFIO_MAPR_SPI1_REMAP* | 0  | 1  | 0  | rw | SPI1 remapping
          *AFIO_MAPR_I2C1_REMAP* | 1  | 1  | 1  | rw | I2C1 remapping
        *AFIO_MAPR_USART1_REMAP* | 2  | 1  | 2  | rw | USART1 remapping
        *AFIO_MAPR_USART2_REMAP* | 3  | 1  | 3  | rw | USART2 remapping
        *AFIO_MAPR_USART3_REMAP* | 4  | 2  | 5  | rw | USART3 remapping
          *AFIO_MAPR_TIM1_REMAP* | 6  | 2  | 7  | rw | TIM1 remapping
          *AFIO_MAPR_TIM2_REMAP* | 8  | 2  | 9  | rw | TIM2 remapping
          *AFIO_MAPR_TIM3_REMAP* | 10 | 2  | 11 | rw | TIM3 remapping
          *AFIO_MAPR_TIM4_REMAP* | 12 | 1  | 12 | rw | TIM4 remapping
           *AFIO_MAPR_CAN_REMAP* | 13 | 2  | 14 | rw | CAN1 remapping
          *AFIO_MAPR_PD01_REMAP* | 15 | 1  | 15 | rw | Port D0/Port D1 mapping on OSCIN/OSCOUT
      *AFIO_MAPR_TIM5CH4_IREMAP* | 16 | 1  | 16 | rw | Set and cleared by software
  *AFIO_MAPR_ADC1_ETRGINJ_REMAP* | 17 | 1  | 17 | rw | ADC 1 External trigger injected conversion remapping
  *AFIO_MAPR_ADC1_ETRGREG_REMAP* | 18 | 1  | 18 | rw | ADC 1 external trigger regular conversion remapping
  *AFIO_MAPR_ADC2_ETRGINJ_REMAP* | 19 | 1  | 19 | rw | ADC 2 external trigger injected conversion remapping
  *AFIO_MAPR_ADC2_ETRGREG_REMAP* | 20 | 1  | 20 | rw | ADC 2 external trigger regular conversion remapping
             *AFIO_MAPR_SWJ_CFG* | 24 | 3  | 26 | wo | Serial wire JTAG configuration
 ------------------------------+----+----+----+----+------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_EXTICR1*
 Address:     $40010008
 Reset:       $00000000
 Description: External interrupt configuration register 1 (AFIO_EXTICR1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=191
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+---------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+---------------------
  *AFIO_EXTICR1_EXTI0* | 0  | 4  | 3  | rw | EXTI0 configuration
  *AFIO_EXTICR1_EXTI1* | 4  | 4  | 7  | rw | EXTI1 configuration
  *AFIO_EXTICR1_EXTI2* | 8  | 4  | 11 | rw | EXTI2 configuration
  *AFIO_EXTICR1_EXTI3* | 12 | 4  | 15 | rw | EXTI3 configuration
 --------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_EXTICR2*
 Address:     $4001000C
 Reset:       $00000000
 Description: External interrupt configuration register 2 (AFIO_EXTICR2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=191
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+---------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+---------------------
  *AFIO_EXTICR2_EXTI4* | 0  | 4  | 3  | rw | EXTI4 configuration
  *AFIO_EXTICR2_EXTI5* | 4  | 4  | 7  | rw | EXTI5 configuration
  *AFIO_EXTICR2_EXTI6* | 8  | 4  | 11 | rw | EXTI6 configuration
  *AFIO_EXTICR2_EXTI7* | 12 | 4  | 15 | rw | EXTI7 configuration
 --------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_EXTICR3*
 Address:     $40010010
 Reset:       $00000000
 Description: External interrupt configuration register 3 (AFIO_EXTICR3)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=192
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+----------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+----------------------
   *AFIO_EXTICR3_EXTI8* | 0  | 4  | 3  | rw | EXTI8 configuration
   *AFIO_EXTICR3_EXTI9* | 4  | 4  | 7  | rw | EXTI9 configuration
  *AFIO_EXTICR3_EXTI10* | 8  | 4  | 11 | rw | EXTI10 configuration
  *AFIO_EXTICR3_EXTI11* | 12 | 4  | 15 | rw | EXTI11 configuration
 ---------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_EXTICR4*
 Address:     $40010014
 Reset:       $00000000
 Description: External interrupt configuration register 4 (AFIO_EXTICR4)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=192
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+----------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+----------------------
  *AFIO_EXTICR4_EXTI12* | 0  | 4  | 3  | rw | EXTI12 configuration
  *AFIO_EXTICR4_EXTI13* | 4  | 4  | 7  | rw | EXTI13 configuration
  *AFIO_EXTICR4_EXTI14* | 8  | 4  | 11 | rw | EXTI14 configuration
  *AFIO_EXTICR4_EXTI15* | 12 | 4  | 15 | rw | EXTI15 configuration
 ---------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |AFIO|
 Register:    *AFIO_MAPR2*
 Address:     $4001001C
 Reset:       $00000000
 Description: AF remap and debug I/O configuration register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=193
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-------------------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-------------------------
   *AFIO_MAPR2_TIM9_REMAP* | 5  | 1  | 5  | rw | TIM9 remapping
  *AFIO_MAPR2_TIM10_REMAP* | 6  | 1  | 6  | rw | TIM10 remapping
  *AFIO_MAPR2_TIM11_REMAP* | 7  | 1  | 7  | rw | TIM11 remapping
  *AFIO_MAPR2_TIM13_REMAP* | 8  | 1  | 8  | rw | TIM13 remapping
  *AFIO_MAPR2_TIM14_REMAP* | 9  | 1  | 9  | rw | TIM14 remapping
    *AFIO_MAPR2_FSMC_NADV* | 10 | 1  | 10 | rw | NADV connect/disconnect
 ------------------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |EXTI|
 Register:    *EXTI_IMR*
 Address:     $40010400
 Reset:       $00000000
 Description: Interrupt mask register (EXTI_IMR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=211
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------------------
   *EXTI_IMR_MR0* | 0  | 1  | 0  | rw | Interrupt Mask on line 0
   *EXTI_IMR_MR1* | 1  | 1  | 1  | rw | Interrupt Mask on line 1
   *EXTI_IMR_MR2* | 2  | 1  | 2  | rw | Interrupt Mask on line 2
   *EXTI_IMR_MR3* | 3  | 1  | 3  | rw | Interrupt Mask on line 3
   *EXTI_IMR_MR4* | 4  | 1  | 4  | rw | Interrupt Mask on line 4
   *EXTI_IMR_MR5* | 5  | 1  | 5  | rw | Interrupt Mask on line 5
   *EXTI_IMR_MR6* | 6  | 1  | 6  | rw | Interrupt Mask on line 6
   *EXTI_IMR_MR7* | 7  | 1  | 7  | rw | Interrupt Mask on line 7
   *EXTI_IMR_MR8* | 8  | 1  | 8  | rw | Interrupt Mask on line 8
   *EXTI_IMR_MR9* | 9  | 1  | 9  | rw | Interrupt Mask on line 9
  *EXTI_IMR_MR10* | 10 | 1  | 10 | rw | Interrupt Mask on line 10
  *EXTI_IMR_MR11* | 11 | 1  | 11 | rw | Interrupt Mask on line 11
  *EXTI_IMR_MR12* | 12 | 1  | 12 | rw | Interrupt Mask on line 12
  *EXTI_IMR_MR13* | 13 | 1  | 13 | rw | Interrupt Mask on line 13
  *EXTI_IMR_MR14* | 14 | 1  | 14 | rw | Interrupt Mask on line 14
  *EXTI_IMR_MR15* | 15 | 1  | 15 | rw | Interrupt Mask on line 15
  *EXTI_IMR_MR16* | 16 | 1  | 16 | rw | Interrupt Mask on line 16
  *EXTI_IMR_MR17* | 17 | 1  | 17 | rw | Interrupt Mask on line 17
  *EXTI_IMR_MR18* | 18 | 1  | 18 | rw | Interrupt Mask on line 18
 ---------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |EXTI|
 Register:    *EXTI_EMR*
 Address:     $40010404
 Reset:       $00000000
 Description: Event mask register (EXTI_EMR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=211
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------
   *EXTI_EMR_MR0* | 0  | 1  | 0  | rw | Event Mask on line 0
   *EXTI_EMR_MR1* | 1  | 1  | 1  | rw | Event Mask on line 1
   *EXTI_EMR_MR2* | 2  | 1  | 2  | rw | Event Mask on line 2
   *EXTI_EMR_MR3* | 3  | 1  | 3  | rw | Event Mask on line 3
   *EXTI_EMR_MR4* | 4  | 1  | 4  | rw | Event Mask on line 4
   *EXTI_EMR_MR5* | 5  | 1  | 5  | rw | Event Mask on line 5
   *EXTI_EMR_MR6* | 6  | 1  | 6  | rw | Event Mask on line 6
   *EXTI_EMR_MR7* | 7  | 1  | 7  | rw | Event Mask on line 7
   *EXTI_EMR_MR8* | 8  | 1  | 8  | rw | Event Mask on line 8
   *EXTI_EMR_MR9* | 9  | 1  | 9  | rw | Event Mask on line 9
  *EXTI_EMR_MR10* | 10 | 1  | 10 | rw | Event Mask on line 10
  *EXTI_EMR_MR11* | 11 | 1  | 11 | rw | Event Mask on line 11
  *EXTI_EMR_MR12* | 12 | 1  | 12 | rw | Event Mask on line 12
  *EXTI_EMR_MR13* | 13 | 1  | 13 | rw | Event Mask on line 13
  *EXTI_EMR_MR14* | 14 | 1  | 14 | rw | Event Mask on line 14
  *EXTI_EMR_MR15* | 15 | 1  | 15 | rw | Event Mask on line 15
  *EXTI_EMR_MR16* | 16 | 1  | 16 | rw | Event Mask on line 16
  *EXTI_EMR_MR17* | 17 | 1  | 17 | rw | Event Mask on line 17
  *EXTI_EMR_MR18* | 18 | 1  | 18 | rw | Event Mask on line 18
 ---------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |EXTI|
 Register:    *EXTI_RTSR*
 Address:     $40010408
 Reset:       $00000000
 Description: Rising Trigger selection register (EXTI_RTSR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=212
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------------------
   *EXTI_RTSR_TR0* | 0  | 1  | 0  | rw | Rising trigger event configuration of line 0
   *EXTI_RTSR_TR1* | 1  | 1  | 1  | rw | Rising trigger event configuration of line 1
   *EXTI_RTSR_TR2* | 2  | 1  | 2  | rw | Rising trigger event configuration of line 2
   *EXTI_RTSR_TR3* | 3  | 1  | 3  | rw | Rising trigger event configuration of line 3
   *EXTI_RTSR_TR4* | 4  | 1  | 4  | rw | Rising trigger event configuration of line 4
   *EXTI_RTSR_TR5* | 5  | 1  | 5  | rw | Rising trigger event configuration of line 5
   *EXTI_RTSR_TR6* | 6  | 1  | 6  | rw | Rising trigger event configuration of line 6
   *EXTI_RTSR_TR7* | 7  | 1  | 7  | rw | Rising trigger event configuration of line 7
   *EXTI_RTSR_TR8* | 8  | 1  | 8  | rw | Rising trigger event configuration of line 8
   *EXTI_RTSR_TR9* | 9  | 1  | 9  | rw | Rising trigger event configuration of line 9
  *EXTI_RTSR_TR10* | 10 | 1  | 10 | rw | Rising trigger event configuration of line 10
  *EXTI_RTSR_TR11* | 11 | 1  | 11 | rw | Rising trigger event configuration of line 11
  *EXTI_RTSR_TR12* | 12 | 1  | 12 | rw | Rising trigger event configuration of line 12
  *EXTI_RTSR_TR13* | 13 | 1  | 13 | rw | Rising trigger event configuration of line 13
  *EXTI_RTSR_TR14* | 14 | 1  | 14 | rw | Rising trigger event configuration of line 14
  *EXTI_RTSR_TR15* | 15 | 1  | 15 | rw | Rising trigger event configuration of line 15
  *EXTI_RTSR_TR16* | 16 | 1  | 16 | rw | Rising trigger event configuration of line 16
  *EXTI_RTSR_TR17* | 17 | 1  | 17 | rw | Rising trigger event configuration of line 17
  *EXTI_RTSR_TR18* | 18 | 1  | 18 | rw | Rising trigger event configuration of line 18
 ----------------+----+----+----+----+-----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |EXTI|
 Register:    *EXTI_FTSR*
 Address:     $4001040C
 Reset:       $00000000
 Description: Falling Trigger selection register (EXTI_FTSR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=212
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------------------
   *EXTI_FTSR_TR0* | 0  | 1  | 0  | rw | Falling trigger event configuration of line 0
   *EXTI_FTSR_TR1* | 1  | 1  | 1  | rw | Falling trigger event configuration of line 1
   *EXTI_FTSR_TR2* | 2  | 1  | 2  | rw | Falling trigger event configuration of line 2
   *EXTI_FTSR_TR3* | 3  | 1  | 3  | rw | Falling trigger event configuration of line 3
   *EXTI_FTSR_TR4* | 4  | 1  | 4  | rw | Falling trigger event configuration of line 4
   *EXTI_FTSR_TR5* | 5  | 1  | 5  | rw | Falling trigger event configuration of line 5
   *EXTI_FTSR_TR6* | 6  | 1  | 6  | rw | Falling trigger event configuration of line 6
   *EXTI_FTSR_TR7* | 7  | 1  | 7  | rw | Falling trigger event configuration of line 7
   *EXTI_FTSR_TR8* | 8  | 1  | 8  | rw | Falling trigger event configuration of line 8
   *EXTI_FTSR_TR9* | 9  | 1  | 9  | rw | Falling trigger event configuration of line 9
  *EXTI_FTSR_TR10* | 10 | 1  | 10 | rw | Falling trigger event configuration of line 10
  *EXTI_FTSR_TR11* | 11 | 1  | 11 | rw | Falling trigger event configuration of line 11
  *EXTI_FTSR_TR12* | 12 | 1  | 12 | rw | Falling trigger event configuration of line 12
  *EXTI_FTSR_TR13* | 13 | 1  | 13 | rw | Falling trigger event configuration of line 13
  *EXTI_FTSR_TR14* | 14 | 1  | 14 | rw | Falling trigger event configuration of line 14
  *EXTI_FTSR_TR15* | 15 | 1  | 15 | rw | Falling trigger event configuration of line 15
  *EXTI_FTSR_TR16* | 16 | 1  | 16 | rw | Falling trigger event configuration of line 16
  *EXTI_FTSR_TR17* | 17 | 1  | 17 | rw | Falling trigger event configuration of line 17
  *EXTI_FTSR_TR18* | 18 | 1  | 18 | rw | Falling trigger event configuration of line 18
 ----------------+----+----+----+----+------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |EXTI|
 Register:    *EXTI_SWIER*
 Address:     $40010410
 Reset:       $00000000
 Description: Software interrupt event register (EXTI_SWIER)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=213
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-------------------------------
   *EXTI_SWIER_SWIER0* | 0  | 1  | 0  | rw | Software Interrupt on line 0
   *EXTI_SWIER_SWIER1* | 1  | 1  | 1  | rw | Software Interrupt on line 1
   *EXTI_SWIER_SWIER2* | 2  | 1  | 2  | rw | Software Interrupt on line 2
   *EXTI_SWIER_SWIER3* | 3  | 1  | 3  | rw | Software Interrupt on line 3
   *EXTI_SWIER_SWIER4* | 4  | 1  | 4  | rw | Software Interrupt on line 4
   *EXTI_SWIER_SWIER5* | 5  | 1  | 5  | rw | Software Interrupt on line 5
   *EXTI_SWIER_SWIER6* | 6  | 1  | 6  | rw | Software Interrupt on line 6
   *EXTI_SWIER_SWIER7* | 7  | 1  | 7  | rw | Software Interrupt on line 7
   *EXTI_SWIER_SWIER8* | 8  | 1  | 8  | rw | Software Interrupt on line 8
   *EXTI_SWIER_SWIER9* | 9  | 1  | 9  | rw | Software Interrupt on line 9
  *EXTI_SWIER_SWIER10* | 10 | 1  | 10 | rw | Software Interrupt on line 10
  *EXTI_SWIER_SWIER11* | 11 | 1  | 11 | rw | Software Interrupt on line 11
  *EXTI_SWIER_SWIER12* | 12 | 1  | 12 | rw | Software Interrupt on line 12
  *EXTI_SWIER_SWIER13* | 13 | 1  | 13 | rw | Software Interrupt on line 13
  *EXTI_SWIER_SWIER14* | 14 | 1  | 14 | rw | Software Interrupt on line 14
  *EXTI_SWIER_SWIER15* | 15 | 1  | 15 | rw | Software Interrupt on line 15
  *EXTI_SWIER_SWIER16* | 16 | 1  | 16 | rw | Software Interrupt on line 16
  *EXTI_SWIER_SWIER17* | 17 | 1  | 17 | rw | Software Interrupt on line 17
  *EXTI_SWIER_SWIER18* | 18 | 1  | 18 | rw | Software Interrupt on line 18
 --------------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |EXTI|
 Register:    *EXTI_PR*
 Address:     $40010414
 Reset:       $00000000
 Description: Pending register (EXTI_PR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=213
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+----------------
   *EXTI_PR_PR0* | 0  | 1  | 0  | rw | Pending bit 0
   *EXTI_PR_PR1* | 1  | 1  | 1  | rw | Pending bit 1
   *EXTI_PR_PR2* | 2  | 1  | 2  | rw | Pending bit 2
   *EXTI_PR_PR3* | 3  | 1  | 3  | rw | Pending bit 3
   *EXTI_PR_PR4* | 4  | 1  | 4  | rw | Pending bit 4
   *EXTI_PR_PR5* | 5  | 1  | 5  | rw | Pending bit 5
   *EXTI_PR_PR6* | 6  | 1  | 6  | rw | Pending bit 6
   *EXTI_PR_PR7* | 7  | 1  | 7  | rw | Pending bit 7
   *EXTI_PR_PR8* | 8  | 1  | 8  | rw | Pending bit 8
   *EXTI_PR_PR9* | 9  | 1  | 9  | rw | Pending bit 9
  *EXTI_PR_PR10* | 10 | 1  | 10 | rw | Pending bit 10
  *EXTI_PR_PR11* | 11 | 1  | 11 | rw | Pending bit 11
  *EXTI_PR_PR12* | 12 | 1  | 12 | rw | Pending bit 12
  *EXTI_PR_PR13* | 13 | 1  | 13 | rw | Pending bit 13
  *EXTI_PR_PR14* | 14 | 1  | 14 | rw | Pending bit 14
  *EXTI_PR_PR15* | 15 | 1  | 15 | rw | Pending bit 15
  *EXTI_PR_PR16* | 16 | 1  | 16 | rw | Pending bit 16
  *EXTI_PR_PR17* | 17 | 1  | 17 | rw | Pending bit 17
  *EXTI_PR_PR18* | 18 | 1  | 18 | rw | Pending bit 18
 --------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_ISR*
 Address:     $40020000
 Reset:       $00000000
 Description: DMA interrupt status register (DMA_ISR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=284
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------------
   *DMA1_ISR_GIF1* | 0  | 1  | 0  | rw | Channel 1 Global interrupt flag
  *DMA1_ISR_TCIF1* | 1  | 1  | 1  | rw | Channel 1 Transfer Complete flag
  *DMA1_ISR_HTIF1* | 2  | 1  | 2  | rw | Channel 1 Half Transfer Complete flag
  *DMA1_ISR_TEIF1* | 3  | 1  | 3  | rw | Channel 1 Transfer Error flag
   *DMA1_ISR_GIF2* | 4  | 1  | 4  | rw | Channel 2 Global interrupt flag
  *DMA1_ISR_TCIF2* | 5  | 1  | 5  | rw | Channel 2 Transfer Complete flag
  *DMA1_ISR_HTIF2* | 6  | 1  | 6  | rw | Channel 2 Half Transfer Complete flag
  *DMA1_ISR_TEIF2* | 7  | 1  | 7  | rw | Channel 2 Transfer Error flag
   *DMA1_ISR_GIF3* | 8  | 1  | 8  | rw | Channel 3 Global interrupt flag
  *DMA1_ISR_TCIF3* | 9  | 1  | 9  | rw | Channel 3 Transfer Complete flag
  *DMA1_ISR_HTIF3* | 10 | 1  | 10 | rw | Channel 3 Half Transfer Complete flag
  *DMA1_ISR_TEIF3* | 11 | 1  | 11 | rw | Channel 3 Transfer Error flag
   *DMA1_ISR_GIF4* | 12 | 1  | 12 | rw | Channel 4 Global interrupt flag
  *DMA1_ISR_TCIF4* | 13 | 1  | 13 | rw | Channel 4 Transfer Complete flag
  *DMA1_ISR_HTIF4* | 14 | 1  | 14 | rw | Channel 4 Half Transfer Complete flag
  *DMA1_ISR_TEIF4* | 15 | 1  | 15 | rw | Channel 4 Transfer Error flag
   *DMA1_ISR_GIF5* | 16 | 1  | 16 | rw | Channel 5 Global interrupt flag
  *DMA1_ISR_TCIF5* | 17 | 1  | 17 | rw | Channel 5 Transfer Complete flag
  *DMA1_ISR_HTIF5* | 18 | 1  | 18 | rw | Channel 5 Half Transfer Complete flag
  *DMA1_ISR_TEIF5* | 19 | 1  | 19 | rw | Channel 5 Transfer Error flag
   *DMA1_ISR_GIF6* | 20 | 1  | 20 | rw | Channel 6 Global interrupt flag
  *DMA1_ISR_TCIF6* | 21 | 1  | 21 | rw | Channel 6 Transfer Complete flag
  *DMA1_ISR_HTIF6* | 22 | 1  | 22 | rw | Channel 6 Half Transfer Complete flag
  *DMA1_ISR_TEIF6* | 23 | 1  | 23 | rw | Channel 6 Transfer Error flag
   *DMA1_ISR_GIF7* | 24 | 1  | 24 | rw | Channel 7 Global interrupt flag
  *DMA1_ISR_TCIF7* | 25 | 1  | 25 | rw | Channel 7 Transfer Complete flag
  *DMA1_ISR_HTIF7* | 26 | 1  | 26 | rw | Channel 7 Half Transfer Complete flag
  *DMA1_ISR_TEIF7* | 27 | 1  | 27 | rw | Channel 7 Transfer Error flag
 ----------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_IFCR*
 Address:     $40020004
 Reset:       $00000000
 Description: DMA interrupt flag clear register (DMA_IFCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=285
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
   *DMA1_IFCR_CGIF1* | 0  | 1  | 0  | rw | Channel 1 Global interrupt clear
   *DMA1_IFCR_CGIF2* | 4  | 1  | 4  | rw | Channel 2 Global interrupt clear
   *DMA1_IFCR_CGIF3* | 8  | 1  | 8  | rw | Channel 3 Global interrupt clear
   *DMA1_IFCR_CGIF4* | 12 | 1  | 12 | rw | Channel 4 Global interrupt clear
   *DMA1_IFCR_CGIF5* | 16 | 1  | 16 | rw | Channel 5 Global interrupt clear
   *DMA1_IFCR_CGIF6* | 20 | 1  | 20 | rw | Channel 6 Global interrupt clear
   *DMA1_IFCR_CGIF7* | 24 | 1  | 24 | rw | Channel 7 Global interrupt clear
  *DMA1_IFCR_CTCIF1* | 1  | 1  | 1  | rw | Channel 1 Transfer Complete clear
  *DMA1_IFCR_CTCIF2* | 5  | 1  | 5  | rw | Channel 2 Transfer Complete clear
  *DMA1_IFCR_CTCIF3* | 9  | 1  | 9  | rw | Channel 3 Transfer Complete clear
  *DMA1_IFCR_CTCIF4* | 13 | 1  | 13 | rw | Channel 4 Transfer Complete clear
  *DMA1_IFCR_CTCIF5* | 17 | 1  | 17 | rw | Channel 5 Transfer Complete clear
  *DMA1_IFCR_CTCIF6* | 21 | 1  | 21 | rw | Channel 6 Transfer Complete clear
  *DMA1_IFCR_CTCIF7* | 25 | 1  | 25 | rw | Channel 7 Transfer Complete clear
  *DMA1_IFCR_CHTIF1* | 2  | 1  | 2  | rw | Channel 1 Half Transfer clear
  *DMA1_IFCR_CHTIF2* | 6  | 1  | 6  | rw | Channel 2 Half Transfer clear
  *DMA1_IFCR_CHTIF3* | 10 | 1  | 10 | rw | Channel 3 Half Transfer clear
  *DMA1_IFCR_CHTIF4* | 14 | 1  | 14 | rw | Channel 4 Half Transfer clear
  *DMA1_IFCR_CHTIF5* | 18 | 1  | 18 | rw | Channel 5 Half Transfer clear
  *DMA1_IFCR_CHTIF6* | 22 | 1  | 22 | rw | Channel 6 Half Transfer clear
  *DMA1_IFCR_CHTIF7* | 26 | 1  | 26 | rw | Channel 7 Half Transfer clear
  *DMA1_IFCR_CTEIF1* | 3  | 1  | 3  | rw | Channel 1 Transfer Error clear
  *DMA1_IFCR_CTEIF2* | 7  | 1  | 7  | rw | Channel 2 Transfer Error clear
  *DMA1_IFCR_CTEIF3* | 11 | 1  | 11 | rw | Channel 3 Transfer Error clear
  *DMA1_IFCR_CTEIF4* | 15 | 1  | 15 | rw | Channel 4 Transfer Error clear
  *DMA1_IFCR_CTEIF5* | 19 | 1  | 19 | rw | Channel 5 Transfer Error clear
  *DMA1_IFCR_CTEIF6* | 23 | 1  | 23 | rw | Channel 6 Transfer Error clear
  *DMA1_IFCR_CTEIF7* | 27 | 1  | 27 | rw | Channel 7 Transfer Error clear
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR1*
 Address:     $40020008
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR1_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR1_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR1_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR1_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR1_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR1_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR1_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR1_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR1_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR1_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR1_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR1_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR1*
 Address:     $4002000C
 Reset:       $00000000
 Description: DMA channel 1 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR1_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR1*
 Address:     $40020010
 Reset:       $00000000
 Description: DMA channel 1 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR1_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR1*
 Address:     $40020014
 Reset:       $00000000
 Description: DMA channel 1 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR1_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR2*
 Address:     $4002001C
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR2_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR2_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR2_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR2_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR2_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR2_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR2_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR2_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR2_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR2_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR2_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR2_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR2*
 Address:     $40020020
 Reset:       $00000000
 Description: DMA channel 2 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR2_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR2*
 Address:     $40020024
 Reset:       $00000000
 Description: DMA channel 2 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR2_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR2*
 Address:     $40020028
 Reset:       $00000000
 Description: DMA channel 2 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR2_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR3*
 Address:     $40020030
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR3_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR3_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR3_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR3_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR3_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR3_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR3_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR3_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR3_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR3_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR3_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR3_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR3*
 Address:     $40020034
 Reset:       $00000000
 Description: DMA channel 3 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR3_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR3*
 Address:     $40020038
 Reset:       $00000000
 Description: DMA channel 3 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR3_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR3*
 Address:     $4002003C
 Reset:       $00000000
 Description: DMA channel 3 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR3_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR4*
 Address:     $40020044
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR4_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR4_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR4_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR4_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR4_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR4_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR4_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR4_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR4_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR4_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR4_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR4_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR4*
 Address:     $40020048
 Reset:       $00000000
 Description: DMA channel 4 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR4_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR4*
 Address:     $4002004C
 Reset:       $00000000
 Description: DMA channel 4 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR4_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR4*
 Address:     $40020050
 Reset:       $00000000
 Description: DMA channel 4 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR4_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR5*
 Address:     $40020058
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR5_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR5_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR5_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR5_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR5_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR5_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR5_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR5_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR5_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR5_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR5_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR5_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR5*
 Address:     $4002005C
 Reset:       $00000000
 Description: DMA channel 5 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR5_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR5*
 Address:     $40020060
 Reset:       $00000000
 Description: DMA channel 5 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR5_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR5*
 Address:     $40020064
 Reset:       $00000000
 Description: DMA channel 5 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR5_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR6*
 Address:     $4002006C
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR6_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR6_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR6_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR6_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR6_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR6_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR6_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR6_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR6_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR6_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR6_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR6_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR6*
 Address:     $40020070
 Reset:       $00000000
 Description: DMA channel 6 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR6_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR6*
 Address:     $40020074
 Reset:       $00000000
 Description: DMA channel 6 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR6_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR6*
 Address:     $40020078
 Reset:       $00000000
 Description: DMA channel 6 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR6_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CCR7*
 Address:     $40020080
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA1_CCR7_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA1_CCR7_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA1_CCR7_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA1_CCR7_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA1_CCR7_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA1_CCR7_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA1_CCR7_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA1_CCR7_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA1_CCR7_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA1_CCR7_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA1_CCR7_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA1_CCR7_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CNDTR7*
 Address:     $40020084
 Reset:       $00000000
 Description: DMA channel 7 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA1_CNDTR7_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CPAR7*
 Address:     $40020088
 Reset:       $00000000
 Description: DMA channel 7 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA1_CPAR7_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA1|
 Register:    *DMA1_CMAR7*
 Address:     $4002008C
 Reset:       $00000000
 Description: DMA channel 7 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA1_CMAR7_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_ISR*
 Address:     $40020400
 Reset:       $00000000
 Description: DMA interrupt status register (DMA_ISR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=284
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------------
   *DMA2_ISR_GIF1* | 0  | 1  | 0  | rw | Channel 1 Global interrupt flag
  *DMA2_ISR_TCIF1* | 1  | 1  | 1  | rw | Channel 1 Transfer Complete flag
  *DMA2_ISR_HTIF1* | 2  | 1  | 2  | rw | Channel 1 Half Transfer Complete flag
  *DMA2_ISR_TEIF1* | 3  | 1  | 3  | rw | Channel 1 Transfer Error flag
   *DMA2_ISR_GIF2* | 4  | 1  | 4  | rw | Channel 2 Global interrupt flag
  *DMA2_ISR_TCIF2* | 5  | 1  | 5  | rw | Channel 2 Transfer Complete flag
  *DMA2_ISR_HTIF2* | 6  | 1  | 6  | rw | Channel 2 Half Transfer Complete flag
  *DMA2_ISR_TEIF2* | 7  | 1  | 7  | rw | Channel 2 Transfer Error flag
   *DMA2_ISR_GIF3* | 8  | 1  | 8  | rw | Channel 3 Global interrupt flag
  *DMA2_ISR_TCIF3* | 9  | 1  | 9  | rw | Channel 3 Transfer Complete flag
  *DMA2_ISR_HTIF3* | 10 | 1  | 10 | rw | Channel 3 Half Transfer Complete flag
  *DMA2_ISR_TEIF3* | 11 | 1  | 11 | rw | Channel 3 Transfer Error flag
   *DMA2_ISR_GIF4* | 12 | 1  | 12 | rw | Channel 4 Global interrupt flag
  *DMA2_ISR_TCIF4* | 13 | 1  | 13 | rw | Channel 4 Transfer Complete flag
  *DMA2_ISR_HTIF4* | 14 | 1  | 14 | rw | Channel 4 Half Transfer Complete flag
  *DMA2_ISR_TEIF4* | 15 | 1  | 15 | rw | Channel 4 Transfer Error flag
   *DMA2_ISR_GIF5* | 16 | 1  | 16 | rw | Channel 5 Global interrupt flag
  *DMA2_ISR_TCIF5* | 17 | 1  | 17 | rw | Channel 5 Transfer Complete flag
  *DMA2_ISR_HTIF5* | 18 | 1  | 18 | rw | Channel 5 Half Transfer Complete flag
  *DMA2_ISR_TEIF5* | 19 | 1  | 19 | rw | Channel 5 Transfer Error flag
   *DMA2_ISR_GIF6* | 20 | 1  | 20 | rw | Channel 6 Global interrupt flag
  *DMA2_ISR_TCIF6* | 21 | 1  | 21 | rw | Channel 6 Transfer Complete flag
  *DMA2_ISR_HTIF6* | 22 | 1  | 22 | rw | Channel 6 Half Transfer Complete flag
  *DMA2_ISR_TEIF6* | 23 | 1  | 23 | rw | Channel 6 Transfer Error flag
   *DMA2_ISR_GIF7* | 24 | 1  | 24 | rw | Channel 7 Global interrupt flag
  *DMA2_ISR_TCIF7* | 25 | 1  | 25 | rw | Channel 7 Transfer Complete flag
  *DMA2_ISR_HTIF7* | 26 | 1  | 26 | rw | Channel 7 Half Transfer Complete flag
  *DMA2_ISR_TEIF7* | 27 | 1  | 27 | rw | Channel 7 Transfer Error flag
 ----------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_IFCR*
 Address:     $40020404
 Reset:       $00000000
 Description: DMA interrupt flag clear register (DMA_IFCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=285
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
   *DMA2_IFCR_CGIF1* | 0  | 1  | 0  | rw | Channel 1 Global interrupt clear
   *DMA2_IFCR_CGIF2* | 4  | 1  | 4  | rw | Channel 2 Global interrupt clear
   *DMA2_IFCR_CGIF3* | 8  | 1  | 8  | rw | Channel 3 Global interrupt clear
   *DMA2_IFCR_CGIF4* | 12 | 1  | 12 | rw | Channel 4 Global interrupt clear
   *DMA2_IFCR_CGIF5* | 16 | 1  | 16 | rw | Channel 5 Global interrupt clear
   *DMA2_IFCR_CGIF6* | 20 | 1  | 20 | rw | Channel 6 Global interrupt clear
   *DMA2_IFCR_CGIF7* | 24 | 1  | 24 | rw | Channel 7 Global interrupt clear
  *DMA2_IFCR_CTCIF1* | 1  | 1  | 1  | rw | Channel 1 Transfer Complete clear
  *DMA2_IFCR_CTCIF2* | 5  | 1  | 5  | rw | Channel 2 Transfer Complete clear
  *DMA2_IFCR_CTCIF3* | 9  | 1  | 9  | rw | Channel 3 Transfer Complete clear
  *DMA2_IFCR_CTCIF4* | 13 | 1  | 13 | rw | Channel 4 Transfer Complete clear
  *DMA2_IFCR_CTCIF5* | 17 | 1  | 17 | rw | Channel 5 Transfer Complete clear
  *DMA2_IFCR_CTCIF6* | 21 | 1  | 21 | rw | Channel 6 Transfer Complete clear
  *DMA2_IFCR_CTCIF7* | 25 | 1  | 25 | rw | Channel 7 Transfer Complete clear
  *DMA2_IFCR_CHTIF1* | 2  | 1  | 2  | rw | Channel 1 Half Transfer clear
  *DMA2_IFCR_CHTIF2* | 6  | 1  | 6  | rw | Channel 2 Half Transfer clear
  *DMA2_IFCR_CHTIF3* | 10 | 1  | 10 | rw | Channel 3 Half Transfer clear
  *DMA2_IFCR_CHTIF4* | 14 | 1  | 14 | rw | Channel 4 Half Transfer clear
  *DMA2_IFCR_CHTIF5* | 18 | 1  | 18 | rw | Channel 5 Half Transfer clear
  *DMA2_IFCR_CHTIF6* | 22 | 1  | 22 | rw | Channel 6 Half Transfer clear
  *DMA2_IFCR_CHTIF7* | 26 | 1  | 26 | rw | Channel 7 Half Transfer clear
  *DMA2_IFCR_CTEIF1* | 3  | 1  | 3  | rw | Channel 1 Transfer Error clear
  *DMA2_IFCR_CTEIF2* | 7  | 1  | 7  | rw | Channel 2 Transfer Error clear
  *DMA2_IFCR_CTEIF3* | 11 | 1  | 11 | rw | Channel 3 Transfer Error clear
  *DMA2_IFCR_CTEIF4* | 15 | 1  | 15 | rw | Channel 4 Transfer Error clear
  *DMA2_IFCR_CTEIF5* | 19 | 1  | 19 | rw | Channel 5 Transfer Error clear
  *DMA2_IFCR_CTEIF6* | 23 | 1  | 23 | rw | Channel 6 Transfer Error clear
  *DMA2_IFCR_CTEIF7* | 27 | 1  | 27 | rw | Channel 7 Transfer Error clear
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR1*
 Address:     $40020408
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR1_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR1_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR1_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR1_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR1_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR1_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR1_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR1_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR1_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR1_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR1_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR1_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR1*
 Address:     $4002040C
 Reset:       $00000000
 Description: DMA channel 1 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR1_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR1*
 Address:     $40020410
 Reset:       $00000000
 Description: DMA channel 1 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR1_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR1*
 Address:     $40020414
 Reset:       $00000000
 Description: DMA channel 1 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR1_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR2*
 Address:     $4002041C
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR2_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR2_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR2_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR2_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR2_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR2_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR2_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR2_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR2_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR2_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR2_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR2_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR2*
 Address:     $40020420
 Reset:       $00000000
 Description: DMA channel 2 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR2_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR2*
 Address:     $40020424
 Reset:       $00000000
 Description: DMA channel 2 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR2_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR2*
 Address:     $40020428
 Reset:       $00000000
 Description: DMA channel 2 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR2_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR3*
 Address:     $40020430
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR3_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR3_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR3_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR3_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR3_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR3_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR3_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR3_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR3_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR3_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR3_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR3_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR3*
 Address:     $40020434
 Reset:       $00000000
 Description: DMA channel 3 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR3_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR3*
 Address:     $40020438
 Reset:       $00000000
 Description: DMA channel 3 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR3_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR3*
 Address:     $4002043C
 Reset:       $00000000
 Description: DMA channel 3 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR3_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR4*
 Address:     $40020444
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR4_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR4_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR4_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR4_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR4_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR4_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR4_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR4_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR4_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR4_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR4_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR4_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR4*
 Address:     $40020448
 Reset:       $00000000
 Description: DMA channel 4 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR4_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR4*
 Address:     $4002044C
 Reset:       $00000000
 Description: DMA channel 4 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR4_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR4*
 Address:     $40020450
 Reset:       $00000000
 Description: DMA channel 4 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR4_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR5*
 Address:     $40020458
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR5_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR5_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR5_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR5_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR5_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR5_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR5_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR5_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR5_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR5_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR5_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR5_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR5*
 Address:     $4002045C
 Reset:       $00000000
 Description: DMA channel 5 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR5_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR5*
 Address:     $40020460
 Reset:       $00000000
 Description: DMA channel 5 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR5_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR5*
 Address:     $40020464
 Reset:       $00000000
 Description: DMA channel 5 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR5_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR6*
 Address:     $4002046C
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR6_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR6_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR6_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR6_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR6_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR6_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR6_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR6_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR6_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR6_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR6_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR6_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR6*
 Address:     $40020470
 Reset:       $00000000
 Description: DMA channel 6 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR6_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR6*
 Address:     $40020474
 Reset:       $00000000
 Description: DMA channel 6 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR6_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR6*
 Address:     $40020478
 Reset:       $00000000
 Description: DMA channel 6 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR6_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CCR7*
 Address:     $40020480
 Reset:       $00000000
 Description: DMA channel configuration register (DMA_CCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=286
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------------
       *DMA2_CCR7_EN* | 0  | 1  | 0  | rw | Channel enable
     *DMA2_CCR7_TCIE* | 1  | 1  | 1  | rw | Transfer complete interrupt enable
     *DMA2_CCR7_HTIE* | 2  | 1  | 2  | rw | Half Transfer interrupt enable
     *DMA2_CCR7_TEIE* | 3  | 1  | 3  | rw | Transfer error interrupt enable
      *DMA2_CCR7_DIR* | 4  | 1  | 4  | rw | Data transfer direction
     *DMA2_CCR7_CIRC* | 5  | 1  | 5  | rw | Circular mode
     *DMA2_CCR7_PINC* | 6  | 1  | 6  | rw | Peripheral increment mode
     *DMA2_CCR7_MINC* | 7  | 1  | 7  | rw | Memory increment mode
    *DMA2_CCR7_PSIZE* | 8  | 2  | 9  | rw | Peripheral size
    *DMA2_CCR7_MSIZE* | 10 | 2  | 11 | rw | Memory size
       *DMA2_CCR7_PL* | 12 | 2  | 13 | rw | Channel Priority level
  *DMA2_CCR7_MEM2MEM* | 14 | 1  | 14 | rw | Memory to memory mode
 -------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CNDTR7*
 Address:     $40020484
 Reset:       $00000000
 Description: DMA channel 7 number of data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=287
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+----------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+----------------------------
  *DMA2_CNDTR7_NDT* | 0  | 16 | 15 | rw | Number of data to transfer
 -----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CPAR7*
 Address:     $40020488
 Reset:       $00000000
 Description: DMA channel 7 peripheral address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------
  *DMA2_CPAR7_PA* | 0  | 32 | 31 | rw | Peripheral address
 ---------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DMA2|
 Register:    *DMA2_CMAR7*
 Address:     $4002048C
 Reset:       $00000000
 Description: DMA channel 7 memory address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=288
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------
  *DMA2_CMAR7_MA* | 0  | 32 | 31 | rw | Memory address
 ---------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_POWER*
 Address:     $40018000
 Reset:       $00000000
 Description: Bits 1:0 = PWRCTRL: Power supply control bits
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=607
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *SDIO_POWER_PWRCTRL* | 0  | 2  | 1  | rw | PWRCTRL
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_CLKCR*
 Address:     $40018004
 Reset:       $00000000
 Description: SDI clock control register (SDIO_CLKCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=607
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+---------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+---------------------------------
   *SDIO_CLKCR_CLKDIV* | 0  | 8  | 7  | rw | Clock divide factor
    *SDIO_CLKCR_CLKEN* | 8  | 1  | 8  | rw | Clock enable bit
   *SDIO_CLKCR_PWRSAV* | 9  | 1  | 9  | rw | Power saving configuration bit
   *SDIO_CLKCR_BYPASS* | 10 | 1  | 10 | rw | Clock divider bypass enable bit
   *SDIO_CLKCR_WIDBUS* | 11 | 2  | 12 | rw | Wide bus mode enable bit
  *SDIO_CLKCR_NEGEDGE* | 13 | 1  | 13 | rw | SDIO_CK dephasing selection bit
  *SDIO_CLKCR_HWFC_EN* | 14 | 1  | 14 | rw | HW Flow Control enable
 --------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_ARG*
 Address:     $40018008
 Reset:       $00000000
 Description: Bits 31:0 = : Command argument
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=608
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
  *SDIO_ARG_CMDARG* | 0  | 32 | 31 | rw | Command argument
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_CMD*
 Address:     $4001800C
 Reset:       $00000000
 Description: SDIO command register (SDIO_CMD)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=609
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-------------
     *SDIO_CMD_CMDINDEX* | 0  | 6  | 5  | rw | CMDINDEX
     *SDIO_CMD_WAITRESP* | 6  | 2  | 7  | rw | WAITRESP
      *SDIO_CMD_WAITINT* | 8  | 1  | 8  | rw | WAITINT
     *SDIO_CMD_WAITPEND* | 9  | 1  | 9  | rw | WAITPEND
       *SDIO_CMD_CPSMEN* | 10 | 1  | 10 | rw | CPSMEN
  *SDIO_CMD_SDIOSuspend* | 11 | 1  | 11 | rw | SDIOSuspend
   *SDIO_CMD_ENCMDcompl* | 12 | 1  | 12 | rw | ENCMDcompl
         *SDIO_CMD_nIEN* | 13 | 1  | 13 | rw | nIEN
    *SDIO_CMD_CE_ATACMD* | 14 | 1  | 14 | rw | CE_ATACMD
 ----------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_RESPCMD*
 Address:     $40018010
 Reset:       $00000000
 Description: SDIO command register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=610
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *SDIO_RESPCMD_RESPCMD* | 0  | 6  | 5  | rw | RESPCMD
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_RESPI1*
 Address:     $40018014
 Reset:       $00000000
 Description: Bits 31:0 = CARDSTATUS1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=610
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-------------
  *SDIO_RESPI1_CARDSTATUS1* | 0  | 32 | 31 | rw | CARDSTATUS1
 -------------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_RESP2*
 Address:     $40018018
 Reset:       $00000000
 Description: Bits 31:0 = CARDSTATUS2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=610
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-------------
  *SDIO_RESP2_CARDSTATUS2* | 0  | 32 | 31 | rw | CARDSTATUS2
 ------------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_RESP3*
 Address:     $4001801C
 Reset:       $00000000
 Description: Bits 31:0 = CARDSTATUS3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=610
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-------------
  *SDIO_RESP3_CARDSTATUS3* | 0  | 32 | 31 | rw | CARDSTATUS3
 ------------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_RESP4*
 Address:     $40018020
 Reset:       $00000000
 Description: Bits 31:0 = CARDSTATUS4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=610
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-------------
  *SDIO_RESP4_CARDSTATUS4* | 0  | 32 | 31 | rw | CARDSTATUS4
 ------------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_DTIMER*
 Address:     $40018024
 Reset:       $00000000
 Description: Bits 31:0 = DATATIME: Data timeout period
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=611
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------
  *SDIO_DTIMER_DATATIME* | 0  | 32 | 31 | rw | Data timeout period
 ----------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_DLEN*
 Address:     $40018028
 Reset:       $00000000
 Description: Bits 24:0 = DATALENGTH: Data length value
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=611
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-------------------
  *SDIO_DLEN_DATALENGTH* | 0  | 25 | 24 | rw | Data length value
 ----------------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_DCTRL*
 Address:     $4001802C
 Reset:       $00000000
 Description: SDIO data control register (SDIO_DCTRL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=612
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------+----+----+----+----+------------
               Bitfield | bo | bw | be | ac | Description
 -----------------------+----+----+----+----+------------
        *SDIO_DCTRL_DTEN* | 0  | 1  | 0  | rw | DTEN
       *SDIO_DCTRL_DTDIR* | 1  | 1  | 1  | rw | DTDIR
      *SDIO_DCTRL_DTMODE* | 2  | 1  | 2  | rw | DTMODE
       *SDIO_DCTRL_DMAEN* | 3  | 1  | 3  | rw | DMAEN
  *SDIO_DCTRL_DBLOCKSIZE* | 4  | 4  | 7  | rw | DBLOCKSIZE
     *SDIO_DCTRL_PWSTART* | 8  | 1  | 8  | rw | PWSTART
      *SDIO_DCTRL_PWSTOP* | 9  | 1  | 9  | rw | PWSTOP
       *SDIO_DCTRL_RWMOD* | 10 | 1  | 10 | rw | RWMOD
      *SDIO_DCTRL_SDIOEN* | 11 | 1  | 11 | rw | SDIOEN
 -----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_DCOUNT*
 Address:     $40018030
 Reset:       $00000000
 Description: Bits 24:0 = DATACOUNT: Data count value
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=613
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------+----+----+----+----+------------------
               Bitfield | bo | bw | be | ac | Description
 -----------------------+----+----+----+----+------------------
  *SDIO_DCOUNT_DATACOUNT* | 0  | 25 | 24 | rw | Data count value
 -----------------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_STA*
 Address:     $40018034
 Reset:       $00000000
 Description: SDIO status register (SDIO_STA)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=614
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *SDIO_STA_CCRCFAIL* | 0  | 1  | 0  | rw | CCRCFAIL
  *SDIO_STA_DCRCFAIL* | 1  | 1  | 1  | rw | DCRCFAIL
  *SDIO_STA_CTIMEOUT* | 2  | 1  | 2  | rw | CTIMEOUT
  *SDIO_STA_DTIMEOUT* | 3  | 1  | 3  | rw | DTIMEOUT
  *SDIO_STA_TXUNDERR* | 4  | 1  | 4  | rw | TXUNDERR
   *SDIO_STA_RXOVERR* | 5  | 1  | 5  | rw | RXOVERR
   *SDIO_STA_CMDREND* | 6  | 1  | 6  | rw | CMDREND
   *SDIO_STA_CMDSENT* | 7  | 1  | 7  | rw | CMDSENT
   *SDIO_STA_DATAEND* | 8  | 1  | 8  | rw | DATAEND
  *SDIO_STA_STBITERR* | 9  | 1  | 9  | rw | STBITERR
   *SDIO_STA_DBCKEND* | 10 | 1  | 10 | rw | DBCKEND
    *SDIO_STA_CMDACT* | 11 | 1  | 11 | rw | CMDACT
     *SDIO_STA_TXACT* | 12 | 1  | 12 | rw | TXACT
     *SDIO_STA_RXACT* | 13 | 1  | 13 | rw | RXACT
  *SDIO_STA_TXFIFOHE* | 14 | 1  | 14 | rw | TXFIFOHE
  *SDIO_STA_RXFIFOHF* | 15 | 1  | 15 | rw | RXFIFOHF
   *SDIO_STA_TXFIFOF* | 16 | 1  | 16 | rw | TXFIFOF
   *SDIO_STA_RXFIFOF* | 17 | 1  | 17 | rw | RXFIFOF
   *SDIO_STA_TXFIFOE* | 18 | 1  | 18 | rw | TXFIFOE
   *SDIO_STA_RXFIFOE* | 19 | 1  | 19 | rw | RXFIFOE
    *SDIO_STA_TXDAVL* | 20 | 1  | 20 | rw | TXDAVL
    *SDIO_STA_RXDAVL* | 21 | 1  | 21 | rw | RXDAVL
    *SDIO_STA_SDIOIT* | 22 | 1  | 22 | rw | SDIOIT
  *SDIO_STA_CEATAEND* | 23 | 1  | 23 | rw | CEATAEND
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_ICR*
 Address:     $40018038
 Reset:       $00000000
 Description: SDIO interrupt clear register (SDIO_ICR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=615
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *SDIO_ICR_CCRCFAILC* | 0  | 1  | 0  | rw | CCRCFAILC
  *SDIO_ICR_DCRCFAILC* | 1  | 1  | 1  | rw | DCRCFAILC
  *SDIO_ICR_CTIMEOUTC* | 2  | 1  | 2  | rw | CTIMEOUTC
  *SDIO_ICR_DTIMEOUTC* | 3  | 1  | 3  | rw | DTIMEOUTC
  *SDIO_ICR_TXUNDERRC* | 4  | 1  | 4  | rw | TXUNDERRC
   *SDIO_ICR_RXOVERRC* | 5  | 1  | 5  | rw | RXOVERRC
   *SDIO_ICR_CMDRENDC* | 6  | 1  | 6  | rw | CMDRENDC
   *SDIO_ICR_CMDSENTC* | 7  | 1  | 7  | rw | CMDSENTC
   *SDIO_ICR_DATAENDC* | 8  | 1  | 8  | rw | DATAENDC
  *SDIO_ICR_STBITERRC* | 9  | 1  | 9  | rw | STBITERRC
   *SDIO_ICR_DBCKENDC* | 10 | 1  | 10 | rw | DBCKENDC
    *SDIO_ICR_SDIOITC* | 22 | 1  | 22 | rw | SDIOITC
  *SDIO_ICR_CEATAENDC* | 23 | 1  | 23 | rw | CEATAENDC
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_MASK*
 Address:     $4001803C
 Reset:       $00000000
 Description: SDIO mask register (SDIO_MASK)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=617
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *SDIO_MASK_CCRCFAILIE* | 0  | 1  | 0  | rw | CCRCFAILIE
  *SDIO_MASK_DCRCFAILIE* | 1  | 1  | 1  | rw | DCRCFAILIE
  *SDIO_MASK_CTIMEOUTIE* | 2  | 1  | 2  | rw | CTIMEOUTIE
  *SDIO_MASK_DTIMEOUTIE* | 3  | 1  | 3  | rw | DTIMEOUTIE
  *SDIO_MASK_TXUNDERRIE* | 4  | 1  | 4  | rw | TXUNDERRIE
   *SDIO_MASK_RXOVERRIE* | 5  | 1  | 5  | rw | RXOVERRIE
   *SDIO_MASK_CMDRENDIE* | 6  | 1  | 6  | rw | CMDRENDIE
   *SDIO_MASK_CMDSENTIE* | 7  | 1  | 7  | rw | CMDSENTIE
   *SDIO_MASK_DATAENDIE* | 8  | 1  | 8  | rw | DATAENDIE
  *SDIO_MASK_STBITERRIE* | 9  | 1  | 9  | rw | STBITERRIE
  *SDIO_MASK_DBACKENDIE* | 10 | 1  | 10 | rw | DBACKENDIE
    *SDIO_MASK_CMDACTIE* | 11 | 1  | 11 | rw | CMDACTIE
     *SDIO_MASK_TXACTIE* | 12 | 1  | 12 | rw | TXACTIE
     *SDIO_MASK_RXACTIE* | 13 | 1  | 13 | rw | RXACTIE
  *SDIO_MASK_TXFIFOHEIE* | 14 | 1  | 14 | rw | TXFIFOHEIE
  *SDIO_MASK_RXFIFOHFIE* | 15 | 1  | 15 | rw | RXFIFOHFIE
   *SDIO_MASK_TXFIFOFIE* | 16 | 1  | 16 | rw | TXFIFOFIE
   *SDIO_MASK_RXFIFOFIE* | 17 | 1  | 17 | rw | RXFIFOFIE
   *SDIO_MASK_TXFIFOEIE* | 18 | 1  | 18 | rw | TXFIFOEIE
   *SDIO_MASK_RXFIFOEIE* | 19 | 1  | 19 | rw | RXFIFOEIE
    *SDIO_MASK_TXDAVLIE* | 20 | 1  | 20 | rw | TXDAVLIE
    *SDIO_MASK_RXDAVLIE* | 21 | 1  | 21 | rw | RXDAVLIE
    *SDIO_MASK_SDIOITIE* | 22 | 1  | 22 | rw | SDIOITIE
   *SDIO_MASK_CEATENDIE* | 23 | 1  | 23 | rw | CEATENDIE
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_FIFOCNT*
 Address:     $40018048
 Reset:       $00000000
 Description: Bits 23:0 = FIFOCOUNT: Remaining number of words to be written to or read from the FIFO
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=619
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+------------
  *SDIO_FIFOCNT_FIF0COUNT* | 0  | 24 | 23 | rw | FIF0COUNT
 ------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SDIO|
 Register:    *SDIO_FIFO*
 Address:     $40018080
 Reset:       $00000000
 Description: bits 31:0 = FIFOData: Receive and transmit FIFO data
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=620
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *SDIO_FIFO_FIFOData* | 0  | 32 | 31 | rw | FIFOData
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_CRH*
 Address:     $40002800
 Reset:       $00000000
 Description: RTC Control Register High
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=487
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------------------
  *RTC_CRH_SECIE* | 0  | 1  | 0  | rw | Second interrupt Enable
  *RTC_CRH_ALRIE* | 1  | 1  | 1  | rw | Alarm interrupt Enable
   *RTC_CRH_OWIE* | 2  | 1  | 2  | rw | Overflow interrupt Enable
 ---------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_CRL*
 Address:     $40002804
 Reset:       $00000020
 Description: RTC Control Register Low
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=488
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------------
   *RTC_CRL_SECF* | 0  | 1  | 0  | rw | Second Flag
   *RTC_CRL_ALRF* | 1  | 1  | 1  | rw | Alarm Flag
    *RTC_CRL_OWF* | 2  | 1  | 2  | rw | Overflow Flag
    *RTC_CRL_RSF* | 3  | 1  | 3  | rw | Registers Synchronized Flag
    *RTC_CRL_CNF* | 4  | 1  | 4  | rw | Configuration Flag
  *RTC_CRL_RTOFF* | 5  | 1  | 5  | ro | RTC operation OFF
 ---------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_PRLH*
 Address:     $40002808
 Reset:       $00000000
 Description: RTC Prescaler Load Register High
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=489
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------------------------
  *RTC_PRLH_PRLH* | 0  | 4  | 3  | rw | RTC Prescaler Load Register High
 ---------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_PRLL*
 Address:     $4000280C
 Reset:       $8000
 Description: RTC Prescaler Load Register Low
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=489
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *RTC_PRLL_PRLL* | 0  | 16 | 15 | rw | RTC Prescaler Divider Register Low
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_DIVH*
 Address:     $40002810
 Reset:       $00000000
 Description: RTC Prescaler Divider Register High
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=490
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------------
  *RTC_DIVH_DIVH* | 0  | 4  | 3  | rw | RTC prescaler divider register high
 ---------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_DIVL*
 Address:     $40002814
 Reset:       $8000
 Description: RTC Prescaler Divider Register Low
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=490
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *RTC_DIVL_DIVL* | 0  | 16 | 15 | rw | RTC prescaler divider register Low
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_CNTH*
 Address:     $40002818
 Reset:       $00000000
 Description: RTC Counter Register High
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=491
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------------------
  *RTC_CNTH_CNTH* | 0  | 16 | 15 | rw | RTC counter register high
 ---------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_CNTL*
 Address:     $4000281C
 Reset:       $00000000
 Description: RTC Counter Register Low
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=491
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+--------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+--------------------------
  *RTC_CNTL_CNTL* | 0  | 16 | 15 | rw | RTC counter register Low
 ---------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_ALRH*
 Address:     $40002820
 Reset:       $FFFF
 Description: RTC Alarm Register High
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=492
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------
  *RTC_ALRH_ALRH* | 0  | 16 | 15 | rw | RTC alarm register high
 ---------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |RTC|
 Register:    *RTC_ALRL*
 Address:     $40002824
 Reset:       $FFFF
 Description: RTC Alarm Register Low
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=492
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------
  *RTC_ALRL_ALRL* | 0  | 16 | 15 | rw | RTC alarm register low
 ---------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR1*
 Address:     $40006C00
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR1_D1* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR2*
 Address:     $40006C04
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR2_D2* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR3*
 Address:     $40006C08
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR3_D3* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR4*
 Address:     $40006C0C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR4_D4* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR5*
 Address:     $40006C10
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR5_D5* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR6*
 Address:     $40006C14
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR6_D6* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR7*
 Address:     $40006C18
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR7_D7* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR8*
 Address:     $40006C1C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR8_D8* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR9*
 Address:     $40006C20
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------
  *BKP_DR9_D9* | 0  | 16 | 15 | rw | Backup data
 ------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR10*
 Address:     $40006C24
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR10_D10* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR11*
 Address:     $40006C3C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------
  *BKP_DR11_DR11* | 0  | 16 | 15 | rw | Backup data
 ---------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR12*
 Address:     $40006C40
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------
  *BKP_DR12_DR12* | 0  | 16 | 15 | rw | Backup data
 ---------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR13*
 Address:     $40006C44
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------
  *BKP_DR13_DR13* | 0  | 16 | 15 | rw | Backup data
 ---------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR14*
 Address:     $40006C48
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR14_D14* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR15*
 Address:     $40006C4C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR15_D15* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR16*
 Address:     $40006C50
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR16_D16* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR17*
 Address:     $40006C54
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR17_D17* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR18*
 Address:     $40006C58
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR18_D18* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR19*
 Address:     $40006C5C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR19_D19* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR20*
 Address:     $40006C60
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR20_D20* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR21*
 Address:     $40006C64
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR21_D21* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR22*
 Address:     $40006C68
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR22_D22* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR23*
 Address:     $40006C6C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR23_D23* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR24*
 Address:     $40006C70
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR24_D24* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR25*
 Address:     $40006C74
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR25_D25* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR26*
 Address:     $40006C78
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR26_D26* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR27*
 Address:     $40006C7C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR27_D27* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR28*
 Address:     $40006C80
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR28_D28* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR29*
 Address:     $40006C84
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR29_D29* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR30*
 Address:     $40006C88
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR30_D30* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR31*
 Address:     $40006C8C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR31_D31* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR32*
 Address:     $40006C90
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR32_D32* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR33*
 Address:     $40006C94
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR33_D33* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR34*
 Address:     $40006C98
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR34_D34* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR35*
 Address:     $40006C9C
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR35_D35* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR36*
 Address:     $40006CA0
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR36_D36* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR37*
 Address:     $40006CA4
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR37_D37* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR38*
 Address:     $40006CA8
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR38_D38* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR39*
 Address:     $40006CAC
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR39_D39* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR40*
 Address:     $40006CB0
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR40_D40* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR41*
 Address:     $40006CB4
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR41_D41* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_DR42*
 Address:     $40006CB8
 Reset:       $00000000
 Description: Backup data register (BKP_DR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------
  *BKP_DR42_D42* | 0  | 16 | 15 | rw | Backup data
 --------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_RTCCR*
 Address:     $40006C28
 Reset:       $00000000
 Description: RTC clock calibration register (BKP_RTCCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=83 
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------------
   *BKP_RTCCR_CAL* | 0  | 7  | 6  | rw | Calibration value
   *BKP_RTCCR_CCO* | 7  | 1  | 7  | rw | Calibration Clock Output
  *BKP_RTCCR_ASOE* | 8  | 1  | 8  | rw | Alarm or second output enable
  *BKP_RTCCR_ASOS* | 9  | 1  | 9  | rw | Alarm or second output selection
 ----------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_CR*
 Address:     $40006C2C
 Reset:       $00000000
 Description: Backup control register (BKP_CR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=84 
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+-------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+-------------------------
   *BKP_CR_TPE* | 0  | 1  | 0  | rw | Tamper pin enable
  *BKP_CR_TPAL* | 1  | 1  | 1  | rw | Tamper pin active level
 -------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |BKP|
 Register:    *BKP_CSR*
 Address:     $40006C30
 Reset:       $00000000
 Description: BKP_CSR control/status register (BKP_CSR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=84 
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------------------
   *BKP_CSR_CTE* | 0  | 1  | 0  | wo | Clear Tamper event
   *BKP_CSR_CTI* | 1  | 1  | 1  | wo | Clear Tamper Interrupt
  *BKP_CSR_TPIE* | 2  | 1  | 2  | rw | Tamper Pin interrupt enable
   *BKP_CSR_TEF* | 8  | 1  | 8  | ro | Tamper Event Flag
   *BKP_CSR_TIF* | 9  | 1  | 9  | ro | Tamper Interrupt Flag
 --------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |IWDG|
 Register:    *IWDG_KR*
 Address:     $40003000
 Reset:       $00000000
 Description: Key register (IWDG_KR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=496
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+------------
  *IWDG_KR_KEY* | 0  | 16 | 15 | rw | Key value
 -------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |IWDG|
 Register:    *IWDG_PR*
 Address:     $40003004
 Reset:       $00000000
 Description: Prescaler register (IWDG_PR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=496
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+-------------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+-------------------
  *IWDG_PR_PR* | 0  | 3  | 2  | rw | Prescaler divider
 ------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |IWDG|
 Register:    *IWDG_RLR*
 Address:     $40003008
 Reset:       $00000FFF
 Description: Reload register (IWDG_RLR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=497
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+-------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+-------------------------------
  *IWDG_RLR_RL* | 0  | 12 | 11 | rw | Watchdog counter reload value
 -------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |IWDG|
 Register:    *IWDG_SR*
 Address:     $4000300C
 Reset:       $00000000
 Description: Status register (IWDG_SR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=497
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+--------------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+--------------------------------------
  *IWDG_SR_PVU* | 0  | 1  | 0  | rw | Watchdog prescaler value update
  *IWDG_SR_RVU* | 1  | 1  | 1  | rw | Watchdog counter reload value update
 -------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |WWDG|
 Register:    *WWDG_CR*
 Address:     $40002C00
 Reset:       $0000007F
 Description: Control register (WWDG_CR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=504
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+----------------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+----------------------------
     *WWDG_CR_T* | 0  | 7  | 6  | rw | 7-bit counter (MSB to LSB)
  *WWDG_CR_WDGA* | 7  | 1  | 7  | rw | Activation bit
 --------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |WWDG|
 Register:    *WWDG_CFR*
 Address:     $40002C04
 Reset:       $0000007F
 Description: Configuration register (WWDG_CFR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=505
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------
      *WWDG_CFR_W* | 0  | 7  | 6  | rw | 7-bit window value
  *WWDG_CFR_WDGTB* | 7  | 2  | 8  | rw | Timer Base
    *WWDG_CFR_EWI* | 9  | 1  | 9  | rw | Early Wakeup Interrupt
 ----------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |WWDG|
 Register:    *WWDG_SR*
 Address:     $40002C08
 Reset:       $00000000
 Description: Status register (WWDG_SR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=505
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+------------------------
  *WWDG_SR_EWI* | 0  | 1  | 0  | rw | Early Wakeup Interrupt
 -------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CR1*
 Address:     $40012C00
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=338
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
   *TIM1_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM1_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM1_CR1_CMS* | 5  | 2  | 6  | rw | Center-aligned mode selection
   *TIM1_CR1_DIR* | 4  | 1  | 4  | rw | Direction
   *TIM1_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM1_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM1_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM1_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CR2*
 Address:     $40012C04
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=339
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------------
   *TIM1_CR2_OIS4* | 14 | 1  | 14 | rw | Output Idle state 4
  *TIM1_CR2_OIS3N* | 13 | 1  | 13 | rw | Output Idle state 3
   *TIM1_CR2_OIS3* | 12 | 1  | 12 | rw | Output Idle state 3
  *TIM1_CR2_OIS2N* | 11 | 1  | 11 | rw | Output Idle state 2
   *TIM1_CR2_OIS2* | 10 | 1  | 10 | rw | Output Idle state 2
  *TIM1_CR2_OIS1N* | 9  | 1  | 9  | rw | Output Idle state 1
   *TIM1_CR2_OIS1* | 8  | 1  | 8  | rw | Output Idle state 1
   *TIM1_CR2_TI1S* | 7  | 1  | 7  | rw | TI1 selection
    *TIM1_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
   *TIM1_CR2_CCDS* | 3  | 1  | 3  | rw | Capture/compare DMA selection
   *TIM1_CR2_CCUS* | 2  | 1  | 2  | rw | Capture/compare control update selection
   *TIM1_CR2_CCPC* | 0  | 1  | 0  | rw | Capture/compare preloaded control
 ----------------+----+----+----+----+------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_SMCR*
 Address:     $40012C08
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=342
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM1_SMCR_ETP* | 15 | 1  | 15 | rw | External trigger polarity
   *TIM1_SMCR_ECE* | 14 | 1  | 14 | rw | External clock enable
  *TIM1_SMCR_ETPS* | 12 | 2  | 13 | rw | External trigger prescaler
   *TIM1_SMCR_ETF* | 8  | 4  | 11 | rw | External trigger filter
   *TIM1_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
    *TIM1_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
   *TIM1_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_DIER*
 Address:     $40012C0C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=344
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *TIM1_DIER_TDE* | 14 | 1  | 14 | rw | Trigger DMA request enable
  *TIM1_DIER_COMDE* | 13 | 1  | 13 | rw | COM DMA request enable
  *TIM1_DIER_CC4DE* | 12 | 1  | 12 | rw | Capture/Compare 4 DMA request enable
  *TIM1_DIER_CC3DE* | 11 | 1  | 11 | rw | Capture/Compare 3 DMA request enable
  *TIM1_DIER_CC2DE* | 10 | 1  | 10 | rw | Capture/Compare 2 DMA request enable
  *TIM1_DIER_CC1DE* | 9  | 1  | 9  | rw | Capture/Compare 1 DMA request enable
    *TIM1_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
    *TIM1_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM1_DIER_CC4IE* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt enable
  *TIM1_DIER_CC3IE* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt enable
  *TIM1_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM1_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM1_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
    *TIM1_DIER_BIE* | 7  | 1  | 7  | rw | Break interrupt enable
  *TIM1_DIER_COMIE* | 5  | 1  | 5  | rw | COM interrupt enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_SR*
 Address:     $40012C10
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=346
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM1_SR_CC4OF* | 12 | 1  | 12 | rw | Capture/Compare 4 overcapture flag
  *TIM1_SR_CC3OF* | 11 | 1  | 11 | rw | Capture/Compare 3 overcapture flag
  *TIM1_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM1_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM1_SR_BIF* | 7  | 1  | 7  | rw | Break interrupt flag
    *TIM1_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM1_SR_COMIF* | 5  | 1  | 5  | rw | COM interrupt flag
  *TIM1_SR_CC4IF* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt flag
  *TIM1_SR_CC3IF* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt flag
  *TIM1_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM1_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM1_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_EGR*
 Address:     $40012C14
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=347
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------------------
    *TIM1_EGR_BG* | 7  | 1  | 7  | rw | Break generation
    *TIM1_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM1_EGR_COMG* | 5  | 1  | 5  | rw | Capture/Compare control update generation
  *TIM1_EGR_CC4G* | 4  | 1  | 4  | rw | Capture/compare 4 generation
  *TIM1_EGR_CC3G* | 3  | 1  | 3  | rw | Capture/compare 3 generation
  *TIM1_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM1_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM1_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+-------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCMR1_Output*
 Address:     $40012C18
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=349
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM1_CCMR1_Output_OC2CE* | 15 | 1  | 15 | rw | Output Compare 2 clear enable
   *TIM1_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output Compare 2 mode
  *TIM1_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output Compare 2 preload enable
  *TIM1_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output Compare 2 fast enable
   *TIM1_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
  *TIM1_CCMR1_Output_OC1CE* | 7  | 1  | 7  | rw | Output Compare 1 clear enable
   *TIM1_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM1_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
  *TIM1_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output Compare 1 fast enable
   *TIM1_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCMR1_Input*
 Address:     $40012C18
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=349
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM1_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM1_CCMR1_Input_IC2PCS* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM1_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
    *TIM1_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
   *TIM1_CCMR1_Input_ICPCS* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM1_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCMR2_Output*
 Address:     $40012C1C
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=351
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM1_CCMR2_Output_OC4CE* | 15 | 1  | 15 | rw | Output compare 4 clear enable
   *TIM1_CCMR2_Output_OC4M* | 12 | 3  | 14 | rw | Output compare 4 mode
  *TIM1_CCMR2_Output_OC4PE* | 11 | 1  | 11 | rw | Output compare 4 preload enable
  *TIM1_CCMR2_Output_OC4FE* | 10 | 1  | 10 | rw | Output compare 4 fast enable
   *TIM1_CCMR2_Output_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
  *TIM1_CCMR2_Output_OC3CE* | 7  | 1  | 7  | rw | Output compare 3 clear enable
   *TIM1_CCMR2_Output_OC3M* | 4  | 3  | 6  | rw | Output compare 3 mode
  *TIM1_CCMR2_Output_OC3PE* | 3  | 1  | 3  | rw | Output compare 3 preload enable
  *TIM1_CCMR2_Output_OC3FE* | 2  | 1  | 2  | rw | Output compare 3 fast enable
   *TIM1_CCMR2_Output_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCMR2_Input*
 Address:     $40012C1C
 Reset:       $00000000
 Description: capture/compare mode register 2 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=351
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM1_CCMR2_Input_IC4F* | 12 | 4  | 15 | rw | Input capture 4 filter
  *TIM1_CCMR2_Input_IC4PSC* | 10 | 2  | 11 | rw | Input capture 4 prescaler
    *TIM1_CCMR2_Input_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
    *TIM1_CCMR2_Input_IC3F* | 4  | 4  | 7  | rw | Input capture 3 filter
  *TIM1_CCMR2_Input_IC3PSC* | 2  | 2  | 3  | rw | Input capture 3 prescaler
    *TIM1_CCMR2_Input_CC3S* | 0  | 2  | 1  | rw | Capture/compare 3 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCER*
 Address:     $40012C20
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=353
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------------------------
   *TIM1_CCER_CC4P* | 13 | 1  | 13 | rw | Capture/Compare 3 output Polarity
   *TIM1_CCER_CC4E* | 12 | 1  | 12 | rw | Capture/Compare 4 output enable
  *TIM1_CCER_CC3NP* | 11 | 1  | 11 | rw | Capture/Compare 3 output Polarity
  *TIM1_CCER_CC3NE* | 10 | 1  | 10 | rw | Capture/Compare 3 complementary output enable
   *TIM1_CCER_CC3P* | 9  | 1  | 9  | rw | Capture/Compare 3 output Polarity
   *TIM1_CCER_CC3E* | 8  | 1  | 8  | rw | Capture/Compare 3 output enable
  *TIM1_CCER_CC2NP* | 7  | 1  | 7  | rw | Capture/Compare 2 output Polarity
  *TIM1_CCER_CC2NE* | 6  | 1  | 6  | rw | Capture/Compare 2 complementary output enable
   *TIM1_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
   *TIM1_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM1_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
  *TIM1_CCER_CC1NE* | 2  | 1  | 2  | rw | Capture/Compare 1 complementary output enable
   *TIM1_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM1_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 -----------------+----+----+----+----+-----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CNT*
 Address:     $40012C24
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=356
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM1_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_PSC*
 Address:     $40012C28
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=356
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM1_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_ARR*
 Address:     $40012C2C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=356
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM1_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCR1*
 Address:     $40012C34
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=357
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM1_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCR2*
 Address:     $40012C38
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=358
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM1_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCR3*
 Address:     $40012C3C
 Reset:       $00000000
 Description: capture/compare register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=358
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM1_CCR3_CCR3* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_CCR4*
 Address:     $40012C40
 Reset:       $00000000
 Description: capture/compare register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=359
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM1_CCR4_CCR4* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_DCR*
 Address:     $40012C48
 Reset:       $0000
 Description: DMA control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=361
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------------
  *TIM1_DCR_DBL* | 8  | 5  | 12 | rw | DMA burst length
  *TIM1_DCR_DBA* | 0  | 5  | 4  | rw | DMA base address
 --------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_DMAR*
 Address:     $40012C4C
 Reset:       $0000
 Description: DMA address for full transfer
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=362
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------
  *TIM1_DMAR_DMAB* | 0  | 16 | 15 | rw | DMA register for burst accesses
 ----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_RCR*
 Address:     $40012C30
 Reset:       $0000
 Description: repetition counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=357
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+--------------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+--------------------------
  *TIM1_RCR_REP* | 0  | 8  | 7  | rw | Repetition counter value
 --------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM1|
 Register:    *TIM1_BDTR*
 Address:     $40012C44
 Reset:       $0000
 Description: break and dead-time register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=359
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------
   *TIM1_BDTR_MOE* | 15 | 1  | 15 | rw | Main output enable
   *TIM1_BDTR_AOE* | 14 | 1  | 14 | rw | Automatic output enable
   *TIM1_BDTR_BKP* | 13 | 1  | 13 | rw | Break polarity
   *TIM1_BDTR_BKE* | 12 | 1  | 12 | rw | Break enable
  *TIM1_BDTR_OSSR* | 11 | 1  | 11 | rw | Off-state selection for Run mode
  *TIM1_BDTR_OSSI* | 10 | 1  | 10 | rw | Off-state selection for Idle mode
  *TIM1_BDTR_LOCK* | 8  | 2  | 9  | rw | Lock configuration
   *TIM1_BDTR_DTG* | 0  | 8  | 7  | rw | Dead-time generator setup
 ----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CR1*
 Address:     $40013400
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=338
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
   *TIM8_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM8_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM8_CR1_CMS* | 5  | 2  | 6  | rw | Center-aligned mode selection
   *TIM8_CR1_DIR* | 4  | 1  | 4  | rw | Direction
   *TIM8_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM8_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM8_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM8_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CR2*
 Address:     $40013404
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=339
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------------
   *TIM8_CR2_OIS4* | 14 | 1  | 14 | rw | Output Idle state 4
  *TIM8_CR2_OIS3N* | 13 | 1  | 13 | rw | Output Idle state 3
   *TIM8_CR2_OIS3* | 12 | 1  | 12 | rw | Output Idle state 3
  *TIM8_CR2_OIS2N* | 11 | 1  | 11 | rw | Output Idle state 2
   *TIM8_CR2_OIS2* | 10 | 1  | 10 | rw | Output Idle state 2
  *TIM8_CR2_OIS1N* | 9  | 1  | 9  | rw | Output Idle state 1
   *TIM8_CR2_OIS1* | 8  | 1  | 8  | rw | Output Idle state 1
   *TIM8_CR2_TI1S* | 7  | 1  | 7  | rw | TI1 selection
    *TIM8_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
   *TIM8_CR2_CCDS* | 3  | 1  | 3  | rw | Capture/compare DMA selection
   *TIM8_CR2_CCUS* | 2  | 1  | 2  | rw | Capture/compare control update selection
   *TIM8_CR2_CCPC* | 0  | 1  | 0  | rw | Capture/compare preloaded control
 ----------------+----+----+----+----+------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_SMCR*
 Address:     $40013408
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=342
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM8_SMCR_ETP* | 15 | 1  | 15 | rw | External trigger polarity
   *TIM8_SMCR_ECE* | 14 | 1  | 14 | rw | External clock enable
  *TIM8_SMCR_ETPS* | 12 | 2  | 13 | rw | External trigger prescaler
   *TIM8_SMCR_ETF* | 8  | 4  | 11 | rw | External trigger filter
   *TIM8_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
    *TIM8_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
   *TIM8_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_DIER*
 Address:     $4001340C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=344
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *TIM8_DIER_TDE* | 14 | 1  | 14 | rw | Trigger DMA request enable
  *TIM8_DIER_COMDE* | 13 | 1  | 13 | rw | COM DMA request enable
  *TIM8_DIER_CC4DE* | 12 | 1  | 12 | rw | Capture/Compare 4 DMA request enable
  *TIM8_DIER_CC3DE* | 11 | 1  | 11 | rw | Capture/Compare 3 DMA request enable
  *TIM8_DIER_CC2DE* | 10 | 1  | 10 | rw | Capture/Compare 2 DMA request enable
  *TIM8_DIER_CC1DE* | 9  | 1  | 9  | rw | Capture/Compare 1 DMA request enable
    *TIM8_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
    *TIM8_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM8_DIER_CC4IE* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt enable
  *TIM8_DIER_CC3IE* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt enable
  *TIM8_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM8_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM8_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
    *TIM8_DIER_BIE* | 7  | 1  | 7  | rw | Break interrupt enable
  *TIM8_DIER_COMIE* | 5  | 1  | 5  | rw | COM interrupt enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_SR*
 Address:     $40013410
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=346
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM8_SR_CC4OF* | 12 | 1  | 12 | rw | Capture/Compare 4 overcapture flag
  *TIM8_SR_CC3OF* | 11 | 1  | 11 | rw | Capture/Compare 3 overcapture flag
  *TIM8_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM8_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM8_SR_BIF* | 7  | 1  | 7  | rw | Break interrupt flag
    *TIM8_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM8_SR_COMIF* | 5  | 1  | 5  | rw | COM interrupt flag
  *TIM8_SR_CC4IF* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt flag
  *TIM8_SR_CC3IF* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt flag
  *TIM8_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM8_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM8_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_EGR*
 Address:     $40013414
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=347
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------------------
    *TIM8_EGR_BG* | 7  | 1  | 7  | rw | Break generation
    *TIM8_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM8_EGR_COMG* | 5  | 1  | 5  | rw | Capture/Compare control update generation
  *TIM8_EGR_CC4G* | 4  | 1  | 4  | rw | Capture/compare 4 generation
  *TIM8_EGR_CC3G* | 3  | 1  | 3  | rw | Capture/compare 3 generation
  *TIM8_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM8_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM8_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+-------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCMR1_Output*
 Address:     $40013418
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=349
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM8_CCMR1_Output_OC2CE* | 15 | 1  | 15 | rw | Output Compare 2 clear enable
   *TIM8_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output Compare 2 mode
  *TIM8_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output Compare 2 preload enable
  *TIM8_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output Compare 2 fast enable
   *TIM8_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
  *TIM8_CCMR1_Output_OC1CE* | 7  | 1  | 7  | rw | Output Compare 1 clear enable
   *TIM8_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM8_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
  *TIM8_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output Compare 1 fast enable
   *TIM8_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCMR1_Input*
 Address:     $40013418
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=349
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM8_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM8_CCMR1_Input_IC2PCS* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM8_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
    *TIM8_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
   *TIM8_CCMR1_Input_ICPCS* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM8_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCMR2_Output*
 Address:     $4001341C
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=351
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM8_CCMR2_Output_OC4CE* | 15 | 1  | 15 | rw | Output compare 4 clear enable
   *TIM8_CCMR2_Output_OC4M* | 12 | 3  | 14 | rw | Output compare 4 mode
  *TIM8_CCMR2_Output_OC4PE* | 11 | 1  | 11 | rw | Output compare 4 preload enable
  *TIM8_CCMR2_Output_OC4FE* | 10 | 1  | 10 | rw | Output compare 4 fast enable
   *TIM8_CCMR2_Output_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
  *TIM8_CCMR2_Output_OC3CE* | 7  | 1  | 7  | rw | Output compare 3 clear enable
   *TIM8_CCMR2_Output_OC3M* | 4  | 3  | 6  | rw | Output compare 3 mode
  *TIM8_CCMR2_Output_OC3PE* | 3  | 1  | 3  | rw | Output compare 3 preload enable
  *TIM8_CCMR2_Output_OC3FE* | 2  | 1  | 2  | rw | Output compare 3 fast enable
   *TIM8_CCMR2_Output_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCMR2_Input*
 Address:     $4001341C
 Reset:       $00000000
 Description: capture/compare mode register 2 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=351
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM8_CCMR2_Input_IC4F* | 12 | 4  | 15 | rw | Input capture 4 filter
  *TIM8_CCMR2_Input_IC4PSC* | 10 | 2  | 11 | rw | Input capture 4 prescaler
    *TIM8_CCMR2_Input_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
    *TIM8_CCMR2_Input_IC3F* | 4  | 4  | 7  | rw | Input capture 3 filter
  *TIM8_CCMR2_Input_IC3PSC* | 2  | 2  | 3  | rw | Input capture 3 prescaler
    *TIM8_CCMR2_Input_CC3S* | 0  | 2  | 1  | rw | Capture/compare 3 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCER*
 Address:     $40013420
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=353
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------------------------
   *TIM8_CCER_CC4P* | 13 | 1  | 13 | rw | Capture/Compare 3 output Polarity
   *TIM8_CCER_CC4E* | 12 | 1  | 12 | rw | Capture/Compare 4 output enable
  *TIM8_CCER_CC3NP* | 11 | 1  | 11 | rw | Capture/Compare 3 output Polarity
  *TIM8_CCER_CC3NE* | 10 | 1  | 10 | rw | Capture/Compare 3 complementary output enable
   *TIM8_CCER_CC3P* | 9  | 1  | 9  | rw | Capture/Compare 3 output Polarity
   *TIM8_CCER_CC3E* | 8  | 1  | 8  | rw | Capture/Compare 3 output enable
  *TIM8_CCER_CC2NP* | 7  | 1  | 7  | rw | Capture/Compare 2 output Polarity
  *TIM8_CCER_CC2NE* | 6  | 1  | 6  | rw | Capture/Compare 2 complementary output enable
   *TIM8_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
   *TIM8_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM8_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
  *TIM8_CCER_CC1NE* | 2  | 1  | 2  | rw | Capture/Compare 1 complementary output enable
   *TIM8_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM8_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 -----------------+----+----+----+----+-----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CNT*
 Address:     $40013424
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=356
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM8_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_PSC*
 Address:     $40013428
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=356
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM8_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_ARR*
 Address:     $4001342C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=356
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM8_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCR1*
 Address:     $40013434
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=357
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM8_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCR2*
 Address:     $40013438
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=358
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM8_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCR3*
 Address:     $4001343C
 Reset:       $00000000
 Description: capture/compare register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=358
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM8_CCR3_CCR3* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_CCR4*
 Address:     $40013440
 Reset:       $00000000
 Description: capture/compare register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=359
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM8_CCR4_CCR4* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_DCR*
 Address:     $40013448
 Reset:       $0000
 Description: DMA control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=361
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------------
  *TIM8_DCR_DBL* | 8  | 5  | 12 | rw | DMA burst length
  *TIM8_DCR_DBA* | 0  | 5  | 4  | rw | DMA base address
 --------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_DMAR*
 Address:     $4001344C
 Reset:       $0000
 Description: DMA address for full transfer
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=362
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------
  *TIM8_DMAR_DMAB* | 0  | 16 | 15 | rw | DMA register for burst accesses
 ----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_RCR*
 Address:     $40013430
 Reset:       $0000
 Description: repetition counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=357
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+--------------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+--------------------------
  *TIM8_RCR_REP* | 0  | 8  | 7  | rw | Repetition counter value
 --------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM8|
 Register:    *TIM8_BDTR*
 Address:     $40013444
 Reset:       $0000
 Description: break and dead-time register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=359
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------
   *TIM8_BDTR_MOE* | 15 | 1  | 15 | rw | Main output enable
   *TIM8_BDTR_AOE* | 14 | 1  | 14 | rw | Automatic output enable
   *TIM8_BDTR_BKP* | 13 | 1  | 13 | rw | Break polarity
   *TIM8_BDTR_BKE* | 12 | 1  | 12 | rw | Break enable
  *TIM8_BDTR_OSSR* | 11 | 1  | 11 | rw | Off-state selection for Run mode
  *TIM8_BDTR_OSSI* | 10 | 1  | 10 | rw | Off-state selection for Idle mode
  *TIM8_BDTR_LOCK* | 8  | 2  | 9  | rw | Lock configuration
   *TIM8_BDTR_DTG* | 0  | 8  | 7  | rw | Dead-time generator setup
 ----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CR1*
 Address:     $40000000
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=404
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
   *TIM2_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM2_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM2_CR1_CMS* | 5  | 2  | 6  | rw | Center-aligned mode selection
   *TIM2_CR1_DIR* | 4  | 1  | 4  | rw | Direction
   *TIM2_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM2_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM2_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM2_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CR2*
 Address:     $40000004
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=406
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
  *TIM2_CR2_TI1S* | 7  | 1  | 7  | rw | TI1 selection
   *TIM2_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
  *TIM2_CR2_CCDS* | 3  | 1  | 3  | rw | Capture/compare DMA selection
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_SMCR*
 Address:     $40000008
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=407
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM2_SMCR_ETP* | 15 | 1  | 15 | rw | External trigger polarity
   *TIM2_SMCR_ECE* | 14 | 1  | 14 | rw | External clock enable
  *TIM2_SMCR_ETPS* | 12 | 2  | 13 | rw | External trigger prescaler
   *TIM2_SMCR_ETF* | 8  | 4  | 11 | rw | External trigger filter
   *TIM2_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
    *TIM2_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
   *TIM2_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_DIER*
 Address:     $4000000C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=409
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *TIM2_DIER_TDE* | 14 | 1  | 14 | rw | Trigger DMA request enable
  *TIM2_DIER_CC4DE* | 12 | 1  | 12 | rw | Capture/Compare 4 DMA request enable
  *TIM2_DIER_CC3DE* | 11 | 1  | 11 | rw | Capture/Compare 3 DMA request enable
  *TIM2_DIER_CC2DE* | 10 | 1  | 10 | rw | Capture/Compare 2 DMA request enable
  *TIM2_DIER_CC1DE* | 9  | 1  | 9  | rw | Capture/Compare 1 DMA request enable
    *TIM2_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
    *TIM2_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM2_DIER_CC4IE* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt enable
  *TIM2_DIER_CC3IE* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt enable
  *TIM2_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM2_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM2_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_SR*
 Address:     $40000010
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=410
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM2_SR_CC4OF* | 12 | 1  | 12 | rw | Capture/Compare 4 overcapture flag
  *TIM2_SR_CC3OF* | 11 | 1  | 11 | rw | Capture/Compare 3 overcapture flag
  *TIM2_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM2_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM2_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM2_SR_CC4IF* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt flag
  *TIM2_SR_CC3IF* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt flag
  *TIM2_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM2_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM2_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_EGR*
 Address:     $40000014
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=412
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------
    *TIM2_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM2_EGR_CC4G* | 4  | 1  | 4  | rw | Capture/compare 4 generation
  *TIM2_EGR_CC3G* | 3  | 1  | 3  | rw | Capture/compare 3 generation
  *TIM2_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM2_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM2_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCMR1_Output*
 Address:     $40000018
 Reset:       $00000000
 Description: capture/compare mode register 1 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM2_CCMR1_Output_OC2CE* | 15 | 1  | 15 | rw | Output compare 2 clear enable
   *TIM2_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output compare 2 mode
  *TIM2_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output compare 2 preload enable
  *TIM2_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output compare 2 fast enable
   *TIM2_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
  *TIM2_CCMR1_Output_OC1CE* | 7  | 1  | 7  | rw | Output compare 1 clear enable
   *TIM2_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output compare 1 mode
  *TIM2_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output compare 1 preload enable
  *TIM2_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output compare 1 fast enable
   *TIM2_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCMR1_Input*
 Address:     $40000018
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM2_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM2_CCMR1_Input_IC2PSC* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM2_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/compare 2 selection
    *TIM2_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM2_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM2_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCMR2_Output*
 Address:     $4000001C
 Reset:       $00000000
 Description: capture/compare mode register 2 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM2_CCMR2_Output_O24CE* | 15 | 1  | 15 | rw | Output compare 4 clear enable
   *TIM2_CCMR2_Output_OC4M* | 12 | 3  | 14 | rw | Output compare 4 mode
  *TIM2_CCMR2_Output_OC4PE* | 11 | 1  | 11 | rw | Output compare 4 preload enable
  *TIM2_CCMR2_Output_OC4FE* | 10 | 1  | 10 | rw | Output compare 4 fast enable
   *TIM2_CCMR2_Output_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
  *TIM2_CCMR2_Output_OC3CE* | 7  | 1  | 7  | rw | Output compare 3 clear enable
   *TIM2_CCMR2_Output_OC3M* | 4  | 3  | 6  | rw | Output compare 3 mode
  *TIM2_CCMR2_Output_OC3PE* | 3  | 1  | 3  | rw | Output compare 3 preload enable
  *TIM2_CCMR2_Output_OC3FE* | 2  | 1  | 2  | rw | Output compare 3 fast enable
   *TIM2_CCMR2_Output_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCMR2_Input*
 Address:     $4000001C
 Reset:       $00000000
 Description: capture/compare mode register 2 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM2_CCMR2_Input_IC4F* | 12 | 4  | 15 | rw | Input capture 4 filter
  *TIM2_CCMR2_Input_IC4PSC* | 10 | 2  | 11 | rw | Input capture 4 prescaler
    *TIM2_CCMR2_Input_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
    *TIM2_CCMR2_Input_IC3F* | 4  | 4  | 7  | rw | Input capture 3 filter
  *TIM2_CCMR2_Input_IC3PSC* | 2  | 2  | 3  | rw | Input capture 3 prescaler
    *TIM2_CCMR2_Input_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCER*
 Address:     $40000020
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=417
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------
  *TIM2_CCER_CC4P* | 13 | 1  | 13 | rw | Capture/Compare 3 output Polarity
  *TIM2_CCER_CC4E* | 12 | 1  | 12 | rw | Capture/Compare 4 output enable
  *TIM2_CCER_CC3P* | 9  | 1  | 9  | rw | Capture/Compare 3 output Polarity
  *TIM2_CCER_CC3E* | 8  | 1  | 8  | rw | Capture/Compare 3 output enable
  *TIM2_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
  *TIM2_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM2_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
  *TIM2_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CNT*
 Address:     $40000024
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM2_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_PSC*
 Address:     $40000028
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM2_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_ARR*
 Address:     $4000002C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM2_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCR1*
 Address:     $40000034
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM2_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCR2*
 Address:     $40000038
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM2_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCR3*
 Address:     $4000003C
 Reset:       $00000000
 Description: capture/compare register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM2_CCR3_CCR3* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_CCR4*
 Address:     $40000040
 Reset:       $00000000
 Description: capture/compare register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM2_CCR4_CCR4* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_DCR*
 Address:     $40000048
 Reset:       $0000
 Description: DMA control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------------
  *TIM2_DCR_DBL* | 8  | 5  | 12 | rw | DMA burst length
  *TIM2_DCR_DBA* | 0  | 5  | 4  | rw | DMA base address
 --------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM2|
 Register:    *TIM2_DMAR*
 Address:     $4000004C
 Reset:       $0000
 Description: DMA address for full transfer
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------
  *TIM2_DMAR_DMAB* | 0  | 16 | 15 | rw | DMA register for burst accesses
 ----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CR1*
 Address:     $40000400
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=404
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
   *TIM3_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM3_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM3_CR1_CMS* | 5  | 2  | 6  | rw | Center-aligned mode selection
   *TIM3_CR1_DIR* | 4  | 1  | 4  | rw | Direction
   *TIM3_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM3_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM3_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM3_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CR2*
 Address:     $40000404
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=406
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
  *TIM3_CR2_TI1S* | 7  | 1  | 7  | rw | TI1 selection
   *TIM3_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
  *TIM3_CR2_CCDS* | 3  | 1  | 3  | rw | Capture/compare DMA selection
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_SMCR*
 Address:     $40000408
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=407
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM3_SMCR_ETP* | 15 | 1  | 15 | rw | External trigger polarity
   *TIM3_SMCR_ECE* | 14 | 1  | 14 | rw | External clock enable
  *TIM3_SMCR_ETPS* | 12 | 2  | 13 | rw | External trigger prescaler
   *TIM3_SMCR_ETF* | 8  | 4  | 11 | rw | External trigger filter
   *TIM3_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
    *TIM3_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
   *TIM3_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_DIER*
 Address:     $4000040C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=409
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *TIM3_DIER_TDE* | 14 | 1  | 14 | rw | Trigger DMA request enable
  *TIM3_DIER_CC4DE* | 12 | 1  | 12 | rw | Capture/Compare 4 DMA request enable
  *TIM3_DIER_CC3DE* | 11 | 1  | 11 | rw | Capture/Compare 3 DMA request enable
  *TIM3_DIER_CC2DE* | 10 | 1  | 10 | rw | Capture/Compare 2 DMA request enable
  *TIM3_DIER_CC1DE* | 9  | 1  | 9  | rw | Capture/Compare 1 DMA request enable
    *TIM3_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
    *TIM3_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM3_DIER_CC4IE* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt enable
  *TIM3_DIER_CC3IE* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt enable
  *TIM3_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM3_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM3_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_SR*
 Address:     $40000410
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=410
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM3_SR_CC4OF* | 12 | 1  | 12 | rw | Capture/Compare 4 overcapture flag
  *TIM3_SR_CC3OF* | 11 | 1  | 11 | rw | Capture/Compare 3 overcapture flag
  *TIM3_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM3_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM3_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM3_SR_CC4IF* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt flag
  *TIM3_SR_CC3IF* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt flag
  *TIM3_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM3_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM3_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_EGR*
 Address:     $40000414
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=412
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------
    *TIM3_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM3_EGR_CC4G* | 4  | 1  | 4  | rw | Capture/compare 4 generation
  *TIM3_EGR_CC3G* | 3  | 1  | 3  | rw | Capture/compare 3 generation
  *TIM3_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM3_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM3_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCMR1_Output*
 Address:     $40000418
 Reset:       $00000000
 Description: capture/compare mode register 1 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM3_CCMR1_Output_OC2CE* | 15 | 1  | 15 | rw | Output compare 2 clear enable
   *TIM3_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output compare 2 mode
  *TIM3_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output compare 2 preload enable
  *TIM3_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output compare 2 fast enable
   *TIM3_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
  *TIM3_CCMR1_Output_OC1CE* | 7  | 1  | 7  | rw | Output compare 1 clear enable
   *TIM3_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output compare 1 mode
  *TIM3_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output compare 1 preload enable
  *TIM3_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output compare 1 fast enable
   *TIM3_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCMR1_Input*
 Address:     $40000418
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM3_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM3_CCMR1_Input_IC2PSC* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM3_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/compare 2 selection
    *TIM3_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM3_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM3_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCMR2_Output*
 Address:     $4000041C
 Reset:       $00000000
 Description: capture/compare mode register 2 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM3_CCMR2_Output_O24CE* | 15 | 1  | 15 | rw | Output compare 4 clear enable
   *TIM3_CCMR2_Output_OC4M* | 12 | 3  | 14 | rw | Output compare 4 mode
  *TIM3_CCMR2_Output_OC4PE* | 11 | 1  | 11 | rw | Output compare 4 preload enable
  *TIM3_CCMR2_Output_OC4FE* | 10 | 1  | 10 | rw | Output compare 4 fast enable
   *TIM3_CCMR2_Output_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
  *TIM3_CCMR2_Output_OC3CE* | 7  | 1  | 7  | rw | Output compare 3 clear enable
   *TIM3_CCMR2_Output_OC3M* | 4  | 3  | 6  | rw | Output compare 3 mode
  *TIM3_CCMR2_Output_OC3PE* | 3  | 1  | 3  | rw | Output compare 3 preload enable
  *TIM3_CCMR2_Output_OC3FE* | 2  | 1  | 2  | rw | Output compare 3 fast enable
   *TIM3_CCMR2_Output_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCMR2_Input*
 Address:     $4000041C
 Reset:       $00000000
 Description: capture/compare mode register 2 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM3_CCMR2_Input_IC4F* | 12 | 4  | 15 | rw | Input capture 4 filter
  *TIM3_CCMR2_Input_IC4PSC* | 10 | 2  | 11 | rw | Input capture 4 prescaler
    *TIM3_CCMR2_Input_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
    *TIM3_CCMR2_Input_IC3F* | 4  | 4  | 7  | rw | Input capture 3 filter
  *TIM3_CCMR2_Input_IC3PSC* | 2  | 2  | 3  | rw | Input capture 3 prescaler
    *TIM3_CCMR2_Input_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCER*
 Address:     $40000420
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=417
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------
  *TIM3_CCER_CC4P* | 13 | 1  | 13 | rw | Capture/Compare 3 output Polarity
  *TIM3_CCER_CC4E* | 12 | 1  | 12 | rw | Capture/Compare 4 output enable
  *TIM3_CCER_CC3P* | 9  | 1  | 9  | rw | Capture/Compare 3 output Polarity
  *TIM3_CCER_CC3E* | 8  | 1  | 8  | rw | Capture/Compare 3 output enable
  *TIM3_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
  *TIM3_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM3_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
  *TIM3_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CNT*
 Address:     $40000424
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM3_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_PSC*
 Address:     $40000428
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM3_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_ARR*
 Address:     $4000042C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM3_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCR1*
 Address:     $40000434
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM3_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCR2*
 Address:     $40000438
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM3_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCR3*
 Address:     $4000043C
 Reset:       $00000000
 Description: capture/compare register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM3_CCR3_CCR3* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_CCR4*
 Address:     $40000440
 Reset:       $00000000
 Description: capture/compare register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM3_CCR4_CCR4* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_DCR*
 Address:     $40000448
 Reset:       $0000
 Description: DMA control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------------
  *TIM3_DCR_DBL* | 8  | 5  | 12 | rw | DMA burst length
  *TIM3_DCR_DBA* | 0  | 5  | 4  | rw | DMA base address
 --------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM3|
 Register:    *TIM3_DMAR*
 Address:     $4000044C
 Reset:       $0000
 Description: DMA address for full transfer
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------
  *TIM3_DMAR_DMAB* | 0  | 16 | 15 | rw | DMA register for burst accesses
 ----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CR1*
 Address:     $40000800
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=404
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
   *TIM4_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM4_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM4_CR1_CMS* | 5  | 2  | 6  | rw | Center-aligned mode selection
   *TIM4_CR1_DIR* | 4  | 1  | 4  | rw | Direction
   *TIM4_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM4_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM4_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM4_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CR2*
 Address:     $40000804
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=406
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
  *TIM4_CR2_TI1S* | 7  | 1  | 7  | rw | TI1 selection
   *TIM4_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
  *TIM4_CR2_CCDS* | 3  | 1  | 3  | rw | Capture/compare DMA selection
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_SMCR*
 Address:     $40000808
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=407
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM4_SMCR_ETP* | 15 | 1  | 15 | rw | External trigger polarity
   *TIM4_SMCR_ECE* | 14 | 1  | 14 | rw | External clock enable
  *TIM4_SMCR_ETPS* | 12 | 2  | 13 | rw | External trigger prescaler
   *TIM4_SMCR_ETF* | 8  | 4  | 11 | rw | External trigger filter
   *TIM4_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
    *TIM4_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
   *TIM4_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_DIER*
 Address:     $4000080C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=409
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *TIM4_DIER_TDE* | 14 | 1  | 14 | rw | Trigger DMA request enable
  *TIM4_DIER_CC4DE* | 12 | 1  | 12 | rw | Capture/Compare 4 DMA request enable
  *TIM4_DIER_CC3DE* | 11 | 1  | 11 | rw | Capture/Compare 3 DMA request enable
  *TIM4_DIER_CC2DE* | 10 | 1  | 10 | rw | Capture/Compare 2 DMA request enable
  *TIM4_DIER_CC1DE* | 9  | 1  | 9  | rw | Capture/Compare 1 DMA request enable
    *TIM4_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
    *TIM4_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM4_DIER_CC4IE* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt enable
  *TIM4_DIER_CC3IE* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt enable
  *TIM4_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM4_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM4_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_SR*
 Address:     $40000810
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=410
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM4_SR_CC4OF* | 12 | 1  | 12 | rw | Capture/Compare 4 overcapture flag
  *TIM4_SR_CC3OF* | 11 | 1  | 11 | rw | Capture/Compare 3 overcapture flag
  *TIM4_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM4_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM4_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM4_SR_CC4IF* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt flag
  *TIM4_SR_CC3IF* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt flag
  *TIM4_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM4_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM4_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_EGR*
 Address:     $40000814
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=412
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------
    *TIM4_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM4_EGR_CC4G* | 4  | 1  | 4  | rw | Capture/compare 4 generation
  *TIM4_EGR_CC3G* | 3  | 1  | 3  | rw | Capture/compare 3 generation
  *TIM4_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM4_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM4_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCMR1_Output*
 Address:     $40000818
 Reset:       $00000000
 Description: capture/compare mode register 1 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM4_CCMR1_Output_OC2CE* | 15 | 1  | 15 | rw | Output compare 2 clear enable
   *TIM4_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output compare 2 mode
  *TIM4_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output compare 2 preload enable
  *TIM4_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output compare 2 fast enable
   *TIM4_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
  *TIM4_CCMR1_Output_OC1CE* | 7  | 1  | 7  | rw | Output compare 1 clear enable
   *TIM4_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output compare 1 mode
  *TIM4_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output compare 1 preload enable
  *TIM4_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output compare 1 fast enable
   *TIM4_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCMR1_Input*
 Address:     $40000818
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM4_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM4_CCMR1_Input_IC2PSC* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM4_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/compare 2 selection
    *TIM4_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM4_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM4_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCMR2_Output*
 Address:     $4000081C
 Reset:       $00000000
 Description: capture/compare mode register 2 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM4_CCMR2_Output_O24CE* | 15 | 1  | 15 | rw | Output compare 4 clear enable
   *TIM4_CCMR2_Output_OC4M* | 12 | 3  | 14 | rw | Output compare 4 mode
  *TIM4_CCMR2_Output_OC4PE* | 11 | 1  | 11 | rw | Output compare 4 preload enable
  *TIM4_CCMR2_Output_OC4FE* | 10 | 1  | 10 | rw | Output compare 4 fast enable
   *TIM4_CCMR2_Output_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
  *TIM4_CCMR2_Output_OC3CE* | 7  | 1  | 7  | rw | Output compare 3 clear enable
   *TIM4_CCMR2_Output_OC3M* | 4  | 3  | 6  | rw | Output compare 3 mode
  *TIM4_CCMR2_Output_OC3PE* | 3  | 1  | 3  | rw | Output compare 3 preload enable
  *TIM4_CCMR2_Output_OC3FE* | 2  | 1  | 2  | rw | Output compare 3 fast enable
   *TIM4_CCMR2_Output_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCMR2_Input*
 Address:     $4000081C
 Reset:       $00000000
 Description: capture/compare mode register 2 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM4_CCMR2_Input_IC4F* | 12 | 4  | 15 | rw | Input capture 4 filter
  *TIM4_CCMR2_Input_IC4PSC* | 10 | 2  | 11 | rw | Input capture 4 prescaler
    *TIM4_CCMR2_Input_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
    *TIM4_CCMR2_Input_IC3F* | 4  | 4  | 7  | rw | Input capture 3 filter
  *TIM4_CCMR2_Input_IC3PSC* | 2  | 2  | 3  | rw | Input capture 3 prescaler
    *TIM4_CCMR2_Input_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCER*
 Address:     $40000820
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=417
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------
  *TIM4_CCER_CC4P* | 13 | 1  | 13 | rw | Capture/Compare 3 output Polarity
  *TIM4_CCER_CC4E* | 12 | 1  | 12 | rw | Capture/Compare 4 output enable
  *TIM4_CCER_CC3P* | 9  | 1  | 9  | rw | Capture/Compare 3 output Polarity
  *TIM4_CCER_CC3E* | 8  | 1  | 8  | rw | Capture/Compare 3 output enable
  *TIM4_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
  *TIM4_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM4_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
  *TIM4_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CNT*
 Address:     $40000824
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM4_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_PSC*
 Address:     $40000828
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM4_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_ARR*
 Address:     $4000082C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM4_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCR1*
 Address:     $40000834
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM4_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCR2*
 Address:     $40000838
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM4_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCR3*
 Address:     $4000083C
 Reset:       $00000000
 Description: capture/compare register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM4_CCR3_CCR3* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_CCR4*
 Address:     $40000840
 Reset:       $00000000
 Description: capture/compare register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM4_CCR4_CCR4* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_DCR*
 Address:     $40000848
 Reset:       $0000
 Description: DMA control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------------
  *TIM4_DCR_DBL* | 8  | 5  | 12 | rw | DMA burst length
  *TIM4_DCR_DBA* | 0  | 5  | 4  | rw | DMA base address
 --------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM4|
 Register:    *TIM4_DMAR*
 Address:     $4000084C
 Reset:       $0000
 Description: DMA address for full transfer
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------
  *TIM4_DMAR_DMAB* | 0  | 16 | 15 | rw | DMA register for burst accesses
 ----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CR1*
 Address:     $40000C00
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=404
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
   *TIM5_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM5_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM5_CR1_CMS* | 5  | 2  | 6  | rw | Center-aligned mode selection
   *TIM5_CR1_DIR* | 4  | 1  | 4  | rw | Direction
   *TIM5_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM5_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM5_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM5_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CR2*
 Address:     $40000C04
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=406
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------------------
  *TIM5_CR2_TI1S* | 7  | 1  | 7  | rw | TI1 selection
   *TIM5_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
  *TIM5_CR2_CCDS* | 3  | 1  | 3  | rw | Capture/compare DMA selection
 ---------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_SMCR*
 Address:     $40000C08
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=407
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM5_SMCR_ETP* | 15 | 1  | 15 | rw | External trigger polarity
   *TIM5_SMCR_ECE* | 14 | 1  | 14 | rw | External clock enable
  *TIM5_SMCR_ETPS* | 12 | 2  | 13 | rw | External trigger prescaler
   *TIM5_SMCR_ETF* | 8  | 4  | 11 | rw | External trigger filter
   *TIM5_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
    *TIM5_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
   *TIM5_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_DIER*
 Address:     $40000C0C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=409
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *TIM5_DIER_TDE* | 14 | 1  | 14 | rw | Trigger DMA request enable
  *TIM5_DIER_CC4DE* | 12 | 1  | 12 | rw | Capture/Compare 4 DMA request enable
  *TIM5_DIER_CC3DE* | 11 | 1  | 11 | rw | Capture/Compare 3 DMA request enable
  *TIM5_DIER_CC2DE* | 10 | 1  | 10 | rw | Capture/Compare 2 DMA request enable
  *TIM5_DIER_CC1DE* | 9  | 1  | 9  | rw | Capture/Compare 1 DMA request enable
    *TIM5_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
    *TIM5_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM5_DIER_CC4IE* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt enable
  *TIM5_DIER_CC3IE* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt enable
  *TIM5_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM5_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM5_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_SR*
 Address:     $40000C10
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=410
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM5_SR_CC4OF* | 12 | 1  | 12 | rw | Capture/Compare 4 overcapture flag
  *TIM5_SR_CC3OF* | 11 | 1  | 11 | rw | Capture/Compare 3 overcapture flag
  *TIM5_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM5_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM5_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM5_SR_CC4IF* | 4  | 1  | 4  | rw | Capture/Compare 4 interrupt flag
  *TIM5_SR_CC3IF* | 3  | 1  | 3  | rw | Capture/Compare 3 interrupt flag
  *TIM5_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM5_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM5_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_EGR*
 Address:     $40000C14
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=412
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------
    *TIM5_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM5_EGR_CC4G* | 4  | 1  | 4  | rw | Capture/compare 4 generation
  *TIM5_EGR_CC3G* | 3  | 1  | 3  | rw | Capture/compare 3 generation
  *TIM5_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM5_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM5_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCMR1_Output*
 Address:     $40000C18
 Reset:       $00000000
 Description: capture/compare mode register 1 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM5_CCMR1_Output_OC2CE* | 15 | 1  | 15 | rw | Output compare 2 clear enable
   *TIM5_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output compare 2 mode
  *TIM5_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output compare 2 preload enable
  *TIM5_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output compare 2 fast enable
   *TIM5_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
  *TIM5_CCMR1_Output_OC1CE* | 7  | 1  | 7  | rw | Output compare 1 clear enable
   *TIM5_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output compare 1 mode
  *TIM5_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output compare 1 preload enable
  *TIM5_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output compare 1 fast enable
   *TIM5_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCMR1_Input*
 Address:     $40000C18
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=413
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM5_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM5_CCMR1_Input_IC2PSC* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM5_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/compare 2 selection
    *TIM5_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM5_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM5_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCMR2_Output*
 Address:     $40000C1C
 Reset:       $00000000
 Description: capture/compare mode register 2 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
  *TIM5_CCMR2_Output_O24CE* | 15 | 1  | 15 | rw | Output compare 4 clear enable
   *TIM5_CCMR2_Output_OC4M* | 12 | 3  | 14 | rw | Output compare 4 mode
  *TIM5_CCMR2_Output_OC4PE* | 11 | 1  | 11 | rw | Output compare 4 preload enable
  *TIM5_CCMR2_Output_OC4FE* | 10 | 1  | 10 | rw | Output compare 4 fast enable
   *TIM5_CCMR2_Output_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
  *TIM5_CCMR2_Output_OC3CE* | 7  | 1  | 7  | rw | Output compare 3 clear enable
   *TIM5_CCMR2_Output_OC3M* | 4  | 3  | 6  | rw | Output compare 3 mode
  *TIM5_CCMR2_Output_OC3PE* | 3  | 1  | 3  | rw | Output compare 3 preload enable
  *TIM5_CCMR2_Output_OC3FE* | 2  | 1  | 2  | rw | Output compare 3 fast enable
   *TIM5_CCMR2_Output_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCMR2_Input*
 Address:     $40000C1C
 Reset:       $00000000
 Description: capture/compare mode register 2 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=416
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM5_CCMR2_Input_IC4F* | 12 | 4  | 15 | rw | Input capture 4 filter
  *TIM5_CCMR2_Input_IC4PSC* | 10 | 2  | 11 | rw | Input capture 4 prescaler
    *TIM5_CCMR2_Input_CC4S* | 8  | 2  | 9  | rw | Capture/Compare 4 selection
    *TIM5_CCMR2_Input_IC3F* | 4  | 4  | 7  | rw | Input capture 3 filter
  *TIM5_CCMR2_Input_IC3PSC* | 2  | 2  | 3  | rw | Input capture 3 prescaler
    *TIM5_CCMR2_Input_CC3S* | 0  | 2  | 1  | rw | Capture/Compare 3 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCER*
 Address:     $40000C20
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=417
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------------------
  *TIM5_CCER_CC4P* | 13 | 1  | 13 | rw | Capture/Compare 3 output Polarity
  *TIM5_CCER_CC4E* | 12 | 1  | 12 | rw | Capture/Compare 4 output enable
  *TIM5_CCER_CC3P* | 9  | 1  | 9  | rw | Capture/Compare 3 output Polarity
  *TIM5_CCER_CC3E* | 8  | 1  | 8  | rw | Capture/Compare 3 output enable
  *TIM5_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
  *TIM5_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM5_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
  *TIM5_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CNT*
 Address:     $40000C24
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM5_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_PSC*
 Address:     $40000C28
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=418
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM5_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_ARR*
 Address:     $40000C2C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM5_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCR1*
 Address:     $40000C34
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=419
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM5_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCR2*
 Address:     $40000C38
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM5_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCR3*
 Address:     $40000C3C
 Reset:       $00000000
 Description: capture/compare register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM5_CCR3_CCR3* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_CCR4*
 Address:     $40000C40
 Reset:       $00000000
 Description: capture/compare register 4
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=420
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-----------------------
  *TIM5_CCR4_CCR4* | 0  | 16 | 15 | rw | Capture/Compare value
 ----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_DCR*
 Address:     $40000C48
 Reset:       $0000
 Description: DMA control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------------
  *TIM5_DCR_DBL* | 8  | 5  | 12 | rw | DMA burst length
  *TIM5_DCR_DBA* | 0  | 5  | 4  | rw | DMA base address
 --------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM5|
 Register:    *TIM5_DMAR*
 Address:     $40000C4C
 Reset:       $0000
 Description: DMA address for full transfer
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=421
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------------------------
  *TIM5_DMAR_DMAB* | 0  | 16 | 15 | rw | DMA register for burst accesses
 ----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CR1*
 Address:     $40014C00
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=447
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------------------
   *TIM9_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM9_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM9_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM9_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM9_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM9_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CR2*
 Address:     $40014C04
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=447
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------------
  *TIM9_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 --------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_SMCR*
 Address:     $40014C08
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=448
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------------
  *TIM9_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
   *TIM9_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
  *TIM9_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ---------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_DIER*
 Address:     $40014C0C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=449
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------------------------
    *TIM9_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM9_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM9_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM9_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 -----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_SR*
 Address:     $40014C10
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=450
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *TIM9_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM9_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM9_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM9_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM9_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM9_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_EGR*
 Address:     $40014C14
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=451
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------
    *TIM9_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM9_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM9_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM9_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ---------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CCMR1_Output*
 Address:     $40014C18
 Reset:       $00000000
 Description: capture/compare mode register 1 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=452
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------
   *TIM9_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output Compare 2 mode
  *TIM9_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output Compare 2 preload enable
  *TIM9_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output Compare 2 fast enable
   *TIM9_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
   *TIM9_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM9_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
  *TIM9_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output Compare 1 fast enable
   *TIM9_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CCMR1_Input*
 Address:     $40014C18
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=452
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *TIM9_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM9_CCMR1_Input_IC2PSC* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM9_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
    *TIM9_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM9_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM9_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CCER*
 Address:     $40014C20
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=455
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------------
  *TIM9_CCER_CC2NP* | 7  | 1  | 7  | rw | Capture/Compare 2 output Polarity
   *TIM9_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
   *TIM9_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM9_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
   *TIM9_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM9_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 -----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CNT*
 Address:     $40014C24
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=456
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *TIM9_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_PSC*
 Address:     $40014C28
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=456
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM9_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_ARR*
 Address:     $40014C2C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=456
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM9_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CCR1*
 Address:     $40014C34
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=457
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM9_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM9|
 Register:    *TIM9_CCR2*
 Address:     $40014C38
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=457
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------
  *TIM9_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 ----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CR1*
 Address:     $40001800
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=447
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM12_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM12_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM12_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM12_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM12_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM12_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CR2*
 Address:     $40001804
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=447
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------
  *TIM12_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 ---------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_SMCR*
 Address:     $40001808
 Reset:       $0000
 Description: slave mode control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=448
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------
  *TIM12_SMCR_MSM* | 7  | 1  | 7  | rw | Master/Slave mode
   *TIM12_SMCR_TS* | 4  | 3  | 6  | rw | Trigger selection
  *TIM12_SMCR_SMS* | 0  | 3  | 2  | rw | Slave mode selection
 ----------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_DIER*
 Address:     $4000180C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=449
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------
    *TIM12_DIER_TIE* | 6  | 1  | 6  | rw | Trigger interrupt enable
  *TIM12_DIER_CC2IE* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt enable
  *TIM12_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM12_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_SR*
 Address:     $40001810
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=450
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------
  *TIM12_SR_CC2OF* | 10 | 1  | 10 | rw | Capture/compare 2 overcapture flag
  *TIM12_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
    *TIM12_SR_TIF* | 6  | 1  | 6  | rw | Trigger interrupt flag
  *TIM12_SR_CC2IF* | 2  | 1  | 2  | rw | Capture/Compare 2 interrupt flag
  *TIM12_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM12_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_EGR*
 Address:     $40001814
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=451
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
    *TIM12_EGR_TG* | 6  | 1  | 6  | rw | Trigger generation
  *TIM12_EGR_CC2G* | 2  | 1  | 2  | rw | Capture/compare 2 generation
  *TIM12_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM12_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CCMR1_Output*
 Address:     $40001818
 Reset:       $00000000
 Description: capture/compare mode register 1 (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=452
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------------
   *TIM12_CCMR1_Output_OC2M* | 12 | 3  | 14 | rw | Output Compare 2 mode
  *TIM12_CCMR1_Output_OC2PE* | 11 | 1  | 11 | rw | Output Compare 2 preload enable
  *TIM12_CCMR1_Output_OC2FE* | 10 | 1  | 10 | rw | Output Compare 2 fast enable
   *TIM12_CCMR1_Output_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
   *TIM12_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM12_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
  *TIM12_CCMR1_Output_OC1FE* | 2  | 1  | 2  | rw | Output Compare 1 fast enable
   *TIM12_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CCMR1_Input*
 Address:     $40001818
 Reset:       $00000000
 Description: capture/compare mode register 1 (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=452
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------------------
    *TIM12_CCMR1_Input_IC2F* | 12 | 4  | 15 | rw | Input capture 2 filter
  *TIM12_CCMR1_Input_IC2PSC* | 10 | 2  | 11 | rw | Input capture 2 prescaler
    *TIM12_CCMR1_Input_CC2S* | 8  | 2  | 9  | rw | Capture/Compare 2 selection
    *TIM12_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM12_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM12_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CCER*
 Address:     $40001820
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=455
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
  *TIM12_CCER_CC2NP* | 7  | 1  | 7  | rw | Capture/Compare 2 output Polarity
   *TIM12_CCER_CC2P* | 5  | 1  | 5  | rw | Capture/Compare 2 output Polarity
   *TIM12_CCER_CC2E* | 4  | 1  | 4  | rw | Capture/Compare 2 output enable
  *TIM12_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
   *TIM12_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM12_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CNT*
 Address:     $40001824
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=456
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------
  *TIM12_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 ---------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_PSC*
 Address:     $40001828
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=456
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------
  *TIM12_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 ---------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_ARR*
 Address:     $4000182C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=456
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------
  *TIM12_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 ---------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CCR1*
 Address:     $40001834
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=457
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------------
  *TIM12_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 -----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM12|
 Register:    *TIM12_CCR2*
 Address:     $40001838
 Reset:       $00000000
 Description: capture/compare register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=457
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------------
  *TIM12_CCR2_CCR2* | 0  | 16 | 15 | rw | Capture/Compare 2 value
 -----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CR1*
 Address:     $40015000
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM10_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM10_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM10_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM10_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM10_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CR2*
 Address:     $40015004
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------
  *TIM10_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 ---------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_DIER*
 Address:     $4001500C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------
  *TIM10_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM10_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_SR*
 Address:     $40015010
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------
  *TIM10_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
  *TIM10_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM10_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_EGR*
 Address:     $40015014
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
  *TIM10_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM10_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CCMR1_Output*
 Address:     $40015018
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------------
   *TIM10_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM10_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
   *TIM10_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CCMR1_Input*
 Address:     $40015018
 Reset:       $00000000
 Description: capture/compare mode register (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------------------
    *TIM10_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM10_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM10_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CCER*
 Address:     $40015020
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=465
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
  *TIM10_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
   *TIM10_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM10_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CNT*
 Address:     $40015024
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------
  *TIM10_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 ---------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_PSC*
 Address:     $40015028
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------
  *TIM10_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 ---------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_ARR*
 Address:     $4001502C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------
  *TIM10_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 ---------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM10|
 Register:    *TIM10_CCR1*
 Address:     $40015034
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=467
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------------
  *TIM10_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 -----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CR1*
 Address:     $40015400
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM11_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM11_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM11_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM11_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM11_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CR2*
 Address:     $40015404
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------
  *TIM11_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 ---------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_DIER*
 Address:     $4001540C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------
  *TIM11_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM11_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_SR*
 Address:     $40015410
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------
  *TIM11_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
  *TIM11_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM11_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_EGR*
 Address:     $40015414
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
  *TIM11_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM11_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CCMR1_Output*
 Address:     $40015418
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------------
   *TIM11_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM11_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
   *TIM11_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CCMR1_Input*
 Address:     $40015418
 Reset:       $00000000
 Description: capture/compare mode register (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------------------
    *TIM11_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM11_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM11_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CCER*
 Address:     $40015420
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=465
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
  *TIM11_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
   *TIM11_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM11_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CNT*
 Address:     $40015424
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------
  *TIM11_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 ---------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_PSC*
 Address:     $40015428
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------
  *TIM11_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 ---------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_ARR*
 Address:     $4001542C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------
  *TIM11_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 ---------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM11|
 Register:    *TIM11_CCR1*
 Address:     $40015434
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=467
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------------
  *TIM11_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 -----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CR1*
 Address:     $40001C00
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM13_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM13_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM13_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM13_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM13_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CR2*
 Address:     $40001C04
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------
  *TIM13_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 ---------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_DIER*
 Address:     $40001C0C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------
  *TIM13_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM13_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_SR*
 Address:     $40001C10
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------
  *TIM13_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
  *TIM13_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM13_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_EGR*
 Address:     $40001C14
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
  *TIM13_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM13_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CCMR1_Output*
 Address:     $40001C18
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------------
   *TIM13_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM13_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
   *TIM13_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CCMR1_Input*
 Address:     $40001C18
 Reset:       $00000000
 Description: capture/compare mode register (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------------------
    *TIM13_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM13_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM13_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CCER*
 Address:     $40001C20
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=465
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
  *TIM13_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
   *TIM13_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM13_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CNT*
 Address:     $40001C24
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------
  *TIM13_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 ---------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_PSC*
 Address:     $40001C28
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------
  *TIM13_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 ---------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_ARR*
 Address:     $40001C2C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------
  *TIM13_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 ---------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM13|
 Register:    *TIM13_CCR1*
 Address:     $40001C34
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=467
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------------
  *TIM13_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 -----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CR1*
 Address:     $40002000
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+----------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+----------------------------
   *TIM14_CR1_CKD* | 8  | 2  | 9  | rw | Clock division
  *TIM14_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM14_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM14_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM14_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ----------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CR2*
 Address:     $40002004
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=460
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------------
  *TIM14_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 ---------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_DIER*
 Address:     $4000200C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------
  *TIM14_DIER_CC1IE* | 1  | 1  | 1  | rw | Capture/Compare 1 interrupt enable
    *TIM14_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_SR*
 Address:     $40002010
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=461
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------------
  *TIM14_SR_CC1OF* | 9  | 1  | 9  | rw | Capture/Compare 1 overcapture flag
  *TIM14_SR_CC1IF* | 1  | 1  | 1  | rw | Capture/compare 1 interrupt flag
    *TIM14_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 ----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_EGR*
 Address:     $40002014
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
  *TIM14_EGR_CC1G* | 1  | 1  | 1  | rw | Capture/compare 1 generation
    *TIM14_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CCMR1_Output*
 Address:     $40002018
 Reset:       $00000000
 Description: capture/compare mode register (output mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------------
   *TIM14_CCMR1_Output_OC1M* | 4  | 3  | 6  | rw | Output Compare 1 mode
  *TIM14_CCMR1_Output_OC1PE* | 3  | 1  | 3  | rw | Output Compare 1 preload enable
   *TIM14_CCMR1_Output_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CCMR1_Input*
 Address:     $40002018
 Reset:       $00000000
 Description: capture/compare mode register (input mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=462
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------------------
    *TIM14_CCMR1_Input_IC1F* | 4  | 4  | 7  | rw | Input capture 1 filter
  *TIM14_CCMR1_Input_IC1PSC* | 2  | 2  | 3  | rw | Input capture 1 prescaler
    *TIM14_CCMR1_Input_CC1S* | 0  | 2  | 1  | rw | Capture/Compare 1 selection
 --------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CCER*
 Address:     $40002020
 Reset:       $0000
 Description: capture/compare enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=465
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------
  *TIM14_CCER_CC1NP* | 3  | 1  | 3  | rw | Capture/Compare 1 output Polarity
   *TIM14_CCER_CC1P* | 1  | 1  | 1  | rw | Capture/Compare 1 output Polarity
   *TIM14_CCER_CC1E* | 0  | 1  | 0  | rw | Capture/Compare 1 output enable
 ------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CNT*
 Address:     $40002024
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------
  *TIM14_CNT_CNT* | 0  | 16 | 15 | rw | counter value
 ---------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_PSC*
 Address:     $40002028
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------
  *TIM14_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 ---------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_ARR*
 Address:     $4000202C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=466
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------
  *TIM14_ARR_ARR* | 0  | 16 | 15 | rw | Auto-reload value
 ---------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM14|
 Register:    *TIM14_CCR1*
 Address:     $40002034
 Reset:       $00000000
 Description: capture/compare register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=467
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------------
  *TIM14_CCR1_CCR1* | 0  | 16 | 15 | rw | Capture/Compare 1 value
 -----------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_CR1*
 Address:     $40001000
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=476
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------------------
  *TIM6_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM6_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM6_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM6_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM6_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_CR2*
 Address:     $40001004
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=478
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------------
  *TIM6_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 --------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_DIER*
 Address:     $4000100C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=478
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------------------
  *TIM6_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
  *TIM6_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ---------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_SR*
 Address:     $40001010
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=479
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+-----------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+-----------------------
  *TIM6_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 -------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_EGR*
 Address:     $40001014
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=479
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+-------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+-------------------
  *TIM6_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 -------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_CNT*
 Address:     $40001024
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=479
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM6_CNT_CNT* | 0  | 16 | 15 | rw | Low counter value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_PSC*
 Address:     $40001028
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=480
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM6_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM6|
 Register:    *TIM6_ARR*
 Address:     $4000102C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=480
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------------
  *TIM6_ARR_ARR* | 0  | 16 | 15 | rw | Low Auto-reload value
 --------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_CR1*
 Address:     $40001400
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=476
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------------------
  *TIM7_CR1_ARPE* | 7  | 1  | 7  | rw | Auto-reload preload enable
   *TIM7_CR1_OPM* | 3  | 1  | 3  | rw | One-pulse mode
   *TIM7_CR1_URS* | 2  | 1  | 2  | rw | Update request source
  *TIM7_CR1_UDIS* | 1  | 1  | 1  | rw | Update disable
   *TIM7_CR1_CEN* | 0  | 1  | 0  | rw | Counter enable
 ---------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_CR2*
 Address:     $40001404
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=478
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------------
  *TIM7_CR2_MMS* | 4  | 3  | 6  | rw | Master mode selection
 --------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_DIER*
 Address:     $4000140C
 Reset:       $0000
 Description: DMA/Interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=478
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+---------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+---------------------------
  *TIM7_DIER_UDE* | 8  | 1  | 8  | rw | Update DMA request enable
  *TIM7_DIER_UIE* | 0  | 1  | 0  | rw | Update interrupt enable
 ---------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_SR*
 Address:     $40001410
 Reset:       $0000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=479
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+-----------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+-----------------------
  *TIM7_SR_UIF* | 0  | 1  | 0  | rw | Update interrupt flag
 -------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_EGR*
 Address:     $40001414
 Reset:       $0000
 Description: event generation register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=479
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+-------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+-------------------
  *TIM7_EGR_UG* | 0  | 1  | 0  | rw | Update generation
 -------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_CNT*
 Address:     $40001424
 Reset:       $00000000
 Description: counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=479
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-------------------
  *TIM7_CNT_CNT* | 0  | 16 | 15 | rw | Low counter value
 --------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_PSC*
 Address:     $40001428
 Reset:       $0000
 Description: prescaler
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=480
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------
  *TIM7_PSC_PSC* | 0  | 16 | 15 | rw | Prescaler value
 --------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |TIM7|
 Register:    *TIM7_ARR*
 Address:     $4000142C
 Reset:       $00000000
 Description: auto-reload register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=480
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+-----------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+-----------------------
  *TIM7_ARR_ARR* | 0  | 16 | 15 | rw | Low Auto-reload value
 --------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_CR1*
 Address:     $40005400
 Reset:       $0000
 Description: Control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=772
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-----------------------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-----------------------------------------------
      *I2C1_CR1_SWRST* | 15 | 1  | 15 | rw | Software reset
      *I2C1_CR1_ALERT* | 13 | 1  | 13 | rw | SMBus alert
        *I2C1_CR1_PEC* | 12 | 1  | 12 | rw | Packet error checking
        *I2C1_CR1_POS* | 11 | 1  | 11 | rw | Acknowledge/PEC Position (for data reception)
        *I2C1_CR1_ACK* | 10 | 1  | 10 | rw | Acknowledge enable
       *I2C1_CR1_STOP* | 9  | 1  | 9  | rw | Stop generation
      *I2C1_CR1_START* | 8  | 1  | 8  | rw | Start generation
  *I2C1_CR1_NOSTRETCH* | 7  | 1  | 7  | rw | Clock stretching disable (Slave mode)
       *I2C1_CR1_ENGC* | 6  | 1  | 6  | rw | General call enable
      *I2C1_CR1_ENPEC* | 5  | 1  | 5  | rw | PEC enable
      *I2C1_CR1_ENARP* | 4  | 1  | 4  | rw | ARP enable
    *I2C1_CR1_SMBTYPE* | 3  | 1  | 3  | rw | SMBus type
      *I2C1_CR1_SMBUS* | 1  | 1  | 1  | rw | SMBus mode
         *I2C1_CR1_PE* | 0  | 1  | 0  | rw | Peripheral enable
 --------------------+----+----+----+----+-----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_CR2*
 Address:     $40005404
 Reset:       $0000
 Description: Control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=774
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+----------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+----------------------------
     *I2C1_CR2_LAST* | 12 | 1  | 12 | rw | DMA last transfer
    *I2C1_CR2_DMAEN* | 11 | 1  | 11 | rw | DMA requests enable
  *I2C1_CR2_ITBUFEN* | 10 | 1  | 10 | rw | Buffer interrupt enable
  *I2C1_CR2_ITEVTEN* | 9  | 1  | 9  | rw | Event interrupt enable
  *I2C1_CR2_ITERREN* | 8  | 1  | 8  | rw | Error interrupt enable
     *I2C1_CR2_FREQ* | 0  | 6  | 5  | rw | Peripheral clock frequency
 ------------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_OAR1*
 Address:     $40005408
 Reset:       $0000
 Description: Own address register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=776
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------
  *I2C1_OAR1_ADDMODE* | 15 | 1  | 15 | rw | Addressing mode (slave mode)
    *I2C1_OAR1_ADD10* | 8  | 2  | 9  | rw | Interface address
     *I2C1_OAR1_ADD7* | 1  | 7  | 7  | rw | Interface address
     *I2C1_OAR1_ADD0* | 0  | 1  | 0  | rw | Interface address
 -------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_OAR2*
 Address:     $4000540C
 Reset:       $0000
 Description: Own address register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=776
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------
    *I2C1_OAR2_ADD2* | 1  | 7  | 7  | rw | Interface address
  *I2C1_OAR2_ENDUAL* | 0  | 1  | 0  | rw | Dual addressing mode enable
 ------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_DR*
 Address:     $40005410
 Reset:       $0000
 Description: Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=777
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+---------------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+---------------------
  *I2C1_DR_DR* | 0  | 8  | 7  | rw | 8-bit data register
 ------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_SR1*
 Address:     $40005414
 Reset:       $0000
 Description: Status register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=777
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-------------------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-------------------------------------------------
  *I2C1_SR1_SMBALERT* | 15 | 1  | 15 | rw | SMBus alert
   *I2C1_SR1_TIMEOUT* | 14 | 1  | 14 | rw | Timeout or Tlow error
    *I2C1_SR1_PECERR* | 12 | 1  | 12 | rw | PEC Error in reception
       *I2C1_SR1_OVR* | 11 | 1  | 11 | rw | Overrun/Underrun
        *I2C1_SR1_AF* | 10 | 1  | 10 | rw | Acknowledge failure
      *I2C1_SR1_ARLO* | 9  | 1  | 9  | rw | Arbitration lost (master mode)
      *I2C1_SR1_BERR* | 8  | 1  | 8  | rw | Bus error
       *I2C1_SR1_TxE* | 7  | 1  | 7  | ro | Data register empty (transmitters)
      *I2C1_SR1_RxNE* | 6  | 1  | 6  | ro | Data register not empty (receivers)
     *I2C1_SR1_STOPF* | 4  | 1  | 4  | ro | Stop detection (slave mode)
     *I2C1_SR1_ADD10* | 3  | 1  | 3  | ro | 10-bit header sent (Master mode)
       *I2C1_SR1_BTF* | 2  | 1  | 2  | ro | Byte transfer finished
      *I2C1_SR1_ADDR* | 1  | 1  | 1  | ro | Address sent (master mode)/matched (slave mode)
        *I2C1_SR1_SB* | 0  | 1  | 0  | ro | Start bit (Master mode)
 -------------------+----+----+----+----+-------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_SR2*
 Address:     $40005418
 Reset:       $0000
 Description: Status register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=780
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-------------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-------------------------------------------
         *I2C1_SR2_PEC* | 8  | 8  | 15 | rw | acket error checking register
       *I2C1_SR2_DUALF* | 7  | 1  | 7  | rw | Dual flag (Slave mode)
     *I2C1_SR2_SMBHOST* | 6  | 1  | 6  | rw | SMBus host header (Slave mode)
  *I2C1_SR2_SMBDEFAULT* | 5  | 1  | 5  | rw | SMBus device default address (Slave mode)
     *I2C1_SR2_GENCALL* | 4  | 1  | 4  | rw | General call address (Slave mode)
         *I2C1_SR2_TRA* | 2  | 1  | 2  | rw | Transmitter/receiver
        *I2C1_SR2_BUSY* | 1  | 1  | 1  | rw | Bus busy
         *I2C1_SR2_MSL* | 0  | 1  | 0  | rw | Master/slave
 ---------------------+----+----+----+----+-------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_CCR*
 Address:     $4000541C
 Reset:       $0000
 Description: Clock control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=781
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------------------------------
   *I2C1_CCR_F_S* | 15 | 1  | 15 | rw | I2C master mode selection
  *I2C1_CCR_DUTY* | 14 | 1  | 14 | rw | Fast mode duty cycle
   *I2C1_CCR_CCR* | 0  | 12 | 11 | rw | Clock control register in Fast/Standard mode (Master mode)
 ---------------+----+----+----+----+------------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C1|
 Register:    *I2C1_TRISE*
 Address:     $40005420
 Reset:       $0002
 Description: TRISE register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=782
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-------------------------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-------------------------------------------------------
  *I2C1_TRISE_TRISE* | 0  | 6  | 5  | rw | Maximum rise time in Fast/Standard mode (Master mode)
 ------------------+----+----+----+----+-------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_CR1*
 Address:     $40005800
 Reset:       $0000
 Description: Control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=772
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-----------------------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-----------------------------------------------
      *I2C2_CR1_SWRST* | 15 | 1  | 15 | rw | Software reset
      *I2C2_CR1_ALERT* | 13 | 1  | 13 | rw | SMBus alert
        *I2C2_CR1_PEC* | 12 | 1  | 12 | rw | Packet error checking
        *I2C2_CR1_POS* | 11 | 1  | 11 | rw | Acknowledge/PEC Position (for data reception)
        *I2C2_CR1_ACK* | 10 | 1  | 10 | rw | Acknowledge enable
       *I2C2_CR1_STOP* | 9  | 1  | 9  | rw | Stop generation
      *I2C2_CR1_START* | 8  | 1  | 8  | rw | Start generation
  *I2C2_CR1_NOSTRETCH* | 7  | 1  | 7  | rw | Clock stretching disable (Slave mode)
       *I2C2_CR1_ENGC* | 6  | 1  | 6  | rw | General call enable
      *I2C2_CR1_ENPEC* | 5  | 1  | 5  | rw | PEC enable
      *I2C2_CR1_ENARP* | 4  | 1  | 4  | rw | ARP enable
    *I2C2_CR1_SMBTYPE* | 3  | 1  | 3  | rw | SMBus type
      *I2C2_CR1_SMBUS* | 1  | 1  | 1  | rw | SMBus mode
         *I2C2_CR1_PE* | 0  | 1  | 0  | rw | Peripheral enable
 --------------------+----+----+----+----+-----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_CR2*
 Address:     $40005804
 Reset:       $0000
 Description: Control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=774
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+----------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+----------------------------
     *I2C2_CR2_LAST* | 12 | 1  | 12 | rw | DMA last transfer
    *I2C2_CR2_DMAEN* | 11 | 1  | 11 | rw | DMA requests enable
  *I2C2_CR2_ITBUFEN* | 10 | 1  | 10 | rw | Buffer interrupt enable
  *I2C2_CR2_ITEVTEN* | 9  | 1  | 9  | rw | Event interrupt enable
  *I2C2_CR2_ITERREN* | 8  | 1  | 8  | rw | Error interrupt enable
     *I2C2_CR2_FREQ* | 0  | 6  | 5  | rw | Peripheral clock frequency
 ------------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_OAR1*
 Address:     $40005808
 Reset:       $0000
 Description: Own address register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=776
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------
  *I2C2_OAR1_ADDMODE* | 15 | 1  | 15 | rw | Addressing mode (slave mode)
    *I2C2_OAR1_ADD10* | 8  | 2  | 9  | rw | Interface address
     *I2C2_OAR1_ADD7* | 1  | 7  | 7  | rw | Interface address
     *I2C2_OAR1_ADD0* | 0  | 1  | 0  | rw | Interface address
 -------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_OAR2*
 Address:     $4000580C
 Reset:       $0000
 Description: Own address register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=776
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------
    *I2C2_OAR2_ADD2* | 1  | 7  | 7  | rw | Interface address
  *I2C2_OAR2_ENDUAL* | 0  | 1  | 0  | rw | Dual addressing mode enable
 ------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_DR*
 Address:     $40005810
 Reset:       $0000
 Description: Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=777
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+---------------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+---------------------
  *I2C2_DR_DR* | 0  | 8  | 7  | rw | 8-bit data register
 ------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_SR1*
 Address:     $40005814
 Reset:       $0000
 Description: Status register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=777
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-------------------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-------------------------------------------------
  *I2C2_SR1_SMBALERT* | 15 | 1  | 15 | rw | SMBus alert
   *I2C2_SR1_TIMEOUT* | 14 | 1  | 14 | rw | Timeout or Tlow error
    *I2C2_SR1_PECERR* | 12 | 1  | 12 | rw | PEC Error in reception
       *I2C2_SR1_OVR* | 11 | 1  | 11 | rw | Overrun/Underrun
        *I2C2_SR1_AF* | 10 | 1  | 10 | rw | Acknowledge failure
      *I2C2_SR1_ARLO* | 9  | 1  | 9  | rw | Arbitration lost (master mode)
      *I2C2_SR1_BERR* | 8  | 1  | 8  | rw | Bus error
       *I2C2_SR1_TxE* | 7  | 1  | 7  | ro | Data register empty (transmitters)
      *I2C2_SR1_RxNE* | 6  | 1  | 6  | ro | Data register not empty (receivers)
     *I2C2_SR1_STOPF* | 4  | 1  | 4  | ro | Stop detection (slave mode)
     *I2C2_SR1_ADD10* | 3  | 1  | 3  | ro | 10-bit header sent (Master mode)
       *I2C2_SR1_BTF* | 2  | 1  | 2  | ro | Byte transfer finished
      *I2C2_SR1_ADDR* | 1  | 1  | 1  | ro | Address sent (master mode)/matched (slave mode)
        *I2C2_SR1_SB* | 0  | 1  | 0  | ro | Start bit (Master mode)
 -------------------+----+----+----+----+-------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_SR2*
 Address:     $40005818
 Reset:       $0000
 Description: Status register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=780
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-------------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-------------------------------------------
         *I2C2_SR2_PEC* | 8  | 8  | 15 | rw | acket error checking register
       *I2C2_SR2_DUALF* | 7  | 1  | 7  | rw | Dual flag (Slave mode)
     *I2C2_SR2_SMBHOST* | 6  | 1  | 6  | rw | SMBus host header (Slave mode)
  *I2C2_SR2_SMBDEFAULT* | 5  | 1  | 5  | rw | SMBus device default address (Slave mode)
     *I2C2_SR2_GENCALL* | 4  | 1  | 4  | rw | General call address (Slave mode)
         *I2C2_SR2_TRA* | 2  | 1  | 2  | rw | Transmitter/receiver
        *I2C2_SR2_BUSY* | 1  | 1  | 1  | rw | Bus busy
         *I2C2_SR2_MSL* | 0  | 1  | 0  | rw | Master/slave
 ---------------------+----+----+----+----+-------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_CCR*
 Address:     $4000581C
 Reset:       $0000
 Description: Clock control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=781
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------------------------------
   *I2C2_CCR_F_S* | 15 | 1  | 15 | rw | I2C master mode selection
  *I2C2_CCR_DUTY* | 14 | 1  | 14 | rw | Fast mode duty cycle
   *I2C2_CCR_CCR* | 0  | 12 | 11 | rw | Clock control register in Fast/Standard mode (Master mode)
 ---------------+----+----+----+----+------------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |I2C2|
 Register:    *I2C2_TRISE*
 Address:     $40005820
 Reset:       $0002
 Description: TRISE register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=782
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-------------------------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-------------------------------------------------------
  *I2C2_TRISE_TRISE* | 0  | 6  | 5  | rw | Maximum rise time in Fast/Standard mode (Master mode)
 ------------------+----+----+----+----+-------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_CR1*
 Address:     $40013000
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=742
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-------------------------------------
  *SPI1_CR1_BIDIMODE* | 15 | 1  | 15 | rw | Bidirectional data mode enable
    *SPI1_CR1_BIDIOE* | 14 | 1  | 14 | rw | Output enable in bidirectional mode
     *SPI1_CR1_CRCEN* | 13 | 1  | 13 | rw | Hardware CRC calculation enable
   *SPI1_CR1_CRCNEXT* | 12 | 1  | 12 | rw | CRC transfer next
       *SPI1_CR1_DFF* | 11 | 1  | 11 | rw | Data frame format
    *SPI1_CR1_RXONLY* | 10 | 1  | 10 | rw | Receive only
       *SPI1_CR1_SSM* | 9  | 1  | 9  | rw | Software slave management
       *SPI1_CR1_SSI* | 8  | 1  | 8  | rw | Internal slave select
  *SPI1_CR1_LSBFIRST* | 7  | 1  | 7  | rw | Frame format
       *SPI1_CR1_SPE* | 6  | 1  | 6  | rw | SPI enable
        *SPI1_CR1_BR* | 3  | 3  | 5  | rw | Baud rate control
      *SPI1_CR1_MSTR* | 2  | 1  | 2  | rw | Master selection
      *SPI1_CR1_CPOL* | 1  | 1  | 1  | rw | Clock polarity
      *SPI1_CR1_CPHA* | 0  | 1  | 0  | rw | Clock phase
 -------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_CR2*
 Address:     $40013004
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=744
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
    *SPI1_CR2_TXEIE* | 7  | 1  | 7  | rw | Tx buffer empty interrupt enable
   *SPI1_CR2_RXNEIE* | 6  | 1  | 6  | rw | RX buffer not empty interrupt enable
    *SPI1_CR2_ERRIE* | 5  | 1  | 5  | rw | Error interrupt enable
     *SPI1_CR2_SSOE* | 2  | 1  | 2  | rw | SS output enable
  *SPI1_CR2_TXDMAEN* | 1  | 1  | 1  | rw | Tx buffer DMA enable
  *SPI1_CR2_RXDMAEN* | 0  | 1  | 0  | rw | Rx buffer DMA enable
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_SR*
 Address:     $40013008
 Reset:       $0002
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=745
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------------------
     *SPI1_SR_BSY* | 7  | 1  | 7  | ro | Busy flag
     *SPI1_SR_OVR* | 6  | 1  | 6  | ro | Overrun flag
    *SPI1_SR_MODF* | 5  | 1  | 5  | ro | Mode fault
  *SPI1_SR_CRCERR* | 4  | 1  | 4  | rw | CRC error flag
     *SPI1_SR_UDR* | 3  | 1  | 3  | ro | Underrun flag
  *SPI1_SR_CHSIDE* | 2  | 1  | 2  | ro | Channel side
     *SPI1_SR_TXE* | 1  | 1  | 1  | ro | Transmit buffer empty
    *SPI1_SR_RXNE* | 0  | 1  | 0  | ro | Receive buffer not empty
 ----------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_DR*
 Address:     $4001300C
 Reset:       $0000
 Description: data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=746
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+---------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+---------------
  *SPI1_DR_DR* | 0  | 16 | 15 | rw | Data register
 ------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_CRCPR*
 Address:     $40013010
 Reset:       $0007
 Description: CRC polynomial register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=746
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-------------------------
  *SPI1_CRCPR_CRCPOLY* | 0  | 16 | 15 | rw | CRC polynomial register
 --------------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_RXCRCR*
 Address:     $40013014
 Reset:       $0000
 Description: RX CRC register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=747
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-----------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-----------------
  *SPI1_RXCRCR_RxCRC* | 0  | 16 | 15 | rw | Rx CRC register
 -------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_TXCRCR*
 Address:     $40013018
 Reset:       $0000
 Description: TX CRC register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=748
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-----------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-----------------
  *SPI1_TXCRCR_TxCRC* | 0  | 16 | 15 | rw | Tx CRC register
 -------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_I2SCFGR*
 Address:     $4001301C
 Reset:       $0000
 Description: I2S configuration register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=748
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------------------------------------
   *SPI1_I2SCFGR_I2SMOD* | 11 | 1  | 11 | rw | I2S mode selection
     *SPI1_I2SCFGR_I2SE* | 10 | 1  | 10 | rw | I2S Enable
   *SPI1_I2SCFGR_I2SCFG* | 8  | 2  | 9  | rw | I2S configuration mode
  *SPI1_I2SCFGR_PCMSYNC* | 7  | 1  | 7  | rw | PCM frame synchronization
   *SPI1_I2SCFGR_I2SSTD* | 4  | 2  | 5  | rw | I2S standard selection
    *SPI1_I2SCFGR_CKPOL* | 3  | 1  | 3  | rw | Steady state clock polarity
   *SPI1_I2SCFGR_DATLEN* | 1  | 2  | 2  | rw | Data length to be transferred
    *SPI1_I2SCFGR_CHLEN* | 0  | 1  | 0  | rw | Channel length (number of bits per audio channel)
 ----------------------+----+----+----+----+---------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI1|
 Register:    *SPI1_I2SPR*
 Address:     $40013020
 Reset:       $00000010
 Description: I2S prescaler register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=750
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------
   *SPI1_I2SPR_MCKOE* | 9  | 1  | 9  | rw | Master clock output enable
     *SPI1_I2SPR_ODD* | 8  | 1  | 8  | rw | Odd factor for the prescaler
  *SPI1_I2SPR_I2SDIV* | 0  | 8  | 7  | rw | I2S Linear prescaler
 -------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_CR1*
 Address:     $40003800
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=742
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-------------------------------------
  *SPI2_CR1_BIDIMODE* | 15 | 1  | 15 | rw | Bidirectional data mode enable
    *SPI2_CR1_BIDIOE* | 14 | 1  | 14 | rw | Output enable in bidirectional mode
     *SPI2_CR1_CRCEN* | 13 | 1  | 13 | rw | Hardware CRC calculation enable
   *SPI2_CR1_CRCNEXT* | 12 | 1  | 12 | rw | CRC transfer next
       *SPI2_CR1_DFF* | 11 | 1  | 11 | rw | Data frame format
    *SPI2_CR1_RXONLY* | 10 | 1  | 10 | rw | Receive only
       *SPI2_CR1_SSM* | 9  | 1  | 9  | rw | Software slave management
       *SPI2_CR1_SSI* | 8  | 1  | 8  | rw | Internal slave select
  *SPI2_CR1_LSBFIRST* | 7  | 1  | 7  | rw | Frame format
       *SPI2_CR1_SPE* | 6  | 1  | 6  | rw | SPI enable
        *SPI2_CR1_BR* | 3  | 3  | 5  | rw | Baud rate control
      *SPI2_CR1_MSTR* | 2  | 1  | 2  | rw | Master selection
      *SPI2_CR1_CPOL* | 1  | 1  | 1  | rw | Clock polarity
      *SPI2_CR1_CPHA* | 0  | 1  | 0  | rw | Clock phase
 -------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_CR2*
 Address:     $40003804
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=744
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
    *SPI2_CR2_TXEIE* | 7  | 1  | 7  | rw | Tx buffer empty interrupt enable
   *SPI2_CR2_RXNEIE* | 6  | 1  | 6  | rw | RX buffer not empty interrupt enable
    *SPI2_CR2_ERRIE* | 5  | 1  | 5  | rw | Error interrupt enable
     *SPI2_CR2_SSOE* | 2  | 1  | 2  | rw | SS output enable
  *SPI2_CR2_TXDMAEN* | 1  | 1  | 1  | rw | Tx buffer DMA enable
  *SPI2_CR2_RXDMAEN* | 0  | 1  | 0  | rw | Rx buffer DMA enable
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_SR*
 Address:     $40003808
 Reset:       $0002
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=745
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------------------
     *SPI2_SR_BSY* | 7  | 1  | 7  | ro | Busy flag
     *SPI2_SR_OVR* | 6  | 1  | 6  | ro | Overrun flag
    *SPI2_SR_MODF* | 5  | 1  | 5  | ro | Mode fault
  *SPI2_SR_CRCERR* | 4  | 1  | 4  | rw | CRC error flag
     *SPI2_SR_UDR* | 3  | 1  | 3  | ro | Underrun flag
  *SPI2_SR_CHSIDE* | 2  | 1  | 2  | ro | Channel side
     *SPI2_SR_TXE* | 1  | 1  | 1  | ro | Transmit buffer empty
    *SPI2_SR_RXNE* | 0  | 1  | 0  | ro | Receive buffer not empty
 ----------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_DR*
 Address:     $4000380C
 Reset:       $0000
 Description: data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=746
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+---------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+---------------
  *SPI2_DR_DR* | 0  | 16 | 15 | rw | Data register
 ------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_CRCPR*
 Address:     $40003810
 Reset:       $0007
 Description: CRC polynomial register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=746
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-------------------------
  *SPI2_CRCPR_CRCPOLY* | 0  | 16 | 15 | rw | CRC polynomial register
 --------------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_RXCRCR*
 Address:     $40003814
 Reset:       $0000
 Description: RX CRC register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=747
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-----------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-----------------
  *SPI2_RXCRCR_RxCRC* | 0  | 16 | 15 | rw | Rx CRC register
 -------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_TXCRCR*
 Address:     $40003818
 Reset:       $0000
 Description: TX CRC register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=748
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-----------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-----------------
  *SPI2_TXCRCR_TxCRC* | 0  | 16 | 15 | rw | Tx CRC register
 -------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_I2SCFGR*
 Address:     $4000381C
 Reset:       $0000
 Description: I2S configuration register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=748
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------------------------------------
   *SPI2_I2SCFGR_I2SMOD* | 11 | 1  | 11 | rw | I2S mode selection
     *SPI2_I2SCFGR_I2SE* | 10 | 1  | 10 | rw | I2S Enable
   *SPI2_I2SCFGR_I2SCFG* | 8  | 2  | 9  | rw | I2S configuration mode
  *SPI2_I2SCFGR_PCMSYNC* | 7  | 1  | 7  | rw | PCM frame synchronization
   *SPI2_I2SCFGR_I2SSTD* | 4  | 2  | 5  | rw | I2S standard selection
    *SPI2_I2SCFGR_CKPOL* | 3  | 1  | 3  | rw | Steady state clock polarity
   *SPI2_I2SCFGR_DATLEN* | 1  | 2  | 2  | rw | Data length to be transferred
    *SPI2_I2SCFGR_CHLEN* | 0  | 1  | 0  | rw | Channel length (number of bits per audio channel)
 ----------------------+----+----+----+----+---------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI2|
 Register:    *SPI2_I2SPR*
 Address:     $40003820
 Reset:       $00000010
 Description: I2S prescaler register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=750
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------
   *SPI2_I2SPR_MCKOE* | 9  | 1  | 9  | rw | Master clock output enable
     *SPI2_I2SPR_ODD* | 8  | 1  | 8  | rw | Odd factor for the prescaler
  *SPI2_I2SPR_I2SDIV* | 0  | 8  | 7  | rw | I2S Linear prescaler
 -------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_CR1*
 Address:     $40003C00
 Reset:       $0000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=742
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-------------------------------------
  *SPI3_CR1_BIDIMODE* | 15 | 1  | 15 | rw | Bidirectional data mode enable
    *SPI3_CR1_BIDIOE* | 14 | 1  | 14 | rw | Output enable in bidirectional mode
     *SPI3_CR1_CRCEN* | 13 | 1  | 13 | rw | Hardware CRC calculation enable
   *SPI3_CR1_CRCNEXT* | 12 | 1  | 12 | rw | CRC transfer next
       *SPI3_CR1_DFF* | 11 | 1  | 11 | rw | Data frame format
    *SPI3_CR1_RXONLY* | 10 | 1  | 10 | rw | Receive only
       *SPI3_CR1_SSM* | 9  | 1  | 9  | rw | Software slave management
       *SPI3_CR1_SSI* | 8  | 1  | 8  | rw | Internal slave select
  *SPI3_CR1_LSBFIRST* | 7  | 1  | 7  | rw | Frame format
       *SPI3_CR1_SPE* | 6  | 1  | 6  | rw | SPI enable
        *SPI3_CR1_BR* | 3  | 3  | 5  | rw | Baud rate control
      *SPI3_CR1_MSTR* | 2  | 1  | 2  | rw | Master selection
      *SPI3_CR1_CPOL* | 1  | 1  | 1  | rw | Clock polarity
      *SPI3_CR1_CPHA* | 0  | 1  | 0  | rw | Clock phase
 -------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_CR2*
 Address:     $40003C04
 Reset:       $0000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=744
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
    *SPI3_CR2_TXEIE* | 7  | 1  | 7  | rw | Tx buffer empty interrupt enable
   *SPI3_CR2_RXNEIE* | 6  | 1  | 6  | rw | RX buffer not empty interrupt enable
    *SPI3_CR2_ERRIE* | 5  | 1  | 5  | rw | Error interrupt enable
     *SPI3_CR2_SSOE* | 2  | 1  | 2  | rw | SS output enable
  *SPI3_CR2_TXDMAEN* | 1  | 1  | 1  | rw | Tx buffer DMA enable
  *SPI3_CR2_RXDMAEN* | 0  | 1  | 0  | rw | Rx buffer DMA enable
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_SR*
 Address:     $40003C08
 Reset:       $0002
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=745
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+--------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+--------------------------
     *SPI3_SR_BSY* | 7  | 1  | 7  | ro | Busy flag
     *SPI3_SR_OVR* | 6  | 1  | 6  | ro | Overrun flag
    *SPI3_SR_MODF* | 5  | 1  | 5  | ro | Mode fault
  *SPI3_SR_CRCERR* | 4  | 1  | 4  | rw | CRC error flag
     *SPI3_SR_UDR* | 3  | 1  | 3  | ro | Underrun flag
  *SPI3_SR_CHSIDE* | 2  | 1  | 2  | ro | Channel side
     *SPI3_SR_TXE* | 1  | 1  | 1  | ro | Transmit buffer empty
    *SPI3_SR_RXNE* | 0  | 1  | 0  | ro | Receive buffer not empty
 ----------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_DR*
 Address:     $40003C0C
 Reset:       $0000
 Description: data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=746
              (place cursor on hyperlink, type 'gx' to follow)

 ------------+----+----+----+----+---------------
    Bitfield | bo | bw | be | ac | Description
 ------------+----+----+----+----+---------------
  *SPI3_DR_DR* | 0  | 16 | 15 | rw | Data register
 ------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_CRCPR*
 Address:     $40003C10
 Reset:       $0007
 Description: CRC polynomial register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=746
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+-------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+-------------------------
  *SPI3_CRCPR_CRCPOLY* | 0  | 16 | 15 | rw | CRC polynomial register
 --------------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_RXCRCR*
 Address:     $40003C14
 Reset:       $0000
 Description: RX CRC register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=747
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-----------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-----------------
  *SPI3_RXCRCR_RxCRC* | 0  | 16 | 15 | rw | Rx CRC register
 -------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_TXCRCR*
 Address:     $40003C18
 Reset:       $0000
 Description: TX CRC register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=748
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-----------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-----------------
  *SPI3_TXCRCR_TxCRC* | 0  | 16 | 15 | rw | Tx CRC register
 -------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_I2SCFGR*
 Address:     $40003C1C
 Reset:       $0000
 Description: I2S configuration register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=748
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------------------------------------
   *SPI3_I2SCFGR_I2SMOD* | 11 | 1  | 11 | rw | I2S mode selection
     *SPI3_I2SCFGR_I2SE* | 10 | 1  | 10 | rw | I2S Enable
   *SPI3_I2SCFGR_I2SCFG* | 8  | 2  | 9  | rw | I2S configuration mode
  *SPI3_I2SCFGR_PCMSYNC* | 7  | 1  | 7  | rw | PCM frame synchronization
   *SPI3_I2SCFGR_I2SSTD* | 4  | 2  | 5  | rw | I2S standard selection
    *SPI3_I2SCFGR_CKPOL* | 3  | 1  | 3  | rw | Steady state clock polarity
   *SPI3_I2SCFGR_DATLEN* | 1  | 2  | 2  | rw | Data length to be transferred
    *SPI3_I2SCFGR_CHLEN* | 0  | 1  | 0  | rw | Channel length (number of bits per audio channel)
 ----------------------+----+----+----+----+---------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SPI3|
 Register:    *SPI3_I2SPR*
 Address:     $40003C20
 Reset:       $00000010
 Description: I2S prescaler register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=750
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------------
   *SPI3_I2SPR_MCKOE* | 9  | 1  | 9  | rw | Master clock output enable
     *SPI3_I2SPR_ODD* | 8  | 1  | 8  | rw | Odd factor for the prescaler
  *SPI3_I2SPR_I2SDIV* | 0  | 8  | 7  | rw | I2S Linear prescaler
 -------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_SR*
 Address:     $40013800
 Reset:       $00C0
 Description: Status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=818
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
   *USART1_SR_CTS* | 9  | 1  | 9  | rw | CTS flag
   *USART1_SR_LBD* | 8  | 1  | 8  | rw | LIN break detection flag
   *USART1_SR_TXE* | 7  | 1  | 7  | ro | Transmit data register empty
    *USART1_SR_TC* | 6  | 1  | 6  | rw | Transmission complete
  *USART1_SR_RXNE* | 5  | 1  | 5  | rw | Read data register not empty
  *USART1_SR_IDLE* | 4  | 1  | 4  | ro | IDLE line detected
   *USART1_SR_ORE* | 3  | 1  | 3  | ro | Overrun error
    *USART1_SR_NE* | 2  | 1  | 2  | ro | Noise error flag
    *USART1_SR_FE* | 1  | 1  | 1  | ro | Framing error
    *USART1_SR_PE* | 0  | 1  | 0  | ro | Parity error
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_DR*
 Address:     $40013804
 Reset:       $00000000
 Description: Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------
  *USART1_DR_DR* | 0  | 9  | 8  | rw | Data value
 --------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_BRR*
 Address:     $40013808
 Reset:       $0000
 Description: Baud rate register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+----------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+----------------------
  *USART1_BRR_DIV_Mantissa* | 4  | 12 | 15 | rw | mantissa of USARTDIV
  *USART1_BRR_DIV_Fraction* | 0  | 4  | 3  | rw | fraction of USARTDIV
 -------------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_CR1*
 Address:     $4001380C
 Reset:       $0000
 Description: Control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=821
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+----------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+----------------------------------------
      *USART1_CR1_UE* | 13 | 1  | 13 | rw | USART enable
       *USART1_CR1_M* | 12 | 1  | 12 | rw | Word length
    *USART1_CR1_WAKE* | 11 | 1  | 11 | rw | Wakeup method
     *USART1_CR1_PCE* | 10 | 1  | 10 | rw | Parity control enable
      *USART1_CR1_PS* | 9  | 1  | 9  | rw | Parity selection
    *USART1_CR1_PEIE* | 8  | 1  | 8  | rw | PE interrupt enable
   *USART1_CR1_TXEIE* | 7  | 1  | 7  | rw | TXE interrupt enable
    *USART1_CR1_TCIE* | 6  | 1  | 6  | rw | Transmission complete interrupt enable
  *USART1_CR1_RXNEIE* | 5  | 1  | 5  | rw | RXNE interrupt enable
  *USART1_CR1_IDLEIE* | 4  | 1  | 4  | rw | IDLE interrupt enable
      *USART1_CR1_TE* | 3  | 1  | 3  | rw | Transmitter enable
      *USART1_CR1_RE* | 2  | 1  | 2  | rw | Receiver enable
     *USART1_CR1_RWU* | 1  | 1  | 1  | rw | Receiver wakeup
     *USART1_CR1_SBK* | 0  | 1  | 0  | rw | Send break
 -------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_CR2*
 Address:     $40013810
 Reset:       $0000
 Description: Control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=823
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
  *USART1_CR2_LINEN* | 14 | 1  | 14 | rw | LIN mode enable
   *USART1_CR2_STOP* | 12 | 2  | 13 | rw | STOP bits
  *USART1_CR2_CLKEN* | 11 | 1  | 11 | rw | Clock enable
   *USART1_CR2_CPOL* | 10 | 1  | 10 | rw | Clock polarity
   *USART1_CR2_CPHA* | 9  | 1  | 9  | rw | Clock phase
   *USART1_CR2_LBCL* | 8  | 1  | 8  | rw | Last bit clock pulse
  *USART1_CR2_LBDIE* | 6  | 1  | 6  | rw | LIN break detection interrupt enable
   *USART1_CR2_LBDL* | 5  | 1  | 5  | rw | lin break detection length
    *USART1_CR2_ADD* | 0  | 4  | 3  | rw | Address of the USART node
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_CR3*
 Address:     $40013814
 Reset:       $0000
 Description: Control register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=824
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------
  *USART1_CR3_CTSIE* | 10 | 1  | 10 | rw | CTS interrupt enable
   *USART1_CR3_CTSE* | 9  | 1  | 9  | rw | CTS enable
   *USART1_CR3_RTSE* | 8  | 1  | 8  | rw | RTS enable
   *USART1_CR3_DMAT* | 7  | 1  | 7  | rw | DMA enable transmitter
   *USART1_CR3_DMAR* | 6  | 1  | 6  | rw | DMA enable receiver
   *USART1_CR3_SCEN* | 5  | 1  | 5  | rw | Smartcard mode enable
   *USART1_CR3_NACK* | 4  | 1  | 4  | rw | Smartcard NACK enable
  *USART1_CR3_HDSEL* | 3  | 1  | 3  | rw | Half-duplex selection
   *USART1_CR3_IRLP* | 2  | 1  | 2  | rw | IrDA low-power
   *USART1_CR3_IREN* | 1  | 1  | 1  | rw | IrDA mode enable
    *USART1_CR3_EIE* | 0  | 1  | 0  | rw | Error interrupt enable
 ------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART1|
 Register:    *USART1_GTPR*
 Address:     $40013818
 Reset:       $0000
 Description: Guard time and prescaler register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=826
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *USART1_GTPR_GT* | 8  | 8  | 15 | rw | Guard time value
  *USART1_GTPR_PSC* | 0  | 8  | 7  | rw | Prescaler value
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_SR*
 Address:     $40004400
 Reset:       $00C0
 Description: Status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=818
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
   *USART2_SR_CTS* | 9  | 1  | 9  | rw | CTS flag
   *USART2_SR_LBD* | 8  | 1  | 8  | rw | LIN break detection flag
   *USART2_SR_TXE* | 7  | 1  | 7  | ro | Transmit data register empty
    *USART2_SR_TC* | 6  | 1  | 6  | rw | Transmission complete
  *USART2_SR_RXNE* | 5  | 1  | 5  | rw | Read data register not empty
  *USART2_SR_IDLE* | 4  | 1  | 4  | ro | IDLE line detected
   *USART2_SR_ORE* | 3  | 1  | 3  | ro | Overrun error
    *USART2_SR_NE* | 2  | 1  | 2  | ro | Noise error flag
    *USART2_SR_FE* | 1  | 1  | 1  | ro | Framing error
    *USART2_SR_PE* | 0  | 1  | 0  | ro | Parity error
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_DR*
 Address:     $40004404
 Reset:       $00000000
 Description: Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------
  *USART2_DR_DR* | 0  | 9  | 8  | rw | Data value
 --------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_BRR*
 Address:     $40004408
 Reset:       $0000
 Description: Baud rate register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+----------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+----------------------
  *USART2_BRR_DIV_Mantissa* | 4  | 12 | 15 | rw | mantissa of USARTDIV
  *USART2_BRR_DIV_Fraction* | 0  | 4  | 3  | rw | fraction of USARTDIV
 -------------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_CR1*
 Address:     $4000440C
 Reset:       $0000
 Description: Control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=821
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+----------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+----------------------------------------
      *USART2_CR1_UE* | 13 | 1  | 13 | rw | USART enable
       *USART2_CR1_M* | 12 | 1  | 12 | rw | Word length
    *USART2_CR1_WAKE* | 11 | 1  | 11 | rw | Wakeup method
     *USART2_CR1_PCE* | 10 | 1  | 10 | rw | Parity control enable
      *USART2_CR1_PS* | 9  | 1  | 9  | rw | Parity selection
    *USART2_CR1_PEIE* | 8  | 1  | 8  | rw | PE interrupt enable
   *USART2_CR1_TXEIE* | 7  | 1  | 7  | rw | TXE interrupt enable
    *USART2_CR1_TCIE* | 6  | 1  | 6  | rw | Transmission complete interrupt enable
  *USART2_CR1_RXNEIE* | 5  | 1  | 5  | rw | RXNE interrupt enable
  *USART2_CR1_IDLEIE* | 4  | 1  | 4  | rw | IDLE interrupt enable
      *USART2_CR1_TE* | 3  | 1  | 3  | rw | Transmitter enable
      *USART2_CR1_RE* | 2  | 1  | 2  | rw | Receiver enable
     *USART2_CR1_RWU* | 1  | 1  | 1  | rw | Receiver wakeup
     *USART2_CR1_SBK* | 0  | 1  | 0  | rw | Send break
 -------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_CR2*
 Address:     $40004410
 Reset:       $0000
 Description: Control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=823
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
  *USART2_CR2_LINEN* | 14 | 1  | 14 | rw | LIN mode enable
   *USART2_CR2_STOP* | 12 | 2  | 13 | rw | STOP bits
  *USART2_CR2_CLKEN* | 11 | 1  | 11 | rw | Clock enable
   *USART2_CR2_CPOL* | 10 | 1  | 10 | rw | Clock polarity
   *USART2_CR2_CPHA* | 9  | 1  | 9  | rw | Clock phase
   *USART2_CR2_LBCL* | 8  | 1  | 8  | rw | Last bit clock pulse
  *USART2_CR2_LBDIE* | 6  | 1  | 6  | rw | LIN break detection interrupt enable
   *USART2_CR2_LBDL* | 5  | 1  | 5  | rw | lin break detection length
    *USART2_CR2_ADD* | 0  | 4  | 3  | rw | Address of the USART node
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_CR3*
 Address:     $40004414
 Reset:       $0000
 Description: Control register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=824
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------
  *USART2_CR3_CTSIE* | 10 | 1  | 10 | rw | CTS interrupt enable
   *USART2_CR3_CTSE* | 9  | 1  | 9  | rw | CTS enable
   *USART2_CR3_RTSE* | 8  | 1  | 8  | rw | RTS enable
   *USART2_CR3_DMAT* | 7  | 1  | 7  | rw | DMA enable transmitter
   *USART2_CR3_DMAR* | 6  | 1  | 6  | rw | DMA enable receiver
   *USART2_CR3_SCEN* | 5  | 1  | 5  | rw | Smartcard mode enable
   *USART2_CR3_NACK* | 4  | 1  | 4  | rw | Smartcard NACK enable
  *USART2_CR3_HDSEL* | 3  | 1  | 3  | rw | Half-duplex selection
   *USART2_CR3_IRLP* | 2  | 1  | 2  | rw | IrDA low-power
   *USART2_CR3_IREN* | 1  | 1  | 1  | rw | IrDA mode enable
    *USART2_CR3_EIE* | 0  | 1  | 0  | rw | Error interrupt enable
 ------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART2|
 Register:    *USART2_GTPR*
 Address:     $40004418
 Reset:       $0000
 Description: Guard time and prescaler register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=826
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *USART2_GTPR_GT* | 8  | 8  | 15 | rw | Guard time value
  *USART2_GTPR_PSC* | 0  | 8  | 7  | rw | Prescaler value
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_SR*
 Address:     $40004800
 Reset:       $00C0
 Description: Status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=818
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------------------------
   *USART3_SR_CTS* | 9  | 1  | 9  | rw | CTS flag
   *USART3_SR_LBD* | 8  | 1  | 8  | rw | LIN break detection flag
   *USART3_SR_TXE* | 7  | 1  | 7  | ro | Transmit data register empty
    *USART3_SR_TC* | 6  | 1  | 6  | rw | Transmission complete
  *USART3_SR_RXNE* | 5  | 1  | 5  | rw | Read data register not empty
  *USART3_SR_IDLE* | 4  | 1  | 4  | ro | IDLE line detected
   *USART3_SR_ORE* | 3  | 1  | 3  | ro | Overrun error
    *USART3_SR_NE* | 2  | 1  | 2  | ro | Noise error flag
    *USART3_SR_FE* | 1  | 1  | 1  | ro | Framing error
    *USART3_SR_PE* | 0  | 1  | 0  | ro | Parity error
 ----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_DR*
 Address:     $40004804
 Reset:       $00000000
 Description: Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------
  *USART3_DR_DR* | 0  | 9  | 8  | rw | Data value
 --------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_BRR*
 Address:     $40004808
 Reset:       $0000
 Description: Baud rate register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+----------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+----------------------
  *USART3_BRR_DIV_Mantissa* | 4  | 12 | 15 | rw | mantissa of USARTDIV
  *USART3_BRR_DIV_Fraction* | 0  | 4  | 3  | rw | fraction of USARTDIV
 -------------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_CR1*
 Address:     $4000480C
 Reset:       $0000
 Description: Control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=821
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+----------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+----------------------------------------
      *USART3_CR1_UE* | 13 | 1  | 13 | rw | USART enable
       *USART3_CR1_M* | 12 | 1  | 12 | rw | Word length
    *USART3_CR1_WAKE* | 11 | 1  | 11 | rw | Wakeup method
     *USART3_CR1_PCE* | 10 | 1  | 10 | rw | Parity control enable
      *USART3_CR1_PS* | 9  | 1  | 9  | rw | Parity selection
    *USART3_CR1_PEIE* | 8  | 1  | 8  | rw | PE interrupt enable
   *USART3_CR1_TXEIE* | 7  | 1  | 7  | rw | TXE interrupt enable
    *USART3_CR1_TCIE* | 6  | 1  | 6  | rw | Transmission complete interrupt enable
  *USART3_CR1_RXNEIE* | 5  | 1  | 5  | rw | RXNE interrupt enable
  *USART3_CR1_IDLEIE* | 4  | 1  | 4  | rw | IDLE interrupt enable
      *USART3_CR1_TE* | 3  | 1  | 3  | rw | Transmitter enable
      *USART3_CR1_RE* | 2  | 1  | 2  | rw | Receiver enable
     *USART3_CR1_RWU* | 1  | 1  | 1  | rw | Receiver wakeup
     *USART3_CR1_SBK* | 0  | 1  | 0  | rw | Send break
 -------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_CR2*
 Address:     $40004810
 Reset:       $0000
 Description: Control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=823
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------------------------------
  *USART3_CR2_LINEN* | 14 | 1  | 14 | rw | LIN mode enable
   *USART3_CR2_STOP* | 12 | 2  | 13 | rw | STOP bits
  *USART3_CR2_CLKEN* | 11 | 1  | 11 | rw | Clock enable
   *USART3_CR2_CPOL* | 10 | 1  | 10 | rw | Clock polarity
   *USART3_CR2_CPHA* | 9  | 1  | 9  | rw | Clock phase
   *USART3_CR2_LBCL* | 8  | 1  | 8  | rw | Last bit clock pulse
  *USART3_CR2_LBDIE* | 6  | 1  | 6  | rw | LIN break detection interrupt enable
   *USART3_CR2_LBDL* | 5  | 1  | 5  | rw | lin break detection length
    *USART3_CR2_ADD* | 0  | 4  | 3  | rw | Address of the USART node
 ------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_CR3*
 Address:     $40004814
 Reset:       $0000
 Description: Control register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=824
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------
  *USART3_CR3_CTSIE* | 10 | 1  | 10 | rw | CTS interrupt enable
   *USART3_CR3_CTSE* | 9  | 1  | 9  | rw | CTS enable
   *USART3_CR3_RTSE* | 8  | 1  | 8  | rw | RTS enable
   *USART3_CR3_DMAT* | 7  | 1  | 7  | rw | DMA enable transmitter
   *USART3_CR3_DMAR* | 6  | 1  | 6  | rw | DMA enable receiver
   *USART3_CR3_SCEN* | 5  | 1  | 5  | rw | Smartcard mode enable
   *USART3_CR3_NACK* | 4  | 1  | 4  | rw | Smartcard NACK enable
  *USART3_CR3_HDSEL* | 3  | 1  | 3  | rw | Half-duplex selection
   *USART3_CR3_IRLP* | 2  | 1  | 2  | rw | IrDA low-power
   *USART3_CR3_IREN* | 1  | 1  | 1  | rw | IrDA mode enable
    *USART3_CR3_EIE* | 0  | 1  | 0  | rw | Error interrupt enable
 ------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USART3|
 Register:    *USART3_GTPR*
 Address:     $40004818
 Reset:       $0000
 Description: Guard time and prescaler register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=826
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------
   *USART3_GTPR_GT* | 8  | 8  | 15 | rw | Guard time value
  *USART3_GTPR_PSC* | 0  | 8  | 7  | rw | Prescaler value
 -----------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_SR*
 Address:     $40012400
 Reset:       $00000000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=237
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
   *ADC1_SR_STRT* | 4  | 1  | 4  | rw | Regular channel start flag
  *ADC1_SR_JSTRT* | 3  | 1  | 3  | rw | Injected channel start flag
   *ADC1_SR_JEOC* | 2  | 1  | 2  | rw | Injected channel end of conversion
    *ADC1_SR_EOC* | 1  | 1  | 1  | rw | Regular channel end of conversion
    *ADC1_SR_AWD* | 0  | 1  | 0  | rw | Analog watchdog flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_CR1*
 Address:     $40012404
 Reset:       $00000000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=238
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------------------------
    *ADC1_CR1_AWDEN* | 23 | 1  | 23 | rw | Analog watchdog enable on regular channels
   *ADC1_CR1_JAWDEN* | 22 | 1  | 22 | rw | Analog watchdog enable on injected channels
  *ADC1_CR1_DUALMOD* | 16 | 4  | 19 | rw | Dual mode selection
  *ADC1_CR1_DISCNUM* | 13 | 3  | 15 | rw | Discontinuous mode channel count
  *ADC1_CR1_JDISCEN* | 12 | 1  | 12 | rw | Discontinuous mode on injected channels
   *ADC1_CR1_DISCEN* | 11 | 1  | 11 | rw | Discontinuous mode on regular channels
    *ADC1_CR1_JAUTO* | 10 | 1  | 10 | rw | Automatic injected group conversion
   *ADC1_CR1_AWDSGL* | 9  | 1  | 9  | rw | Enable the watchdog on a single channel in scan mode
     *ADC1_CR1_SCAN* | 8  | 1  | 8  | rw | Scan mode
   *ADC1_CR1_JEOCIE* | 7  | 1  | 7  | rw | Interrupt enable for injected channels
    *ADC1_CR1_AWDIE* | 6  | 1  | 6  | rw | Analog watchdog interrupt enable
    *ADC1_CR1_EOCIE* | 5  | 1  | 5  | rw | Interrupt enable for EOC
    *ADC1_CR1_AWDCH* | 0  | 5  | 4  | rw | Analog watchdog channel select bits
 ------------------+----+----+----+----+------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_CR2*
 Address:     $40012408
 Reset:       $00000000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=240
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------------------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------------------------------------------------
   *ADC1_CR2_TSVREFE* | 23 | 1  | 23 | rw | Temperature sensor and VREFINT enable
   *ADC1_CR2_SWSTART* | 22 | 1  | 22 | rw | Start conversion of regular channels
  *ADC1_CR2_JSWSTART* | 21 | 1  | 21 | rw | Start conversion of injected channels
   *ADC1_CR2_EXTTRIG* | 20 | 1  | 20 | rw | External trigger conversion mode for regular channels
    *ADC1_CR2_EXTSEL* | 17 | 3  | 19 | rw | External event select for regular group
  *ADC1_CR2_JEXTTRIG* | 15 | 1  | 15 | rw | External trigger conversion mode for injected channels
   *ADC1_CR2_JEXTSEL* | 12 | 3  | 14 | rw | External event select for injected group
     *ADC1_CR2_ALIGN* | 11 | 1  | 11 | rw | Data alignment
       *ADC1_CR2_DMA* | 8  | 1  | 8  | rw | Direct memory access mode
    *ADC1_CR2_RSTCAL* | 3  | 1  | 3  | rw | Reset calibration
       *ADC1_CR2_CAL* | 2  | 1  | 2  | rw | A/D calibration
      *ADC1_CR2_CONT* | 1  | 1  | 1  | rw | Continuous conversion
      *ADC1_CR2_ADON* | 0  | 1  | 0  | rw | A/D converter ON / OFF
 -------------------+----+----+----+----+--------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_SMPR1*
 Address:     $4001240C
 Reset:       $00000000
 Description: sample time register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=244
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+----------------------------------
  *ADC1_SMPR1_SMP10* | 0  | 3  | 2  | rw | Channel 10 sample time selection
  *ADC1_SMPR1_SMP11* | 3  | 3  | 5  | rw | Channel 11 sample time selection
  *ADC1_SMPR1_SMP12* | 6  | 3  | 8  | rw | Channel 12 sample time selection
  *ADC1_SMPR1_SMP13* | 9  | 3  | 11 | rw | Channel 13 sample time selection
  *ADC1_SMPR1_SMP14* | 12 | 3  | 14 | rw | Channel 14 sample time selection
  *ADC1_SMPR1_SMP15* | 15 | 3  | 17 | rw | Channel 15 sample time selection
  *ADC1_SMPR1_SMP16* | 18 | 3  | 20 | rw | Channel 16 sample time selection
  *ADC1_SMPR1_SMP17* | 21 | 3  | 23 | rw | Channel 17 sample time selection
 ------------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_SMPR2*
 Address:     $40012410
 Reset:       $00000000
 Description: sample time register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------------------------
  *ADC1_SMPR2_SMP0* | 0  | 3  | 2  | rw | Channel 0 sample time selection
  *ADC1_SMPR2_SMP1* | 3  | 3  | 5  | rw | Channel 1 sample time selection
  *ADC1_SMPR2_SMP2* | 6  | 3  | 8  | rw | Channel 2 sample time selection
  *ADC1_SMPR2_SMP3* | 9  | 3  | 11 | rw | Channel 3 sample time selection
  *ADC1_SMPR2_SMP4* | 12 | 3  | 14 | rw | Channel 4 sample time selection
  *ADC1_SMPR2_SMP5* | 15 | 3  | 17 | rw | Channel 5 sample time selection
  *ADC1_SMPR2_SMP6* | 18 | 3  | 20 | rw | Channel 6 sample time selection
  *ADC1_SMPR2_SMP7* | 21 | 3  | 23 | rw | Channel 7 sample time selection
  *ADC1_SMPR2_SMP8* | 24 | 3  | 26 | rw | Channel 8 sample time selection
  *ADC1_SMPR2_SMP9* | 27 | 3  | 29 | rw | Channel 9 sample time selection
 -----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JOFR1*
 Address:     $40012414
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC1_JOFR1_JOFFSET1* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JOFR2*
 Address:     $40012418
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC1_JOFR2_JOFFSET2* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JOFR3*
 Address:     $4001241C
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC1_JOFR3_JOFFSET3* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JOFR4*
 Address:     $40012420
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC1_JOFR4_JOFFSET4* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_HTR*
 Address:     $40012424
 Reset:       $00000FFF
 Description: watchdog higher threshold register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=246
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+----------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+----------------------------------
  *ADC1_HTR_HT* | 0  | 12 | 11 | rw | Analog watchdog higher threshold
 -------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_LTR*
 Address:     $40012428
 Reset:       $00000000
 Description: watchdog lower threshold register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=246
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+---------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+---------------------------------
  *ADC1_LTR_LT* | 0  | 12 | 11 | rw | Analog watchdog lower threshold
 -------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_SQR1*
 Address:     $4001242C
 Reset:       $00000000
 Description: regular sequence register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=247
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
     *ADC1_SQR1_L* | 20 | 4  | 23 | rw | Regular channel sequence length
  *ADC1_SQR1_SQ16* | 15 | 5  | 19 | rw | 16th conversion in regular sequence
  *ADC1_SQR1_SQ15* | 10 | 5  | 14 | rw | 15th conversion in regular sequence
  *ADC1_SQR1_SQ14* | 5  | 5  | 9  | rw | 14th conversion in regular sequence
  *ADC1_SQR1_SQ13* | 0  | 5  | 4  | rw | 13th conversion in regular sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_SQR2*
 Address:     $40012430
 Reset:       $00000000
 Description: regular sequence register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=248
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
  *ADC1_SQR2_SQ12* | 25 | 5  | 29 | rw | 12th conversion in regular sequence
  *ADC1_SQR2_SQ11* | 20 | 5  | 24 | rw | 11th conversion in regular sequence
  *ADC1_SQR2_SQ10* | 15 | 5  | 19 | rw | 10th conversion in regular sequence
   *ADC1_SQR2_SQ9* | 10 | 5  | 14 | rw | 9th conversion in regular sequence
   *ADC1_SQR2_SQ8* | 5  | 5  | 9  | rw | 8th conversion in regular sequence
   *ADC1_SQR2_SQ7* | 0  | 5  | 4  | rw | 7th conversion in regular sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_SQR3*
 Address:     $40012434
 Reset:       $00000000
 Description: regular sequence register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=249
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *ADC1_SQR3_SQ6* | 25 | 5  | 29 | rw | 6th conversion in regular sequence
  *ADC1_SQR3_SQ5* | 20 | 5  | 24 | rw | 5th conversion in regular sequence
  *ADC1_SQR3_SQ4* | 15 | 5  | 19 | rw | 4th conversion in regular sequence
  *ADC1_SQR3_SQ3* | 10 | 5  | 14 | rw | 3rd conversion in regular sequence
  *ADC1_SQR3_SQ2* | 5  | 5  | 9  | rw | 2nd conversion in regular sequence
  *ADC1_SQR3_SQ1* | 0  | 5  | 4  | rw | 1st conversion in regular sequence
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JSQR*
 Address:     $40012438
 Reset:       $00000000
 Description: injected sequence register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=250
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
    *ADC1_JSQR_JL* | 20 | 2  | 21 | rw | Injected sequence length
  *ADC1_JSQR_JSQ4* | 15 | 5  | 19 | rw | 4th conversion in injected sequence
  *ADC1_JSQR_JSQ3* | 10 | 5  | 14 | rw | 3rd conversion in injected sequence
  *ADC1_JSQR_JSQ2* | 5  | 5  | 9  | rw | 2nd conversion in injected sequence
  *ADC1_JSQR_JSQ1* | 0  | 5  | 4  | rw | 1st conversion in injected sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JDR1*
 Address:     $4001243C
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC1_JDR1_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JDR2*
 Address:     $40012440
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC1_JDR2_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JDR3*
 Address:     $40012444
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC1_JDR3_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_JDR4*
 Address:     $40012448
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC1_JDR4_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC1|
 Register:    *ADC1_DR*
 Address:     $4001244C
 Reset:       $00000000
 Description: regular data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------
      *ADC1_DR_DATA* | 0  | 16 | 15 | rw | Regular data
  *ADC1_DR_ADC2DATA* | 16 | 16 | 31 | rw | ADC2 data
 ------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_SR*
 Address:     $40012800
 Reset:       $00000000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=237
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
   *ADC2_SR_STRT* | 4  | 1  | 4  | rw | Regular channel start flag
  *ADC2_SR_JSTRT* | 3  | 1  | 3  | rw | Injected channel start flag
   *ADC2_SR_JEOC* | 2  | 1  | 2  | rw | Injected channel end of conversion
    *ADC2_SR_EOC* | 1  | 1  | 1  | rw | Regular channel end of conversion
    *ADC2_SR_AWD* | 0  | 1  | 0  | rw | Analog watchdog flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_CR1*
 Address:     $40012804
 Reset:       $00000000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=238
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------------------------
    *ADC2_CR1_AWDEN* | 23 | 1  | 23 | rw | Analog watchdog enable on regular channels
   *ADC2_CR1_JAWDEN* | 22 | 1  | 22 | rw | Analog watchdog enable on injected channels
  *ADC2_CR1_DISCNUM* | 13 | 3  | 15 | rw | Discontinuous mode channel count
  *ADC2_CR1_JDISCEN* | 12 | 1  | 12 | rw | Discontinuous mode on injected channels
   *ADC2_CR1_DISCEN* | 11 | 1  | 11 | rw | Discontinuous mode on regular channels
    *ADC2_CR1_JAUTO* | 10 | 1  | 10 | rw | Automatic injected group conversion
   *ADC2_CR1_AWDSGL* | 9  | 1  | 9  | rw | Enable the watchdog on a single channel in scan mode
     *ADC2_CR1_SCAN* | 8  | 1  | 8  | rw | Scan mode
   *ADC2_CR1_JEOCIE* | 7  | 1  | 7  | rw | Interrupt enable for injected channels
    *ADC2_CR1_AWDIE* | 6  | 1  | 6  | rw | Analog watchdog interrupt enable
    *ADC2_CR1_EOCIE* | 5  | 1  | 5  | rw | Interrupt enable for EOC
    *ADC2_CR1_AWDCH* | 0  | 5  | 4  | rw | Analog watchdog channel select bits
 ------------------+----+----+----+----+------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_CR2*
 Address:     $40012808
 Reset:       $00000000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=240
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------------------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------------------------------------------------
   *ADC2_CR2_TSVREFE* | 23 | 1  | 23 | rw | Temperature sensor and VREFINT enable
   *ADC2_CR2_SWSTART* | 22 | 1  | 22 | rw | Start conversion of regular channels
  *ADC2_CR2_JSWSTART* | 21 | 1  | 21 | rw | Start conversion of injected channels
   *ADC2_CR2_EXTTRIG* | 20 | 1  | 20 | rw | External trigger conversion mode for regular channels
    *ADC2_CR2_EXTSEL* | 17 | 3  | 19 | rw | External event select for regular group
  *ADC2_CR2_JEXTTRIG* | 15 | 1  | 15 | rw | External trigger conversion mode for injected channels
   *ADC2_CR2_JEXTSEL* | 12 | 3  | 14 | rw | External event select for injected group
     *ADC2_CR2_ALIGN* | 11 | 1  | 11 | rw | Data alignment
       *ADC2_CR2_DMA* | 8  | 1  | 8  | rw | Direct memory access mode
    *ADC2_CR2_RSTCAL* | 3  | 1  | 3  | rw | Reset calibration
       *ADC2_CR2_CAL* | 2  | 1  | 2  | rw | A/D calibration
      *ADC2_CR2_CONT* | 1  | 1  | 1  | rw | Continuous conversion
      *ADC2_CR2_ADON* | 0  | 1  | 0  | rw | A/D converter ON / OFF
 -------------------+----+----+----+----+--------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_SMPR1*
 Address:     $4001280C
 Reset:       $00000000
 Description: sample time register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=244
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+----------------------------------
  *ADC2_SMPR1_SMP10* | 0  | 3  | 2  | rw | Channel 10 sample time selection
  *ADC2_SMPR1_SMP11* | 3  | 3  | 5  | rw | Channel 11 sample time selection
  *ADC2_SMPR1_SMP12* | 6  | 3  | 8  | rw | Channel 12 sample time selection
  *ADC2_SMPR1_SMP13* | 9  | 3  | 11 | rw | Channel 13 sample time selection
  *ADC2_SMPR1_SMP14* | 12 | 3  | 14 | rw | Channel 14 sample time selection
  *ADC2_SMPR1_SMP15* | 15 | 3  | 17 | rw | Channel 15 sample time selection
  *ADC2_SMPR1_SMP16* | 18 | 3  | 20 | rw | Channel 16 sample time selection
  *ADC2_SMPR1_SMP17* | 21 | 3  | 23 | rw | Channel 17 sample time selection
 ------------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_SMPR2*
 Address:     $40012810
 Reset:       $00000000
 Description: sample time register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------------------------
  *ADC2_SMPR2_SMP0* | 0  | 3  | 2  | rw | Channel 0 sample time selection
  *ADC2_SMPR2_SMP1* | 3  | 3  | 5  | rw | Channel 1 sample time selection
  *ADC2_SMPR2_SMP2* | 6  | 3  | 8  | rw | Channel 2 sample time selection
  *ADC2_SMPR2_SMP3* | 9  | 3  | 11 | rw | Channel 3 sample time selection
  *ADC2_SMPR2_SMP4* | 12 | 3  | 14 | rw | Channel 4 sample time selection
  *ADC2_SMPR2_SMP5* | 15 | 3  | 17 | rw | Channel 5 sample time selection
  *ADC2_SMPR2_SMP6* | 18 | 3  | 20 | rw | Channel 6 sample time selection
  *ADC2_SMPR2_SMP7* | 21 | 3  | 23 | rw | Channel 7 sample time selection
  *ADC2_SMPR2_SMP8* | 24 | 3  | 26 | rw | Channel 8 sample time selection
  *ADC2_SMPR2_SMP9* | 27 | 3  | 29 | rw | Channel 9 sample time selection
 -----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JOFR1*
 Address:     $40012814
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC2_JOFR1_JOFFSET1* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JOFR2*
 Address:     $40012818
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC2_JOFR2_JOFFSET2* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JOFR3*
 Address:     $4001281C
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC2_JOFR3_JOFFSET3* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JOFR4*
 Address:     $40012820
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC2_JOFR4_JOFFSET4* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_HTR*
 Address:     $40012824
 Reset:       $00000FFF
 Description: watchdog higher threshold register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=246
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+----------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+----------------------------------
  *ADC2_HTR_HT* | 0  | 12 | 11 | rw | Analog watchdog higher threshold
 -------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_LTR*
 Address:     $40012828
 Reset:       $00000000
 Description: watchdog lower threshold register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=246
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+---------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+---------------------------------
  *ADC2_LTR_LT* | 0  | 12 | 11 | rw | Analog watchdog lower threshold
 -------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_SQR1*
 Address:     $4001282C
 Reset:       $00000000
 Description: regular sequence register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=247
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
     *ADC2_SQR1_L* | 20 | 4  | 23 | rw | Regular channel sequence length
  *ADC2_SQR1_SQ16* | 15 | 5  | 19 | rw | 16th conversion in regular sequence
  *ADC2_SQR1_SQ15* | 10 | 5  | 14 | rw | 15th conversion in regular sequence
  *ADC2_SQR1_SQ14* | 5  | 5  | 9  | rw | 14th conversion in regular sequence
  *ADC2_SQR1_SQ13* | 0  | 5  | 4  | rw | 13th conversion in regular sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_SQR2*
 Address:     $40012830
 Reset:       $00000000
 Description: regular sequence register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=248
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
  *ADC2_SQR2_SQ12* | 25 | 5  | 29 | rw | 12th conversion in regular sequence
  *ADC2_SQR2_SQ11* | 20 | 5  | 24 | rw | 11th conversion in regular sequence
  *ADC2_SQR2_SQ10* | 15 | 5  | 19 | rw | 10th conversion in regular sequence
   *ADC2_SQR2_SQ9* | 10 | 5  | 14 | rw | 9th conversion in regular sequence
   *ADC2_SQR2_SQ8* | 5  | 5  | 9  | rw | 8th conversion in regular sequence
   *ADC2_SQR2_SQ7* | 0  | 5  | 4  | rw | 7th conversion in regular sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_SQR3*
 Address:     $40012834
 Reset:       $00000000
 Description: regular sequence register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=249
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *ADC2_SQR3_SQ6* | 25 | 5  | 29 | rw | 6th conversion in regular sequence
  *ADC2_SQR3_SQ5* | 20 | 5  | 24 | rw | 5th conversion in regular sequence
  *ADC2_SQR3_SQ4* | 15 | 5  | 19 | rw | 4th conversion in regular sequence
  *ADC2_SQR3_SQ3* | 10 | 5  | 14 | rw | 3rd conversion in regular sequence
  *ADC2_SQR3_SQ2* | 5  | 5  | 9  | rw | 2nd conversion in regular sequence
  *ADC2_SQR3_SQ1* | 0  | 5  | 4  | rw | 1st conversion in regular sequence
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JSQR*
 Address:     $40012838
 Reset:       $00000000
 Description: injected sequence register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=250
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
    *ADC2_JSQR_JL* | 20 | 2  | 21 | rw | Injected sequence length
  *ADC2_JSQR_JSQ4* | 15 | 5  | 19 | rw | 4th conversion in injected sequence
  *ADC2_JSQR_JSQ3* | 10 | 5  | 14 | rw | 3rd conversion in injected sequence
  *ADC2_JSQR_JSQ2* | 5  | 5  | 9  | rw | 2nd conversion in injected sequence
  *ADC2_JSQR_JSQ1* | 0  | 5  | 4  | rw | 1st conversion in injected sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JDR1*
 Address:     $4001283C
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC2_JDR1_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JDR2*
 Address:     $40012840
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC2_JDR2_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JDR3*
 Address:     $40012844
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC2_JDR3_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_JDR4*
 Address:     $40012848
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC2_JDR4_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC2|
 Register:    *ADC2_DR*
 Address:     $4001284C
 Reset:       $00000000
 Description: regular data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+--------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+--------------
  *ADC2_DR_DATA* | 0  | 16 | 15 | rw | Regular data
 --------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_SR*
 Address:     $40013C00
 Reset:       $00000000
 Description: status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=237
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
   *ADC3_SR_STRT* | 4  | 1  | 4  | rw | Regular channel start flag
  *ADC3_SR_JSTRT* | 3  | 1  | 3  | rw | Injected channel start flag
   *ADC3_SR_JEOC* | 2  | 1  | 2  | rw | Injected channel end of conversion
    *ADC3_SR_EOC* | 1  | 1  | 1  | rw | Regular channel end of conversion
    *ADC3_SR_AWD* | 0  | 1  | 0  | rw | Analog watchdog flag
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_CR1*
 Address:     $40013C04
 Reset:       $00000000
 Description: control register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=238
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------------------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------------------------------------------------
    *ADC3_CR1_AWDEN* | 23 | 1  | 23 | rw | Analog watchdog enable on regular channels
   *ADC3_CR1_JAWDEN* | 22 | 1  | 22 | rw | Analog watchdog enable on injected channels
  *ADC3_CR1_DISCNUM* | 13 | 3  | 15 | rw | Discontinuous mode channel count
  *ADC3_CR1_JDISCEN* | 12 | 1  | 12 | rw | Discontinuous mode on injected channels
   *ADC3_CR1_DISCEN* | 11 | 1  | 11 | rw | Discontinuous mode on regular channels
    *ADC3_CR1_JAUTO* | 10 | 1  | 10 | rw | Automatic injected group conversion
   *ADC3_CR1_AWDSGL* | 9  | 1  | 9  | rw | Enable the watchdog on a single channel in scan mode
     *ADC3_CR1_SCAN* | 8  | 1  | 8  | rw | Scan mode
   *ADC3_CR1_JEOCIE* | 7  | 1  | 7  | rw | Interrupt enable for injected channels
    *ADC3_CR1_AWDIE* | 6  | 1  | 6  | rw | Analog watchdog interrupt enable
    *ADC3_CR1_EOCIE* | 5  | 1  | 5  | rw | Interrupt enable for EOC
    *ADC3_CR1_AWDCH* | 0  | 5  | 4  | rw | Analog watchdog channel select bits
 ------------------+----+----+----+----+------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_CR2*
 Address:     $40013C08
 Reset:       $00000000
 Description: control register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=240
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------------------------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------------------------------------------------
   *ADC3_CR2_TSVREFE* | 23 | 1  | 23 | rw | Temperature sensor and VREFINT enable
   *ADC3_CR2_SWSTART* | 22 | 1  | 22 | rw | Start conversion of regular channels
  *ADC3_CR2_JSWSTART* | 21 | 1  | 21 | rw | Start conversion of injected channels
   *ADC3_CR2_EXTTRIG* | 20 | 1  | 20 | rw | External trigger conversion mode for regular channels
    *ADC3_CR2_EXTSEL* | 17 | 3  | 19 | rw | External event select for regular group
  *ADC3_CR2_JEXTTRIG* | 15 | 1  | 15 | rw | External trigger conversion mode for injected channels
   *ADC3_CR2_JEXTSEL* | 12 | 3  | 14 | rw | External event select for injected group
     *ADC3_CR2_ALIGN* | 11 | 1  | 11 | rw | Data alignment
       *ADC3_CR2_DMA* | 8  | 1  | 8  | rw | Direct memory access mode
    *ADC3_CR2_RSTCAL* | 3  | 1  | 3  | rw | Reset calibration
       *ADC3_CR2_CAL* | 2  | 1  | 2  | rw | A/D calibration
      *ADC3_CR2_CONT* | 1  | 1  | 1  | rw | Continuous conversion
      *ADC3_CR2_ADON* | 0  | 1  | 0  | rw | A/D converter ON / OFF
 -------------------+----+----+----+----+--------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_SMPR1*
 Address:     $40013C0C
 Reset:       $00000000
 Description: sample time register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=244
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+----------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+----------------------------------
  *ADC3_SMPR1_SMP10* | 0  | 3  | 2  | rw | Channel 10 sample time selection
  *ADC3_SMPR1_SMP11* | 3  | 3  | 5  | rw | Channel 11 sample time selection
  *ADC3_SMPR1_SMP12* | 6  | 3  | 8  | rw | Channel 12 sample time selection
  *ADC3_SMPR1_SMP13* | 9  | 3  | 11 | rw | Channel 13 sample time selection
  *ADC3_SMPR1_SMP14* | 12 | 3  | 14 | rw | Channel 14 sample time selection
  *ADC3_SMPR1_SMP15* | 15 | 3  | 17 | rw | Channel 15 sample time selection
  *ADC3_SMPR1_SMP16* | 18 | 3  | 20 | rw | Channel 16 sample time selection
  *ADC3_SMPR1_SMP17* | 21 | 3  | 23 | rw | Channel 17 sample time selection
 ------------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_SMPR2*
 Address:     $40013C10
 Reset:       $00000000
 Description: sample time register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------------------------
  *ADC3_SMPR2_SMP0* | 0  | 3  | 2  | rw | Channel 0 sample time selection
  *ADC3_SMPR2_SMP1* | 3  | 3  | 5  | rw | Channel 1 sample time selection
  *ADC3_SMPR2_SMP2* | 6  | 3  | 8  | rw | Channel 2 sample time selection
  *ADC3_SMPR2_SMP3* | 9  | 3  | 11 | rw | Channel 3 sample time selection
  *ADC3_SMPR2_SMP4* | 12 | 3  | 14 | rw | Channel 4 sample time selection
  *ADC3_SMPR2_SMP5* | 15 | 3  | 17 | rw | Channel 5 sample time selection
  *ADC3_SMPR2_SMP6* | 18 | 3  | 20 | rw | Channel 6 sample time selection
  *ADC3_SMPR2_SMP7* | 21 | 3  | 23 | rw | Channel 7 sample time selection
  *ADC3_SMPR2_SMP8* | 24 | 3  | 26 | rw | Channel 8 sample time selection
  *ADC3_SMPR2_SMP9* | 27 | 3  | 29 | rw | Channel 9 sample time selection
 -----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JOFR1*
 Address:     $40013C14
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC3_JOFR1_JOFFSET1* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JOFR2*
 Address:     $40013C18
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC3_JOFR2_JOFFSET2* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JOFR3*
 Address:     $40013C1C
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC3_JOFR3_JOFFSET3* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JOFR4*
 Address:     $40013C20
 Reset:       $00000000
 Description: injected channel data offset register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=245
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------------------------------
  *ADC3_JOFR4_JOFFSET4* | 0  | 12 | 11 | rw | Data offset for injected channel x
 ---------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_HTR*
 Address:     $40013C24
 Reset:       $00000FFF
 Description: watchdog higher threshold register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=246
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+----------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+----------------------------------
  *ADC3_HTR_HT* | 0  | 12 | 11 | rw | Analog watchdog higher threshold
 -------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_LTR*
 Address:     $40013C28
 Reset:       $00000000
 Description: watchdog lower threshold register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=246
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+---------------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+---------------------------------
  *ADC3_LTR_LT* | 0  | 12 | 11 | rw | Analog watchdog lower threshold
 -------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_SQR1*
 Address:     $40013C2C
 Reset:       $00000000
 Description: regular sequence register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=247
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
     *ADC3_SQR1_L* | 20 | 4  | 23 | rw | Regular channel sequence length
  *ADC3_SQR1_SQ16* | 15 | 5  | 19 | rw | 16th conversion in regular sequence
  *ADC3_SQR1_SQ15* | 10 | 5  | 14 | rw | 15th conversion in regular sequence
  *ADC3_SQR1_SQ14* | 5  | 5  | 9  | rw | 14th conversion in regular sequence
  *ADC3_SQR1_SQ13* | 0  | 5  | 4  | rw | 13th conversion in regular sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_SQR2*
 Address:     $40013C30
 Reset:       $00000000
 Description: regular sequence register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=248
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
  *ADC3_SQR2_SQ12* | 25 | 5  | 29 | rw | 12th conversion in regular sequence
  *ADC3_SQR2_SQ11* | 20 | 5  | 24 | rw | 11th conversion in regular sequence
  *ADC3_SQR2_SQ10* | 15 | 5  | 19 | rw | 10th conversion in regular sequence
   *ADC3_SQR2_SQ9* | 10 | 5  | 14 | rw | 9th conversion in regular sequence
   *ADC3_SQR2_SQ8* | 5  | 5  | 9  | rw | 8th conversion in regular sequence
   *ADC3_SQR2_SQ7* | 0  | 5  | 4  | rw | 7th conversion in regular sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_SQR3*
 Address:     $40013C34
 Reset:       $00000000
 Description: regular sequence register 3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=249
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------------
  *ADC3_SQR3_SQ6* | 25 | 5  | 29 | rw | 6th conversion in regular sequence
  *ADC3_SQR3_SQ5* | 20 | 5  | 24 | rw | 5th conversion in regular sequence
  *ADC3_SQR3_SQ4* | 15 | 5  | 19 | rw | 4th conversion in regular sequence
  *ADC3_SQR3_SQ3* | 10 | 5  | 14 | rw | 3rd conversion in regular sequence
  *ADC3_SQR3_SQ2* | 5  | 5  | 9  | rw | 2nd conversion in regular sequence
  *ADC3_SQR3_SQ1* | 0  | 5  | 4  | rw | 1st conversion in regular sequence
 ---------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JSQR*
 Address:     $40013C38
 Reset:       $00000000
 Description: injected sequence register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=250
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------------------------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------------------------------
    *ADC3_JSQR_JL* | 20 | 2  | 21 | rw | Injected sequence length
  *ADC3_JSQR_JSQ4* | 15 | 5  | 19 | rw | 4th conversion in injected sequence
  *ADC3_JSQR_JSQ3* | 10 | 5  | 14 | rw | 3rd conversion in injected sequence
  *ADC3_JSQR_JSQ2* | 5  | 5  | 9  | rw | 2nd conversion in injected sequence
  *ADC3_JSQR_JSQ1* | 0  | 5  | 4  | rw | 1st conversion in injected sequence
 ----------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JDR1*
 Address:     $40013C3C
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC3_JDR1_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JDR2*
 Address:     $40013C40
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC3_JDR2_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JDR3*
 Address:     $40013C44
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC3_JDR3_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_JDR4*
 Address:     $40013C48
 Reset:       $00000000
 Description: injected data register x
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------
  *ADC3_JDR4_JDATA* | 0  | 16 | 15 | rw | Injected data
 -----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ADC3|
 Register:    *ADC3_DR*
 Address:     $40013C4C
 Reset:       $00000000
 Description: regular data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=251
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+--------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+--------------
  *ADC3_DR_DATA* | 0  | 16 | 15 | rw | Regular data
 --------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_MCR*
 Address:     $40006400
 Reset:       $00000000
 Description: CAN_MCR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=674
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
    *CAN1_CAN_MCR_DBF* | 16 | 1  | 16 | rw | DBF
  *CAN1_CAN_MCR_RESET* | 15 | 1  | 15 | rw | RESET
   *CAN1_CAN_MCR_TTCM* | 7  | 1  | 7  | rw | TTCM
   *CAN1_CAN_MCR_ABOM* | 6  | 1  | 6  | rw | ABOM
   *CAN1_CAN_MCR_AWUM* | 5  | 1  | 5  | rw | AWUM
   *CAN1_CAN_MCR_NART* | 4  | 1  | 4  | rw | NART
   *CAN1_CAN_MCR_RFLM* | 3  | 1  | 3  | rw | RFLM
   *CAN1_CAN_MCR_TXFP* | 2  | 1  | 2  | rw | TXFP
  *CAN1_CAN_MCR_SLEEP* | 1  | 1  | 1  | rw | SLEEP
   *CAN1_CAN_MCR_INRQ* | 0  | 1  | 0  | rw | INRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_MSR*
 Address:     $40006404
 Reset:       $00000000
 Description: CAN_MSR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=676
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
     *CAN1_CAN_MSR_RX* | 11 | 1  | 11 | ro | RX
   *CAN1_CAN_MSR_SAMP* | 10 | 1  | 10 | ro | SAMP
    *CAN1_CAN_MSR_RXM* | 9  | 1  | 9  | ro | RXM
    *CAN1_CAN_MSR_TXM* | 8  | 1  | 8  | ro | TXM
  *CAN1_CAN_MSR_SLAKI* | 4  | 1  | 4  | rw | SLAKI
   *CAN1_CAN_MSR_WKUI* | 3  | 1  | 3  | rw | WKUI
   *CAN1_CAN_MSR_ERRI* | 2  | 1  | 2  | rw | ERRI
   *CAN1_CAN_MSR_SLAK* | 1  | 1  | 1  | ro | SLAK
   *CAN1_CAN_MSR_INAK* | 0  | 1  | 0  | ro | INAK
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TSR*
 Address:     $40006408
 Reset:       $00000000
 Description: CAN_TSR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=677
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------------------------------
   *CAN1_CAN_TSR_LOW2* | 31 | 1  | 31 | ro | Lowest priority flag for mailbox 2
   *CAN1_CAN_TSR_LOW1* | 30 | 1  | 30 | ro | Lowest priority flag for mailbox 1
   *CAN1_CAN_TSR_LOW0* | 29 | 1  | 29 | ro | Lowest priority flag for mailbox 0
   *CAN1_CAN_TSR_TME2* | 28 | 1  | 28 | ro | Lowest priority flag for mailbox 2
   *CAN1_CAN_TSR_TME1* | 27 | 1  | 27 | ro | Lowest priority flag for mailbox 1
   *CAN1_CAN_TSR_TME0* | 26 | 1  | 26 | ro | Lowest priority flag for mailbox 0
   *CAN1_CAN_TSR_CODE* | 24 | 2  | 25 | ro | CODE
  *CAN1_CAN_TSR_ABRQ2* | 23 | 1  | 23 | rw | ABRQ2
  *CAN1_CAN_TSR_TERR2* | 19 | 1  | 19 | rw | TERR2
  *CAN1_CAN_TSR_ALST2* | 18 | 1  | 18 | rw | ALST2
  *CAN1_CAN_TSR_TXOK2* | 17 | 1  | 17 | rw | TXOK2
  *CAN1_CAN_TSR_RQCP2* | 16 | 1  | 16 | rw | RQCP2
  *CAN1_CAN_TSR_ABRQ1* | 15 | 1  | 15 | rw | ABRQ1
  *CAN1_CAN_TSR_TERR1* | 11 | 1  | 11 | rw | TERR1
  *CAN1_CAN_TSR_ALST1* | 10 | 1  | 10 | rw | ALST1
  *CAN1_CAN_TSR_TXOK1* | 9  | 1  | 9  | rw | TXOK1
  *CAN1_CAN_TSR_RQCP1* | 8  | 1  | 8  | rw | RQCP1
  *CAN1_CAN_TSR_ABRQ0* | 7  | 1  | 7  | rw | ABRQ0
  *CAN1_CAN_TSR_TERR0* | 3  | 1  | 3  | rw | TERR0
  *CAN1_CAN_TSR_ALST0* | 2  | 1  | 2  | rw | ALST0
  *CAN1_CAN_TSR_TXOK0* | 1  | 1  | 1  | rw | TXOK0
  *CAN1_CAN_TSR_RQCP0* | 0  | 1  | 0  | rw | RQCP0
 --------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RF0R*
 Address:     $4000640C
 Reset:       $00000000
 Description: CAN_RF0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=679
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_RF0R_RFOM0* | 5  | 1  | 5  | rw | RFOM0
  *CAN1_CAN_RF0R_FOVR0* | 4  | 1  | 4  | rw | FOVR0
  *CAN1_CAN_RF0R_FULL0* | 3  | 1  | 3  | rw | FULL0
   *CAN1_CAN_RF0R_FMP0* | 0  | 2  | 1  | ro | FMP0
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RF1R*
 Address:     $40006410
 Reset:       $00000000
 Description: CAN_RF1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=680
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_RF1R_RFOM1* | 5  | 1  | 5  | rw | RFOM1
  *CAN1_CAN_RF1R_FOVR1* | 4  | 1  | 4  | rw | FOVR1
  *CAN1_CAN_RF1R_FULL1* | 3  | 1  | 3  | rw | FULL1
   *CAN1_CAN_RF1R_FMP1* | 0  | 2  | 1  | ro | FMP1
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_IER*
 Address:     $40006414
 Reset:       $00000000
 Description: CAN_IER
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=680
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *CAN1_CAN_IER_SLKIE* | 17 | 1  | 17 | rw | SLKIE
   *CAN1_CAN_IER_WKUIE* | 16 | 1  | 16 | rw | WKUIE
   *CAN1_CAN_IER_ERRIE* | 15 | 1  | 15 | rw | ERRIE
   *CAN1_CAN_IER_LECIE* | 11 | 1  | 11 | rw | LECIE
   *CAN1_CAN_IER_BOFIE* | 10 | 1  | 10 | rw | BOFIE
   *CAN1_CAN_IER_EPVIE* | 9  | 1  | 9  | rw | EPVIE
   *CAN1_CAN_IER_EWGIE* | 8  | 1  | 8  | rw | EWGIE
  *CAN1_CAN_IER_FOVIE1* | 6  | 1  | 6  | rw | FOVIE1
   *CAN1_CAN_IER_FFIE1* | 5  | 1  | 5  | rw | FFIE1
  *CAN1_CAN_IER_FMPIE1* | 4  | 1  | 4  | rw | FMPIE1
  *CAN1_CAN_IER_FOVIE0* | 3  | 1  | 3  | rw | FOVIE0
   *CAN1_CAN_IER_FFIE0* | 2  | 1  | 2  | rw | FFIE0
  *CAN1_CAN_IER_FMPIE0* | 1  | 1  | 1  | rw | FMPIE0
   *CAN1_CAN_IER_TMEIE* | 0  | 1  | 0  | rw | TMEIE
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_ESR*
 Address:     $40006418
 Reset:       $00000000
 Description: CAN_ESR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=682
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *CAN1_CAN_ESR_REC* | 24 | 8  | 31 | ro | REC
   *CAN1_CAN_ESR_TEC* | 16 | 8  | 23 | ro | TEC
   *CAN1_CAN_ESR_LEC* | 4  | 3  | 6  | rw | LEC
  *CAN1_CAN_ESR_BOFF* | 2  | 1  | 2  | ro | BOFF
  *CAN1_CAN_ESR_EPVF* | 1  | 1  | 1  | ro | EPVF
  *CAN1_CAN_ESR_EWGF* | 0  | 1  | 0  | ro | EWGF
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_BTR*
 Address:     $4000641C
 Reset:       $00000000
 Description: CAN_BTR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=683
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *CAN1_CAN_BTR_SILM* | 31 | 1  | 31 | rw | SILM
  *CAN1_CAN_BTR_LBKM* | 30 | 1  | 30 | rw | LBKM
   *CAN1_CAN_BTR_SJW* | 24 | 2  | 25 | rw | SJW
   *CAN1_CAN_BTR_TS2* | 20 | 3  | 22 | rw | TS2
   *CAN1_CAN_BTR_TS1* | 16 | 4  | 19 | rw | TS1
   *CAN1_CAN_BTR_BRP* | 0  | 10 | 9  | rw | BRP
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TI0R*
 Address:     $40006580
 Reset:       $00000000
 Description: CAN_TI0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=685
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN1_CAN_TI0R_STID* | 21 | 11 | 31 | rw | STID
  *CAN1_CAN_TI0R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN1_CAN_TI0R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN1_CAN_TI0R_RTR* | 1  | 1  | 1  | rw | RTR
  *CAN1_CAN_TI0R_TXRQ* | 0  | 1  | 0  | rw | TXRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDT0R*
 Address:     $40006584
 Reset:       $00000000
 Description: CAN_TDT0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=686
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_TDT0R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN1_CAN_TDT0R_TGT* | 8  | 1  | 8  | rw | TGT
   *CAN1_CAN_TDT0R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDL0R*
 Address:     $40006588
 Reset:       $00000000
 Description: CAN_TDL0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_TDL0R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN1_CAN_TDL0R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN1_CAN_TDL0R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN1_CAN_TDL0R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDH0R*
 Address:     $4000658C
 Reset:       $00000000
 Description: CAN_TDH0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_TDH0R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN1_CAN_TDH0R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN1_CAN_TDH0R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN1_CAN_TDH0R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TI1R*
 Address:     $40006590
 Reset:       $00000000
 Description: CAN_TI1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=685
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN1_CAN_TI1R_STID* | 21 | 11 | 31 | rw | STID
  *CAN1_CAN_TI1R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN1_CAN_TI1R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN1_CAN_TI1R_RTR* | 1  | 1  | 1  | rw | RTR
  *CAN1_CAN_TI1R_TXRQ* | 0  | 1  | 0  | rw | TXRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDT1R*
 Address:     $40006594
 Reset:       $00000000
 Description: CAN_TDT1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=686
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_TDT1R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN1_CAN_TDT1R_TGT* | 8  | 1  | 8  | rw | TGT
   *CAN1_CAN_TDT1R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDL1R*
 Address:     $40006598
 Reset:       $00000000
 Description: CAN_TDL1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_TDL1R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN1_CAN_TDL1R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN1_CAN_TDL1R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN1_CAN_TDL1R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDH1R*
 Address:     $4000659C
 Reset:       $00000000
 Description: CAN_TDH1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_TDH1R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN1_CAN_TDH1R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN1_CAN_TDH1R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN1_CAN_TDH1R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TI2R*
 Address:     $400065A0
 Reset:       $00000000
 Description: CAN_TI2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=685
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN1_CAN_TI2R_STID* | 21 | 11 | 31 | rw | STID
  *CAN1_CAN_TI2R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN1_CAN_TI2R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN1_CAN_TI2R_RTR* | 1  | 1  | 1  | rw | RTR
  *CAN1_CAN_TI2R_TXRQ* | 0  | 1  | 0  | rw | TXRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDT2R*
 Address:     $400065A4
 Reset:       $00000000
 Description: CAN_TDT2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=686
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_TDT2R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN1_CAN_TDT2R_TGT* | 8  | 1  | 8  | rw | TGT
   *CAN1_CAN_TDT2R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDL2R*
 Address:     $400065A8
 Reset:       $00000000
 Description: CAN_TDL2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_TDL2R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN1_CAN_TDL2R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN1_CAN_TDL2R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN1_CAN_TDL2R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_TDH2R*
 Address:     $400065AC
 Reset:       $00000000
 Description: CAN_TDH2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_TDH2R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN1_CAN_TDH2R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN1_CAN_TDH2R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN1_CAN_TDH2R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RI0R*
 Address:     $400065B0
 Reset:       $00000000
 Description: CAN_RI0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=688
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN1_CAN_RI0R_STID* | 21 | 11 | 31 | rw | STID
  *CAN1_CAN_RI0R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN1_CAN_RI0R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN1_CAN_RI0R_RTR* | 1  | 1  | 1  | rw | RTR
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RDT0R*
 Address:     $400065B4
 Reset:       $00000000
 Description: CAN_RDT0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=689
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_RDT0R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN1_CAN_RDT0R_FMI* | 8  | 8  | 15 | rw | FMI
   *CAN1_CAN_RDT0R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RDL0R*
 Address:     $400065B8
 Reset:       $00000000
 Description: CAN_RDL0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_RDL0R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN1_CAN_RDL0R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN1_CAN_RDL0R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN1_CAN_RDL0R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RDH0R*
 Address:     $400065BC
 Reset:       $00000000
 Description: CAN_RDH0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_RDH0R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN1_CAN_RDH0R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN1_CAN_RDH0R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN1_CAN_RDH0R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RI1R*
 Address:     $400065C0
 Reset:       $00000000
 Description: CAN_RI1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=688
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN1_CAN_RI1R_STID* | 21 | 11 | 31 | rw | STID
  *CAN1_CAN_RI1R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN1_CAN_RI1R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN1_CAN_RI1R_RTR* | 1  | 1  | 1  | rw | RTR
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RDT1R*
 Address:     $400065C4
 Reset:       $00000000
 Description: CAN_RDT1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=689
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN1_CAN_RDT1R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN1_CAN_RDT1R_FMI* | 8  | 8  | 15 | rw | FMI
   *CAN1_CAN_RDT1R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RDL1R*
 Address:     $400065C8
 Reset:       $00000000
 Description: CAN_RDL1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_RDL1R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN1_CAN_RDL1R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN1_CAN_RDL1R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN1_CAN_RDL1R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_RDH1R*
 Address:     $400065CC
 Reset:       $00000000
 Description: CAN_RDH1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN1_CAN_RDH1R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN1_CAN_RDH1R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN1_CAN_RDH1R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN1_CAN_RDH1R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_FMR*
 Address:     $40006600
 Reset:       $00000000
 Description: CAN_FMR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=691
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN1_CAN_FMR_FINIT* | 0  | 1  | 0  | rw | FINIT
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_FM1R*
 Address:     $40006604
 Reset:       $00000000
 Description: CAN_FM1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=692
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-------------
   *CAN1_CAN_FM1R_FBM0* | 0  | 1  | 0  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM1* | 1  | 1  | 1  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM2* | 2  | 1  | 2  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM3* | 3  | 1  | 3  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM4* | 4  | 1  | 4  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM5* | 5  | 1  | 5  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM6* | 6  | 1  | 6  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM7* | 7  | 1  | 7  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM8* | 8  | 1  | 8  | rw | Filter mode
   *CAN1_CAN_FM1R_FBM9* | 9  | 1  | 9  | rw | Filter mode
  *CAN1_CAN_FM1R_FBM10* | 10 | 1  | 10 | rw | Filter mode
  *CAN1_CAN_FM1R_FBM11* | 11 | 1  | 11 | rw | Filter mode
  *CAN1_CAN_FM1R_FBM12* | 12 | 1  | 12 | rw | Filter mode
  *CAN1_CAN_FM1R_FBM13* | 13 | 1  | 13 | rw | Filter mode
 ---------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_FS1R*
 Address:     $4000660C
 Reset:       $00000000
 Description: CAN_FS1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=692
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+----------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+----------------------------
   *CAN1_CAN_FS1R_FSC0* | 0  | 1  | 0  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC1* | 1  | 1  | 1  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC2* | 2  | 1  | 2  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC3* | 3  | 1  | 3  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC4* | 4  | 1  | 4  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC5* | 5  | 1  | 5  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC6* | 6  | 1  | 6  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC7* | 7  | 1  | 7  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC8* | 8  | 1  | 8  | rw | Filter scale configuration
   *CAN1_CAN_FS1R_FSC9* | 9  | 1  | 9  | rw | Filter scale configuration
  *CAN1_CAN_FS1R_FSC10* | 10 | 1  | 10 | rw | Filter scale configuration
  *CAN1_CAN_FS1R_FSC11* | 11 | 1  | 11 | rw | Filter scale configuration
  *CAN1_CAN_FS1R_FSC12* | 12 | 1  | 12 | rw | Filter scale configuration
  *CAN1_CAN_FS1R_FSC13* | 13 | 1  | 13 | rw | Filter scale configuration
 ---------------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_FFA1R*
 Address:     $40006614
 Reset:       $00000000
 Description: CAN_FFA1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=693
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+--------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+--------------------------------------
   *CAN1_CAN_FFA1R_FFA0* | 0  | 1  | 0  | rw | Filter FIFO assignment for filter 0
   *CAN1_CAN_FFA1R_FFA1* | 1  | 1  | 1  | rw | Filter FIFO assignment for filter 1
   *CAN1_CAN_FFA1R_FFA2* | 2  | 1  | 2  | rw | Filter FIFO assignment for filter 2
   *CAN1_CAN_FFA1R_FFA3* | 3  | 1  | 3  | rw | Filter FIFO assignment for filter 3
   *CAN1_CAN_FFA1R_FFA4* | 4  | 1  | 4  | rw | Filter FIFO assignment for filter 4
   *CAN1_CAN_FFA1R_FFA5* | 5  | 1  | 5  | rw | Filter FIFO assignment for filter 5
   *CAN1_CAN_FFA1R_FFA6* | 6  | 1  | 6  | rw | Filter FIFO assignment for filter 6
   *CAN1_CAN_FFA1R_FFA7* | 7  | 1  | 7  | rw | Filter FIFO assignment for filter 7
   *CAN1_CAN_FFA1R_FFA8* | 8  | 1  | 8  | rw | Filter FIFO assignment for filter 8
   *CAN1_CAN_FFA1R_FFA9* | 9  | 1  | 9  | rw | Filter FIFO assignment for filter 9
  *CAN1_CAN_FFA1R_FFA10* | 10 | 1  | 10 | rw | Filter FIFO assignment for filter 10
  *CAN1_CAN_FFA1R_FFA11* | 11 | 1  | 11 | rw | Filter FIFO assignment for filter 11
  *CAN1_CAN_FFA1R_FFA12* | 12 | 1  | 12 | rw | Filter FIFO assignment for filter 12
  *CAN1_CAN_FFA1R_FFA13* | 13 | 1  | 13 | rw | Filter FIFO assignment for filter 13
 ----------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_CAN_FA1R*
 Address:     $4000661C
 Reset:       $00000000
 Description: CAN_FA1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=693
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------
   *CAN1_CAN_FA1R_FACT0* | 0  | 1  | 0  | rw | Filter active
   *CAN1_CAN_FA1R_FACT1* | 1  | 1  | 1  | rw | Filter active
   *CAN1_CAN_FA1R_FACT2* | 2  | 1  | 2  | rw | Filter active
   *CAN1_CAN_FA1R_FACT3* | 3  | 1  | 3  | rw | Filter active
   *CAN1_CAN_FA1R_FACT4* | 4  | 1  | 4  | rw | Filter active
   *CAN1_CAN_FA1R_FACT5* | 5  | 1  | 5  | rw | Filter active
   *CAN1_CAN_FA1R_FACT6* | 6  | 1  | 6  | rw | Filter active
   *CAN1_CAN_FA1R_FACT7* | 7  | 1  | 7  | rw | Filter active
   *CAN1_CAN_FA1R_FACT8* | 8  | 1  | 8  | rw | Filter active
   *CAN1_CAN_FA1R_FACT9* | 9  | 1  | 9  | rw | Filter active
  *CAN1_CAN_FA1R_FACT10* | 10 | 1  | 10 | rw | Filter active
  *CAN1_CAN_FA1R_FACT11* | 11 | 1  | 11 | rw | Filter active
  *CAN1_CAN_FA1R_FACT12* | 12 | 1  | 12 | rw | Filter active
  *CAN1_CAN_FA1R_FACT13* | 13 | 1  | 13 | rw | Filter active
 ----------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F0R1*
 Address:     $40006640
 Reset:       $00000000
 Description: Filter bank 0 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F0R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F0R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F0R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F0R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F0R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F0R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F0R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F0R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F0R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F0R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F0R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F0R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F0R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F0R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F0R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F0R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F0R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F0R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F0R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F0R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F0R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F0R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F0R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F0R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F0R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F0R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F0R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F0R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F0R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F0R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F0R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F0R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F0R2*
 Address:     $40006644
 Reset:       $00000000
 Description: Filter bank 0 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F0R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F0R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F0R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F0R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F0R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F0R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F0R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F0R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F0R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F0R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F0R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F0R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F0R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F0R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F0R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F0R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F0R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F0R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F0R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F0R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F0R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F0R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F0R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F0R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F0R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F0R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F0R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F0R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F0R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F0R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F0R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F0R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F1R1*
 Address:     $40006648
 Reset:       $00000000
 Description: Filter bank 1 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F1R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F1R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F1R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F1R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F1R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F1R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F1R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F1R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F1R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F1R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F1R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F1R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F1R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F1R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F1R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F1R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F1R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F1R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F1R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F1R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F1R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F1R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F1R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F1R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F1R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F1R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F1R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F1R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F1R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F1R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F1R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F1R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F1R2*
 Address:     $4000664C
 Reset:       $00000000
 Description: Filter bank 1 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F1R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F1R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F1R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F1R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F1R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F1R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F1R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F1R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F1R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F1R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F1R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F1R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F1R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F1R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F1R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F1R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F1R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F1R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F1R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F1R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F1R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F1R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F1R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F1R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F1R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F1R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F1R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F1R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F1R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F1R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F1R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F1R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F2R1*
 Address:     $40006650
 Reset:       $00000000
 Description: Filter bank 2 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F2R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F2R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F2R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F2R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F2R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F2R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F2R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F2R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F2R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F2R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F2R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F2R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F2R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F2R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F2R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F2R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F2R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F2R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F2R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F2R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F2R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F2R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F2R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F2R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F2R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F2R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F2R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F2R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F2R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F2R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F2R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F2R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F2R2*
 Address:     $40006654
 Reset:       $00000000
 Description: Filter bank 2 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F2R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F2R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F2R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F2R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F2R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F2R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F2R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F2R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F2R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F2R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F2R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F2R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F2R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F2R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F2R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F2R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F2R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F2R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F2R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F2R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F2R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F2R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F2R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F2R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F2R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F2R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F2R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F2R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F2R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F2R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F2R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F2R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F3R1*
 Address:     $40006658
 Reset:       $00000000
 Description: Filter bank 3 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F3R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F3R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F3R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F3R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F3R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F3R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F3R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F3R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F3R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F3R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F3R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F3R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F3R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F3R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F3R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F3R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F3R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F3R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F3R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F3R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F3R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F3R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F3R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F3R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F3R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F3R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F3R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F3R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F3R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F3R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F3R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F3R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F3R2*
 Address:     $4000665C
 Reset:       $00000000
 Description: Filter bank 3 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F3R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F3R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F3R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F3R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F3R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F3R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F3R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F3R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F3R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F3R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F3R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F3R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F3R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F3R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F3R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F3R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F3R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F3R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F3R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F3R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F3R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F3R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F3R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F3R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F3R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F3R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F3R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F3R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F3R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F3R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F3R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F3R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F4R1*
 Address:     $40006660
 Reset:       $00000000
 Description: Filter bank 4 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F4R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F4R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F4R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F4R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F4R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F4R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F4R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F4R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F4R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F4R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F4R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F4R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F4R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F4R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F4R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F4R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F4R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F4R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F4R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F4R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F4R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F4R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F4R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F4R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F4R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F4R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F4R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F4R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F4R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F4R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F4R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F4R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F4R2*
 Address:     $40006664
 Reset:       $00000000
 Description: Filter bank 4 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F4R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F4R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F4R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F4R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F4R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F4R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F4R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F4R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F4R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F4R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F4R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F4R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F4R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F4R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F4R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F4R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F4R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F4R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F4R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F4R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F4R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F4R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F4R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F4R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F4R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F4R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F4R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F4R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F4R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F4R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F4R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F4R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F5R1*
 Address:     $40006668
 Reset:       $00000000
 Description: Filter bank 5 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F5R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F5R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F5R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F5R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F5R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F5R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F5R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F5R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F5R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F5R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F5R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F5R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F5R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F5R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F5R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F5R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F5R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F5R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F5R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F5R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F5R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F5R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F5R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F5R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F5R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F5R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F5R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F5R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F5R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F5R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F5R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F5R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F5R2*
 Address:     $4000666C
 Reset:       $00000000
 Description: Filter bank 5 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F5R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F5R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F5R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F5R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F5R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F5R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F5R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F5R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F5R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F5R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F5R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F5R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F5R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F5R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F5R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F5R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F5R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F5R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F5R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F5R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F5R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F5R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F5R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F5R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F5R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F5R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F5R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F5R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F5R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F5R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F5R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F5R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F6R1*
 Address:     $40006670
 Reset:       $00000000
 Description: Filter bank 6 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F6R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F6R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F6R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F6R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F6R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F6R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F6R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F6R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F6R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F6R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F6R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F6R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F6R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F6R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F6R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F6R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F6R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F6R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F6R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F6R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F6R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F6R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F6R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F6R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F6R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F6R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F6R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F6R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F6R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F6R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F6R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F6R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F6R2*
 Address:     $40006674
 Reset:       $00000000
 Description: Filter bank 6 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F6R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F6R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F6R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F6R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F6R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F6R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F6R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F6R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F6R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F6R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F6R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F6R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F6R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F6R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F6R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F6R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F6R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F6R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F6R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F6R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F6R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F6R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F6R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F6R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F6R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F6R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F6R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F6R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F6R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F6R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F6R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F6R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F7R1*
 Address:     $40006678
 Reset:       $00000000
 Description: Filter bank 7 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F7R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F7R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F7R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F7R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F7R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F7R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F7R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F7R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F7R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F7R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F7R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F7R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F7R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F7R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F7R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F7R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F7R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F7R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F7R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F7R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F7R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F7R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F7R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F7R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F7R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F7R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F7R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F7R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F7R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F7R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F7R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F7R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F7R2*
 Address:     $4000667C
 Reset:       $00000000
 Description: Filter bank 7 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F7R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F7R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F7R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F7R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F7R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F7R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F7R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F7R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F7R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F7R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F7R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F7R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F7R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F7R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F7R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F7R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F7R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F7R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F7R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F7R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F7R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F7R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F7R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F7R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F7R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F7R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F7R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F7R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F7R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F7R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F7R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F7R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F8R1*
 Address:     $40006680
 Reset:       $00000000
 Description: Filter bank 8 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F8R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F8R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F8R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F8R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F8R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F8R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F8R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F8R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F8R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F8R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F8R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F8R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F8R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F8R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F8R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F8R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F8R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F8R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F8R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F8R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F8R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F8R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F8R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F8R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F8R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F8R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F8R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F8R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F8R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F8R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F8R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F8R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F8R2*
 Address:     $40006684
 Reset:       $00000000
 Description: Filter bank 8 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F8R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F8R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F8R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F8R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F8R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F8R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F8R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F8R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F8R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F8R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F8R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F8R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F8R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F8R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F8R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F8R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F8R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F8R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F8R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F8R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F8R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F8R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F8R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F8R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F8R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F8R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F8R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F8R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F8R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F8R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F8R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F8R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F9R1*
 Address:     $40006688
 Reset:       $00000000
 Description: Filter bank 9 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F9R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F9R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F9R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F9R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F9R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F9R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F9R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F9R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F9R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F9R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F9R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F9R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F9R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F9R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F9R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F9R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F9R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F9R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F9R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F9R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F9R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F9R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F9R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F9R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F9R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F9R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F9R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F9R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F9R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F9R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F9R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F9R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F9R2*
 Address:     $4000668C
 Reset:       $00000000
 Description: Filter bank 9 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN1_F9R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F9R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F9R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F9R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F9R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F9R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F9R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F9R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F9R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F9R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F9R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F9R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F9R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F9R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F9R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F9R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F9R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F9R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F9R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F9R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F9R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F9R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F9R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F9R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F9R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F9R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F9R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F9R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F9R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F9R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F9R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F9R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F10R1*
 Address:     $40006690
 Reset:       $00000000
 Description: Filter bank 10 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F10R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F10R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F10R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F10R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F10R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F10R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F10R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F10R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F10R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F10R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F10R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F10R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F10R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F10R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F10R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F10R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F10R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F10R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F10R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F10R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F10R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F10R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F10R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F10R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F10R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F10R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F10R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F10R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F10R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F10R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F10R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F10R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F10R2*
 Address:     $40006694
 Reset:       $00000000
 Description: Filter bank 10 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F10R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F10R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F10R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F10R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F10R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F10R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F10R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F10R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F10R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F10R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F10R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F10R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F10R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F10R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F10R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F10R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F10R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F10R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F10R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F10R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F10R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F10R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F10R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F10R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F10R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F10R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F10R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F10R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F10R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F10R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F10R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F10R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F11R1*
 Address:     $40006698
 Reset:       $00000000
 Description: Filter bank 11 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F11R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F11R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F11R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F11R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F11R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F11R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F11R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F11R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F11R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F11R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F11R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F11R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F11R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F11R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F11R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F11R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F11R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F11R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F11R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F11R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F11R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F11R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F11R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F11R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F11R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F11R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F11R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F11R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F11R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F11R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F11R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F11R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F11R2*
 Address:     $4000669C
 Reset:       $00000000
 Description: Filter bank 11 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F11R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F11R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F11R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F11R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F11R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F11R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F11R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F11R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F11R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F11R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F11R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F11R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F11R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F11R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F11R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F11R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F11R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F11R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F11R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F11R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F11R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F11R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F11R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F11R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F11R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F11R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F11R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F11R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F11R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F11R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F11R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F11R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F12R1*
 Address:     $400066A0
 Reset:       $00000000
 Description: Filter bank 4 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F12R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F12R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F12R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F12R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F12R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F12R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F12R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F12R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F12R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F12R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F12R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F12R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F12R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F12R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F12R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F12R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F12R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F12R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F12R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F12R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F12R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F12R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F12R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F12R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F12R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F12R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F12R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F12R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F12R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F12R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F12R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F12R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F12R2*
 Address:     $400066A4
 Reset:       $00000000
 Description: Filter bank 12 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F12R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F12R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F12R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F12R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F12R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F12R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F12R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F12R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F12R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F12R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F12R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F12R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F12R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F12R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F12R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F12R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F12R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F12R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F12R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F12R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F12R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F12R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F12R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F12R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F12R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F12R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F12R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F12R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F12R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F12R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F12R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F12R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F13R1*
 Address:     $400066A8
 Reset:       $00000000
 Description: Filter bank 13 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F13R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F13R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F13R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F13R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F13R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F13R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F13R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F13R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F13R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F13R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F13R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F13R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F13R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F13R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F13R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F13R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F13R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F13R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F13R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F13R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F13R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F13R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F13R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F13R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F13R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F13R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F13R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F13R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F13R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F13R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F13R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F13R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN1|
 Register:    *CAN1_F13R2*
 Address:     $400066AC
 Reset:       $00000000
 Description: Filter bank 13 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN1_F13R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN1_F13R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN1_F13R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN1_F13R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN1_F13R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN1_F13R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN1_F13R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN1_F13R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN1_F13R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN1_F13R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN1_F13R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN1_F13R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN1_F13R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN1_F13R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN1_F13R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN1_F13R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN1_F13R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN1_F13R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN1_F13R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN1_F13R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN1_F13R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN1_F13R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN1_F13R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN1_F13R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN1_F13R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN1_F13R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN1_F13R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN1_F13R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN1_F13R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN1_F13R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN1_F13R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN1_F13R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_MCR*
 Address:     $40006800
 Reset:       $00000000
 Description: CAN_MCR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=674
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
    *CAN2_CAN_MCR_DBF* | 16 | 1  | 16 | rw | DBF
  *CAN2_CAN_MCR_RESET* | 15 | 1  | 15 | rw | RESET
   *CAN2_CAN_MCR_TTCM* | 7  | 1  | 7  | rw | TTCM
   *CAN2_CAN_MCR_ABOM* | 6  | 1  | 6  | rw | ABOM
   *CAN2_CAN_MCR_AWUM* | 5  | 1  | 5  | rw | AWUM
   *CAN2_CAN_MCR_NART* | 4  | 1  | 4  | rw | NART
   *CAN2_CAN_MCR_RFLM* | 3  | 1  | 3  | rw | RFLM
   *CAN2_CAN_MCR_TXFP* | 2  | 1  | 2  | rw | TXFP
  *CAN2_CAN_MCR_SLEEP* | 1  | 1  | 1  | rw | SLEEP
   *CAN2_CAN_MCR_INRQ* | 0  | 1  | 0  | rw | INRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_MSR*
 Address:     $40006804
 Reset:       $00000000
 Description: CAN_MSR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=676
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
     *CAN2_CAN_MSR_RX* | 11 | 1  | 11 | ro | RX
   *CAN2_CAN_MSR_SAMP* | 10 | 1  | 10 | ro | SAMP
    *CAN2_CAN_MSR_RXM* | 9  | 1  | 9  | ro | RXM
    *CAN2_CAN_MSR_TXM* | 8  | 1  | 8  | ro | TXM
  *CAN2_CAN_MSR_SLAKI* | 4  | 1  | 4  | rw | SLAKI
   *CAN2_CAN_MSR_WKUI* | 3  | 1  | 3  | rw | WKUI
   *CAN2_CAN_MSR_ERRI* | 2  | 1  | 2  | rw | ERRI
   *CAN2_CAN_MSR_SLAK* | 1  | 1  | 1  | ro | SLAK
   *CAN2_CAN_MSR_INAK* | 0  | 1  | 0  | ro | INAK
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TSR*
 Address:     $40006808
 Reset:       $00000000
 Description: CAN_TSR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=677
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------------------------------
   *CAN2_CAN_TSR_LOW2* | 31 | 1  | 31 | ro | Lowest priority flag for mailbox 2
   *CAN2_CAN_TSR_LOW1* | 30 | 1  | 30 | ro | Lowest priority flag for mailbox 1
   *CAN2_CAN_TSR_LOW0* | 29 | 1  | 29 | ro | Lowest priority flag for mailbox 0
   *CAN2_CAN_TSR_TME2* | 28 | 1  | 28 | ro | Lowest priority flag for mailbox 2
   *CAN2_CAN_TSR_TME1* | 27 | 1  | 27 | ro | Lowest priority flag for mailbox 1
   *CAN2_CAN_TSR_TME0* | 26 | 1  | 26 | ro | Lowest priority flag for mailbox 0
   *CAN2_CAN_TSR_CODE* | 24 | 2  | 25 | ro | CODE
  *CAN2_CAN_TSR_ABRQ2* | 23 | 1  | 23 | rw | ABRQ2
  *CAN2_CAN_TSR_TERR2* | 19 | 1  | 19 | rw | TERR2
  *CAN2_CAN_TSR_ALST2* | 18 | 1  | 18 | rw | ALST2
  *CAN2_CAN_TSR_TXOK2* | 17 | 1  | 17 | rw | TXOK2
  *CAN2_CAN_TSR_RQCP2* | 16 | 1  | 16 | rw | RQCP2
  *CAN2_CAN_TSR_ABRQ1* | 15 | 1  | 15 | rw | ABRQ1
  *CAN2_CAN_TSR_TERR1* | 11 | 1  | 11 | rw | TERR1
  *CAN2_CAN_TSR_ALST1* | 10 | 1  | 10 | rw | ALST1
  *CAN2_CAN_TSR_TXOK1* | 9  | 1  | 9  | rw | TXOK1
  *CAN2_CAN_TSR_RQCP1* | 8  | 1  | 8  | rw | RQCP1
  *CAN2_CAN_TSR_ABRQ0* | 7  | 1  | 7  | rw | ABRQ0
  *CAN2_CAN_TSR_TERR0* | 3  | 1  | 3  | rw | TERR0
  *CAN2_CAN_TSR_ALST0* | 2  | 1  | 2  | rw | ALST0
  *CAN2_CAN_TSR_TXOK0* | 1  | 1  | 1  | rw | TXOK0
  *CAN2_CAN_TSR_RQCP0* | 0  | 1  | 0  | rw | RQCP0
 --------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RF0R*
 Address:     $4000680C
 Reset:       $00000000
 Description: CAN_RF0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=679
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_RF0R_RFOM0* | 5  | 1  | 5  | rw | RFOM0
  *CAN2_CAN_RF0R_FOVR0* | 4  | 1  | 4  | rw | FOVR0
  *CAN2_CAN_RF0R_FULL0* | 3  | 1  | 3  | rw | FULL0
   *CAN2_CAN_RF0R_FMP0* | 0  | 2  | 1  | ro | FMP0
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RF1R*
 Address:     $40006810
 Reset:       $00000000
 Description: CAN_RF1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=680
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_RF1R_RFOM1* | 5  | 1  | 5  | rw | RFOM1
  *CAN2_CAN_RF1R_FOVR1* | 4  | 1  | 4  | rw | FOVR1
  *CAN2_CAN_RF1R_FULL1* | 3  | 1  | 3  | rw | FULL1
   *CAN2_CAN_RF1R_FMP1* | 0  | 2  | 1  | ro | FMP1
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_IER*
 Address:     $40006814
 Reset:       $00000000
 Description: CAN_IER
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=680
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
   *CAN2_CAN_IER_SLKIE* | 17 | 1  | 17 | rw | SLKIE
   *CAN2_CAN_IER_WKUIE* | 16 | 1  | 16 | rw | WKUIE
   *CAN2_CAN_IER_ERRIE* | 15 | 1  | 15 | rw | ERRIE
   *CAN2_CAN_IER_LECIE* | 11 | 1  | 11 | rw | LECIE
   *CAN2_CAN_IER_BOFIE* | 10 | 1  | 10 | rw | BOFIE
   *CAN2_CAN_IER_EPVIE* | 9  | 1  | 9  | rw | EPVIE
   *CAN2_CAN_IER_EWGIE* | 8  | 1  | 8  | rw | EWGIE
  *CAN2_CAN_IER_FOVIE1* | 6  | 1  | 6  | rw | FOVIE1
   *CAN2_CAN_IER_FFIE1* | 5  | 1  | 5  | rw | FFIE1
  *CAN2_CAN_IER_FMPIE1* | 4  | 1  | 4  | rw | FMPIE1
  *CAN2_CAN_IER_FOVIE0* | 3  | 1  | 3  | rw | FOVIE0
   *CAN2_CAN_IER_FFIE0* | 2  | 1  | 2  | rw | FFIE0
  *CAN2_CAN_IER_FMPIE0* | 1  | 1  | 1  | rw | FMPIE0
   *CAN2_CAN_IER_TMEIE* | 0  | 1  | 0  | rw | TMEIE
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_ESR*
 Address:     $40006818
 Reset:       $00000000
 Description: CAN_ESR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=682
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
   *CAN2_CAN_ESR_REC* | 24 | 8  | 31 | ro | REC
   *CAN2_CAN_ESR_TEC* | 16 | 8  | 23 | ro | TEC
   *CAN2_CAN_ESR_LEC* | 4  | 3  | 6  | rw | LEC
  *CAN2_CAN_ESR_BOFF* | 2  | 1  | 2  | ro | BOFF
  *CAN2_CAN_ESR_EPVF* | 1  | 1  | 1  | ro | EPVF
  *CAN2_CAN_ESR_EWGF* | 0  | 1  | 0  | ro | EWGF
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_BTR*
 Address:     $4000681C
 Reset:       $00000000
 Description: CAN_BTR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=683
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *CAN2_CAN_BTR_SILM* | 31 | 1  | 31 | rw | SILM
  *CAN2_CAN_BTR_LBKM* | 30 | 1  | 30 | rw | LBKM
   *CAN2_CAN_BTR_SJW* | 24 | 2  | 25 | rw | SJW
   *CAN2_CAN_BTR_TS2* | 20 | 3  | 22 | rw | TS2
   *CAN2_CAN_BTR_TS1* | 16 | 4  | 19 | rw | TS1
   *CAN2_CAN_BTR_BRP* | 0  | 10 | 9  | rw | BRP
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TI0R*
 Address:     $40006980
 Reset:       $00000000
 Description: CAN_TI0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=685
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN2_CAN_TI0R_STID* | 21 | 11 | 31 | rw | STID
  *CAN2_CAN_TI0R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN2_CAN_TI0R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN2_CAN_TI0R_RTR* | 1  | 1  | 1  | rw | RTR
  *CAN2_CAN_TI0R_TXRQ* | 0  | 1  | 0  | rw | TXRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDT0R*
 Address:     $40006984
 Reset:       $00000000
 Description: CAN_TDT0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=686
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_TDT0R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN2_CAN_TDT0R_TGT* | 8  | 1  | 8  | rw | TGT
   *CAN2_CAN_TDT0R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDL0R*
 Address:     $40006988
 Reset:       $00000000
 Description: CAN_TDL0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_TDL0R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN2_CAN_TDL0R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN2_CAN_TDL0R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN2_CAN_TDL0R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDH0R*
 Address:     $4000698C
 Reset:       $00000000
 Description: CAN_TDH0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_TDH0R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN2_CAN_TDH0R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN2_CAN_TDH0R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN2_CAN_TDH0R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TI1R*
 Address:     $40006990
 Reset:       $00000000
 Description: CAN_TI1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=685
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN2_CAN_TI1R_STID* | 21 | 11 | 31 | rw | STID
  *CAN2_CAN_TI1R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN2_CAN_TI1R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN2_CAN_TI1R_RTR* | 1  | 1  | 1  | rw | RTR
  *CAN2_CAN_TI1R_TXRQ* | 0  | 1  | 0  | rw | TXRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDT1R*
 Address:     $40006994
 Reset:       $00000000
 Description: CAN_TDT1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=686
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_TDT1R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN2_CAN_TDT1R_TGT* | 8  | 1  | 8  | rw | TGT
   *CAN2_CAN_TDT1R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDL1R*
 Address:     $40006998
 Reset:       $00000000
 Description: CAN_TDL1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_TDL1R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN2_CAN_TDL1R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN2_CAN_TDL1R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN2_CAN_TDL1R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDH1R*
 Address:     $4000699C
 Reset:       $00000000
 Description: CAN_TDH1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_TDH1R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN2_CAN_TDH1R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN2_CAN_TDH1R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN2_CAN_TDH1R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TI2R*
 Address:     $400069A0
 Reset:       $00000000
 Description: CAN_TI2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=685
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN2_CAN_TI2R_STID* | 21 | 11 | 31 | rw | STID
  *CAN2_CAN_TI2R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN2_CAN_TI2R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN2_CAN_TI2R_RTR* | 1  | 1  | 1  | rw | RTR
  *CAN2_CAN_TI2R_TXRQ* | 0  | 1  | 0  | rw | TXRQ
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDT2R*
 Address:     $400069A4
 Reset:       $00000000
 Description: CAN_TDT2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=686
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_TDT2R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN2_CAN_TDT2R_TGT* | 8  | 1  | 8  | rw | TGT
   *CAN2_CAN_TDT2R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDL2R*
 Address:     $400069A8
 Reset:       $00000000
 Description: CAN_TDL2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_TDL2R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN2_CAN_TDL2R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN2_CAN_TDL2R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN2_CAN_TDL2R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_TDH2R*
 Address:     $400069AC
 Reset:       $00000000
 Description: CAN_TDH2R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=687
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_TDH2R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN2_CAN_TDH2R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN2_CAN_TDH2R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN2_CAN_TDH2R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RI0R*
 Address:     $400069B0
 Reset:       $00000000
 Description: CAN_RI0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=688
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN2_CAN_RI0R_STID* | 21 | 11 | 31 | rw | STID
  *CAN2_CAN_RI0R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN2_CAN_RI0R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN2_CAN_RI0R_RTR* | 1  | 1  | 1  | rw | RTR
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RDT0R*
 Address:     $400069B4
 Reset:       $00000000
 Description: CAN_RDT0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=689
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_RDT0R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN2_CAN_RDT0R_FMI* | 8  | 8  | 15 | rw | FMI
   *CAN2_CAN_RDT0R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RDL0R*
 Address:     $400069B8
 Reset:       $00000000
 Description: CAN_RDL0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_RDL0R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN2_CAN_RDL0R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN2_CAN_RDL0R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN2_CAN_RDL0R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RDH0R*
 Address:     $400069BC
 Reset:       $00000000
 Description: CAN_RDH0R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_RDH0R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN2_CAN_RDH0R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN2_CAN_RDH0R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN2_CAN_RDH0R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RI1R*
 Address:     $400069C0
 Reset:       $00000000
 Description: CAN_RI1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=688
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN2_CAN_RI1R_STID* | 21 | 11 | 31 | rw | STID
  *CAN2_CAN_RI1R_EXID* | 3  | 18 | 20 | rw | EXID
   *CAN2_CAN_RI1R_IDE* | 2  | 1  | 2  | rw | IDE
   *CAN2_CAN_RI1R_RTR* | 1  | 1  | 1  | rw | RTR
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RDT1R*
 Address:     $400069C4
 Reset:       $00000000
 Description: CAN_RDT1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=689
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+------------
  *CAN2_CAN_RDT1R_TIME* | 16 | 16 | 31 | rw | TIME
   *CAN2_CAN_RDT1R_FMI* | 8  | 8  | 15 | rw | FMI
   *CAN2_CAN_RDT1R_DLC* | 0  | 4  | 3  | rw | DLC
 ---------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RDL1R*
 Address:     $400069C8
 Reset:       $00000000
 Description: CAN_RDL1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_RDL1R_DATA3* | 24 | 8  | 31 | rw | DATA3
  *CAN2_CAN_RDL1R_DATA2* | 16 | 8  | 23 | rw | DATA2
  *CAN2_CAN_RDL1R_DATA1* | 8  | 8  | 15 | rw | DATA1
  *CAN2_CAN_RDL1R_DATA0* | 0  | 8  | 7  | rw | DATA0
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_RDH1R*
 Address:     $400069CC
 Reset:       $00000000
 Description: CAN_RDH1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=690
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+------------
  *CAN2_CAN_RDH1R_DATA7* | 24 | 8  | 31 | rw | DATA7
  *CAN2_CAN_RDH1R_DATA6* | 16 | 8  | 23 | rw | DATA6
  *CAN2_CAN_RDH1R_DATA5* | 8  | 8  | 15 | rw | DATA5
  *CAN2_CAN_RDH1R_DATA4* | 0  | 8  | 7  | rw | DATA4
 ----------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_FMR*
 Address:     $40006A00
 Reset:       $00000000
 Description: CAN_FMR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=691
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *CAN2_CAN_FMR_FINIT* | 0  | 1  | 0  | rw | FINIT
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_FM1R*
 Address:     $40006A04
 Reset:       $00000000
 Description: CAN_FM1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=692
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-------------
   *CAN2_CAN_FM1R_FBM0* | 0  | 1  | 0  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM1* | 1  | 1  | 1  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM2* | 2  | 1  | 2  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM3* | 3  | 1  | 3  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM4* | 4  | 1  | 4  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM5* | 5  | 1  | 5  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM6* | 6  | 1  | 6  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM7* | 7  | 1  | 7  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM8* | 8  | 1  | 8  | rw | Filter mode
   *CAN2_CAN_FM1R_FBM9* | 9  | 1  | 9  | rw | Filter mode
  *CAN2_CAN_FM1R_FBM10* | 10 | 1  | 10 | rw | Filter mode
  *CAN2_CAN_FM1R_FBM11* | 11 | 1  | 11 | rw | Filter mode
  *CAN2_CAN_FM1R_FBM12* | 12 | 1  | 12 | rw | Filter mode
  *CAN2_CAN_FM1R_FBM13* | 13 | 1  | 13 | rw | Filter mode
 ---------------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_FS1R*
 Address:     $40006A0C
 Reset:       $00000000
 Description: CAN_FS1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=692
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+----------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+----------------------------
   *CAN2_CAN_FS1R_FSC0* | 0  | 1  | 0  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC1* | 1  | 1  | 1  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC2* | 2  | 1  | 2  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC3* | 3  | 1  | 3  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC4* | 4  | 1  | 4  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC5* | 5  | 1  | 5  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC6* | 6  | 1  | 6  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC7* | 7  | 1  | 7  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC8* | 8  | 1  | 8  | rw | Filter scale configuration
   *CAN2_CAN_FS1R_FSC9* | 9  | 1  | 9  | rw | Filter scale configuration
  *CAN2_CAN_FS1R_FSC10* | 10 | 1  | 10 | rw | Filter scale configuration
  *CAN2_CAN_FS1R_FSC11* | 11 | 1  | 11 | rw | Filter scale configuration
  *CAN2_CAN_FS1R_FSC12* | 12 | 1  | 12 | rw | Filter scale configuration
  *CAN2_CAN_FS1R_FSC13* | 13 | 1  | 13 | rw | Filter scale configuration
 ---------------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_FFA1R*
 Address:     $40006A14
 Reset:       $00000000
 Description: CAN_FFA1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=693
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+--------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+--------------------------------------
   *CAN2_CAN_FFA1R_FFA0* | 0  | 1  | 0  | rw | Filter FIFO assignment for filter 0
   *CAN2_CAN_FFA1R_FFA1* | 1  | 1  | 1  | rw | Filter FIFO assignment for filter 1
   *CAN2_CAN_FFA1R_FFA2* | 2  | 1  | 2  | rw | Filter FIFO assignment for filter 2
   *CAN2_CAN_FFA1R_FFA3* | 3  | 1  | 3  | rw | Filter FIFO assignment for filter 3
   *CAN2_CAN_FFA1R_FFA4* | 4  | 1  | 4  | rw | Filter FIFO assignment for filter 4
   *CAN2_CAN_FFA1R_FFA5* | 5  | 1  | 5  | rw | Filter FIFO assignment for filter 5
   *CAN2_CAN_FFA1R_FFA6* | 6  | 1  | 6  | rw | Filter FIFO assignment for filter 6
   *CAN2_CAN_FFA1R_FFA7* | 7  | 1  | 7  | rw | Filter FIFO assignment for filter 7
   *CAN2_CAN_FFA1R_FFA8* | 8  | 1  | 8  | rw | Filter FIFO assignment for filter 8
   *CAN2_CAN_FFA1R_FFA9* | 9  | 1  | 9  | rw | Filter FIFO assignment for filter 9
  *CAN2_CAN_FFA1R_FFA10* | 10 | 1  | 10 | rw | Filter FIFO assignment for filter 10
  *CAN2_CAN_FFA1R_FFA11* | 11 | 1  | 11 | rw | Filter FIFO assignment for filter 11
  *CAN2_CAN_FFA1R_FFA12* | 12 | 1  | 12 | rw | Filter FIFO assignment for filter 12
  *CAN2_CAN_FFA1R_FFA13* | 13 | 1  | 13 | rw | Filter FIFO assignment for filter 13
 ----------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_CAN_FA1R*
 Address:     $40006A1C
 Reset:       $00000000
 Description: CAN_FA1R
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=693
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------
   *CAN2_CAN_FA1R_FACT0* | 0  | 1  | 0  | rw | Filter active
   *CAN2_CAN_FA1R_FACT1* | 1  | 1  | 1  | rw | Filter active
   *CAN2_CAN_FA1R_FACT2* | 2  | 1  | 2  | rw | Filter active
   *CAN2_CAN_FA1R_FACT3* | 3  | 1  | 3  | rw | Filter active
   *CAN2_CAN_FA1R_FACT4* | 4  | 1  | 4  | rw | Filter active
   *CAN2_CAN_FA1R_FACT5* | 5  | 1  | 5  | rw | Filter active
   *CAN2_CAN_FA1R_FACT6* | 6  | 1  | 6  | rw | Filter active
   *CAN2_CAN_FA1R_FACT7* | 7  | 1  | 7  | rw | Filter active
   *CAN2_CAN_FA1R_FACT8* | 8  | 1  | 8  | rw | Filter active
   *CAN2_CAN_FA1R_FACT9* | 9  | 1  | 9  | rw | Filter active
  *CAN2_CAN_FA1R_FACT10* | 10 | 1  | 10 | rw | Filter active
  *CAN2_CAN_FA1R_FACT11* | 11 | 1  | 11 | rw | Filter active
  *CAN2_CAN_FA1R_FACT12* | 12 | 1  | 12 | rw | Filter active
  *CAN2_CAN_FA1R_FACT13* | 13 | 1  | 13 | rw | Filter active
 ----------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F0R1*
 Address:     $40006A40
 Reset:       $00000000
 Description: Filter bank 0 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F0R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F0R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F0R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F0R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F0R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F0R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F0R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F0R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F0R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F0R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F0R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F0R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F0R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F0R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F0R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F0R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F0R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F0R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F0R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F0R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F0R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F0R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F0R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F0R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F0R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F0R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F0R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F0R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F0R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F0R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F0R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F0R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F0R2*
 Address:     $40006A44
 Reset:       $00000000
 Description: Filter bank 0 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F0R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F0R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F0R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F0R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F0R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F0R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F0R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F0R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F0R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F0R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F0R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F0R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F0R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F0R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F0R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F0R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F0R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F0R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F0R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F0R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F0R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F0R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F0R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F0R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F0R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F0R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F0R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F0R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F0R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F0R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F0R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F0R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F1R1*
 Address:     $40006A48
 Reset:       $00000000
 Description: Filter bank 1 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F1R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F1R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F1R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F1R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F1R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F1R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F1R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F1R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F1R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F1R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F1R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F1R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F1R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F1R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F1R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F1R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F1R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F1R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F1R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F1R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F1R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F1R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F1R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F1R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F1R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F1R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F1R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F1R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F1R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F1R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F1R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F1R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F1R2*
 Address:     $40006A4C
 Reset:       $00000000
 Description: Filter bank 1 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F1R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F1R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F1R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F1R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F1R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F1R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F1R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F1R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F1R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F1R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F1R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F1R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F1R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F1R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F1R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F1R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F1R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F1R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F1R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F1R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F1R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F1R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F1R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F1R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F1R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F1R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F1R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F1R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F1R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F1R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F1R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F1R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F2R1*
 Address:     $40006A50
 Reset:       $00000000
 Description: Filter bank 2 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F2R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F2R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F2R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F2R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F2R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F2R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F2R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F2R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F2R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F2R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F2R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F2R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F2R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F2R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F2R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F2R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F2R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F2R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F2R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F2R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F2R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F2R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F2R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F2R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F2R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F2R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F2R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F2R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F2R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F2R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F2R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F2R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F2R2*
 Address:     $40006A54
 Reset:       $00000000
 Description: Filter bank 2 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F2R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F2R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F2R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F2R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F2R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F2R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F2R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F2R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F2R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F2R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F2R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F2R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F2R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F2R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F2R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F2R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F2R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F2R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F2R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F2R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F2R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F2R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F2R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F2R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F2R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F2R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F2R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F2R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F2R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F2R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F2R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F2R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F3R1*
 Address:     $40006A58
 Reset:       $00000000
 Description: Filter bank 3 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F3R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F3R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F3R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F3R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F3R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F3R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F3R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F3R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F3R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F3R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F3R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F3R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F3R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F3R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F3R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F3R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F3R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F3R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F3R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F3R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F3R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F3R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F3R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F3R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F3R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F3R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F3R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F3R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F3R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F3R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F3R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F3R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F3R2*
 Address:     $40006A5C
 Reset:       $00000000
 Description: Filter bank 3 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F3R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F3R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F3R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F3R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F3R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F3R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F3R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F3R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F3R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F3R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F3R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F3R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F3R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F3R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F3R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F3R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F3R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F3R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F3R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F3R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F3R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F3R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F3R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F3R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F3R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F3R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F3R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F3R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F3R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F3R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F3R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F3R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F4R1*
 Address:     $40006A60
 Reset:       $00000000
 Description: Filter bank 4 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F4R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F4R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F4R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F4R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F4R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F4R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F4R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F4R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F4R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F4R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F4R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F4R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F4R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F4R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F4R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F4R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F4R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F4R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F4R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F4R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F4R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F4R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F4R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F4R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F4R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F4R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F4R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F4R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F4R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F4R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F4R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F4R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F4R2*
 Address:     $40006A64
 Reset:       $00000000
 Description: Filter bank 4 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F4R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F4R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F4R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F4R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F4R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F4R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F4R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F4R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F4R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F4R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F4R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F4R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F4R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F4R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F4R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F4R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F4R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F4R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F4R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F4R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F4R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F4R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F4R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F4R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F4R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F4R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F4R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F4R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F4R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F4R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F4R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F4R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F5R1*
 Address:     $40006A68
 Reset:       $00000000
 Description: Filter bank 5 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F5R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F5R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F5R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F5R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F5R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F5R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F5R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F5R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F5R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F5R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F5R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F5R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F5R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F5R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F5R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F5R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F5R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F5R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F5R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F5R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F5R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F5R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F5R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F5R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F5R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F5R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F5R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F5R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F5R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F5R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F5R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F5R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F5R2*
 Address:     $40006A6C
 Reset:       $00000000
 Description: Filter bank 5 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F5R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F5R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F5R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F5R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F5R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F5R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F5R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F5R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F5R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F5R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F5R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F5R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F5R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F5R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F5R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F5R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F5R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F5R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F5R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F5R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F5R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F5R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F5R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F5R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F5R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F5R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F5R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F5R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F5R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F5R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F5R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F5R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F6R1*
 Address:     $40006A70
 Reset:       $00000000
 Description: Filter bank 6 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F6R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F6R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F6R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F6R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F6R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F6R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F6R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F6R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F6R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F6R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F6R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F6R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F6R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F6R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F6R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F6R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F6R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F6R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F6R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F6R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F6R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F6R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F6R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F6R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F6R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F6R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F6R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F6R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F6R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F6R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F6R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F6R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F6R2*
 Address:     $40006A74
 Reset:       $00000000
 Description: Filter bank 6 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F6R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F6R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F6R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F6R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F6R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F6R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F6R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F6R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F6R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F6R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F6R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F6R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F6R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F6R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F6R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F6R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F6R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F6R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F6R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F6R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F6R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F6R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F6R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F6R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F6R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F6R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F6R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F6R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F6R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F6R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F6R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F6R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F7R1*
 Address:     $40006A78
 Reset:       $00000000
 Description: Filter bank 7 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F7R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F7R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F7R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F7R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F7R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F7R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F7R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F7R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F7R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F7R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F7R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F7R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F7R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F7R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F7R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F7R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F7R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F7R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F7R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F7R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F7R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F7R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F7R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F7R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F7R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F7R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F7R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F7R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F7R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F7R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F7R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F7R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F7R2*
 Address:     $40006A7C
 Reset:       $00000000
 Description: Filter bank 7 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F7R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F7R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F7R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F7R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F7R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F7R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F7R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F7R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F7R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F7R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F7R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F7R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F7R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F7R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F7R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F7R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F7R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F7R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F7R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F7R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F7R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F7R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F7R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F7R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F7R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F7R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F7R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F7R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F7R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F7R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F7R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F7R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F8R1*
 Address:     $40006A80
 Reset:       $00000000
 Description: Filter bank 8 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F8R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F8R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F8R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F8R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F8R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F8R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F8R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F8R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F8R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F8R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F8R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F8R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F8R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F8R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F8R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F8R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F8R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F8R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F8R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F8R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F8R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F8R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F8R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F8R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F8R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F8R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F8R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F8R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F8R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F8R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F8R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F8R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F8R2*
 Address:     $40006A84
 Reset:       $00000000
 Description: Filter bank 8 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F8R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F8R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F8R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F8R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F8R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F8R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F8R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F8R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F8R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F8R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F8R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F8R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F8R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F8R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F8R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F8R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F8R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F8R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F8R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F8R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F8R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F8R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F8R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F8R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F8R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F8R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F8R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F8R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F8R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F8R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F8R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F8R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F9R1*
 Address:     $40006A88
 Reset:       $00000000
 Description: Filter bank 9 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F9R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F9R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F9R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F9R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F9R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F9R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F9R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F9R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F9R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F9R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F9R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F9R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F9R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F9R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F9R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F9R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F9R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F9R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F9R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F9R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F9R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F9R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F9R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F9R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F9R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F9R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F9R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F9R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F9R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F9R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F9R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F9R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F9R2*
 Address:     $40006A8C
 Reset:       $00000000
 Description: Filter bank 9 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+-------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+-------------
   *CAN2_F9R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F9R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F9R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F9R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F9R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F9R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F9R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F9R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F9R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F9R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F9R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F9R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F9R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F9R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F9R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F9R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F9R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F9R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F9R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F9R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F9R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F9R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F9R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F9R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F9R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F9R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F9R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F9R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F9R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F9R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F9R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F9R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 ----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F10R1*
 Address:     $40006A90
 Reset:       $00000000
 Description: Filter bank 10 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F10R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F10R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F10R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F10R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F10R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F10R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F10R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F10R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F10R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F10R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F10R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F10R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F10R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F10R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F10R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F10R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F10R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F10R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F10R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F10R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F10R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F10R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F10R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F10R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F10R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F10R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F10R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F10R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F10R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F10R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F10R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F10R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F10R2*
 Address:     $40006A94
 Reset:       $00000000
 Description: Filter bank 10 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F10R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F10R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F10R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F10R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F10R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F10R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F10R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F10R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F10R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F10R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F10R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F10R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F10R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F10R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F10R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F10R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F10R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F10R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F10R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F10R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F10R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F10R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F10R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F10R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F10R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F10R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F10R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F10R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F10R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F10R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F10R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F10R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F11R1*
 Address:     $40006A98
 Reset:       $00000000
 Description: Filter bank 11 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F11R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F11R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F11R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F11R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F11R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F11R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F11R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F11R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F11R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F11R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F11R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F11R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F11R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F11R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F11R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F11R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F11R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F11R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F11R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F11R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F11R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F11R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F11R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F11R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F11R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F11R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F11R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F11R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F11R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F11R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F11R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F11R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F11R2*
 Address:     $40006A9C
 Reset:       $00000000
 Description: Filter bank 11 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F11R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F11R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F11R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F11R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F11R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F11R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F11R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F11R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F11R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F11R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F11R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F11R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F11R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F11R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F11R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F11R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F11R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F11R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F11R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F11R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F11R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F11R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F11R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F11R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F11R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F11R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F11R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F11R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F11R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F11R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F11R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F11R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F12R1*
 Address:     $40006AA0
 Reset:       $00000000
 Description: Filter bank 4 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F12R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F12R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F12R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F12R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F12R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F12R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F12R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F12R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F12R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F12R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F12R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F12R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F12R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F12R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F12R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F12R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F12R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F12R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F12R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F12R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F12R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F12R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F12R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F12R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F12R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F12R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F12R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F12R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F12R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F12R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F12R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F12R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F12R2*
 Address:     $40006AA4
 Reset:       $00000000
 Description: Filter bank 12 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F12R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F12R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F12R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F12R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F12R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F12R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F12R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F12R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F12R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F12R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F12R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F12R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F12R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F12R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F12R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F12R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F12R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F12R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F12R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F12R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F12R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F12R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F12R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F12R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F12R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F12R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F12R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F12R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F12R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F12R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F12R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F12R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F13R1*
 Address:     $40006AA8
 Reset:       $00000000
 Description: Filter bank 13 register 1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F13R1_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F13R1_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F13R1_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F13R1_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F13R1_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F13R1_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F13R1_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F13R1_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F13R1_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F13R1_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F13R1_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F13R1_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F13R1_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F13R1_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F13R1_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F13R1_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F13R1_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F13R1_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F13R1_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F13R1_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F13R1_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F13R1_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F13R1_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F13R1_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F13R1_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F13R1_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F13R1_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F13R1_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F13R1_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F13R1_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F13R1_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F13R1_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CAN2|
 Register:    *CAN2_F13R2*
 Address:     $40006AAC
 Reset:       $00000000
 Description: Filter bank 13 register 2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=694
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------
   *CAN2_F13R2_FB0* | 0  | 1  | 0  | rw | Filter bits
   *CAN2_F13R2_FB1* | 1  | 1  | 1  | rw | Filter bits
   *CAN2_F13R2_FB2* | 2  | 1  | 2  | rw | Filter bits
   *CAN2_F13R2_FB3* | 3  | 1  | 3  | rw | Filter bits
   *CAN2_F13R2_FB4* | 4  | 1  | 4  | rw | Filter bits
   *CAN2_F13R2_FB5* | 5  | 1  | 5  | rw | Filter bits
   *CAN2_F13R2_FB6* | 6  | 1  | 6  | rw | Filter bits
   *CAN2_F13R2_FB7* | 7  | 1  | 7  | rw | Filter bits
   *CAN2_F13R2_FB8* | 8  | 1  | 8  | rw | Filter bits
   *CAN2_F13R2_FB9* | 9  | 1  | 9  | rw | Filter bits
  *CAN2_F13R2_FB10* | 10 | 1  | 10 | rw | Filter bits
  *CAN2_F13R2_FB11* | 11 | 1  | 11 | rw | Filter bits
  *CAN2_F13R2_FB12* | 12 | 1  | 12 | rw | Filter bits
  *CAN2_F13R2_FB13* | 13 | 1  | 13 | rw | Filter bits
  *CAN2_F13R2_FB14* | 14 | 1  | 14 | rw | Filter bits
  *CAN2_F13R2_FB15* | 15 | 1  | 15 | rw | Filter bits
  *CAN2_F13R2_FB16* | 16 | 1  | 16 | rw | Filter bits
  *CAN2_F13R2_FB17* | 17 | 1  | 17 | rw | Filter bits
  *CAN2_F13R2_FB18* | 18 | 1  | 18 | rw | Filter bits
  *CAN2_F13R2_FB19* | 19 | 1  | 19 | rw | Filter bits
  *CAN2_F13R2_FB20* | 20 | 1  | 20 | rw | Filter bits
  *CAN2_F13R2_FB21* | 21 | 1  | 21 | rw | Filter bits
  *CAN2_F13R2_FB22* | 22 | 1  | 22 | rw | Filter bits
  *CAN2_F13R2_FB23* | 23 | 1  | 23 | rw | Filter bits
  *CAN2_F13R2_FB24* | 24 | 1  | 24 | rw | Filter bits
  *CAN2_F13R2_FB25* | 25 | 1  | 25 | rw | Filter bits
  *CAN2_F13R2_FB26* | 26 | 1  | 26 | rw | Filter bits
  *CAN2_F13R2_FB27* | 27 | 1  | 27 | rw | Filter bits
  *CAN2_F13R2_FB28* | 28 | 1  | 28 | rw | Filter bits
  *CAN2_F13R2_FB29* | 29 | 1  | 29 | rw | Filter bits
  *CAN2_F13R2_FB30* | 30 | 1  | 30 | rw | Filter bits
  *CAN2_F13R2_FB31* | 31 | 1  | 31 | rw | Filter bits
 -----------------+----+----+----+----+-------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_CR*
 Address:     $40007400
 Reset:       $00000000
 Description: Control register (DAC_CR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=265
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+----------------------------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+----------------------------------------------------
     *DAC_CR_EN1* | 0  | 1  | 0  | rw | DAC channel1 enable
   *DAC_CR_BOFF1* | 1  | 1  | 1  | rw | DAC channel1 output buffer disable
    *DAC_CR_TEN1* | 2  | 1  | 2  | rw | DAC channel1 trigger enable
   *DAC_CR_TSEL1* | 3  | 3  | 5  | rw | DAC channel1 trigger selection
   *DAC_CR_WAVE1* | 6  | 2  | 7  | rw | DAC channel1 noise/triangle wave generation enable
   *DAC_CR_MAMP1* | 8  | 4  | 11 | rw | DAC channel1 mask/amplitude selector
  *DAC_CR_DMAEN1* | 12 | 1  | 12 | rw | DAC channel1 DMA enable
     *DAC_CR_EN2* | 16 | 1  | 16 | rw | DAC channel2 enable
   *DAC_CR_BOFF2* | 17 | 1  | 17 | rw | DAC channel2 output buffer disable
    *DAC_CR_TEN2* | 18 | 1  | 18 | rw | DAC channel2 trigger enable
   *DAC_CR_TSEL2* | 19 | 3  | 21 | rw | DAC channel2 trigger selection
   *DAC_CR_WAVE2* | 22 | 2  | 23 | rw | DAC channel2 noise/triangle wave generation enable
   *DAC_CR_MAMP2* | 24 | 4  | 27 | rw | DAC channel2 mask/amplitude selector
  *DAC_CR_DMAEN2* | 28 | 1  | 28 | rw | DAC channel2 DMA enable
 ---------------+----+----+----+----+----------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_SWTRIGR*
 Address:     $40007404
 Reset:       $00000000
 Description: DAC software trigger register (DAC_SWTRIGR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=268
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-------------------------------
  *DAC_SWTRIGR_SWTRIG1* | 0  | 1  | 0  | rw | DAC channel1 software trigger
  *DAC_SWTRIGR_SWTRIG2* | 1  | 1  | 1  | rw | DAC channel2 software trigger
 ---------------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR12R1*
 Address:     $40007408
 Reset:       $00000000
 Description: DAC channel1 12-bit right-aligned data holding register(DAC_DHR12R1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=269
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+----------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+----------------------------------------
  *DAC_DHR12R1_DACC1DHR* | 0  | 12 | 11 | rw | DAC channel1 12-bit right-aligned data
 ----------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR12L1*
 Address:     $4000740C
 Reset:       $00000000
 Description: DAC channel1 12-bit left aligned data holding register (DAC_DHR12L1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=269
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------------------------
  *DAC_DHR12L1_DACC1DHR* | 4  | 12 | 15 | rw | DAC channel1 12-bit left-aligned data
 ----------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR8R1*
 Address:     $40007410
 Reset:       $00000000
 Description: DAC channel1 8-bit right aligned data holding register (DAC_DHR8R1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=269
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+---------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+---------------------------------------
  *DAC_DHR8R1_DACC1DHR* | 0  | 8  | 7  | rw | DAC channel1 8-bit right-aligned data
 ---------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR12R2*
 Address:     $40007414
 Reset:       $00000000
 Description: DAC channel2 12-bit right aligned data holding register (DAC_DHR12R2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=270
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+----------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+----------------------------------------
  *DAC_DHR12R2_DACC2DHR* | 0  | 12 | 11 | rw | DAC channel2 12-bit right-aligned data
 ----------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR12L2*
 Address:     $40007418
 Reset:       $00000000
 Description: DAC channel2 12-bit left aligned data holding register (DAC_DHR12L2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=270
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------------------------
  *DAC_DHR12L2_DACC2DHR* | 4  | 12 | 15 | rw | DAC channel2 12-bit left-aligned data
 ----------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR8R2*
 Address:     $4000741C
 Reset:       $00000000
 Description: DAC channel2 8-bit right-aligned data holding register (DAC_DHR8R2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=270
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+---------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+---------------------------------------
  *DAC_DHR8R2_DACC2DHR* | 0  | 8  | 7  | rw | DAC channel2 8-bit right-aligned data
 ---------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR12RD*
 Address:     $40007420
 Reset:       $00000000
 Description: Dual DAC 12-bit right-aligned data holding register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12 Reserved
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=271
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+----------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+----------------------------------------
  *DAC_DHR12RD_DACC1DHR* | 0  | 12 | 11 | rw | DAC channel1 12-bit right-aligned data
  *DAC_DHR12RD_DACC2DHR* | 16 | 12 | 27 | rw | DAC channel2 12-bit right-aligned data
 ----------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR12LD*
 Address:     $40007424
 Reset:       $00000000
 Description: DUAL DAC 12-bit left aligned data holding register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0 Reserved
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=271
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+----------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+----------------------------------------
  *DAC_DHR12LD_DACC1DHR* | 4  | 12 | 15 | rw | DAC channel1 12-bit left-aligned data
  *DAC_DHR12LD_DACC2DHR* | 20 | 12 | 31 | rw | DAC channel2 12-bit right-aligned data
 ----------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DHR8RD*
 Address:     $40007428
 Reset:       $00000000
 Description: DUAL DAC 8-bit right aligned data holding register (DAC_DHR8RD), Bits 31:16 Reserved
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=272
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+---------------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+---------------------------------------
  *DAC_DHR8RD_DACC1DHR* | 0  | 8  | 7  | rw | DAC channel1 8-bit right-aligned data
  *DAC_DHR8RD_DACC2DHR* | 8  | 8  | 15 | rw | DAC channel2 8-bit right-aligned data
 ---------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DOR1*
 Address:     $4000742C
 Reset:       $00000000
 Description: DAC channel1 data output register (DAC_DOR1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=272
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------------------
  *DAC_DOR1_DACC1DOR* | 0  | 12 | 11 | rw | DAC channel1 data output
 -------------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DAC|
 Register:    *DAC_DOR2*
 Address:     $40007430
 Reset:       $00000000
 Description: DAC channel2 data output register (DAC_DOR2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=272
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------------------
  *DAC_DOR2_DACC2DOR* | 0  | 12 | 11 | rw | DAC channel2 data output
 -------------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DBG|
 Register:    *DBG_IDCODE*
 Address:     $E0042000
 Reset:       $0
 Description: DBGMCU_IDCODE
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1087
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *DBG_IDCODE_DEV_ID* | 0  | 12 | 11 | rw | DEV_ID
  *DBG_IDCODE_REV_ID* | 16 | 16 | 31 | rw | REV_ID
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |DBG|
 Register:    *DBG_CR*
 Address:     $E0042004
 Reset:       $0
 Description: DBGMCU_CR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1101
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------------------
               *DBG_CR_DBG_SLEEP* | 0  | 1  | 0  | rw | DBG_SLEEP
                *DBG_CR_DBG_STOP* | 1  | 1  | 1  | rw | DBG_STOP
             *DBG_CR_DBG_STANDBY* | 2  | 1  | 2  | rw | DBG_STANDBY
              *DBG_CR_TRACE_IOEN* | 5  | 1  | 5  | rw | TRACE_IOEN
              *DBG_CR_TRACE_MODE* | 6  | 2  | 7  | rw | TRACE_MODE
           *DBG_CR_DBG_IWDG_STOP* | 8  | 1  | 8  | rw | DBG_IWDG_STOP
           *DBG_CR_DBG_WWDG_STOP* | 9  | 1  | 9  | rw | DBG_WWDG_STOP
           *DBG_CR_DBG_TIM1_STOP* | 10 | 1  | 10 | rw | DBG_TIM1_STOP
           *DBG_CR_DBG_TIM2_STOP* | 11 | 1  | 11 | rw | DBG_TIM2_STOP
           *DBG_CR_DBG_TIM3_STOP* | 12 | 1  | 12 | rw | DBG_TIM3_STOP
           *DBG_CR_DBG_TIM4_STOP* | 13 | 1  | 13 | rw | DBG_TIM4_STOP
           *DBG_CR_DBG_CAN1_STOP* | 14 | 1  | 14 | rw | DBG_CAN1_STOP
  *DBG_CR_DBG_I2C1_SMBUS_TIMEOUT* | 15 | 1  | 15 | rw | DBG_I2C1_SMBUS_TIMEOUT
  *DBG_CR_DBG_I2C2_SMBUS_TIMEOUT* | 16 | 1  | 16 | rw | DBG_I2C2_SMBUS_TIMEOUT
           *DBG_CR_DBG_TIM8_STOP* | 17 | 1  | 17 | rw | DBG_TIM8_STOP
           *DBG_CR_DBG_TIM5_STOP* | 18 | 1  | 18 | rw | DBG_TIM5_STOP
           *DBG_CR_DBG_TIM6_STOP* | 19 | 1  | 19 | rw | DBG_TIM6_STOP
           *DBG_CR_DBG_TIM7_STOP* | 20 | 1  | 20 | rw | DBG_TIM7_STOP
           *DBG_CR_DBG_CAN2_STOP* | 21 | 1  | 21 | rw | DBG_CAN2_STOP
 -------------------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART4|
 Register:    *UART4_SR*
 Address:     $40004C00
 Reset:       $0
 Description: UART4_SR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=818
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------------------------
    *UART4_SR_PE* | 0  | 1  | 0  | ro | Parity error
    *UART4_SR_FE* | 1  | 1  | 1  | ro | Framing error
    *UART4_SR_NE* | 2  | 1  | 2  | ro | Noise error flag
   *UART4_SR_ORE* | 3  | 1  | 3  | ro | Overrun error
  *UART4_SR_IDLE* | 4  | 1  | 4  | ro | IDLE line detected
  *UART4_SR_RXNE* | 5  | 1  | 5  | rw | Read data register not empty
    *UART4_SR_TC* | 6  | 1  | 6  | rw | Transmission complete
   *UART4_SR_TXE* | 7  | 1  | 7  | ro | Transmit data register empty
   *UART4_SR_LBD* | 8  | 1  | 8  | rw | LIN break detection flag
 ---------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART4|
 Register:    *UART4_DR*
 Address:     $40004C04
 Reset:       $0
 Description: UART4_DR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+------------
  *UART4_DR_DR* | 0  | 9  | 8  | rw | DR
 -------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART4|
 Register:    *UART4_BRR*
 Address:     $40004C08
 Reset:       $0
 Description: UART4_BRR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+--------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+--------------
  *UART4_BRR_DIV_Fraction* | 0  | 4  | 3  | rw | DIV_Fraction
  *UART4_BRR_DIV_Mantissa* | 4  | 12 | 15 | rw | DIV_Mantissa
 ------------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART4|
 Register:    *UART4_CR1*
 Address:     $40004C0C
 Reset:       $0
 Description: UART4_CR1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=821
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+----------------------------------------
     *UART4_CR1_SBK* | 0  | 1  | 0  | rw | Send break
     *UART4_CR1_RWU* | 1  | 1  | 1  | rw | Receiver wakeup
      *UART4_CR1_RE* | 2  | 1  | 2  | rw | Receiver enable
      *UART4_CR1_TE* | 3  | 1  | 3  | rw | Transmitter enable
  *UART4_CR1_IDLEIE* | 4  | 1  | 4  | rw | IDLE interrupt enable
  *UART4_CR1_RXNEIE* | 5  | 1  | 5  | rw | RXNE interrupt enable
    *UART4_CR1_TCIE* | 6  | 1  | 6  | rw | Transmission complete interrupt enable
   *UART4_CR1_TXEIE* | 7  | 1  | 7  | rw | TXE interrupt enable
    *UART4_CR1_PEIE* | 8  | 1  | 8  | rw | PE interrupt enable
      *UART4_CR1_PS* | 9  | 1  | 9  | rw | Parity selection
     *UART4_CR1_PCE* | 10 | 1  | 10 | rw | Parity control enable
    *UART4_CR1_WAKE* | 11 | 1  | 11 | rw | Wakeup method
       *UART4_CR1_M* | 12 | 1  | 12 | rw | Word length
      *UART4_CR1_UE* | 13 | 1  | 13 | rw | USART enable
 ------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART4|
 Register:    *UART4_CR2*
 Address:     $40004C10
 Reset:       $0
 Description: UART4_CR2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=823
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------------
    *UART4_CR2_ADD* | 0  | 4  | 3  | rw | Address of the USART node
   *UART4_CR2_LBDL* | 5  | 1  | 5  | rw | lin break detection length
  *UART4_CR2_LBDIE* | 6  | 1  | 6  | rw | LIN break detection interrupt enable
   *UART4_CR2_STOP* | 12 | 2  | 13 | rw | STOP bits
  *UART4_CR2_LINEN* | 14 | 1  | 14 | rw | LIN mode enable
 -----------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART4|
 Register:    *UART4_CR3*
 Address:     $40004C14
 Reset:       $0
 Description: UART4_CR3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=824
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------------
    *UART4_CR3_EIE* | 0  | 1  | 0  | rw | Error interrupt enable
   *UART4_CR3_IREN* | 1  | 1  | 1  | rw | IrDA mode enable
   *UART4_CR3_IRLP* | 2  | 1  | 2  | rw | IrDA low-power
  *UART4_CR3_HDSEL* | 3  | 1  | 3  | rw | Half-duplex selection
   *UART4_CR3_DMAR* | 6  | 1  | 6  | rw | DMA enable receiver
   *UART4_CR3_DMAT* | 7  | 1  | 7  | rw | DMA enable transmitter
 -----------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART5|
 Register:    *UART5_SR*
 Address:     $40005000
 Reset:       $0
 Description: UART4_SR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=818
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+------------
    *UART5_SR_PE* | 0  | 1  | 0  | ro | PE
    *UART5_SR_FE* | 1  | 1  | 1  | ro | FE
    *UART5_SR_NE* | 2  | 1  | 2  | ro | NE
   *UART5_SR_ORE* | 3  | 1  | 3  | ro | ORE
  *UART5_SR_IDLE* | 4  | 1  | 4  | ro | IDLE
  *UART5_SR_RXNE* | 5  | 1  | 5  | rw | RXNE
    *UART5_SR_TC* | 6  | 1  | 6  | rw | TC
   *UART5_SR_TXE* | 7  | 1  | 7  | ro | TXE
   *UART5_SR_LBD* | 8  | 1  | 8  | rw | LBD
 ---------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART5|
 Register:    *UART5_DR*
 Address:     $40005004
 Reset:       $0
 Description: UART4_DR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+------------
  *UART5_DR_DR* | 0  | 9  | 8  | rw | DR
 -------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART5|
 Register:    *UART5_BRR*
 Address:     $40005008
 Reset:       $0
 Description: UART4_BRR
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=820
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+--------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+--------------
  *UART5_BRR_DIV_Fraction* | 0  | 4  | 3  | rw | DIV_Fraction
  *UART5_BRR_DIV_Mantissa* | 4  | 12 | 15 | rw | DIV_Mantissa
 ------------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART5|
 Register:    *UART5_CR1*
 Address:     $4000500C
 Reset:       $0
 Description: UART4_CR1
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=821
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
     *UART5_CR1_SBK* | 0  | 1  | 0  | rw | SBK
     *UART5_CR1_RWU* | 1  | 1  | 1  | rw | RWU
      *UART5_CR1_RE* | 2  | 1  | 2  | rw | RE
      *UART5_CR1_TE* | 3  | 1  | 3  | rw | TE
  *UART5_CR1_IDLEIE* | 4  | 1  | 4  | rw | IDLEIE
  *UART5_CR1_RXNEIE* | 5  | 1  | 5  | rw | RXNEIE
    *UART5_CR1_TCIE* | 6  | 1  | 6  | rw | TCIE
   *UART5_CR1_TXEIE* | 7  | 1  | 7  | rw | TXEIE
    *UART5_CR1_PEIE* | 8  | 1  | 8  | rw | PEIE
      *UART5_CR1_PS* | 9  | 1  | 9  | rw | PS
     *UART5_CR1_PCE* | 10 | 1  | 10 | rw | PCE
    *UART5_CR1_WAKE* | 11 | 1  | 11 | rw | WAKE
       *UART5_CR1_M* | 12 | 1  | 12 | rw | M
      *UART5_CR1_UE* | 13 | 1  | 13 | rw | UE
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART5|
 Register:    *UART5_CR2*
 Address:     $40005010
 Reset:       $0
 Description: UART4_CR2
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=823
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------
    *UART5_CR2_ADD* | 0  | 4  | 3  | rw | ADD
   *UART5_CR2_LBDL* | 5  | 1  | 5  | rw | LBDL
  *UART5_CR2_LBDIE* | 6  | 1  | 6  | rw | LBDIE
   *UART5_CR2_STOP* | 12 | 2  | 13 | rw | STOP
  *UART5_CR2_LINEN* | 14 | 1  | 14 | rw | LINEN
 -----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |UART5|
 Register:    *UART5_CR3*
 Address:     $40005014
 Reset:       $0
 Description: UART4_CR3
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=824
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------------
    *UART5_CR3_EIE* | 0  | 1  | 0  | rw | Error interrupt enable
   *UART5_CR3_IREN* | 1  | 1  | 1  | rw | IrDA mode enable
   *UART5_CR3_IRLP* | 2  | 1  | 2  | rw | IrDA low-power
  *UART5_CR3_HDSEL* | 3  | 1  | 3  | rw | Half-duplex selection
   *UART5_CR3_DMAT* | 7  | 1  | 7  | rw | DMA enable transmitter
 -----------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CRC|
 Register:    *CRC_DR*
 Address:     $40023000
 Reset:       $FFFFFFFF
 Description: Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=64
              (place cursor on hyperlink, type 'gx' to follow)

 -----------+----+----+----+----+---------------
   Bitfield | bo | bw | be | ac | Description
 -----------+----+----+----+----+---------------
  *CRC_DR_DR* | 0  | 32 | 31 | rw | Data Register
 -----------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CRC|
 Register:    *CRC_IDR*
 Address:     $40023004
 Reset:       $00000000
 Description: Independent Data register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=65
              (place cursor on hyperlink, type 'gx' to follow)

 -------------+----+----+----+----+---------------------------
     Bitfield | bo | bw | be | ac | Description
 -------------+----+----+----+----+---------------------------
  *CRC_IDR_IDR* | 0  | 8  | 7  | rw | Independent Data register
 -------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |CRC|
 Register:    *CRC_CR*
 Address:     $40023008
 Reset:       $00000000
 Description: Control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=65
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+------------
  *CRC_CR_RESET* | 0  | 1  | 0  | rw | Reset bit
 --------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_ACR*
 Address:     $40022000
 Reset:       $00000030
 Description: Flash access control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=60
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------------------------
  *FLASH_ACR_LATENCY* | 0  | 3  | 2  | rw | Latency
   *FLASH_ACR_HLFCYA* | 3  | 1  | 3  | rw | Flash half cycle access enable
   *FLASH_ACR_PRFTBE* | 4  | 1  | 4  | rw | Prefetch buffer enable
   *FLASH_ACR_PRFTBS* | 5  | 1  | 5  | ro | Prefetch buffer status
 -------------------+----+----+----+----+--------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_KEYR*
 Address:     $40022004
 Reset:       $00000000
 Description: Flash key register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+------------
  *FLASH_KEYR_KEY* | 0  | 32 | 31 | rw | FPEC key
 ----------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_OPTKEYR*
 Address:     $40022008
 Reset:       $00000000
 Description: Flash option key register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-----------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-----------------
  *FLASH_OPTKEYR_OPTKEY* | 0  | 32 | 31 | rw | Option byte key
 ----------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_SR*
 Address:     $4002200C
 Reset:       $00000000
 Description: Status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------------------
       *FLASH_SR_EOP* | 5  | 1  | 5  | rw | End of operation
  *FLASH_SR_WRPRTERR* | 4  | 1  | 4  | rw | Write protection error
     *FLASH_SR_PGERR* | 2  | 1  | 2  | rw | Programming error
       *FLASH_SR_BSY* | 0  | 1  | 0  | ro | Busy
 -------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_CR*
 Address:     $40022010
 Reset:       $00000080
 Description: Control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------------------
      *FLASH_CR_PG* | 0  | 1  | 0  | rw | Programming
     *FLASH_CR_PER* | 1  | 1  | 1  | rw | Page Erase
     *FLASH_CR_MER* | 2  | 1  | 2  | rw | Mass Erase
   *FLASH_CR_OPTPG* | 4  | 1  | 4  | rw | Option byte programming
   *FLASH_CR_OPTER* | 5  | 1  | 5  | rw | Option byte erase
    *FLASH_CR_STRT* | 6  | 1  | 6  | rw | Start
    *FLASH_CR_LOCK* | 7  | 1  | 7  | rw | Lock
  *FLASH_CR_OPTWRE* | 9  | 1  | 9  | rw | Option bytes write enable
   *FLASH_CR_ERRIE* | 10 | 1  | 10 | rw | Error interrupt enable
   *FLASH_CR_EOPIE* | 12 | 1  | 12 | rw | End of operation interrupt enable
 -----------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_AR*
 Address:     $40022014
 Reset:       $00000000
 Description: Flash address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+---------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+---------------
  *FLASH_AR_FAR* | 0  | 32 | 31 | rw | Flash Address
 --------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_OBR*
 Address:     $4002201C
 Reset:       $03FFFFFC
 Description: Option byte register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-------------------
      *FLASH_OBR_OPTERR* | 0  | 1  | 0  | rw | Option byte error
       *FLASH_OBR_RDPRT* | 1  | 1  | 1  | rw | Read protection
      *FLASH_OBR_WDG_SW* | 2  | 1  | 2  | rw | WDG_SW
   *FLASH_OBR_nRST_STOP* | 3  | 1  | 3  | rw | nRST_STOP
  *FLASH_OBR_nRST_STDBY* | 4  | 1  | 4  | rw | nRST_STDBY
       *FLASH_OBR_Data0* | 10 | 8  | 17 | rw | Data0
       *FLASH_OBR_Data1* | 18 | 8  | 25 | rw | Data1
 ----------------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |FLASH|
 Register:    *FLASH_WRPR*
 Address:     $40022020
 Reset:       $FFFFFFFF
 Description: Write protection register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=47
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------+----+----+----+----+---------------
        Bitfield | bo | bw | be | ac | Description
 ----------------+----+----+----+----+---------------
  *FLASH_WRPR_WRP* | 0  | 32 | 31 | rw | Write protect
 ----------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP0R*
 Address:     $40005C00
 Reset:       $00000000
 Description: endpoint 0 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP0R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP0R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP0R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP0R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP0R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP0R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP0R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP0R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP0R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP0R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP1R*
 Address:     $40005C04
 Reset:       $00000000
 Description: endpoint 1 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP1R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP1R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP1R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP1R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP1R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP1R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP1R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP1R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP1R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP1R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP2R*
 Address:     $40005C08
 Reset:       $00000000
 Description: endpoint 2 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP2R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP2R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP2R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP2R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP2R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP2R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP2R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP2R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP2R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP2R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP3R*
 Address:     $40005C0C
 Reset:       $00000000
 Description: endpoint 3 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP3R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP3R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP3R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP3R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP3R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP3R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP3R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP3R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP3R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP3R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP4R*
 Address:     $40005C10
 Reset:       $00000000
 Description: endpoint 4 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP4R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP4R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP4R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP4R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP4R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP4R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP4R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP4R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP4R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP4R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP5R*
 Address:     $40005C14
 Reset:       $00000000
 Description: endpoint 5 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP5R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP5R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP5R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP5R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP5R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP5R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP5R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP5R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP5R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP5R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP6R*
 Address:     $40005C18
 Reset:       $00000000
 Description: endpoint 6 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP6R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP6R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP6R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP6R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP6R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP6R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP6R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP6R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP6R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP6R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_EP7R*
 Address:     $40005C1C
 Reset:       $00000000
 Description: endpoint 7 register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=644
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-----------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-----------------------------------------
       *USB_EP7R_EA* | 0  | 4  | 3  | rw | Endpoint address
  *USB_EP7R_STAT_TX* | 4  | 2  | 5  | rw | Status bits, for transmission transfers
  *USB_EP7R_DTOG_TX* | 6  | 1  | 6  | rw | Data Toggle, for transmission transfers
   *USB_EP7R_CTR_TX* | 7  | 1  | 7  | rw | Correct Transfer for transmission
  *USB_EP7R_EP_KIND* | 8  | 1  | 8  | rw | Endpoint kind
  *USB_EP7R_EP_TYPE* | 9  | 2  | 10 | rw | Endpoint type
    *USB_EP7R_SETUP* | 11 | 1  | 11 | rw | Setup transaction completed
  *USB_EP7R_STAT_RX* | 12 | 2  | 13 | rw | Status bits, for reception transfers
  *USB_EP7R_DTOG_RX* | 14 | 1  | 14 | rw | Data Toggle, for reception transfers
   *USB_EP7R_CTR_RX* | 15 | 1  | 15 | rw | Correct transfer for reception
 ------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_CNTR*
 Address:     $40005C40
 Reset:       $00000003
 Description: control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=637
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+---------------------------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+---------------------------------------------------
     *USB_CNTR_FRES* | 0  | 1  | 0  | rw | Force USB Reset
     *USB_CNTR_PDWN* | 1  | 1  | 1  | rw | Power down
   *USB_CNTR_LPMODE* | 2  | 1  | 2  | rw | Low-power mode
    *USB_CNTR_FSUSP* | 3  | 1  | 3  | rw | Force suspend
   *USB_CNTR_RESUME* | 4  | 1  | 4  | rw | Resume request
    *USB_CNTR_ESOFM* | 8  | 1  | 8  | rw | Expected start of frame interrupt mask
     *USB_CNTR_SOFM* | 9  | 1  | 9  | rw | Start of frame interrupt mask
   *USB_CNTR_RESETM* | 10 | 1  | 10 | rw | USB reset interrupt mask
    *USB_CNTR_SUSPM* | 11 | 1  | 11 | rw | Suspend mode interrupt mask
    *USB_CNTR_WKUPM* | 12 | 1  | 12 | rw | Wakeup interrupt mask
     *USB_CNTR_ERRM* | 13 | 1  | 13 | rw | Error interrupt mask
  *USB_CNTR_PMAOVRM* | 14 | 1  | 14 | rw | Packet memory area over / underrun interrupt mask
     *USB_CNTR_CTRM* | 15 | 1  | 15 | rw | Correct transfer interrupt mask
 ------------------+----+----+----+----+---------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_ISTR*
 Address:     $40005C44
 Reset:       $00000000
 Description: interrupt status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=639
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------------------------
   *USB_ISTR_EP_ID* | 0  | 4  | 3  | rw | Endpoint Identifier
     *USB_ISTR_DIR* | 4  | 1  | 4  | rw | Direction of transaction
    *USB_ISTR_ESOF* | 8  | 1  | 8  | rw | Expected start frame
     *USB_ISTR_SOF* | 9  | 1  | 9  | rw | start of frame
   *USB_ISTR_RESET* | 10 | 1  | 10 | rw | reset request
    *USB_ISTR_SUSP* | 11 | 1  | 11 | rw | Suspend mode request
    *USB_ISTR_WKUP* | 12 | 1  | 12 | rw | Wakeup
     *USB_ISTR_ERR* | 13 | 1  | 13 | rw | Error
  *USB_ISTR_PMAOVR* | 14 | 1  | 14 | rw | Packet memory area over / underrun
     *USB_ISTR_CTR* | 15 | 1  | 15 | rw | Correct transfer
 -----------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_FNR*
 Address:     $40005C48
 Reset:       $0000
 Description: frame number register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=642
              (place cursor on hyperlink, type 'gx' to follow)

 --------------+----+----+----+----+----------------------------
      Bitfield | bo | bw | be | ac | Description
 --------------+----+----+----+----+----------------------------
    *USB_FNR_FN* | 0  | 11 | 10 | rw | Frame number
  *USB_FNR_LSOF* | 11 | 2  | 12 | rw | Lost SOF
   *USB_FNR_LCK* | 13 | 1  | 13 | rw | Locked
  *USB_FNR_RXDM* | 14 | 1  | 14 | rw | Receive data - line status
  *USB_FNR_RXDP* | 15 | 1  | 15 | rw | Receive data + line status
 --------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_DADDR*
 Address:     $40005C4C
 Reset:       $0000
 Description: device address
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=643
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-----------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-----------------
  *USB_DADDR_ADD* | 0  | 7  | 6  | rw | Device address
   *USB_DADDR_EF* | 7  | 1  | 7  | rw | Enable function
 ---------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |USB|
 Register:    *USB_BTABLE*
 Address:     $40005C50
 Reset:       $0000
 Description: Buffer table address
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=643
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+--------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+--------------
  *USB_BTABLE_BTABLE* | 3  | 13 | 15 | rw | Buffer table
 -------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DCFG*
 Address:     $50000800
 Reset:       $02200000
 Description: OTG_FS device configuration register (OTG_FS_DCFG)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=889
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+--------------------------------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+--------------------------------------
      *OTG_FS_DEVICE_FS_DCFG_DSPD* | 0  | 2  | 1  | rw | Device speed
  *OTG_FS_DEVICE_FS_DCFG_NZLSOHSK* | 2  | 1  | 2  | rw | Non-zero-length status OUT handshake
       *OTG_FS_DEVICE_FS_DCFG_DAD* | 4  | 7  | 10 | rw | Device address
     *OTG_FS_DEVICE_FS_DCFG_PFIVL* | 11 | 2  | 12 | rw | Periodic frame interval
 --------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DCTL*
 Address:     $50000804
 Reset:       $00000000
 Description: OTG_FS device control register (OTG_FS_DCTL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=890
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+---------------------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+---------------------------
    *OTG_FS_DEVICE_FS_DCTL_RWUSIG* | 0  | 1  | 0  | rw | Remote wakeup signaling
      *OTG_FS_DEVICE_FS_DCTL_SDIS* | 1  | 1  | 1  | rw | Soft disconnect
    *OTG_FS_DEVICE_FS_DCTL_GINSTS* | 2  | 1  | 2  | ro | Global IN NAK status
    *OTG_FS_DEVICE_FS_DCTL_GONSTS* | 3  | 1  | 3  | ro | Global OUT NAK status
      *OTG_FS_DEVICE_FS_DCTL_TCTL* | 4  | 3  | 6  | rw | Test control
    *OTG_FS_DEVICE_FS_DCTL_SGINAK* | 7  | 1  | 7  | rw | Set global IN NAK
    *OTG_FS_DEVICE_FS_DCTL_CGINAK* | 8  | 1  | 8  | rw | Clear global IN NAK
    *OTG_FS_DEVICE_FS_DCTL_SGONAK* | 9  | 1  | 9  | rw | Set global OUT NAK
    *OTG_FS_DEVICE_FS_DCTL_CGONAK* | 10 | 1  | 10 | rw | Clear global OUT NAK
  *OTG_FS_DEVICE_FS_DCTL_POPRGDNE* | 11 | 1  | 11 | rw | Power-on programming done
 --------------------------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DSTS*
 Address:     $50000808
 Reset:       $00000010
 Description: OTG_FS device status register (OTG_FS_DSTS)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=891
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+----------------------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+----------------------------------
  *OTG_FS_DEVICE_FS_DSTS_SUSPSTS* | 0  | 1  | 0  | rw | Suspend status
  *OTG_FS_DEVICE_FS_DSTS_ENUMSPD* | 1  | 2  | 2  | rw | Enumerated speed
     *OTG_FS_DEVICE_FS_DSTS_EERR* | 3  | 1  | 3  | rw | Erratic error
    *OTG_FS_DEVICE_FS_DSTS_FNSOF* | 8  | 14 | 21 | rw | Frame number of the received SOF
 -------------------------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DIEPMSK*
 Address:     $50000810
 Reset:       $00000000
 Description: OTG_FS device IN endpoint common interrupt mask register (OTG_FS_DIEPMSK)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=896
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------+----+----+----+----+----------------------------------------------------
                            Bitfield | bo | bw | be | ac | Description
 ------------------------------------+----+----+----+----+----------------------------------------------------
      *OTG_FS_DEVICE_FS_DIEPMSK_XFRCM* | 0  | 1  | 0  | rw | Transfer completed interrupt mask
       *OTG_FS_DEVICE_FS_DIEPMSK_EPDM* | 1  | 1  | 1  | rw | Endpoint disabled interrupt mask
        *OTG_FS_DEVICE_FS_DIEPMSK_TOM* | 3  | 1  | 3  | rw | Timeout condition mask (Non-isochronous endpoints)
  *OTG_FS_DEVICE_FS_DIEPMSK_ITTXFEMSK* | 4  | 1  | 4  | rw | IN token received when TxFIFO empty mask
    *OTG_FS_DEVICE_FS_DIEPMSK_INEPNMM* | 5  | 1  | 5  | rw | IN token received with EP mismatch mask
    *OTG_FS_DEVICE_FS_DIEPMSK_INEPNEM* | 6  | 1  | 6  | rw | IN endpoint NAK effective mask
 ------------------------------------+----+----+----+----+----------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DOEPMSK*
 Address:     $50000814
 Reset:       $00000000
 Description: OTG_FS device OUT endpoint common interrupt mask register (OTG_FS_DOEPMSK)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=893
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+------------------------------------------------
   *OTG_FS_DEVICE_FS_DOEPMSK_XFRCM* | 0  | 1  | 0  | rw | Transfer completed interrupt mask
    *OTG_FS_DEVICE_FS_DOEPMSK_EPDM* | 1  | 1  | 1  | rw | Endpoint disabled interrupt mask
   *OTG_FS_DEVICE_FS_DOEPMSK_STUPM* | 3  | 1  | 3  | rw | SETUP phase done mask
  *OTG_FS_DEVICE_FS_DOEPMSK_OTEPDM* | 4  | 1  | 4  | rw | OUT token received when endpoint disabled mask
 ---------------------------------+----+----+----+----+------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DAINT*
 Address:     $50000818
 Reset:       $00000000
 Description: OTG_FS device all endpoints interrupt register (OTG_FS_DAINT)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=894
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+-----------------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+-----------------------------
  *OTG_FS_DEVICE_FS_DAINT_IEPINT* | 0  | 16 | 15 | rw | IN endpoint interrupt bits
  *OTG_FS_DEVICE_FS_DAINT_OEPINT* | 16 | 16 | 31 | rw | OUT endpoint interrupt bits
 -------------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DAINTMSK*
 Address:     $5000081C
 Reset:       $00000000
 Description: OTG_FS all endpoints interrupt mask register (OTG_FS_DAINTMSK)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=895
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+-----------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+-----------------------------
    *OTG_FS_DEVICE_FS_DAINTMSK_IEPM* | 0  | 16 | 15 | rw | IN EP interrupt mask bits
  *OTG_FS_DEVICE_FS_DAINTMSK_OEPINT* | 16 | 16 | 31 | rw | OUT endpoint interrupt bits
 ----------------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DVBUSDIS*
 Address:     $50000828
 Reset:       $000017D7
 Description: OTG_FS device VBUS discharge time register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=895
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+----------------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+----------------------------
  *OTG_FS_DEVICE_DVBUSDIS_VBUSDT* | 0  | 16 | 15 | rw | Device VBUS discharge time
 -------------------------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DVBUSPULSE*
 Address:     $5000082C
 Reset:       $000005B8
 Description: OTG_FS device VBUS pulsing time register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=895
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------
  *OTG_FS_DEVICE_DVBUSPULSE_DVBUSP* | 0  | 12 | 11 | rw | Device VBUS pulsing time
 ---------------------------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPEMPMSK*
 Address:     $50000834
 Reset:       $00000000
 Description: OTG_FS device IN endpoint FIFO empty interrupt mask register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=896
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------+----+----+----+----+-----------------------------------------
                            Bitfield | bo | bw | be | ac | Description
 ------------------------------------+----+----+----+----+-----------------------------------------
  *OTG_FS_DEVICE_DIEPEMPMSK_INEPTXFEM* | 0  | 16 | 15 | rw | IN EP Tx FIFO empty interrupt mask bits
 ------------------------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_FS_DIEPCTL0*
 Address:     $50000900
 Reset:       $00000000
 Description: OTG_FS device control IN endpoint 0 control register (OTG_FS_DIEPCTL0)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=896
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+---------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+---------------------
   *OTG_FS_DEVICE_FS_DIEPCTL0_MPSIZ* | 0  | 2  | 1  | rw | Maximum packet size
  *OTG_FS_DEVICE_FS_DIEPCTL0_USBAEP* | 15 | 1  | 15 | ro | USB active endpoint
  *OTG_FS_DEVICE_FS_DIEPCTL0_NAKSTS* | 17 | 1  | 17 | ro | NAK status
   *OTG_FS_DEVICE_FS_DIEPCTL0_EPTYP* | 18 | 2  | 19 | ro | Endpoint type
   *OTG_FS_DEVICE_FS_DIEPCTL0_STALL* | 21 | 1  | 21 | rw | STALL handshake
  *OTG_FS_DEVICE_FS_DIEPCTL0_TXFNUM* | 22 | 4  | 25 | rw | TxFIFO number
    *OTG_FS_DEVICE_FS_DIEPCTL0_CNAK* | 26 | 1  | 26 | wo | Clear NAK
    *OTG_FS_DEVICE_FS_DIEPCTL0_SNAK* | 27 | 1  | 27 | wo | Set NAK
   *OTG_FS_DEVICE_FS_DIEPCTL0_EPDIS* | 30 | 1  | 30 | ro | Endpoint disable
   *OTG_FS_DEVICE_FS_DIEPCTL0_EPENA* | 31 | 1  | 31 | ro | Endpoint enable
 ----------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPCTL1*
 Address:     $50000920
 Reset:       $00000000
 Description: OTG device endpoint-1 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=898
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------+----+----+----+----+----------------
                               Bitfield | bo | bw | be | ac | Description
 ---------------------------------------+----+----+----+----+----------------
           *OTG_FS_DEVICE_DIEPCTL1_EPENA* | 31 | 1  | 31 | rw | EPENA
           *OTG_FS_DEVICE_DIEPCTL1_EPDIS* | 30 | 1  | 30 | rw | EPDIS
  *OTG_FS_DEVICE_DIEPCTL1_SODDFRM_SD1PID* | 29 | 1  | 29 | wo | SODDFRM/SD1PID
  *OTG_FS_DEVICE_DIEPCTL1_SD0PID_SEVNFRM* | 28 | 1  | 28 | wo | SD0PID/SEVNFRM
            *OTG_FS_DEVICE_DIEPCTL1_SNAK* | 27 | 1  | 27 | wo | SNAK
            *OTG_FS_DEVICE_DIEPCTL1_CNAK* | 26 | 1  | 26 | wo | CNAK
          *OTG_FS_DEVICE_DIEPCTL1_TXFNUM* | 22 | 4  | 25 | rw | TXFNUM
           *OTG_FS_DEVICE_DIEPCTL1_Stall* | 21 | 1  | 21 | rw | Stall
           *OTG_FS_DEVICE_DIEPCTL1_EPTYP* | 18 | 2  | 19 | rw | EPTYP
          *OTG_FS_DEVICE_DIEPCTL1_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
      *OTG_FS_DEVICE_DIEPCTL1_EONUM_DPID* | 16 | 1  | 16 | ro | EONUM/DPID
          *OTG_FS_DEVICE_DIEPCTL1_USBAEP* | 15 | 1  | 15 | rw | USBAEP
           *OTG_FS_DEVICE_DIEPCTL1_MPSIZ* | 0  | 11 | 10 | rw | MPSIZ
 ---------------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPCTL2*
 Address:     $50000940
 Reset:       $00000000
 Description: OTG device endpoint-2 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=898
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------+----+----+----+----+----------------
                               Bitfield | bo | bw | be | ac | Description
 ---------------------------------------+----+----+----+----+----------------
           *OTG_FS_DEVICE_DIEPCTL2_EPENA* | 31 | 1  | 31 | rw | EPENA
           *OTG_FS_DEVICE_DIEPCTL2_EPDIS* | 30 | 1  | 30 | rw | EPDIS
         *OTG_FS_DEVICE_DIEPCTL2_SODDFRM* | 29 | 1  | 29 | wo | SODDFRM
  *OTG_FS_DEVICE_DIEPCTL2_SD0PID_SEVNFRM* | 28 | 1  | 28 | wo | SD0PID/SEVNFRM
            *OTG_FS_DEVICE_DIEPCTL2_SNAK* | 27 | 1  | 27 | wo | SNAK
            *OTG_FS_DEVICE_DIEPCTL2_CNAK* | 26 | 1  | 26 | wo | CNAK
          *OTG_FS_DEVICE_DIEPCTL2_TXFNUM* | 22 | 4  | 25 | rw | TXFNUM
           *OTG_FS_DEVICE_DIEPCTL2_Stall* | 21 | 1  | 21 | rw | Stall
           *OTG_FS_DEVICE_DIEPCTL2_EPTYP* | 18 | 2  | 19 | rw | EPTYP
          *OTG_FS_DEVICE_DIEPCTL2_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
      *OTG_FS_DEVICE_DIEPCTL2_EONUM_DPID* | 16 | 1  | 16 | ro | EONUM/DPID
          *OTG_FS_DEVICE_DIEPCTL2_USBAEP* | 15 | 1  | 15 | rw | USBAEP
           *OTG_FS_DEVICE_DIEPCTL2_MPSIZ* | 0  | 11 | 10 | rw | MPSIZ
 ---------------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPCTL3*
 Address:     $50000960
 Reset:       $00000000
 Description: OTG device endpoint-3 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=898
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------+----+----+----+----+----------------
                               Bitfield | bo | bw | be | ac | Description
 ---------------------------------------+----+----+----+----+----------------
           *OTG_FS_DEVICE_DIEPCTL3_EPENA* | 31 | 1  | 31 | rw | EPENA
           *OTG_FS_DEVICE_DIEPCTL3_EPDIS* | 30 | 1  | 30 | rw | EPDIS
         *OTG_FS_DEVICE_DIEPCTL3_SODDFRM* | 29 | 1  | 29 | wo | SODDFRM
  *OTG_FS_DEVICE_DIEPCTL3_SD0PID_SEVNFRM* | 28 | 1  | 28 | wo | SD0PID/SEVNFRM
            *OTG_FS_DEVICE_DIEPCTL3_SNAK* | 27 | 1  | 27 | wo | SNAK
            *OTG_FS_DEVICE_DIEPCTL3_CNAK* | 26 | 1  | 26 | wo | CNAK
          *OTG_FS_DEVICE_DIEPCTL3_TXFNUM* | 22 | 4  | 25 | rw | TXFNUM
           *OTG_FS_DEVICE_DIEPCTL3_Stall* | 21 | 1  | 21 | rw | Stall
           *OTG_FS_DEVICE_DIEPCTL3_EPTYP* | 18 | 2  | 19 | rw | EPTYP
          *OTG_FS_DEVICE_DIEPCTL3_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
      *OTG_FS_DEVICE_DIEPCTL3_EONUM_DPID* | 16 | 1  | 16 | ro | EONUM/DPID
          *OTG_FS_DEVICE_DIEPCTL3_USBAEP* | 15 | 1  | 15 | rw | USBAEP
           *OTG_FS_DEVICE_DIEPCTL3_MPSIZ* | 0  | 11 | 10 | rw | MPSIZ
 ---------------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPCTL0*
 Address:     $50000B00
 Reset:       $00008000
 Description: device endpoint-0 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=901
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------
   *OTG_FS_DEVICE_DOEPCTL0_EPENA* | 31 | 1  | 31 | wo | EPENA
   *OTG_FS_DEVICE_DOEPCTL0_EPDIS* | 30 | 1  | 30 | ro | EPDIS
    *OTG_FS_DEVICE_DOEPCTL0_SNAK* | 27 | 1  | 27 | wo | SNAK
    *OTG_FS_DEVICE_DOEPCTL0_CNAK* | 26 | 1  | 26 | wo | CNAK
   *OTG_FS_DEVICE_DOEPCTL0_Stall* | 21 | 1  | 21 | rw | Stall
    *OTG_FS_DEVICE_DOEPCTL0_SNPM* | 20 | 1  | 20 | rw | SNPM
   *OTG_FS_DEVICE_DOEPCTL0_EPTYP* | 18 | 2  | 19 | ro | EPTYP
  *OTG_FS_DEVICE_DOEPCTL0_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
  *OTG_FS_DEVICE_DOEPCTL0_USBAEP* | 15 | 1  | 15 | ro | USBAEP
   *OTG_FS_DEVICE_DOEPCTL0_MPSIZ* | 0  | 2  | 1  | ro | MPSIZ
 -------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPCTL1*
 Address:     $50000B20
 Reset:       $00000000
 Description: device endpoint-1 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=902
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------+----+----+----+----+----------------
                               Bitfield | bo | bw | be | ac | Description
 ---------------------------------------+----+----+----+----+----------------
           *OTG_FS_DEVICE_DOEPCTL1_EPENA* | 31 | 1  | 31 | rw | EPENA
           *OTG_FS_DEVICE_DOEPCTL1_EPDIS* | 30 | 1  | 30 | rw | EPDIS
         *OTG_FS_DEVICE_DOEPCTL1_SODDFRM* | 29 | 1  | 29 | wo | SODDFRM
  *OTG_FS_DEVICE_DOEPCTL1_SD0PID_SEVNFRM* | 28 | 1  | 28 | wo | SD0PID/SEVNFRM
            *OTG_FS_DEVICE_DOEPCTL1_SNAK* | 27 | 1  | 27 | wo | SNAK
            *OTG_FS_DEVICE_DOEPCTL1_CNAK* | 26 | 1  | 26 | wo | CNAK
           *OTG_FS_DEVICE_DOEPCTL1_Stall* | 21 | 1  | 21 | rw | Stall
            *OTG_FS_DEVICE_DOEPCTL1_SNPM* | 20 | 1  | 20 | rw | SNPM
           *OTG_FS_DEVICE_DOEPCTL1_EPTYP* | 18 | 2  | 19 | rw | EPTYP
          *OTG_FS_DEVICE_DOEPCTL1_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
      *OTG_FS_DEVICE_DOEPCTL1_EONUM_DPID* | 16 | 1  | 16 | ro | EONUM/DPID
          *OTG_FS_DEVICE_DOEPCTL1_USBAEP* | 15 | 1  | 15 | rw | USBAEP
           *OTG_FS_DEVICE_DOEPCTL1_MPSIZ* | 0  | 11 | 10 | rw | MPSIZ
 ---------------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPCTL2*
 Address:     $50000B40
 Reset:       $00000000
 Description: device endpoint-2 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=902
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------+----+----+----+----+----------------
                               Bitfield | bo | bw | be | ac | Description
 ---------------------------------------+----+----+----+----+----------------
           *OTG_FS_DEVICE_DOEPCTL2_EPENA* | 31 | 1  | 31 | rw | EPENA
           *OTG_FS_DEVICE_DOEPCTL2_EPDIS* | 30 | 1  | 30 | rw | EPDIS
         *OTG_FS_DEVICE_DOEPCTL2_SODDFRM* | 29 | 1  | 29 | wo | SODDFRM
  *OTG_FS_DEVICE_DOEPCTL2_SD0PID_SEVNFRM* | 28 | 1  | 28 | wo | SD0PID/SEVNFRM
            *OTG_FS_DEVICE_DOEPCTL2_SNAK* | 27 | 1  | 27 | wo | SNAK
            *OTG_FS_DEVICE_DOEPCTL2_CNAK* | 26 | 1  | 26 | wo | CNAK
           *OTG_FS_DEVICE_DOEPCTL2_Stall* | 21 | 1  | 21 | rw | Stall
            *OTG_FS_DEVICE_DOEPCTL2_SNPM* | 20 | 1  | 20 | rw | SNPM
           *OTG_FS_DEVICE_DOEPCTL2_EPTYP* | 18 | 2  | 19 | rw | EPTYP
          *OTG_FS_DEVICE_DOEPCTL2_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
      *OTG_FS_DEVICE_DOEPCTL2_EONUM_DPID* | 16 | 1  | 16 | ro | EONUM/DPID
          *OTG_FS_DEVICE_DOEPCTL2_USBAEP* | 15 | 1  | 15 | rw | USBAEP
           *OTG_FS_DEVICE_DOEPCTL2_MPSIZ* | 0  | 11 | 10 | rw | MPSIZ
 ---------------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPCTL3*
 Address:     $50000B60
 Reset:       $00000000
 Description: device endpoint-3 control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=902
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------+----+----+----+----+----------------
                               Bitfield | bo | bw | be | ac | Description
 ---------------------------------------+----+----+----+----+----------------
           *OTG_FS_DEVICE_DOEPCTL3_EPENA* | 31 | 1  | 31 | rw | EPENA
           *OTG_FS_DEVICE_DOEPCTL3_EPDIS* | 30 | 1  | 30 | rw | EPDIS
         *OTG_FS_DEVICE_DOEPCTL3_SODDFRM* | 29 | 1  | 29 | wo | SODDFRM
  *OTG_FS_DEVICE_DOEPCTL3_SD0PID_SEVNFRM* | 28 | 1  | 28 | wo | SD0PID/SEVNFRM
            *OTG_FS_DEVICE_DOEPCTL3_SNAK* | 27 | 1  | 27 | wo | SNAK
            *OTG_FS_DEVICE_DOEPCTL3_CNAK* | 26 | 1  | 26 | wo | CNAK
           *OTG_FS_DEVICE_DOEPCTL3_Stall* | 21 | 1  | 21 | rw | Stall
            *OTG_FS_DEVICE_DOEPCTL3_SNPM* | 20 | 1  | 20 | rw | SNPM
           *OTG_FS_DEVICE_DOEPCTL3_EPTYP* | 18 | 2  | 19 | rw | EPTYP
          *OTG_FS_DEVICE_DOEPCTL3_NAKSTS* | 17 | 1  | 17 | ro | NAKSTS
      *OTG_FS_DEVICE_DOEPCTL3_EONUM_DPID* | 16 | 1  | 16 | ro | EONUM/DPID
          *OTG_FS_DEVICE_DOEPCTL3_USBAEP* | 15 | 1  | 15 | rw | USBAEP
           *OTG_FS_DEVICE_DOEPCTL3_MPSIZ* | 0  | 11 | 10 | rw | MPSIZ
 ---------------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPINT0*
 Address:     $50000908
 Reset:       $00000080
 Description: device endpoint-x interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------
    *OTG_FS_DEVICE_DIEPINT0_TXFE* | 7  | 1  | 7  | ro | TXFE
  *OTG_FS_DEVICE_DIEPINT0_INEPNE* | 6  | 1  | 6  | rw | INEPNE
  *OTG_FS_DEVICE_DIEPINT0_ITTXFE* | 4  | 1  | 4  | rw | ITTXFE
     *OTG_FS_DEVICE_DIEPINT0_TOC* | 3  | 1  | 3  | rw | TOC
  *OTG_FS_DEVICE_DIEPINT0_EPDISD* | 1  | 1  | 1  | rw | EPDISD
    *OTG_FS_DEVICE_DIEPINT0_XFRC* | 0  | 1  | 0  | rw | XFRC
 -------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPINT1*
 Address:     $50000928
 Reset:       $00000080
 Description: device endpoint-1 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------
    *OTG_FS_DEVICE_DIEPINT1_TXFE* | 7  | 1  | 7  | ro | TXFE
  *OTG_FS_DEVICE_DIEPINT1_INEPNE* | 6  | 1  | 6  | rw | INEPNE
  *OTG_FS_DEVICE_DIEPINT1_ITTXFE* | 4  | 1  | 4  | rw | ITTXFE
     *OTG_FS_DEVICE_DIEPINT1_TOC* | 3  | 1  | 3  | rw | TOC
  *OTG_FS_DEVICE_DIEPINT1_EPDISD* | 1  | 1  | 1  | rw | EPDISD
    *OTG_FS_DEVICE_DIEPINT1_XFRC* | 0  | 1  | 0  | rw | XFRC
 -------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPINT2*
 Address:     $50000948
 Reset:       $00000080
 Description: device endpoint-2 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------
    *OTG_FS_DEVICE_DIEPINT2_TXFE* | 7  | 1  | 7  | ro | TXFE
  *OTG_FS_DEVICE_DIEPINT2_INEPNE* | 6  | 1  | 6  | rw | INEPNE
  *OTG_FS_DEVICE_DIEPINT2_ITTXFE* | 4  | 1  | 4  | rw | ITTXFE
     *OTG_FS_DEVICE_DIEPINT2_TOC* | 3  | 1  | 3  | rw | TOC
  *OTG_FS_DEVICE_DIEPINT2_EPDISD* | 1  | 1  | 1  | rw | EPDISD
    *OTG_FS_DEVICE_DIEPINT2_XFRC* | 0  | 1  | 0  | rw | XFRC
 -------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPINT3*
 Address:     $50000968
 Reset:       $00000080
 Description: device endpoint-3 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------
    *OTG_FS_DEVICE_DIEPINT3_TXFE* | 7  | 1  | 7  | ro | TXFE
  *OTG_FS_DEVICE_DIEPINT3_INEPNE* | 6  | 1  | 6  | rw | INEPNE
  *OTG_FS_DEVICE_DIEPINT3_ITTXFE* | 4  | 1  | 4  | rw | ITTXFE
     *OTG_FS_DEVICE_DIEPINT3_TOC* | 3  | 1  | 3  | rw | TOC
  *OTG_FS_DEVICE_DIEPINT3_EPDISD* | 1  | 1  | 1  | rw | EPDISD
    *OTG_FS_DEVICE_DIEPINT3_XFRC* | 0  | 1  | 0  | rw | XFRC
 -------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPINT0*
 Address:     $50000B08
 Reset:       $00000080
 Description: device endpoint-0 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+------------
  *OTG_FS_DEVICE_DOEPINT0_B2BSTUP* | 6  | 1  | 6  | rw | B2BSTUP
  *OTG_FS_DEVICE_DOEPINT0_OTEPDIS* | 4  | 1  | 4  | rw | OTEPDIS
     *OTG_FS_DEVICE_DOEPINT0_STUP* | 3  | 1  | 3  | rw | STUP
   *OTG_FS_DEVICE_DOEPINT0_EPDISD* | 1  | 1  | 1  | rw | EPDISD
     *OTG_FS_DEVICE_DOEPINT0_XFRC* | 0  | 1  | 0  | rw | XFRC
 --------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPINT1*
 Address:     $50000B28
 Reset:       $00000080
 Description: device endpoint-1 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+------------
  *OTG_FS_DEVICE_DOEPINT1_B2BSTUP* | 6  | 1  | 6  | rw | B2BSTUP
  *OTG_FS_DEVICE_DOEPINT1_OTEPDIS* | 4  | 1  | 4  | rw | OTEPDIS
     *OTG_FS_DEVICE_DOEPINT1_STUP* | 3  | 1  | 3  | rw | STUP
   *OTG_FS_DEVICE_DOEPINT1_EPDISD* | 1  | 1  | 1  | rw | EPDISD
     *OTG_FS_DEVICE_DOEPINT1_XFRC* | 0  | 1  | 0  | rw | XFRC
 --------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPINT2*
 Address:     $50000B48
 Reset:       $00000080
 Description: device endpoint-2 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+------------
  *OTG_FS_DEVICE_DOEPINT2_B2BSTUP* | 6  | 1  | 6  | rw | B2BSTUP
  *OTG_FS_DEVICE_DOEPINT2_OTEPDIS* | 4  | 1  | 4  | rw | OTEPDIS
     *OTG_FS_DEVICE_DOEPINT2_STUP* | 3  | 1  | 3  | rw | STUP
   *OTG_FS_DEVICE_DOEPINT2_EPDISD* | 1  | 1  | 1  | rw | EPDISD
     *OTG_FS_DEVICE_DOEPINT2_XFRC* | 0  | 1  | 0  | rw | XFRC
 --------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPINT3*
 Address:     $50000B68
 Reset:       $00000080
 Description: device endpoint-3 interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=905
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+------------
  *OTG_FS_DEVICE_DOEPINT3_B2BSTUP* | 6  | 1  | 6  | rw | B2BSTUP
  *OTG_FS_DEVICE_DOEPINT3_OTEPDIS* | 4  | 1  | 4  | rw | OTEPDIS
     *OTG_FS_DEVICE_DOEPINT3_STUP* | 3  | 1  | 3  | rw | STUP
   *OTG_FS_DEVICE_DOEPINT3_EPDISD* | 1  | 1  | 1  | rw | EPDISD
     *OTG_FS_DEVICE_DOEPINT3_XFRC* | 0  | 1  | 0  | rw | XFRC
 --------------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPTSIZ0*
 Address:     $50000910
 Reset:       $00000000
 Description: device endpoint-0 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=907
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+---------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+---------------
  *OTG_FS_DEVICE_DIEPTSIZ0_PKTCNT* | 19 | 2  | 20 | rw | Packet count
  *OTG_FS_DEVICE_DIEPTSIZ0_XFRSIZ* | 0  | 7  | 6  | rw | Transfer size
 --------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPTSIZ0*
 Address:     $50000B10
 Reset:       $00000000
 Description: device OUT endpoint-0 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=909
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------
  *OTG_FS_DEVICE_DOEPTSIZ0_STUPCNT* | 29 | 2  | 30 | rw | SETUP packet count
   *OTG_FS_DEVICE_DOEPTSIZ0_PKTCNT* | 19 | 1  | 19 | rw | Packet count
   *OTG_FS_DEVICE_DOEPTSIZ0_XFRSIZ* | 0  | 7  | 6  | rw | Transfer size
 ---------------------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPTSIZ1*
 Address:     $50000930
 Reset:       $00000000
 Description: device endpoint-1 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=910
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+---------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+---------------
    *OTG_FS_DEVICE_DIEPTSIZ1_MCNT* | 29 | 2  | 30 | rw | Multi count
  *OTG_FS_DEVICE_DIEPTSIZ1_PKTCNT* | 19 | 10 | 28 | rw | Packet count
  *OTG_FS_DEVICE_DIEPTSIZ1_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
 --------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPTSIZ2*
 Address:     $50000950
 Reset:       $00000000
 Description: device endpoint-2 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=910
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+---------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+---------------
    *OTG_FS_DEVICE_DIEPTSIZ2_MCNT* | 29 | 2  | 30 | rw | Multi count
  *OTG_FS_DEVICE_DIEPTSIZ2_PKTCNT* | 19 | 10 | 28 | rw | Packet count
  *OTG_FS_DEVICE_DIEPTSIZ2_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
 --------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DIEPTSIZ3*
 Address:     $50000970
 Reset:       $00000000
 Description: device endpoint-3 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=910
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+---------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+---------------
    *OTG_FS_DEVICE_DIEPTSIZ3_MCNT* | 29 | 2  | 30 | rw | Multi count
  *OTG_FS_DEVICE_DIEPTSIZ3_PKTCNT* | 19 | 10 | 28 | rw | Packet count
  *OTG_FS_DEVICE_DIEPTSIZ3_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
 --------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DTXFSTS0*
 Address:     $50000918
 Reset:       $00000000
 Description: OTG_FS device IN endpoint transmit FIFO status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+------------------------------------
  *OTG_FS_DEVICE_DTXFSTS0_INEPTFSAV* | 0  | 16 | 15 | rw | IN endpoint TxFIFO space available
 ----------------------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DTXFSTS1*
 Address:     $50000938
 Reset:       $00000000
 Description: OTG_FS device IN endpoint transmit FIFO status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+------------------------------------
  *OTG_FS_DEVICE_DTXFSTS1_INEPTFSAV* | 0  | 16 | 15 | rw | IN endpoint TxFIFO space available
 ----------------------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DTXFSTS2*
 Address:     $50000958
 Reset:       $00000000
 Description: OTG_FS device IN endpoint transmit FIFO status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+------------------------------------
  *OTG_FS_DEVICE_DTXFSTS2_INEPTFSAV* | 0  | 16 | 15 | rw | IN endpoint TxFIFO space available
 ----------------------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DTXFSTS3*
 Address:     $50000978
 Reset:       $00000000
 Description: OTG_FS device IN endpoint transmit FIFO status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+------------------------------------
  *OTG_FS_DEVICE_DTXFSTS3_INEPTFSAV* | 0  | 16 | 15 | rw | IN endpoint TxFIFO space available
 ----------------------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPTSIZ1*
 Address:     $50000B30
 Reset:       $00000000
 Description: device OUT endpoint-1 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------------+----+----+----+----+--------------------------------------
                                Bitfield | bo | bw | be | ac | Description
 ----------------------------------------+----+----+----+----+--------------------------------------
  *OTG_FS_DEVICE_DOEPTSIZ1_RXDPID_STUPCNT* | 29 | 2  | 30 | rw | Received data PID/SETUP packet count
          *OTG_FS_DEVICE_DOEPTSIZ1_PKTCNT* | 19 | 10 | 28 | rw | Packet count
          *OTG_FS_DEVICE_DOEPTSIZ1_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
 ----------------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPTSIZ2*
 Address:     $50000B50
 Reset:       $00000000
 Description: device OUT endpoint-2 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------------+----+----+----+----+--------------------------------------
                                Bitfield | bo | bw | be | ac | Description
 ----------------------------------------+----+----+----+----+--------------------------------------
  *OTG_FS_DEVICE_DOEPTSIZ2_RXDPID_STUPCNT* | 29 | 2  | 30 | rw | Received data PID/SETUP packet count
          *OTG_FS_DEVICE_DOEPTSIZ2_PKTCNT* | 19 | 10 | 28 | rw | Packet count
          *OTG_FS_DEVICE_DOEPTSIZ2_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
 ----------------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_DEVICE|
 Register:    *OTG_FS_DEVICE_DOEPTSIZ3*
 Address:     $50000B70
 Reset:       $00000000
 Description: device OUT endpoint-3 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=911
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------------+----+----+----+----+--------------------------------------
                                Bitfield | bo | bw | be | ac | Description
 ----------------------------------------+----+----+----+----+--------------------------------------
  *OTG_FS_DEVICE_DOEPTSIZ3_RXDPID_STUPCNT* | 29 | 2  | 30 | rw | Received data PID/SETUP packet count
          *OTG_FS_DEVICE_DOEPTSIZ3_PKTCNT* | 19 | 10 | 28 | rw | Packet count
          *OTG_FS_DEVICE_DOEPTSIZ3_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
 ----------------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GOTGCTL*
 Address:     $50000000
 Reset:       $00000800
 Description: OTG_FS control and status register (OTG_FS_GOTGCTL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=858
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+--------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+--------------------------
   *OTG_FS_GLOBAL_FS_GOTGCTL_SRQSCS* | 0  | 1  | 0  | ro | Session request success
      *OTG_FS_GLOBAL_FS_GOTGCTL_SRQ* | 1  | 1  | 1  | rw | Session request
   *OTG_FS_GLOBAL_FS_GOTGCTL_HNGSCS* | 8  | 1  | 8  | ro | Host negotiation success
    *OTG_FS_GLOBAL_FS_GOTGCTL_HNPRQ* | 9  | 1  | 9  | rw | HNP request
  *OTG_FS_GLOBAL_FS_GOTGCTL_HSHNPEN* | 10 | 1  | 10 | rw | Host set HNP enable
   *OTG_FS_GLOBAL_FS_GOTGCTL_DHNPEN* | 11 | 1  | 11 | rw | Device HNP enabled
   *OTG_FS_GLOBAL_FS_GOTGCTL_CIDSTS* | 16 | 1  | 16 | ro | Connector ID status
     *OTG_FS_GLOBAL_FS_GOTGCTL_DBCT* | 17 | 1  | 17 | ro | Long/short debounce time
    *OTG_FS_GLOBAL_FS_GOTGCTL_ASVLD* | 18 | 1  | 18 | ro | A-session valid
    *OTG_FS_GLOBAL_FS_GOTGCTL_BSVLD* | 19 | 1  | 19 | ro | B-session valid
 ----------------------------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GOTGINT*
 Address:     $50000004
 Reset:       $00000000
 Description: OTG_FS interrupt register (OTG_FS_GOTGINT)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=859
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+----------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+----------------------------------------
    *OTG_FS_GLOBAL_FS_GOTGINT_SEDET* | 2  | 1  | 2  | rw | Session end detected
  *OTG_FS_GLOBAL_FS_GOTGINT_SRSSCHG* | 8  | 1  | 8  | rw | Session request success status change
  *OTG_FS_GLOBAL_FS_GOTGINT_HNSSCHG* | 9  | 1  | 9  | rw | Host negotiation success status change
   *OTG_FS_GLOBAL_FS_GOTGINT_HNGDET* | 17 | 1  | 17 | rw | Host negotiation detected
  *OTG_FS_GLOBAL_FS_GOTGINT_ADTOCHG* | 18 | 1  | 18 | rw | A-device timeout change
   *OTG_FS_GLOBAL_FS_GOTGINT_DBCDNE* | 19 | 1  | 19 | rw | Debounce done
 ----------------------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GAHBCFG*
 Address:     $50000008
 Reset:       $00000000
 Description: OTG_FS AHB configuration register (OTG_FS_GAHBCFG)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=861
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------------+----+----+----+----+-----------------------------
                           Bitfield | bo | bw | be | ac | Description
 -----------------------------------+----+----+----+----+-----------------------------
      *OTG_FS_GLOBAL_FS_GAHBCFG_GINT* | 0  | 1  | 0  | rw | Global interrupt mask
   *OTG_FS_GLOBAL_FS_GAHBCFG_TXFELVL* | 7  | 1  | 7  | rw | TxFIFO empty level
  *OTG_FS_GLOBAL_FS_GAHBCFG_PTXFELVL* | 8  | 1  | 8  | rw | Periodic TxFIFO empty level
 -----------------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GUSBCFG*
 Address:     $5000000C
 Reset:       $00000A00
 Description: OTG_FS USB configuration register (OTG_FS_GUSBCFG)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=862
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------
   *OTG_FS_GLOBAL_FS_GUSBCFG_TOCAL* | 0  | 3  | 2  | rw | FS timeout calibration
  *OTG_FS_GLOBAL_FS_GUSBCFG_PHYSEL* | 6  | 1  | 6  | wo | Full Speed serial transceiver select
  *OTG_FS_GLOBAL_FS_GUSBCFG_SRPCAP* | 8  | 1  | 8  | rw | SRP-capable
  *OTG_FS_GLOBAL_FS_GUSBCFG_HNPCAP* | 9  | 1  | 9  | rw | HNP-capable
    *OTG_FS_GLOBAL_FS_GUSBCFG_TRDT* | 10 | 4  | 13 | rw | USB turnaround time
   *OTG_FS_GLOBAL_FS_GUSBCFG_FHMOD* | 29 | 1  | 29 | rw | Force host mode
   *OTG_FS_GLOBAL_FS_GUSBCFG_FDMOD* | 30 | 1  | 30 | rw | Force device mode
  *OTG_FS_GLOBAL_FS_GUSBCFG_CTXPKT* | 31 | 1  | 31 | rw | Corrupt Tx packet
 ---------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GRSTCTL*
 Address:     $50000010
 Reset:       $20000000
 Description: OTG_FS reset register (OTG_FS_GRSTCTL)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=864
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+--------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+--------------------------
    *OTG_FS_GLOBAL_FS_GRSTCTL_CSRST* | 0  | 1  | 0  | rw | Core soft reset
    *OTG_FS_GLOBAL_FS_GRSTCTL_HSRST* | 1  | 1  | 1  | rw | HCLK soft reset
    *OTG_FS_GLOBAL_FS_GRSTCTL_FCRST* | 2  | 1  | 2  | rw | Host frame counter reset
  *OTG_FS_GLOBAL_FS_GRSTCTL_RXFFLSH* | 4  | 1  | 4  | rw | RxFIFO flush
  *OTG_FS_GLOBAL_FS_GRSTCTL_TXFFLSH* | 5  | 1  | 5  | rw | TxFIFO flush
   *OTG_FS_GLOBAL_FS_GRSTCTL_TXFNUM* | 6  | 5  | 10 | rw | TxFIFO number
   *OTG_FS_GLOBAL_FS_GRSTCTL_AHBIDL* | 31 | 1  | 31 | ro | AHB master idle
 ----------------------------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GINTSTS*
 Address:     $50000014
 Reset:       $04000020
 Description: OTG_FS core interrupt register (OTG_FS_GINTSTS)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=866
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------------------+----+----+----+----+------------------------------------------------------------------------------------------
                                     Bitfield | bo | bw | be | ac | Description
 ---------------------------------------------+----+----+----+----+------------------------------------------------------------------------------------------
                *OTG_FS_GLOBAL_FS_GINTSTS_CMOD* | 0  | 1  | 0  | ro | Current mode of operation
                *OTG_FS_GLOBAL_FS_GINTSTS_MMIS* | 1  | 1  | 1  | rw | Mode mismatch interrupt
              *OTG_FS_GLOBAL_FS_GINTSTS_OTGINT* | 2  | 1  | 2  | ro | OTG interrupt
                 *OTG_FS_GLOBAL_FS_GINTSTS_SOF* | 3  | 1  | 3  | rw | Start of frame
              *OTG_FS_GLOBAL_FS_GINTSTS_RXFLVL* | 4  | 1  | 4  | ro | RxFIFO non-empty
              *OTG_FS_GLOBAL_FS_GINTSTS_NPTXFE* | 5  | 1  | 5  | ro | Non-periodic TxFIFO empty
            *OTG_FS_GLOBAL_FS_GINTSTS_GINAKEFF* | 6  | 1  | 6  | ro | Global IN non-periodic NAK effective
          *OTG_FS_GLOBAL_FS_GINTSTS_GOUTNAKEFF* | 7  | 1  | 7  | ro | Global OUT NAK effective
               *OTG_FS_GLOBAL_FS_GINTSTS_ESUSP* | 10 | 1  | 10 | rw | Early suspend
             *OTG_FS_GLOBAL_FS_GINTSTS_USBSUSP* | 11 | 1  | 11 | rw | USB suspend
              *OTG_FS_GLOBAL_FS_GINTSTS_USBRST* | 12 | 1  | 12 | rw | USB reset
             *OTG_FS_GLOBAL_FS_GINTSTS_ENUMDNE* | 13 | 1  | 13 | rw | Enumeration done
             *OTG_FS_GLOBAL_FS_GINTSTS_ISOODRP* | 14 | 1  | 14 | rw | Isochronous OUT packet dropped interrupt
                *OTG_FS_GLOBAL_FS_GINTSTS_EOPF* | 15 | 1  | 15 | rw | End of periodic frame interrupt
              *OTG_FS_GLOBAL_FS_GINTSTS_IEPINT* | 18 | 1  | 18 | ro | IN endpoint interrupt
              *OTG_FS_GLOBAL_FS_GINTSTS_OEPINT* | 19 | 1  | 19 | ro | OUT endpoint interrupt
            *OTG_FS_GLOBAL_FS_GINTSTS_IISOIXFR* | 20 | 1  | 20 | rw | Incomplete isochronous IN transfer
  *OTG_FS_GLOBAL_FS_GINTSTS_IPXFR_INCOMPISOOUT* | 21 | 1  | 21 | rw | Incomplete periodic transfer(Host mode)/Incomplete isochronous OUT transfer(Device mode)
             *OTG_FS_GLOBAL_FS_GINTSTS_HPRTINT* | 24 | 1  | 24 | ro | Host port interrupt
               *OTG_FS_GLOBAL_FS_GINTSTS_HCINT* | 25 | 1  | 25 | ro | Host channels interrupt
               *OTG_FS_GLOBAL_FS_GINTSTS_PTXFE* | 26 | 1  | 26 | ro | Periodic TxFIFO empty
             *OTG_FS_GLOBAL_FS_GINTSTS_CIDSCHG* | 28 | 1  | 28 | rw | Connector ID status change
             *OTG_FS_GLOBAL_FS_GINTSTS_DISCINT* | 29 | 1  | 29 | rw | Disconnect detected interrupt
              *OTG_FS_GLOBAL_FS_GINTSTS_SRQINT* | 30 | 1  | 30 | rw | Session request/new session detected interrupt
             *OTG_FS_GLOBAL_FS_GINTSTS_WKUPINT* | 31 | 1  | 31 | rw | Resume/remote wakeup detected interrupt
 ---------------------------------------------+----+----+----+----+------------------------------------------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GINTMSK*
 Address:     $50000018
 Reset:       $00000000
 Description: OTG_FS interrupt mask register (OTG_FS_GINTMSK)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=870
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------------------+----+----+----+----+----------------------------------------------------------------------------------------------------
                                   Bitfield | bo | bw | be | ac | Description
 -------------------------------------------+----+----+----+----+----------------------------------------------------------------------------------------------------
             *OTG_FS_GLOBAL_FS_GINTMSK_MMISM* | 1  | 1  | 1  | rw | Mode mismatch interrupt mask
            *OTG_FS_GLOBAL_FS_GINTMSK_OTGINT* | 2  | 1  | 2  | rw | OTG interrupt mask
              *OTG_FS_GLOBAL_FS_GINTMSK_SOFM* | 3  | 1  | 3  | rw | Start of frame mask
           *OTG_FS_GLOBAL_FS_GINTMSK_RXFLVLM* | 4  | 1  | 4  | rw | Receive FIFO non-empty mask
           *OTG_FS_GLOBAL_FS_GINTMSK_NPTXFEM* | 5  | 1  | 5  | rw | Non-periodic TxFIFO empty mask
         *OTG_FS_GLOBAL_FS_GINTMSK_GINAKEFFM* | 6  | 1  | 6  | rw | Global non-periodic IN NAK effective mask
         *OTG_FS_GLOBAL_FS_GINTMSK_GONAKEFFM* | 7  | 1  | 7  | rw | Global OUT NAK effective mask
            *OTG_FS_GLOBAL_FS_GINTMSK_ESUSPM* | 10 | 1  | 10 | rw | Early suspend mask
          *OTG_FS_GLOBAL_FS_GINTMSK_USBSUSPM* | 11 | 1  | 11 | rw | USB suspend mask
            *OTG_FS_GLOBAL_FS_GINTMSK_USBRST* | 12 | 1  | 12 | rw | USB reset mask
          *OTG_FS_GLOBAL_FS_GINTMSK_ENUMDNEM* | 13 | 1  | 13 | rw | Enumeration done mask
          *OTG_FS_GLOBAL_FS_GINTMSK_ISOODRPM* | 14 | 1  | 14 | rw | Isochronous OUT packet dropped interrupt mask
             *OTG_FS_GLOBAL_FS_GINTMSK_EOPFM* | 15 | 1  | 15 | rw | End of periodic frame interrupt mask
            *OTG_FS_GLOBAL_FS_GINTMSK_EPMISM* | 17 | 1  | 17 | rw | Endpoint mismatch interrupt mask
            *OTG_FS_GLOBAL_FS_GINTMSK_IEPINT* | 18 | 1  | 18 | rw | IN endpoints interrupt mask
            *OTG_FS_GLOBAL_FS_GINTMSK_OEPINT* | 19 | 1  | 19 | rw | OUT endpoints interrupt mask
         *OTG_FS_GLOBAL_FS_GINTMSK_IISOIXFRM* | 20 | 1  | 20 | rw | Incomplete isochronous IN transfer mask
  *OTG_FS_GLOBAL_FS_GINTMSK_IPXFRM_IISOOXFRM* | 21 | 1  | 21 | rw | Incomplete periodic transfer mask(Host mode)/Incomplete isochronous OUT transfer mask(Device mode)
             *OTG_FS_GLOBAL_FS_GINTMSK_PRTIM* | 24 | 1  | 24 | ro | Host port interrupt mask
              *OTG_FS_GLOBAL_FS_GINTMSK_HCIM* | 25 | 1  | 25 | rw | Host channels interrupt mask
            *OTG_FS_GLOBAL_FS_GINTMSK_PTXFEM* | 26 | 1  | 26 | rw | Periodic TxFIFO empty mask
          *OTG_FS_GLOBAL_FS_GINTMSK_CIDSCHGM* | 28 | 1  | 28 | rw | Connector ID status change mask
           *OTG_FS_GLOBAL_FS_GINTMSK_DISCINT* | 29 | 1  | 29 | rw | Disconnect detected interrupt mask
             *OTG_FS_GLOBAL_FS_GINTMSK_SRQIM* | 30 | 1  | 30 | rw | Session request/new session detected interrupt mask
              *OTG_FS_GLOBAL_FS_GINTMSK_WUIM* | 31 | 1  | 31 | rw | Resume/remote wakeup detected interrupt mask
 -------------------------------------------+----+----+----+----+----------------------------------------------------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GRXSTSR_Device*
 Address:     $5000001C
 Reset:       $00000000
 Description: OTG_FS Receive status debug read(Device mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=873
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------------+----+----+----+----+-----------------
                                Bitfield | bo | bw | be | ac | Description
 ----------------------------------------+----+----+----+----+-----------------
   *OTG_FS_GLOBAL_FS_GRXSTSR_Device_EPNUM* | 0  | 4  | 3  | rw | Endpoint number
    *OTG_FS_GLOBAL_FS_GRXSTSR_Device_BCNT* | 4  | 11 | 14 | rw | Byte count
    *OTG_FS_GLOBAL_FS_GRXSTSR_Device_DPID* | 15 | 2  | 16 | rw | Data PID
  *OTG_FS_GLOBAL_FS_GRXSTSR_Device_PKTSTS* | 17 | 4  | 20 | rw | Packet status
  *OTG_FS_GLOBAL_FS_GRXSTSR_Device_FRMNUM* | 21 | 4  | 24 | rw | Frame number
 ----------------------------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GRXSTSR_Host*
 Address:     $5000001C
 Reset:       $00000000
 Description: OTG_FS Receive status debug read(Host mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=873
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------------+----+----+----+----+-----------------
                              Bitfield | bo | bw | be | ac | Description
 --------------------------------------+----+----+----+----+-----------------
   *OTG_FS_GLOBAL_FS_GRXSTSR_Host_EPNUM* | 0  | 4  | 3  | rw | Endpoint number
    *OTG_FS_GLOBAL_FS_GRXSTSR_Host_BCNT* | 4  | 11 | 14 | rw | Byte count
    *OTG_FS_GLOBAL_FS_GRXSTSR_Host_DPID* | 15 | 2  | 16 | rw | Data PID
  *OTG_FS_GLOBAL_FS_GRXSTSR_Host_PKTSTS* | 17 | 4  | 20 | rw | Packet status
  *OTG_FS_GLOBAL_FS_GRXSTSR_Host_FRMNUM* | 21 | 4  | 24 | rw | Frame number
 --------------------------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GRXFSIZ*
 Address:     $50000024
 Reset:       $00000200
 Description: OTG_FS Receive FIFO size register (OTG_FS_GRXFSIZ)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=874
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+--------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+--------------
  *OTG_FS_GLOBAL_FS_GRXFSIZ_RXFD* | 0  | 16 | 15 | rw | RxFIFO depth
 -------------------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device*
 Address:     $50000028
 Reset:       $00000200
 Description: OTG_FS non-periodic transmit FIFO size register (Device mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=874
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------------+----+----+----+----+---------------------------------------
                                  Bitfield | bo | bw | be | ac | Description
 ------------------------------------------+----+----+----+----+---------------------------------------
  *OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FSA* | 0  | 16 | 15 | rw | Endpoint 0 transmit RAM start address
   *OTG_FS_GLOBAL_FS_GNPTXFSIZ_Device_TX0FD* | 16 | 16 | 31 | rw | Endpoint 0 TxFIFO depth
 ------------------------------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host*
 Address:     $50000028
 Reset:       $00000200
 Description: OTG_FS non-periodic transmit FIFO size register (Host mode)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=874
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------------------+----+----+----+----+-----------------------------------------
                                 Bitfield | bo | bw | be | ac | Description
 -----------------------------------------+----+----+----+----+-----------------------------------------
  *OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFSA* | 0  | 16 | 15 | rw | Non-periodic transmit RAM start address
   *OTG_FS_GLOBAL_FS_GNPTXFSIZ_Host_NPTXFD* | 16 | 16 | 31 | rw | Non-periodic TxFIFO depth
 -----------------------------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GNPTXSTS*
 Address:     $5000002C
 Reset:       $00080200
 Description: OTG_FS non-periodic transmit FIFO/queue status register (OTG_FS_GNPTXSTS)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=925
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------+----+----+----+----+-----------------------------------------------------
                            Bitfield | bo | bw | be | ac | Description
 ------------------------------------+----+----+----+----+-----------------------------------------------------
  *OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXFSAV* | 0  | 16 | 15 | rw | Non-periodic TxFIFO space available
  *OTG_FS_GLOBAL_FS_GNPTXSTS_NPTQXSAV* | 16 | 8  | 23 | rw | Non-periodic transmit request queue space available
  *OTG_FS_GLOBAL_FS_GNPTXSTS_NPTXQTOP* | 24 | 7  | 30 | rw | Top of the non-periodic transmit request queue
 ------------------------------------+----+----+----+----+-----------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_GCCFG*
 Address:     $50000038
 Reset:       $00000000
 Description: OTG_FS general core configuration register (OTG_FS_GCCFG)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=876
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------
    *OTG_FS_GLOBAL_FS_GCCFG_PWRDWN* | 16 | 1  | 16 | rw | Power down
  *OTG_FS_GLOBAL_FS_GCCFG_VBUSASEN* | 18 | 1  | 18 | rw | Enable the VBUS sensing device
  *OTG_FS_GLOBAL_FS_GCCFG_VBUSBSEN* | 19 | 1  | 19 | rw | Enable the VBUS sensing device
  *OTG_FS_GLOBAL_FS_GCCFG_SOFOUTEN* | 20 | 1  | 20 | rw | SOF output enable
 ---------------------------------+----+----+----+----+--------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_CID*
 Address:     $5000003C
 Reset:       $00001000
 Description: core ID register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=877
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+------------------
  *OTG_FS_GLOBAL_FS_CID_PRODUCT_ID* | 0  | 32 | 31 | rw | Product ID field
 ---------------------------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_HPTXFSIZ*
 Address:     $50000100
 Reset:       $02000600
 Description: OTG_FS Host periodic transmit FIFO size register (OTG_FS_HPTXFSIZ)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=877
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------------+----+----+----+----+------------------------------------
                           Bitfield | bo | bw | be | ac | Description
 -----------------------------------+----+----+----+----+------------------------------------
    *OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXSA* | 0  | 16 | 15 | rw | Host periodic TxFIFO start address
  *OTG_FS_GLOBAL_FS_HPTXFSIZ_PTXFSIZ* | 16 | 16 | 31 | rw | Host periodic TxFIFO depth
 -----------------------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_DIEPTXF1*
 Address:     $50000104
 Reset:       $02000400
 Description: OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=877
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------+----+----+----+----+----------------------------------------------
                            Bitfield | bo | bw | be | ac | Description
 ------------------------------------+----+----+----+----+----------------------------------------------
  *OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXSA* | 0  | 16 | 15 | rw | IN endpoint FIFO2 transmit RAM start address
  *OTG_FS_GLOBAL_FS_DIEPTXF1_INEPTXFD* | 16 | 16 | 31 | rw | IN endpoint TxFIFO depth
 ------------------------------------+----+----+----+----+----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_DIEPTXF2*
 Address:     $50000108
 Reset:       $02000400
 Description: OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF3)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=877
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------+----+----+----+----+----------------------------------------------
                            Bitfield | bo | bw | be | ac | Description
 ------------------------------------+----+----+----+----+----------------------------------------------
  *OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXSA* | 0  | 16 | 15 | rw | IN endpoint FIFO3 transmit RAM start address
  *OTG_FS_GLOBAL_FS_DIEPTXF2_INEPTXFD* | 16 | 16 | 31 | rw | IN endpoint TxFIFO depth
 ------------------------------------+----+----+----+----+----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_GLOBAL|
 Register:    *OTG_FS_GLOBAL_FS_DIEPTXF3*
 Address:     $5000010C
 Reset:       $02000400
 Description: OTG_FS device IN endpoint transmit FIFO size register (OTG_FS_DIEPTXF4)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=877
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------------+----+----+----+----+----------------------------------------------
                            Bitfield | bo | bw | be | ac | Description
 ------------------------------------+----+----+----+----+----------------------------------------------
  *OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXSA* | 0  | 16 | 15 | rw | IN endpoint FIFO4 transmit RAM start address
  *OTG_FS_GLOBAL_FS_DIEPTXF3_INEPTXFD* | 16 | 16 | 31 | rw | IN endpoint TxFIFO depth
 ------------------------------------+----+----+----+----+----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCFG*
 Address:     $50000400
 Reset:       $00000000
 Description: OTG_FS host configuration register (OTG_FS_HCFG)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=878
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+-------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+-------------------------
  *OTG_FS_HOST_FS_HCFG_FSLSPCS* | 0  | 2  | 1  | rw | FS/LS PHY clock select
    *OTG_FS_HOST_FS_HCFG_FSLSS* | 2  | 1  | 2  | ro | FS- and LS-only support
 -----------------------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_HFIR*
 Address:     $50000404
 Reset:       $0000EA60
 Description: OTG_FS Host frame interval register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=879
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+----------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+----------------
  *OTG_FS_HOST_HFIR_FRIVL* | 0  | 16 | 15 | rw | Frame interval
 ------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HFNUM*
 Address:     $50000408
 Reset:       $00003FFF
 Description: OTG_FS host frame number/frame time remaining register (OTG_FS_HFNUM)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=879
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+----------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+----------------------
  *OTG_FS_HOST_FS_HFNUM_FRNUM* | 0  | 16 | 15 | rw | Frame number
  *OTG_FS_HOST_FS_HFNUM_FTREM* | 16 | 16 | 31 | rw | Frame time remaining
 ----------------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HPTXSTS*
 Address:     $50000410
 Reset:       $00080100
 Description: OTG_FS_Host periodic transmit FIFO/queue status register (OTG_FS_HPTXSTS)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=880
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+-------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+-------------------------------------------------
  *OTG_FS_HOST_FS_HPTXSTS_PTXFSAVL* | 0  | 16 | 15 | rw | Periodic transmit data FIFO space available
   *OTG_FS_HOST_FS_HPTXSTS_PTXQSAV* | 16 | 8  | 23 | ro | Periodic transmit request queue space available
   *OTG_FS_HOST_FS_HPTXSTS_PTXQTOP* | 24 | 8  | 31 | ro | Top of the periodic transmit request queue
 ---------------------------------+----+----+----+----+-------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_HAINT*
 Address:     $50000414
 Reset:       $00000000
 Description: OTG_FS Host all channels interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=881
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+--------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+--------------------
  *OTG_FS_HOST_HAINT_HAINT* | 0  | 16 | 15 | rw | Channel interrupts
 -------------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_HAINTMSK*
 Address:     $50000418
 Reset:       $00000000
 Description: OTG_FS host all channels interrupt mask register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=882
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------------
  *OTG_FS_HOST_HAINTMSK_HAINTM* | 0  | 16 | 15 | rw | Channel interrupt mask
 -----------------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HPRT*
 Address:     $50000440
 Reset:       $00000000
 Description: OTG_FS host port control and status register (OTG_FS_HPRT)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=882
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+----------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+----------------------------
    *OTG_FS_HOST_FS_HPRT_PCSTS* | 0  | 1  | 0  | ro | Port connect status
    *OTG_FS_HOST_FS_HPRT_PCDET* | 1  | 1  | 1  | rw | Port connect detected
     *OTG_FS_HOST_FS_HPRT_PENA* | 2  | 1  | 2  | rw | Port enable
  *OTG_FS_HOST_FS_HPRT_PENCHNG* | 3  | 1  | 3  | rw | Port enable/disable change
     *OTG_FS_HOST_FS_HPRT_POCA* | 4  | 1  | 4  | ro | Port overcurrent active
  *OTG_FS_HOST_FS_HPRT_POCCHNG* | 5  | 1  | 5  | rw | Port overcurrent change
     *OTG_FS_HOST_FS_HPRT_PRES* | 6  | 1  | 6  | rw | Port resume
    *OTG_FS_HOST_FS_HPRT_PSUSP* | 7  | 1  | 7  | rw | Port suspend
     *OTG_FS_HOST_FS_HPRT_PRST* | 8  | 1  | 8  | rw | Port reset
    *OTG_FS_HOST_FS_HPRT_PLSTS* | 10 | 2  | 11 | ro | Port line status
     *OTG_FS_HOST_FS_HPRT_PPWR* | 12 | 1  | 12 | rw | Port power
    *OTG_FS_HOST_FS_HPRT_PTCTL* | 13 | 4  | 16 | rw | Port test control
     *OTG_FS_HOST_FS_HPRT_PSPD* | 17 | 2  | 18 | ro | Port speed
 -----------------------------+----+----+----+----+----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR0*
 Address:     $50000500
 Reset:       $00000000
 Description: OTG_FS host channel-0 characteristics register (OTG_FS_HCCHAR0)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR0_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR0_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR0_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR0_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR0_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR0_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR0_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR0_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR0_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR0_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR1*
 Address:     $50000520
 Reset:       $00000000
 Description: OTG_FS host channel-1 characteristics register (OTG_FS_HCCHAR1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR1_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR1_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR1_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR1_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR1_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR1_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR1_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR1_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR1_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR1_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR2*
 Address:     $50000540
 Reset:       $00000000
 Description: OTG_FS host channel-2 characteristics register (OTG_FS_HCCHAR2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR2_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR2_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR2_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR2_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR2_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR2_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR2_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR2_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR2_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR2_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR3*
 Address:     $50000560
 Reset:       $00000000
 Description: OTG_FS host channel-3 characteristics register (OTG_FS_HCCHAR3)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR3_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR3_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR3_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR3_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR3_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR3_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR3_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR3_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR3_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR3_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR4*
 Address:     $50000580
 Reset:       $00000000
 Description: OTG_FS host channel-4 characteristics register (OTG_FS_HCCHAR4)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR4_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR4_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR4_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR4_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR4_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR4_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR4_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR4_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR4_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR4_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR5*
 Address:     $500005A0
 Reset:       $00000000
 Description: OTG_FS host channel-5 characteristics register (OTG_FS_HCCHAR5)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR5_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR5_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR5_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR5_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR5_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR5_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR5_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR5_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR5_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR5_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR6*
 Address:     $500005C0
 Reset:       $00000000
 Description: OTG_FS host channel-6 characteristics register (OTG_FS_HCCHAR6)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR6_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR6_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR6_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR6_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR6_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR6_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR6_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR6_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR6_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR6_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCCHAR7*
 Address:     $500005E0
 Reset:       $00000000
 Description: OTG_FS host channel-7 characteristics register (OTG_FS_HCCHAR7)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=885
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------------
   *OTG_FS_HOST_FS_HCCHAR7_MPSIZ* | 0  | 11 | 10 | rw | Maximum packet size
   *OTG_FS_HOST_FS_HCCHAR7_EPNUM* | 11 | 4  | 14 | rw | Endpoint number
   *OTG_FS_HOST_FS_HCCHAR7_EPDIR* | 15 | 1  | 15 | rw | Endpoint direction
   *OTG_FS_HOST_FS_HCCHAR7_LSDEV* | 17 | 1  | 17 | rw | Low-speed device
   *OTG_FS_HOST_FS_HCCHAR7_EPTYP* | 18 | 2  | 19 | rw | Endpoint type
    *OTG_FS_HOST_FS_HCCHAR7_MCNT* | 20 | 2  | 21 | rw | Multicount
     *OTG_FS_HOST_FS_HCCHAR7_DAD* | 22 | 7  | 28 | rw | Device address
  *OTG_FS_HOST_FS_HCCHAR7_ODDFRM* | 29 | 1  | 29 | rw | Odd frame
   *OTG_FS_HOST_FS_HCCHAR7_CHDIS* | 30 | 1  | 30 | rw | Channel disable
   *OTG_FS_HOST_FS_HCCHAR7_CHENA* | 31 | 1  | 31 | rw | Channel enable
 -------------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT0*
 Address:     $50000508
 Reset:       $00000000
 Description: OTG_FS host channel-0 interrupt register (OTG_FS_HCINT0)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT0_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT0_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT0_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT0_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT0_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT0_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT0_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT0_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT0_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT1*
 Address:     $50000528
 Reset:       $00000000
 Description: OTG_FS host channel-1 interrupt register (OTG_FS_HCINT1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT1_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT1_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT1_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT1_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT1_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT1_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT1_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT1_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT1_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT2*
 Address:     $50000548
 Reset:       $00000000
 Description: OTG_FS host channel-2 interrupt register (OTG_FS_HCINT2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT2_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT2_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT2_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT2_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT2_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT2_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT2_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT2_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT2_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT3*
 Address:     $50000568
 Reset:       $00000000
 Description: OTG_FS host channel-3 interrupt register (OTG_FS_HCINT3)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT3_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT3_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT3_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT3_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT3_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT3_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT3_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT3_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT3_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT4*
 Address:     $50000588
 Reset:       $00000000
 Description: OTG_FS host channel-4 interrupt register (OTG_FS_HCINT4)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT4_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT4_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT4_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT4_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT4_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT4_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT4_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT4_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT4_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT5*
 Address:     $500005A8
 Reset:       $00000000
 Description: OTG_FS host channel-5 interrupt register (OTG_FS_HCINT5)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT5_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT5_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT5_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT5_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT5_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT5_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT5_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT5_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT5_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT6*
 Address:     $500005C8
 Reset:       $00000000
 Description: OTG_FS host channel-6 interrupt register (OTG_FS_HCINT6)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT6_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT6_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT6_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT6_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT6_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT6_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT6_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT6_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT6_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINT7*
 Address:     $500005E8
 Reset:       $00000000
 Description: OTG_FS host channel-7 interrupt register (OTG_FS_HCINT7)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=886
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+---------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+---------------------------------------------
   *OTG_FS_HOST_FS_HCINT7_XFRC* | 0  | 1  | 0  | rw | Transfer completed
    *OTG_FS_HOST_FS_HCINT7_CHH* | 1  | 1  | 1  | rw | Channel halted
  *OTG_FS_HOST_FS_HCINT7_STALL* | 3  | 1  | 3  | rw | STALL response received interrupt
    *OTG_FS_HOST_FS_HCINT7_NAK* | 4  | 1  | 4  | rw | NAK response received interrupt
    *OTG_FS_HOST_FS_HCINT7_ACK* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt
  *OTG_FS_HOST_FS_HCINT7_TXERR* | 7  | 1  | 7  | rw | Transaction error
  *OTG_FS_HOST_FS_HCINT7_BBERR* | 8  | 1  | 8  | rw | Babble error
  *OTG_FS_HOST_FS_HCINT7_FRMOR* | 9  | 1  | 9  | rw | Frame overrun
  *OTG_FS_HOST_FS_HCINT7_DTERR* | 10 | 1  | 10 | rw | Data toggle error
 -----------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK0*
 Address:     $5000050C
 Reset:       $00000000
 Description: OTG_FS host channel-0 mask register (OTG_FS_HCINTMSK0)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK0_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK0_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK0_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK0_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK0_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK0_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK0_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK0_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK0_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK0_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK1*
 Address:     $5000052C
 Reset:       $00000000
 Description: OTG_FS host channel-1 mask register (OTG_FS_HCINTMSK1)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK1_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK1_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK1_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK1_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK1_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK1_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK1_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK1_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK1_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK1_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK2*
 Address:     $5000054C
 Reset:       $00000000
 Description: OTG_FS host channel-2 mask register (OTG_FS_HCINTMSK2)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK2_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK2_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK2_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK2_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK2_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK2_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK2_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK2_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK2_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK2_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK3*
 Address:     $5000056C
 Reset:       $00000000
 Description: OTG_FS host channel-3 mask register (OTG_FS_HCINTMSK3)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK3_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK3_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK3_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK3_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK3_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK3_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK3_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK3_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK3_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK3_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK4*
 Address:     $5000058C
 Reset:       $00000000
 Description: OTG_FS host channel-4 mask register (OTG_FS_HCINTMSK4)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK4_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK4_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK4_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK4_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK4_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK4_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK4_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK4_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK4_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK4_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK5*
 Address:     $500005AC
 Reset:       $00000000
 Description: OTG_FS host channel-5 mask register (OTG_FS_HCINTMSK5)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK5_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK5_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK5_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK5_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK5_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK5_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK5_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK5_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK5_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK5_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK6*
 Address:     $500005CC
 Reset:       $00000000
 Description: OTG_FS host channel-6 mask register (OTG_FS_HCINTMSK6)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK6_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK6_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK6_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK6_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK6_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK6_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK6_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK6_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK6_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK6_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCINTMSK7*
 Address:     $500005EC
 Reset:       $00000000
 Description: OTG_FS host channel-7 mask register (OTG_FS_HCINTMSK7)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=887
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------------+----+----+----+----+--------------------------------------------------
                         Bitfield | bo | bw | be | ac | Description
 ---------------------------------+----+----+----+----+--------------------------------------------------
   *OTG_FS_HOST_FS_HCINTMSK7_XFRCM* | 0  | 1  | 0  | rw | Transfer completed mask
    *OTG_FS_HOST_FS_HCINTMSK7_CHHM* | 1  | 1  | 1  | rw | Channel halted mask
  *OTG_FS_HOST_FS_HCINTMSK7_STALLM* | 3  | 1  | 3  | rw | STALL response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK7_NAKM* | 4  | 1  | 4  | rw | NAK response received interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK7_ACKM* | 5  | 1  | 5  | rw | ACK response received/transmitted interrupt mask
    *OTG_FS_HOST_FS_HCINTMSK7_NYET* | 6  | 1  | 6  | rw | response received interrupt mask
  *OTG_FS_HOST_FS_HCINTMSK7_TXERRM* | 7  | 1  | 7  | rw | Transaction error mask
  *OTG_FS_HOST_FS_HCINTMSK7_BBERRM* | 8  | 1  | 8  | rw | Babble error mask
  *OTG_FS_HOST_FS_HCINTMSK7_FRMORM* | 9  | 1  | 9  | rw | Frame overrun mask
  *OTG_FS_HOST_FS_HCINTMSK7_DTERRM* | 10 | 1  | 10 | rw | Data toggle error mask
 ---------------------------------+----+----+----+----+--------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ0*
 Address:     $50000510
 Reset:       $00000000
 Description: OTG_FS host channel-0 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ0_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ0_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ0_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ1*
 Address:     $50000530
 Reset:       $00000000
 Description: OTG_FS host channel-1 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ1_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ1_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ1_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ2*
 Address:     $50000550
 Reset:       $00000000
 Description: OTG_FS host channel-2 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ2_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ2_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ2_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ3*
 Address:     $50000570
 Reset:       $00000000
 Description: OTG_FS host channel-3 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ3_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ3_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ3_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ4*
 Address:     $50000590
 Reset:       $00000000
 Description: OTG_FS host channel-x transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ4_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ4_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ4_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ5*
 Address:     $500005B0
 Reset:       $00000000
 Description: OTG_FS host channel-5 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ5_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ5_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ5_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ6*
 Address:     $500005D0
 Reset:       $00000000
 Description: OTG_FS host channel-6 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ6_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ6_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ6_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_HOST|
 Register:    *OTG_FS_HOST_FS_HCTSIZ7*
 Address:     $500005F0
 Reset:       $00000000
 Description: OTG_FS host channel-7 transfer size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=888
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+---------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+---------------
  *OTG_FS_HOST_FS_HCTSIZ7_XFRSIZ* | 0  | 19 | 18 | rw | Transfer size
  *OTG_FS_HOST_FS_HCTSIZ7_PKTCNT* | 19 | 10 | 28 | rw | Packet count
    *OTG_FS_HOST_FS_HCTSIZ7_DPID* | 29 | 2  | 30 | rw | Data PID
 -------------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |OTG_FS_PWRCLK|
 Register:    *OTG_FS_PWRCLK_FS_PCGCCTL*
 Address:     $50000E00
 Reset:       $00000000
 Description: OTG_FS power and clock gating control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=912
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------------+----+----+----+----+----------------
                           Bitfield | bo | bw | be | ac | Description
 -----------------------------------+----+----+----+----+----------------
   *OTG_FS_PWRCLK_FS_PCGCCTL_STPPCLK* | 0  | 1  | 0  | rw | Stop PHY clock
  *OTG_FS_PWRCLK_FS_PCGCCTL_GATEHCLK* | 1  | 1  | 1  | rw | Gate HCLK
   *OTG_FS_PWRCLK_FS_PCGCCTL_PHYSUSP* | 4  | 1  | 4  | rw | PHY Suspended
 -----------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCCR*
 Address:     $40028100
 Reset:       $00000000
 Description: Ethernet MMC control register (ETH_MMCCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1049
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-----------------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-----------------------
   *ETHERNET_MMC_MMCCR_CR* | 0  | 1  | 0  | rw | Counter reset
  *ETHERNET_MMC_MMCCR_CSR* | 1  | 1  | 1  | rw | Counter stop rollover
  *ETHERNET_MMC_MMCCR_ROR* | 2  | 1  | 2  | rw | Reset on read
  *ETHERNET_MMC_MMCCR_MCF* | 31 | 1  | 31 | rw | MMC counter freeze
 ------------------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCRIR*
 Address:     $40028104
 Reset:       $00000000
 Description: Ethernet MMC receive interrupt register (ETH_MMCRIR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1049
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+----------------------------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+----------------------------------------
  *ETHERNET_MMC_MMCRIR_RFCES* | 5  | 1  | 5  | rw | Received frames CRC error status
  *ETHERNET_MMC_MMCRIR_RFAES* | 6  | 1  | 6  | rw | Received frames alignment error status
  *ETHERNET_MMC_MMCRIR_RGUFS* | 17 | 1  | 17 | rw | Received Good Unicast Frames Status
 ---------------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCTIR*
 Address:     $40028108
 Reset:       $00000000
 Description: Ethernet MMC transmit interrupt register (ETH_MMCTIR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1050
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------------------------------------------
   *ETHERNET_MMC_MMCTIR_TGFSCS* | 14 | 1  | 14 | rw | Transmitted good frames single collision status
  *ETHERNET_MMC_MMCTIR_TGFMSCS* | 15 | 1  | 15 | rw | Transmitted good frames more single collision status
     *ETHERNET_MMC_MMCTIR_TGFS* | 21 | 1  | 21 | rw | Transmitted good frames status
 -----------------------------+----+----+----+----+------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCRIMR*
 Address:     $4002810C
 Reset:       $00000000
 Description: Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1050
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+--------------------------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+--------------------------------------
  *ETHERNET_MMC_MMCRIMR_RFCEM* | 5  | 1  | 5  | rw | Received frame CRC error mask
  *ETHERNET_MMC_MMCRIMR_RFAEM* | 6  | 1  | 6  | rw | Received frames alignment error mask
  *ETHERNET_MMC_MMCRIMR_RGUFM* | 17 | 1  | 17 | rw | Received good unicast frames mask
 ----------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCTIMR*
 Address:     $40028110
 Reset:       $00000000
 Description: Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1051
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+----------------------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+----------------------------------------------------
   *ETHERNET_MMC_MMCTIMR_TGFSCM* | 14 | 1  | 14 | rw | Transmitted good frames single collision mask
  *ETHERNET_MMC_MMCTIMR_TGFMSCM* | 15 | 1  | 15 | rw | Transmitted good frames more single collision mask
     *ETHERNET_MMC_MMCTIMR_TGFM* | 21 | 1  | 21 | rw | Transmitted good frames mask
 ------------------------------+----+----+----+----+----------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCTGFSCCR*
 Address:     $4002814C
 Reset:       $00000000
 Description: Ethernet MMC transmitted good frames after a single collision counter
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1052
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+----------------------------------------------------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+----------------------------------------------------------
  *ETHERNET_MMC_MMCTGFSCCR_TGFSCC* | 0  | 32 | 31 | rw | Transmitted good frames after a single collision counter
 --------------------------------+----+----+----+----+----------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCTGFMSCCR*
 Address:     $40028150
 Reset:       $00000000
 Description: Ethernet MMC transmitted good frames after more than a single collision
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1052
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+--------------------------------------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+--------------------------------------------------------------------
  *ETHERNET_MMC_MMCTGFMSCCR_TGFMSCC* | 0  | 32 | 31 | rw | Transmitted good frames after more than a single collision counter
 ----------------------------------+----+----+----+----+--------------------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCTGFCR*
 Address:     $40028168
 Reset:       $00000000
 Description: Ethernet MMC transmitted good frames counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1052
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+---------------------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+---------------------------------
  *ETHERNET_MMC_MMCTGFCR_TGFC* | 0  | 32 | 31 | rw | Transmitted good frames counter
 ----------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCRFCECR*
 Address:     $40028194
 Reset:       $00000000
 Description: Ethernet MMC received frames with CRC error counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1052
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+----------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+----------------------------------------
  *ETHERNET_MMC_MMCRFCECR_RFCFC* | 0  | 32 | 31 | rw | Received frames with CRC error counter
 ------------------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCRFAECR*
 Address:     $40028198
 Reset:       $00000000
 Description: Ethernet MMC received frames with alignment error counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1053
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+----------------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+----------------------------------------------
  *ETHERNET_MMC_MMCRFAECR_RFAEC* | 0  | 32 | 31 | rw | Received frames with alignment error counter
 ------------------------------+----+----+----+----+----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MMC|
 Register:    *ETHERNET_MMC_MMCRGUFCR*
 Address:     $400281C4
 Reset:       $00000000
 Description: MMC received good unicast frames counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1053
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+--------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+--------------------------------------
  *ETHERNET_MMC_MMCRGUFCR_RGUFC* | 0  | 32 | 31 | rw | Received good unicast frames counter
 ------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACCR*
 Address:     $40028000
 Reset:       $00008000
 Description: Ethernet MAC configuration register (ETH_MACCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1032
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+-----------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+-----------------------------
    *ETHERNET_MAC_MACCR_RE* | 2  | 1  | 2  | rw | Receiver enable
    *ETHERNET_MAC_MACCR_TE* | 3  | 1  | 3  | rw | Transmitter enable
    *ETHERNET_MAC_MACCR_DC* | 4  | 1  | 4  | rw | Deferral check
    *ETHERNET_MAC_MACCR_BL* | 5  | 2  | 6  | rw | Back-off limit
  *ETHERNET_MAC_MACCR_APCS* | 7  | 1  | 7  | rw | Automatic pad/CRC stripping
    *ETHERNET_MAC_MACCR_RD* | 9  | 1  | 9  | rw | Retry disable
  *ETHERNET_MAC_MACCR_IPCO* | 10 | 1  | 10 | rw | IPv4 checksum offload
    *ETHERNET_MAC_MACCR_DM* | 11 | 1  | 11 | rw | Duplex mode
    *ETHERNET_MAC_MACCR_LM* | 12 | 1  | 12 | rw | Loopback mode
   *ETHERNET_MAC_MACCR_ROD* | 13 | 1  | 13 | rw | Receive own disable
   *ETHERNET_MAC_MACCR_FES* | 14 | 1  | 14 | rw | Fast Ethernet speed
   *ETHERNET_MAC_MACCR_CSD* | 16 | 1  | 16 | rw | Carrier sense disable
   *ETHERNET_MAC_MACCR_IFG* | 17 | 3  | 19 | rw | Interframe gap
    *ETHERNET_MAC_MACCR_JD* | 22 | 1  | 22 | rw | Jabber disable
    *ETHERNET_MAC_MACCR_WD* | 23 | 1  | 23 | rw | Watchdog disable
 -------------------------+----+----+----+----+-----------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACFFR*
 Address:     $40028004
 Reset:       $00000000
 Description: Ethernet MAC frame filter register (ETH_MACCFFR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1035
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------------------
    *ETHERNET_MAC_MACFFR_PM* | 0  | 1  | 0  | rw | Promiscuous mode
    *ETHERNET_MAC_MACFFR_HU* | 1  | 1  | 1  | rw | Hash unicast
    *ETHERNET_MAC_MACFFR_HM* | 2  | 1  | 2  | rw | Hash multicast
  *ETHERNET_MAC_MACFFR_DAIF* | 3  | 1  | 3  | rw | Destination address inverse filtering
   *ETHERNET_MAC_MACFFR_PAM* | 4  | 1  | 4  | rw | Pass all multicast
   *ETHERNET_MAC_MACFFR_BFD* | 5  | 1  | 5  | rw | Broadcast frames disable
   *ETHERNET_MAC_MACFFR_PCF* | 6  | 2  | 7  | rw | Pass control frames
  *ETHERNET_MAC_MACFFR_SAIF* | 8  | 1  | 8  | rw | Source address inverse filtering
   *ETHERNET_MAC_MACFFR_SAF* | 9  | 1  | 9  | rw | Source address filter
   *ETHERNET_MAC_MACFFR_HPF* | 10 | 1  | 10 | rw | Hash or perfect filter
    *ETHERNET_MAC_MACFFR_RA* | 31 | 1  | 31 | rw | Receive all
 --------------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACHTHR*
 Address:     $40028008
 Reset:       $00000000
 Description: Ethernet MAC hash table high register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1036
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------
  *ETHERNET_MAC_MACHTHR_HTH* | 0  | 32 | 31 | rw | Hash table high
 --------------------------+----+----+----+----+-----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACHTLR*
 Address:     $4002800C
 Reset:       $00000000
 Description: Ethernet MAC hash table low register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1037
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+----------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+----------------
  *ETHERNET_MAC_MACHTLR_HTL* | 0  | 32 | 31 | rw | Hash table low
 --------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACMIIAR*
 Address:     $40028010
 Reset:       $00000000
 Description: Ethernet MAC MII address register (ETH_MACMIIAR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1037
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+--------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+--------------
  *ETHERNET_MAC_MACMIIAR_MB* | 0  | 1  | 0  | rw | MII busy
  *ETHERNET_MAC_MACMIIAR_MW* | 1  | 1  | 1  | rw | MII write
  *ETHERNET_MAC_MACMIIAR_CR* | 2  | 3  | 4  | rw | Clock range
  *ETHERNET_MAC_MACMIIAR_MR* | 6  | 5  | 10 | rw | MII register
  *ETHERNET_MAC_MACMIIAR_PA* | 11 | 5  | 15 | rw | PHY address
 --------------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACMIIDR*
 Address:     $40028014
 Reset:       $00000000
 Description: Ethernet MAC MII data register (ETH_MACMIIDR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1038
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+------------
  *ETHERNET_MAC_MACMIIDR_MD* | 0  | 16 | 15 | rw | MII data
 --------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACFCR*
 Address:     $40028018
 Reset:       $00000000
 Description: Ethernet MAC flow control register (ETH_MACFCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1038
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------------------------------
  *ETHERNET_MAC_MACFCR_FCB_BPA* | 0  | 1  | 0  | rw | Flow control busy/back pressure activate
     *ETHERNET_MAC_MACFCR_TFCE* | 1  | 1  | 1  | rw | Transmit flow control enable
     *ETHERNET_MAC_MACFCR_RFCE* | 2  | 1  | 2  | rw | Receive flow control enable
     *ETHERNET_MAC_MACFCR_UPFD* | 3  | 1  | 3  | rw | Unicast pause frame detect
      *ETHERNET_MAC_MACFCR_PLT* | 4  | 2  | 5  | rw | Pause low threshold
     *ETHERNET_MAC_MACFCR_ZQPD* | 7  | 1  | 7  | rw | Zero-quanta pause disable
       *ETHERNET_MAC_MACFCR_PT* | 16 | 16 | 31 | rw | Pass control frames
 -----------------------------+----+----+----+----+------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACVLANTR*
 Address:     $4002801C
 Reset:       $00000000
 Description: Ethernet MAC VLAN tag register (ETH_MACVLANTR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1040
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+------------------------------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+------------------------------------------
  *ETHERNET_MAC_MACVLANTR_VLANTI* | 0  | 16 | 15 | rw | VLAN tag identifier (for receive frames)
  *ETHERNET_MAC_MACVLANTR_VLANTC* | 16 | 1  | 16 | rw | 12-bit VLAN tag comparison
 -------------------------------+----+----+----+----+------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACRWUFFR*
 Address:     $40028028
 Reset:       $00000000
 Description: Ethernet MAC remote wakeup frame filter register (ETH_MACRWUFFR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1041
              (place cursor on hyperlink, type 'gx' to follow)

 -----------+----+----+----+----+------------
   Bitfield | bo | bw | be | ac | Description
 -----------+----+----+----+----+------------
 -----------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACPMTCSR*
 Address:     $4002802C
 Reset:       $00000000
 Description: Ethernet MAC PMT control and status register (ETH_MACPMTCSR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1042
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------------+----+----+----+----+--------------------------------------------
                       Bitfield | bo | bw | be | ac | Description
 -------------------------------+----+----+----+----+--------------------------------------------
      *ETHERNET_MAC_MACPMTCSR_PD* | 0  | 1  | 0  | rw | Power down
     *ETHERNET_MAC_MACPMTCSR_MPE* | 1  | 1  | 1  | rw | Magic Packet enable
     *ETHERNET_MAC_MACPMTCSR_WFE* | 2  | 1  | 2  | rw | Wakeup frame enable
     *ETHERNET_MAC_MACPMTCSR_MPR* | 5  | 1  | 5  | rw | Magic packet received
     *ETHERNET_MAC_MACPMTCSR_WFR* | 6  | 1  | 6  | rw | Wakeup frame received
      *ETHERNET_MAC_MACPMTCSR_GU* | 9  | 1  | 9  | rw | Global unicast
  *ETHERNET_MAC_MACPMTCSR_WFFRPR* | 31 | 1  | 31 | rw | Wakeup frame filter register pointer reset
 -------------------------------+----+----+----+----+--------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACSR*
 Address:     $40028038
 Reset:       $00000000
 Description: Ethernet MAC interrupt status register (ETH_MACSR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1043
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------
   *ETHERNET_MAC_MACSR_PMTS* | 3  | 1  | 3  | rw | PMT status
   *ETHERNET_MAC_MACSR_MMCS* | 4  | 1  | 4  | rw | MMC status
  *ETHERNET_MAC_MACSR_MMCRS* | 5  | 1  | 5  | rw | MMC receive status
  *ETHERNET_MAC_MACSR_MMCTS* | 6  | 1  | 6  | rw | MMC transmit status
   *ETHERNET_MAC_MACSR_TSTS* | 9  | 1  | 9  | rw | Time stamp trigger status
 --------------------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACIMR*
 Address:     $4002803C
 Reset:       $00000000
 Description: Ethernet MAC interrupt mask register (ETH_MACIMR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1044
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+-----------------------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+-----------------------------------
  *ETHERNET_MAC_MACIMR_PMTIM* | 3  | 1  | 3  | rw | PMT interrupt mask
  *ETHERNET_MAC_MACIMR_TSTIM* | 9  | 1  | 9  | rw | Time stamp trigger interrupt mask
 ---------------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA0HR*
 Address:     $40028040
 Reset:       $0010FFFF
 Description: Ethernet MAC address 0 high register (ETH_MACA0HR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1044
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+-------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+-------------------
  *ETHERNET_MAC_MACA0HR_MACA0H* | 0  | 16 | 15 | rw | MAC address0 high
      *ETHERNET_MAC_MACA0HR_MO* | 31 | 1  | 31 | ro | Always 1
 -----------------------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA0LR*
 Address:     $40028044
 Reset:       $FFFFFFFF
 Description: Ethernet MAC address 0 low register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1045
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------
  *ETHERNET_MAC_MACA0LR_MACA0L* | 0  | 32 | 31 | rw | MAC address0 low
 -----------------------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA1HR*
 Address:     $40028048
 Reset:       $0000FFFF
 Description: Ethernet MAC address 1 high register (ETH_MACA1HR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1045
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+-------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+-------------------
  *ETHERNET_MAC_MACA1HR_MACA1H* | 0  | 16 | 15 | rw | MAC address1 high
     *ETHERNET_MAC_MACA1HR_MBC* | 24 | 6  | 29 | rw | Mask byte control
      *ETHERNET_MAC_MACA1HR_SA* | 30 | 1  | 30 | rw | Source address
      *ETHERNET_MAC_MACA1HR_AE* | 31 | 1  | 31 | rw | Address enable
 -----------------------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA1LR*
 Address:     $4002804C
 Reset:       $FFFFFFFF
 Description: Ethernet MAC address1 low register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1046
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------
  *ETHERNET_MAC_MACA1LR_MACA1L* | 0  | 32 | 31 | rw | MAC address1 low
 -----------------------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA2HR*
 Address:     $40028050
 Reset:       $0050
 Description: Ethernet MAC address 2 high register (ETH_MACA2HR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1046
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------------+----+----+----+----+--------------------------------------
                          Bitfield | bo | bw | be | ac | Description
 ----------------------------------+----+----+----+----+--------------------------------------
  *ETHERNET_MAC_MACA2HR_ETH_MACA2HR* | 0  | 16 | 15 | rw | Ethernet MAC address 2 high register
          *ETHERNET_MAC_MACA2HR_MBC* | 24 | 6  | 29 | rw | Mask byte control
           *ETHERNET_MAC_MACA2HR_SA* | 30 | 1  | 30 | rw | Source address
           *ETHERNET_MAC_MACA2HR_AE* | 31 | 1  | 31 | rw | Address enable
 ----------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA2LR*
 Address:     $40028054
 Reset:       $FFFFFFFF
 Description: Ethernet MAC address 2 low register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1047
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------
  *ETHERNET_MAC_MACA2LR_MACA2L* | 0  | 31 | 30 | rw | MAC address2 low
 -----------------------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA3HR*
 Address:     $40028058
 Reset:       $0000FFFF
 Description: Ethernet MAC address 3 high register (ETH_MACA3HR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1048
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+-------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+-------------------
  *ETHERNET_MAC_MACA3HR_MACA3H* | 0  | 16 | 15 | rw | MAC address3 high
     *ETHERNET_MAC_MACA3HR_MBC* | 24 | 6  | 29 | rw | Mask byte control
      *ETHERNET_MAC_MACA3HR_SA* | 30 | 1  | 30 | rw | Source address
      *ETHERNET_MAC_MACA3HR_AE* | 31 | 1  | 31 | rw | Address enable
 -----------------------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_MAC|
 Register:    *ETHERNET_MAC_MACA3LR*
 Address:     $4002805C
 Reset:       $FFFFFFFF
 Description: Ethernet MAC address 3 low register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1048
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------
  *ETHERNET_MAC_MACA3LR_MBCA3L* | 0  | 32 | 31 | rw | MAC address3 low
 -----------------------------+----+----+----+----+------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTSCR*
 Address:     $40028700
 Reset:       $00000000
 Description: Ethernet PTP time stamp control register (ETH_PTPTSCR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1054
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+-------------------------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+-------------------------------------
    *ETHERNET_PTP_PTPTSCR_TSE* | 0  | 1  | 0  | rw | Time stamp enable
  *ETHERNET_PTP_PTPTSCR_TSFCU* | 1  | 1  | 1  | rw | Time stamp fine or coarse update
  *ETHERNET_PTP_PTPTSCR_TSSTI* | 2  | 1  | 2  | rw | Time stamp system time initialize
  *ETHERNET_PTP_PTPTSCR_TSSTU* | 3  | 1  | 3  | rw | Time stamp system time update
  *ETHERNET_PTP_PTPTSCR_TSITE* | 4  | 1  | 4  | rw | Time stamp interrupt trigger enable
  *ETHERNET_PTP_PTPTSCR_TSARU* | 5  | 1  | 5  | rw | Time stamp addend register update
 ----------------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPSSIR*
 Address:     $40028704
 Reset:       $00000000
 Description: Ethernet PTP subsecond increment register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1055
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+---------------------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+---------------------------------
  *ETHERNET_PTP_PTPSSIR_STSSI* | 0  | 8  | 7  | rw | System time subsecond increment
 ----------------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTSHR*
 Address:     $40028708
 Reset:       $00000000
 Description: Ethernet PTP time stamp high register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1055
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+--------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+--------------------
  *ETHERNET_PTP_PTPTSHR_STS* | 0  | 32 | 31 | rw | System time second
 --------------------------+----+----+----+----+--------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTSLR*
 Address:     $4002870C
 Reset:       $00000000
 Description: Ethernet PTP time stamp low register (ETH_PTPTSLR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1056
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+---------------------------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+---------------------------------------
   *ETHERNET_PTP_PTPTSLR_STSS* | 0  | 31 | 30 | rw | System time subseconds
  *ETHERNET_PTP_PTPTSLR_STPNS* | 31 | 1  | 31 | rw | System time positive or negative sign
 ----------------------------+----+----+----+----+---------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTSHUR*
 Address:     $40028710
 Reset:       $00000000
 Description: Ethernet PTP time stamp high update register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1056
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+--------------------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+--------------------------
  *ETHERNET_PTP_PTPTSHUR_TSUS* | 0  | 32 | 31 | rw | Time stamp update second
 ----------------------------+----+----+----+----+--------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTSLUR*
 Address:     $40028714
 Reset:       $00000000
 Description: Ethernet PTP time stamp low update register (ETH_PTPTSLUR)
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1057
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+---------------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+---------------------------------------------
   *ETHERNET_PTP_PTPTSLUR_TSUSS* | 0  | 31 | 30 | rw | Time stamp update subseconds
  *ETHERNET_PTP_PTPTSLUR_TSUPNS* | 31 | 1  | 31 | rw | Time stamp update positive or negative sign
 ------------------------------+----+----+----+----+---------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTSAR*
 Address:     $40028718
 Reset:       $00000000
 Description: Ethernet PTP time stamp addend register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1057
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-------------------
  *ETHERNET_PTP_PTPTSAR_TSA* | 0  | 32 | 31 | rw | Time stamp addend
 --------------------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTTHR*
 Address:     $4002871C
 Reset:       $00000000
 Description: Ethernet PTP target time high register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1058
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+------------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+------------------------
  *ETHERNET_PTP_PTPTTHR_TTSH* | 0  | 32 | 31 | rw | Target time stamp high
 ---------------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_PTP|
 Register:    *ETHERNET_PTP_PTPTTLR*
 Address:     $40028720
 Reset:       $00000000
 Description: Ethernet PTP target time low register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1058
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+-----------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+-----------------------
  *ETHERNET_PTP_PTPTTLR_TTSL* | 0  | 32 | 31 | rw | Target time stamp low
 ---------------------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMABMR*
 Address:     $40029000
 Reset:       $20101
 Description: Ethernet DMA bus mode register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1058
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------------
    *ETHERNET_DMA_DMABMR_SR* | 0  | 1  | 0  | rw | Software reset
    *ETHERNET_DMA_DMABMR_DA* | 1  | 1  | 1  | rw | DMA Arbitration
   *ETHERNET_DMA_DMABMR_DSL* | 2  | 5  | 6  | rw | Descriptor skip length
   *ETHERNET_DMA_DMABMR_PBL* | 8  | 6  | 13 | rw | Programmable burst length
  *ETHERNET_DMA_DMABMR_RTPR* | 14 | 2  | 15 | rw | Rx Tx priority ratio
    *ETHERNET_DMA_DMABMR_FB* | 16 | 1  | 16 | rw | Fixed burst
   *ETHERNET_DMA_DMABMR_RDP* | 17 | 6  | 22 | rw | Rx DMA PBL
   *ETHERNET_DMA_DMABMR_USP* | 23 | 1  | 23 | rw | Use separate PBL
   *ETHERNET_DMA_DMABMR_FPM* | 24 | 1  | 24 | rw | 4xPBL mode
   *ETHERNET_DMA_DMABMR_AAB* | 25 | 1  | 25 | rw | Address-aligned beats
 --------------------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMATPDR*
 Address:     $40029004
 Reset:       $00000000
 Description: Ethernet DMA transmit poll demand register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1060
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+----------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+----------------------
  *ETHERNET_DMA_DMATPDR_TPD* | 0  | 32 | 31 | rw | Transmit poll demand
 --------------------------+----+----+----+----+----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMARPDR*
 Address:     $40029008
 Reset:       $00000000
 Description: EHERNET DMA receive poll demand register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1060
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+---------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+---------------------
  *ETHERNET_DMA_DMARPDR_RPD* | 0  | 32 | 31 | rw | Receive poll demand
 --------------------------+----+----+----+----+---------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMARDLAR*
 Address:     $4002900C
 Reset:       $00000000
 Description: Ethernet DMA receive descriptor list address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1061
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+-----------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+-----------------------
  *ETHERNET_DMA_DMARDLAR_SRL* | 0  | 32 | 31 | rw | Start of receive list
 ---------------------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMATDLAR*
 Address:     $40029010
 Reset:       $00000000
 Description: Ethernet DMA transmit descriptor list address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1061
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+------------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+------------------------
  *ETHERNET_DMA_DMATDLAR_STL* | 0  | 32 | 31 | rw | Start of transmit list
 ---------------------------+----+----+----+----+------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMASR*
 Address:     $40029014
 Reset:       $00000000
 Description: Ethernet DMA status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1062
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+------------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+------------------------------------
    *ETHERNET_DMA_DMASR_TS* | 0  | 1  | 0  | rw | Transmit status
  *ETHERNET_DMA_DMASR_TPSS* | 1  | 1  | 1  | rw | Transmit process stopped status
  *ETHERNET_DMA_DMASR_TBUS* | 2  | 1  | 2  | rw | Transmit buffer unavailable status
  *ETHERNET_DMA_DMASR_TJTS* | 3  | 1  | 3  | rw | Transmit jabber timeout status
   *ETHERNET_DMA_DMASR_ROS* | 4  | 1  | 4  | rw | Receive overflow status
   *ETHERNET_DMA_DMASR_TUS* | 5  | 1  | 5  | rw | Transmit underflow status
    *ETHERNET_DMA_DMASR_RS* | 6  | 1  | 6  | rw | Receive status
  *ETHERNET_DMA_DMASR_RBUS* | 7  | 1  | 7  | rw | Receive buffer unavailable status
  *ETHERNET_DMA_DMASR_RPSS* | 8  | 1  | 8  | rw | Receive process stopped status
  *ETHERNET_DMA_DMASR_PWTS* | 9  | 1  | 9  | rw | Receive watchdog timeout status
   *ETHERNET_DMA_DMASR_ETS* | 10 | 1  | 10 | rw | Early transmit status
  *ETHERNET_DMA_DMASR_FBES* | 13 | 1  | 13 | rw | Fatal bus error status
   *ETHERNET_DMA_DMASR_ERS* | 14 | 1  | 14 | rw | Early receive status
   *ETHERNET_DMA_DMASR_AIS* | 15 | 1  | 15 | rw | Abnormal interrupt summary
   *ETHERNET_DMA_DMASR_NIS* | 16 | 1  | 16 | rw | Normal interrupt summary
   *ETHERNET_DMA_DMASR_RPS* | 17 | 3  | 19 | ro | Receive process state
   *ETHERNET_DMA_DMASR_TPS* | 20 | 3  | 22 | ro | Transmit process state
   *ETHERNET_DMA_DMASR_EBS* | 23 | 3  | 25 | ro | Error bits status
  *ETHERNET_DMA_DMASR_MMCS* | 27 | 1  | 27 | ro | MMC status
  *ETHERNET_DMA_DMASR_PMTS* | 28 | 1  | 28 | ro | PMT status
  *ETHERNET_DMA_DMASR_TSTS* | 29 | 1  | 29 | ro | Time stamp trigger status
 -------------------------+----+----+----+----+------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMAOMR*
 Address:     $40029018
 Reset:       $00000000
 Description: Ethernet DMA operation mode register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1064
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------------+----+----+----+----+------------
                    Bitfield | bo | bw | be | ac | Description
 ----------------------------+----+----+----+----+------------
      *ETHERNET_DMA_DMAOMR_SR* | 1  | 1  | 1  | rw | SR
     *ETHERNET_DMA_DMAOMR_OSF* | 2  | 1  | 2  | rw | OSF
     *ETHERNET_DMA_DMAOMR_RTC* | 3  | 2  | 4  | rw | RTC
    *ETHERNET_DMA_DMAOMR_FUGF* | 6  | 1  | 6  | rw | FUGF
     *ETHERNET_DMA_DMAOMR_FEF* | 7  | 1  | 7  | rw | FEF
      *ETHERNET_DMA_DMAOMR_ST* | 13 | 1  | 13 | rw | ST
     *ETHERNET_DMA_DMAOMR_TTC* | 14 | 3  | 16 | rw | TTC
     *ETHERNET_DMA_DMAOMR_FTF* | 20 | 1  | 20 | rw | FTF
     *ETHERNET_DMA_DMAOMR_TSF* | 21 | 1  | 21 | rw | TSF
    *ETHERNET_DMA_DMAOMR_DFRF* | 24 | 1  | 24 | rw | DFRF
     *ETHERNET_DMA_DMAOMR_RSF* | 25 | 1  | 25 | rw | RSF
  *ETHERNET_DMA_DMAOMR_DTCEFD* | 26 | 1  | 26 | rw | DTCEFD
 ----------------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMAIER*
 Address:     $4002901C
 Reset:       $00000000
 Description: Ethernet DMA interrupt enable register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1068
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------------+----+----+----+----+----------------------------------------------
                   Bitfield | bo | bw | be | ac | Description
 ---------------------------+----+----+----+----+----------------------------------------------
    *ETHERNET_DMA_DMAIER_TIE* | 0  | 1  | 0  | rw | Transmit interrupt enable
  *ETHERNET_DMA_DMAIER_TPSIE* | 1  | 1  | 1  | rw | Transmit process stopped interrupt enable
  *ETHERNET_DMA_DMAIER_TBUIE* | 2  | 1  | 2  | rw | Transmit buffer unavailable interrupt enable
  *ETHERNET_DMA_DMAIER_TJTIE* | 3  | 1  | 3  | rw | Transmit jabber timeout interrupt enable
   *ETHERNET_DMA_DMAIER_ROIE* | 4  | 1  | 4  | rw | Overflow interrupt enable
   *ETHERNET_DMA_DMAIER_TUIE* | 5  | 1  | 5  | rw | Underflow interrupt enable
    *ETHERNET_DMA_DMAIER_RIE* | 6  | 1  | 6  | rw | Receive interrupt enable
  *ETHERNET_DMA_DMAIER_RBUIE* | 7  | 1  | 7  | rw | Receive buffer unavailable interrupt enable
  *ETHERNET_DMA_DMAIER_RPSIE* | 8  | 1  | 8  | rw | Receive process stopped interrupt enable
  *ETHERNET_DMA_DMAIER_RWTIE* | 9  | 1  | 9  | rw | receive watchdog timeout interrupt enable
   *ETHERNET_DMA_DMAIER_ETIE* | 10 | 1  | 10 | rw | Early transmit interrupt enable
  *ETHERNET_DMA_DMAIER_FBEIE* | 13 | 1  | 13 | rw | Fatal bus error interrupt enable
   *ETHERNET_DMA_DMAIER_ERIE* | 14 | 1  | 14 | rw | Early receive interrupt enable
   *ETHERNET_DMA_DMAIER_AISE* | 15 | 1  | 15 | rw | Abnormal interrupt summary enable
   *ETHERNET_DMA_DMAIER_NISE* | 16 | 1  | 16 | rw | Normal interrupt summary enable
 ---------------------------+----+----+----+----+----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMAMFBOCR*
 Address:     $40029020
 Reset:       $00000000
 Description: Ethernet DMA missed frame and buffer overflow counter register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1070
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+----------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+----------------------------------------
   *ETHERNET_DMA_DMAMFBOCR_MFC* | 0  | 16 | 15 | rw | Missed frames by the controller
  *ETHERNET_DMA_DMAMFBOCR_OMFC* | 16 | 1  | 16 | rw | Overflow bit for missed frame counter
   *ETHERNET_DMA_DMAMFBOCR_MFA* | 17 | 11 | 27 | rw | Missed frames by the application
  *ETHERNET_DMA_DMAMFBOCR_OFOC* | 28 | 1  | 28 | rw | Overflow bit for FIFO overflow counter
 -----------------------------+----+----+----+----+----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMACHTDR*
 Address:     $40029048
 Reset:       $00000000
 Description: Ethernet DMA current host transmit descriptor register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1070
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+------------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+------------------------------------------
  *ETHERNET_DMA_DMACHTDR_HTDAP* | 0  | 32 | 31 | rw | Host transmit descriptor address pointer
 -----------------------------+----+----+----+----+------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMACHRDR*
 Address:     $4002904C
 Reset:       $00000000
 Description: Ethernet DMA current host receive descriptor register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1070
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------------+----+----+----+----+-----------------------------------------
                     Bitfield | bo | bw | be | ac | Description
 -----------------------------+----+----+----+----+-----------------------------------------
  *ETHERNET_DMA_DMACHRDR_HRDAP* | 0  | 32 | 31 | rw | Host receive descriptor address pointer
 -----------------------------+----+----+----+----+-----------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMACHTBAR*
 Address:     $40029050
 Reset:       $00000000
 Description: Ethernet DMA current host transmit buffer address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1071
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+--------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+--------------------------------------
  *ETHERNET_DMA_DMACHTBAR_HTBAP* | 0  | 32 | 31 | rw | Host transmit buffer address pointer
 ------------------------------+----+----+----+----+--------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |ETHERNET_DMA|
 Register:    *ETHERNET_DMA_DMACHRBAR*
 Address:     $40029054
 Reset:       $00000000
 Description: Ethernet DMA current host receive buffer address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=1071
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------------+----+----+----+----+-------------------------------------
                      Bitfield | bo | bw | be | ac | Description
 ------------------------------+----+----+----+----+-------------------------------------
  *ETHERNET_DMA_DMACHRBAR_HRBAP* | 0  | 32 | 31 | rw | Host receive buffer address pointer
 ------------------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ISER0*
 Address:     $E000E100
 Reset:       $00000000
 Description: Interrupt Set-Enable Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_ISER0_SETENA* | 0  | 32 | 31 | rw | SETENA
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ISER1*
 Address:     $E000E104
 Reset:       $00000000
 Description: Interrupt Set-Enable Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_ISER1_SETENA* | 0  | 32 | 31 | rw | SETENA
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ICER0*
 Address:     $E000E180
 Reset:       $00000000
 Description: Interrupt Clear-Enable Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_ICER0_CLRENA* | 0  | 32 | 31 | rw | CLRENA
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ICER1*
 Address:     $E000E184
 Reset:       $00000000
 Description: Interrupt Clear-Enable Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_ICER1_CLRENA* | 0  | 32 | 31 | rw | CLRENA
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ISPR0*
 Address:     $E000E200
 Reset:       $00000000
 Description: Interrupt Set-Pending Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *NVIC_ISPR0_SETPEND* | 0  | 32 | 31 | rw | SETPEND
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ISPR1*
 Address:     $E000E204
 Reset:       $00000000
 Description: Interrupt Set-Pending Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *NVIC_ISPR1_SETPEND* | 0  | 32 | 31 | rw | SETPEND
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ICPR0*
 Address:     $E000E280
 Reset:       $00000000
 Description: Interrupt Clear-Pending Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *NVIC_ICPR0_CLRPEND* | 0  | 32 | 31 | rw | CLRPEND
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_ICPR1*
 Address:     $E000E284
 Reset:       $00000000
 Description: Interrupt Clear-Pending Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *NVIC_ICPR1_CLRPEND* | 0  | 32 | 31 | rw | CLRPEND
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IABR0*
 Address:     $E000E300
 Reset:       $00000000
 Description: Interrupt Active Bit Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IABR0_ACTIVE* | 0  | 32 | 31 | rw | ACTIVE
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IABR1*
 Address:     $E000E304
 Reset:       $00000000
 Description: Interrupt Active Bit Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IABR1_ACTIVE* | 0  | 32 | 31 | rw | ACTIVE
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR0*
 Address:     $E000E400
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR0_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR0_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR0_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR0_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR1*
 Address:     $E000E404
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR1_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR1_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR1_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR1_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR2*
 Address:     $E000E408
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR2_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR2_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR2_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR2_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR3*
 Address:     $E000E40C
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR3_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR3_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR3_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR3_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR4*
 Address:     $E000E410
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR4_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR4_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR4_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR4_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR5*
 Address:     $E000E414
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR5_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR5_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR5_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR5_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR6*
 Address:     $E000E418
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR6_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR6_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR6_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR6_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR7*
 Address:     $E000E41C
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR7_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR7_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR7_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR7_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR8*
 Address:     $E000E420
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR8_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR8_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR8_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR8_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR9*
 Address:     $E000E424
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+------------
  *NVIC_IPR9_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR9_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR9_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR9_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 ------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR10*
 Address:     $E000E428
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IPR10_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR10_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR10_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR10_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR11*
 Address:     $E000E42C
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IPR11_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR11_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR11_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR11_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR12*
 Address:     $E000E430
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IPR12_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR12_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR12_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR12_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR13*
 Address:     $E000E434
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IPR13_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR13_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR13_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR13_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC|
 Register:    *NVIC_IPR14*
 Address:     $E000E438
 Reset:       $00000000
 Description: Interrupt Priority Register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=198
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+------------
  *NVIC_IPR14_IPR_N0* | 0  | 8  | 7  | rw | IPR_N0
  *NVIC_IPR14_IPR_N1* | 8  | 8  | 15 | rw | IPR_N1
  *NVIC_IPR14_IPR_N2* | 16 | 8  | 23 | rw | IPR_N2
  *NVIC_IPR14_IPR_N3* | 24 | 8  | 31 | rw | IPR_N3
 -------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |MPU|
 Register:    *MPU_MPU_TYPER*
 Address:     $E000ED90
 Reset:       $0X00000800
 Description: MPU type register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-----------------------------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-----------------------------------
  *MPU_MPU_TYPER_SEPARATE* | 0  | 1  | 0  | rw | Separate flag
   *MPU_MPU_TYPER_DREGION* | 8  | 8  | 15 | rw | Number of MPU data regions
   *MPU_MPU_TYPER_IREGION* | 16 | 8  | 23 | rw | Number of MPU instruction regions
 ------------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |MPU|
 Register:    *MPU_MPU_CTRL*
 Address:     $E000ED94
 Reset:       $0X00000000
 Description: MPU control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------------------------------------------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------------------------------------------------
      *MPU_MPU_CTRL_ENABLE* | 0  | 1  | 0  | rw | Enables the MPU
    *MPU_MPU_CTRL_HFNMIENA* | 1  | 1  | 1  | rw | Enables the operation of MPU during hard fault
  *MPU_MPU_CTRL_PRIVDEFENA* | 2  | 1  | 2  | rw | Enable priviliged software access to default memory map
 -------------------------+----+----+----+----+---------------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |MPU|
 Register:    *MPU_MPU_RNR*
 Address:     $E000ED98
 Reset:       $0X00000000
 Description: MPU region number register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+------------
  *MPU_MPU_RNR_REGION* | 0  | 8  | 7  | rw | MPU region
 --------------------+----+----+----+----+------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |MPU|
 Register:    *MPU_MPU_RBAR*
 Address:     $E000ED9C
 Reset:       $0X00000000
 Description: MPU region base address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+---------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+---------------------------
  *MPU_MPU_RBAR_REGION* | 0  | 4  | 3  | rw | MPU region field
   *MPU_MPU_RBAR_VALID* | 4  | 1  | 4  | rw | MPU region number valid
    *MPU_MPU_RBAR_ADDR* | 5  | 27 | 31 | rw | Region base address field
 ---------------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |MPU|
 Register:    *MPU_MPU_RASR*
 Address:     $E000EDA0
 Reset:       $0X00000000
 Description: MPU region attribute and size register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+-----------------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+-----------------------------------
  *MPU_MPU_RASR_ENABLE* | 0  | 1  | 0  | rw | Region enable bit.
    *MPU_MPU_RASR_SIZE* | 1  | 5  | 5  | rw | Size of the MPU protection region
     *MPU_MPU_RASR_SRD* | 8  | 8  | 15 | rw | Subregion disable bits
       *MPU_MPU_RASR_B* | 16 | 1  | 16 | rw | memory attribute
       *MPU_MPU_RASR_C* | 17 | 1  | 17 | rw | memory attribute
       *MPU_MPU_RASR_S* | 18 | 1  | 18 | rw | Shareable memory attribute
     *MPU_MPU_RASR_TEX* | 19 | 3  | 21 | rw | memory attribute
      *MPU_MPU_RASR_AP* | 24 | 3  | 26 | rw | Access permission
      *MPU_MPU_RASR_XN* | 28 | 1  | 28 | rw | Instruction access disable bit
 ---------------------+----+----+----+----+-----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB_ACTRL|
 Register:    *SCB_ACTRL_ACTRL*
 Address:     $E000E008
 Reset:       $00000000
 Description: Auxiliary control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------+----+----+----+----+----------------
                        Bitfield | bo | bw | be | ac | Description
 --------------------------------+----+----+----+----+----------------
         *SCB_ACTRL_ACTRL_DISFOLD* | 2  | 1  | 2  | rw | DISFOLD
       *SCB_ACTRL_ACTRL_FPEXCODIS* | 10 | 1  | 10 | rw | FPEXCODIS
       *SCB_ACTRL_ACTRL_DISRAMODE* | 11 | 1  | 11 | rw | DISRAMODE
  *SCB_ACTRL_ACTRL_DISITMATBFLUSH* | 12 | 1  | 12 | rw | DISITMATBFLUSH
 --------------------------------+----+----+----+----+----------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |NVIC_STIR|
 Register:    *NVIC_STIR_STIR*
 Address:     $E000EF00
 Reset:       $00000000
 Description: Software trigger interrupt register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+---------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+---------------------------------
  *NVIC_STIR_STIR_INTID* | 0  | 9  | 8  | rw | Software generated interrupt ID
 ----------------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_CPUID*
 Address:     $E000ED00
 Reset:       $410FC241
 Description: CPUID base register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------------+----+----+----+----+------------------------------
               Bitfield | bo | bw | be | ac | Description
 -----------------------+----+----+----+----+------------------------------
     *SCB_CPUID_Revision* | 0  | 4  | 3  | rw | Revision number
       *SCB_CPUID_PartNo* | 4  | 12 | 15 | rw | Part number of the processor
     *SCB_CPUID_Constant* | 16 | 4  | 19 | rw | Reads as F
      *SCB_CPUID_Variant* | 20 | 4  | 23 | rw | Variant number
  *SCB_CPUID_Implementer* | 24 | 8  | 31 | rw | Implementer code
 -----------------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_ICSR*
 Address:     $E000ED04
 Reset:       $00000000
 Description: Interrupt control and state register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ----------------------+----+----+----+----+-------------------------------------
              Bitfield | bo | bw | be | ac | Description
 ----------------------+----+----+----+----+-------------------------------------
   *SCB_ICSR_VECTACTIVE* | 0  | 9  | 8  | rw | Active vector
    *SCB_ICSR_RETTOBASE* | 11 | 1  | 11 | rw | Return to base level
  *SCB_ICSR_VECTPENDING* | 12 | 7  | 18 | rw | Pending vector
   *SCB_ICSR_ISRPENDING* | 22 | 1  | 22 | rw | Interrupt pending flag
    *SCB_ICSR_PENDSTCLR* | 25 | 1  | 25 | rw | SysTick exception clear-pending bit
    *SCB_ICSR_PENDSTSET* | 26 | 1  | 26 | rw | SysTick exception set-pending bit
    *SCB_ICSR_PENDSVCLR* | 27 | 1  | 27 | rw | PendSV clear-pending bit
    *SCB_ICSR_PENDSVSET* | 28 | 1  | 28 | rw | PendSV set-pending bit
   *SCB_ICSR_NMIPENDSET* | 31 | 1  | 31 | rw | NMI set-pending bit.
 ----------------------+----+----+----+----+-------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_VTOR*
 Address:     $E000ED08
 Reset:       $00000000
 Description: Vector table offset register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+--------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+--------------------------------
  *SCB_VTOR_TBLOFF* | 9  | 21 | 29 | rw | Vector table base offset field
 -----------------+----+----+----+----+--------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_AIRCR*
 Address:     $E000ED0C
 Reset:       $00000000
 Description: Application interrupt and reset control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------------+----+----+----+----+---------------
                 Bitfield | bo | bw | be | ac | Description
 -------------------------+----+----+----+----+---------------
      *SCB_AIRCR_VECTRESET* | 0  | 1  | 0  | rw | VECTRESET
  *SCB_AIRCR_VECTCLRACTIVE* | 1  | 1  | 1  | rw | VECTCLRACTIVE
    *SCB_AIRCR_SYSRESETREQ* | 2  | 1  | 2  | rw | SYSRESETREQ
       *SCB_AIRCR_PRIGROUP* | 8  | 3  | 10 | rw | PRIGROUP
      *SCB_AIRCR_ENDIANESS* | 15 | 1  | 15 | rw | ENDIANESS
    *SCB_AIRCR_VECTKEYSTAT* | 16 | 16 | 31 | rw | Register key
 -------------------------+----+----+----+----+---------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_SCR*
 Address:     $E000ED10
 Reset:       $00000000
 Description: System control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------------+----+----+----+----+---------------------------
             Bitfield | bo | bw | be | ac | Description
 ---------------------+----+----+----+----+---------------------------
  *SCB_SCR_SLEEPONEXIT* | 1  | 1  | 1  | rw | SLEEPONEXIT
    *SCB_SCR_SLEEPDEEP* | 2  | 1  | 2  | rw | SLEEPDEEP
   *SCB_SCR_SEVEONPEND* | 4  | 1  | 4  | rw | Send Event on Pending bit
 ---------------------+----+----+----+----+---------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_CCR*
 Address:     $E000ED14
 Reset:       $00000000
 Description: Configuration and control register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------------+----+----+----+----+-------------------------------------------------
                Bitfield | bo | bw | be | ac | Description
 ------------------------+----+----+----+----+-------------------------------------------------
  *SCB_CCR_NONBASETHRDENA* | 0  | 1  | 0  | rw | Configures how the processor enters Thread mode
    *SCB_CCR_USERSETMPEND* | 1  | 1  | 1  | rw | USERSETMPEND
    *SCB_CCR_UNALIGN__TRP* | 3  | 1  | 3  | rw | UNALIGN_ TRP
       *SCB_CCR_DIV_0_TRP* | 4  | 1  | 4  | rw | DIV_0_TRP
       *SCB_CCR_BFHFNMIGN* | 8  | 1  | 8  | rw | BFHFNMIGN
        *SCB_CCR_STKALIGN* | 9  | 1  | 9  | rw | STKALIGN
 ------------------------+----+----+----+----+-------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_SHPR1*
 Address:     $E000ED18
 Reset:       $00000000
 Description: System handler priority registers
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+------------------------------
  *SCB_SHPR1_PRI_4* | 0  | 8  | 7  | rw | Priority of system handler 4
  *SCB_SHPR1_PRI_5* | 8  | 8  | 15 | rw | Priority of system handler 5
  *SCB_SHPR1_PRI_6* | 16 | 8  | 23 | rw | Priority of system handler 6
 -----------------+----+----+----+----+------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_SHPR2*
 Address:     $E000ED1C
 Reset:       $00000000
 Description: System handler priority registers
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-------------------------------
  *SCB_SHPR2_PRI_11* | 24 | 8  | 31 | rw | Priority of system handler 11
 ------------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_SHPR3*
 Address:     $E000ED20
 Reset:       $00000000
 Description: System handler priority registers
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+-------------------------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+-------------------------------
  *SCB_SHPR3_PRI_14* | 16 | 8  | 23 | rw | Priority of system handler 14
  *SCB_SHPR3_PRI_15* | 24 | 8  | 31 | rw | Priority of system handler 15
 ------------------+----+----+----+----+-------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_SHCRS*
 Address:     $E000ED24
 Reset:       $00000000
 Description: System handler control and state register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------+----+----+----+----+-----------------------------------------------
                  Bitfield | bo | bw | be | ac | Description
 --------------------------+----+----+----+----+-----------------------------------------------
     *SCB_SHCRS_MEMFAULTACT* | 0  | 1  | 0  | rw | Memory management fault exception active bit
     *SCB_SHCRS_BUSFAULTACT* | 1  | 1  | 1  | rw | Bus fault exception active bit
     *SCB_SHCRS_USGFAULTACT* | 3  | 1  | 3  | rw | Usage fault exception active bit
       *SCB_SHCRS_SVCALLACT* | 7  | 1  | 7  | rw | SVC call active bit
      *SCB_SHCRS_MONITORACT* | 8  | 1  | 8  | rw | Debug monitor active bit
       *SCB_SHCRS_PENDSVACT* | 10 | 1  | 10 | rw | PendSV exception active bit
      *SCB_SHCRS_SYSTICKACT* | 11 | 1  | 11 | rw | SysTick exception active bit
  *SCB_SHCRS_USGFAULTPENDED* | 12 | 1  | 12 | rw | Usage fault exception pending bit
  *SCB_SHCRS_MEMFAULTPENDED* | 13 | 1  | 13 | rw | Memory management fault exception pending bit
  *SCB_SHCRS_BUSFAULTPENDED* | 14 | 1  | 14 | rw | Bus fault exception pending bit
    *SCB_SHCRS_SVCALLPENDED* | 15 | 1  | 15 | rw | SVC call pending bit
     *SCB_SHCRS_MEMFAULTENA* | 16 | 1  | 16 | rw | Memory management fault enable bit
     *SCB_SHCRS_BUSFAULTENA* | 17 | 1  | 17 | rw | Bus fault enable bit
     *SCB_SHCRS_USGFAULTENA* | 18 | 1  | 18 | rw | Usage fault enable bit
 --------------------------+----+----+----+----+-----------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_CFSR_UFSR_BFSR_MMFSR*
 Address:     $E000ED28
 Reset:       $00000000
 Description: Configurable fault status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------------------------+----+----+----+----+-----------------------------------------------------
                              Bitfield | bo | bw | be | ac | Description
 --------------------------------------+----+----+----+----+-----------------------------------------------------
     *SCB_CFSR_UFSR_BFSR_MMFSR_IACCVIOL* | 0  | 1  | 0  | rw | IACCVIOL
     *SCB_CFSR_UFSR_BFSR_MMFSR_DACCVIOL* | 1  | 1  | 1  | rw | DACCVIOL
    *SCB_CFSR_UFSR_BFSR_MMFSR_MUNSTKERR* | 3  | 1  | 3  | rw | MUNSTKERR
      *SCB_CFSR_UFSR_BFSR_MMFSR_MSTKERR* | 4  | 1  | 4  | rw | MSTKERR
      *SCB_CFSR_UFSR_BFSR_MMFSR_MLSPERR* | 5  | 1  | 5  | rw | MLSPERR
    *SCB_CFSR_UFSR_BFSR_MMFSR_MMARVALID* | 7  | 1  | 7  | rw | MMARVALID
      *SCB_CFSR_UFSR_BFSR_MMFSR_IBUSERR* | 8  | 1  | 8  | rw | Instruction bus error
    *SCB_CFSR_UFSR_BFSR_MMFSR_PRECISERR* | 9  | 1  | 9  | rw | Precise data bus error
  *SCB_CFSR_UFSR_BFSR_MMFSR_IMPRECISERR* | 10 | 1  | 10 | rw | Imprecise data bus error
     *SCB_CFSR_UFSR_BFSR_MMFSR_UNSTKERR* | 11 | 1  | 11 | rw | Bus fault on unstacking for a return from exception
       *SCB_CFSR_UFSR_BFSR_MMFSR_STKERR* | 12 | 1  | 12 | rw | Bus fault on stacking for exception entry
       *SCB_CFSR_UFSR_BFSR_MMFSR_LSPERR* | 13 | 1  | 13 | rw | Bus fault on floating-point lazy state preservation
    *SCB_CFSR_UFSR_BFSR_MMFSR_BFARVALID* | 15 | 1  | 15 | rw | Bus Fault Address Register (BFAR) valid flag
   *SCB_CFSR_UFSR_BFSR_MMFSR_UNDEFINSTR* | 16 | 1  | 16 | rw | Undefined instruction usage fault
     *SCB_CFSR_UFSR_BFSR_MMFSR_INVSTATE* | 17 | 1  | 17 | rw | Invalid state usage fault
        *SCB_CFSR_UFSR_BFSR_MMFSR_INVPC* | 18 | 1  | 18 | rw | Invalid PC load usage fault
         *SCB_CFSR_UFSR_BFSR_MMFSR_NOCP* | 19 | 1  | 19 | rw | No coprocessor usage fault.
    *SCB_CFSR_UFSR_BFSR_MMFSR_UNALIGNED* | 24 | 1  | 24 | rw | Unaligned access usage fault
    *SCB_CFSR_UFSR_BFSR_MMFSR_DIVBYZERO* | 25 | 1  | 25 | rw | Divide by zero usage fault
 --------------------------------------+----+----+----+----+-----------------------------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_HFSR*
 Address:     $E000ED2C
 Reset:       $00000000
 Description: Hard fault status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -------------------+----+----+----+----+-------------------------
           Bitfield | bo | bw | be | ac | Description
 -------------------+----+----+----+----+-------------------------
   *SCB_HFSR_VECTTBL* | 1  | 1  | 1  | rw | Vector table hard fault
    *SCB_HFSR_FORCED* | 30 | 1  | 30 | rw | Forced hard fault
  *SCB_HFSR_DEBUG_VT* | 31 | 1  | 31 | rw | Reserved for Debug use
 -------------------+----+----+----+----+-------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_MMFAR*
 Address:     $E000ED34
 Reset:       $00000000
 Description: Memory management fault address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+---------------------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+---------------------------------
  *SCB_MMFAR_MMFAR* | 0  | 32 | 31 | rw | Memory management fault address
 -----------------+----+----+----+----+---------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |SCB|
 Register:    *SCB_BFAR*
 Address:     $E000ED38
 Reset:       $00000000
 Description: Bus fault address register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=
              (place cursor on hyperlink, type 'gx' to follow)

 ---------------+----+----+----+----+-------------------
       Bitfield | bo | bw | be | ac | Description
 ---------------+----+----+----+----+-------------------
  *SCB_BFAR_BFAR* | 0  | 32 | 31 | rw | Bus fault address
 ---------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |STK|
 Register:    *STK_CTRL*
 Address:     $E000E010
 Reset:       $0X00000000
 Description: SysTick control and status register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=197
              (place cursor on hyperlink, type 'gx' to follow)

 --------------------+----+----+----+----+----------------------------------
            Bitfield | bo | bw | be | ac | Description
 --------------------+----+----+----+----+----------------------------------
     *STK_CTRL_ENABLE* | 0  | 1  | 0  | rw | Counter enable
    *STK_CTRL_TICKINT* | 1  | 1  | 1  | rw | SysTick exception request enable
  *STK_CTRL_CLKSOURCE* | 2  | 1  | 2  | rw | Clock source selection
  *STK_CTRL_COUNTFLAG* | 16 | 1  | 16 | rw | COUNTFLAG
 --------------------+----+----+----+----+----------------------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |STK|
 Register:    *STK_LOAD_*
 Address:     $E000E014
 Reset:       $0X00000000
 Description: SysTick reload value register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=197
              (place cursor on hyperlink, type 'gx' to follow)

 ------------------+----+----+----+----+--------------
          Bitfield | bo | bw | be | ac | Description
 ------------------+----+----+----+----+--------------
  *STK_LOAD__RELOAD* | 0  | 24 | 23 | rw | RELOAD value
 ------------------+----+----+----+----+--------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |STK|
 Register:    *STK_VAL*
 Address:     $E000E018
 Reset:       $0X00000000
 Description: SysTick current value register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=197
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-----------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-----------------------
  *STK_VAL_CURRENT* | 0  | 24 | 23 | rw | Current counter value
 -----------------+----+----+----+----+-----------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights


 BITFIELDS~

 Peripheral:  |STK|
 Register:    *STK_CALIB*
 Address:     $E000E01C
 Reset:       $0X00000000
 Description: SysTick calibration value register
 MCU:         STM32F103.svd
 Ref Manual:  file:///usr/home/brett/.vim/doc/RM0008%20Reference%20manual%20STM32F10xxx.pdf#page=197
              (place cursor on hyperlink, type 'gx' to follow)

 -----------------+----+----+----+----+-------------------
         Bitfield | bo | bw | be | ac | Description
 -----------------+----+----+----+----+-------------------
  *STK_CALIB_TENMS* | 0  | 24 | 23 | rw | Calibration value
 -----------------+----+----+----+----+-------------------
 (bo) bit offset, (bw) bitwidth, (be) bit end, (ac) access rights





# vim: ts=4 filetype=help
