
SSD1206.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a284  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001200  0800a438  0800a438  0000b438  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b638  0800b638  0000d1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b638  0800b638  0000c638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b640  0800b640  0000d1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b640  0800b640  0000c640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b644  0800b644  0000c644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800b648  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1dc  2**0
                  CONTENTS
 10 .bss          0000066c  200001dc  200001dc  0000d1dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000848  20000848  0000d1dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e71c  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002286  00000000  00000000  0001b928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d78  00000000  00000000  0001dbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a79  00000000  00000000  0001e928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d5f  00000000  00000000  0001f3a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000112f1  00000000  00000000  00044100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8923  00000000  00000000  000553f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012dd14  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004cd8  00000000  00000000  0012dd58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  00132a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a41c 	.word	0x0800a41c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	0800a41c 	.word	0x0800a41c

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a0 	b.w	8001000 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14e      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d50:	4694      	mov	ip, r2
 8000d52:	458c      	cmp	ip, r1
 8000d54:	4686      	mov	lr, r0
 8000d56:	fab2 f282 	clz	r2, r2
 8000d5a:	d962      	bls.n	8000e22 <__udivmoddi4+0xde>
 8000d5c:	b14a      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	4091      	lsls	r1, r2
 8000d64:	fa20 f303 	lsr.w	r3, r0, r3
 8000d68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f f68c 	uxth.w	r6, ip
 8000d7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb07 1114 	mls	r1, r7, r4, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb04 f106 	mul.w	r1, r4, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d9a:	f080 8112 	bcs.w	8000fc2 <__udivmoddi4+0x27e>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 810f 	bls.w	8000fc2 <__udivmoddi4+0x27e>
 8000da4:	3c02      	subs	r4, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a59      	subs	r1, r3, r1
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000db2:	fb07 1110 	mls	r1, r7, r0, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f606 	mul.w	r6, r0, r6
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x94>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dca:	f080 80fc 	bcs.w	8000fc6 <__udivmoddi4+0x282>
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	f240 80f9 	bls.w	8000fc6 <__udivmoddi4+0x282>
 8000dd4:	4463      	add	r3, ip
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	1b9b      	subs	r3, r3, r6
 8000dda:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa6>
 8000de2:	40d3      	lsrs	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xba>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb4>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa6>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x150>
 8000e06:	42a3      	cmp	r3, r4
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xcc>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f0c0 80f0 	bcc.w	8000ff0 <__udivmoddi4+0x2ac>
 8000e10:	1a86      	subs	r6, r0, r2
 8000e12:	eb64 0303 	sbc.w	r3, r4, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d0e6      	beq.n	8000dea <__udivmoddi4+0xa6>
 8000e1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e20:	e7e3      	b.n	8000dea <__udivmoddi4+0xa6>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x204>
 8000e28:	eba1 040c 	sub.w	r4, r1, ip
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	2101      	movs	r1, #1
 8000e36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb07 f006 	mul.w	r0, r7, r6
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x11c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x11a>
 8000e58:	4298      	cmp	r0, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e5e:	4626      	mov	r6, r4
 8000e60:	1a1c      	subs	r4, r3, r0
 8000e62:	fa1f f38e 	uxth.w	r3, lr
 8000e66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e72:	fb00 f707 	mul.w	r7, r0, r7
 8000e76:	429f      	cmp	r7, r3
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x148>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x146>
 8000e84:	429f      	cmp	r7, r3
 8000e86:	f200 80b0 	bhi.w	8000fea <__udivmoddi4+0x2a6>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	1bdb      	subs	r3, r3, r7
 8000e8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x9c>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ea4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ea8:	ea43 030c 	orr.w	r3, r3, ip
 8000eac:	40f4      	lsrs	r4, r6
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	0c38      	lsrs	r0, r7, #16
 8000eb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ebc:	fa1f fc87 	uxth.w	ip, r7
 8000ec0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ec4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d90a      	bls.n	8000eea <__udivmoddi4+0x1a6>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eda:	f080 8084 	bcs.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ede:	45a1      	cmp	r9, r4
 8000ee0:	f240 8081 	bls.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ee4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	eba4 0409 	sub.w	r4, r4, r9
 8000eee:	fa1f f983 	uxth.w	r9, r3
 8000ef2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ef6:	fb00 4413 	mls	r4, r0, r3, r4
 8000efa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f02:	45a4      	cmp	ip, r4
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1d2>
 8000f06:	193c      	adds	r4, r7, r4
 8000f08:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f0c:	d267      	bcs.n	8000fde <__udivmoddi4+0x29a>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d965      	bls.n	8000fde <__udivmoddi4+0x29a>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	429c      	cmp	r4, r3
 8000f24:	46ce      	mov	lr, r9
 8000f26:	469c      	mov	ip, r3
 8000f28:	d351      	bcc.n	8000fce <__udivmoddi4+0x28a>
 8000f2a:	d04e      	beq.n	8000fca <__udivmoddi4+0x286>
 8000f2c:	b155      	cbz	r5, 8000f44 <__udivmoddi4+0x200>
 8000f2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f32:	eb64 040c 	sbc.w	r4, r4, ip
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	40cb      	lsrs	r3, r1
 8000f3c:	431e      	orrs	r6, r3
 8000f3e:	40cc      	lsrs	r4, r1
 8000f40:	e9c5 6400 	strd	r6, r4, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	e750      	b.n	8000dea <__udivmoddi4+0xa6>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f54:	fa24 f303 	lsr.w	r3, r4, r3
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	430c      	orrs	r4, r1
 8000f5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f64:	fa1f f78c 	uxth.w	r7, ip
 8000f68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f70:	0c23      	lsrs	r3, r4, #16
 8000f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f76:	fb00 f107 	mul.w	r1, r0, r7
 8000f7a:	4299      	cmp	r1, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x24c>
 8000f7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f82:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f86:	d22c      	bcs.n	8000fe2 <__udivmoddi4+0x29e>
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d92a      	bls.n	8000fe2 <__udivmoddi4+0x29e>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	1a5b      	subs	r3, r3, r1
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f98:	fb08 3311 	mls	r3, r8, r1, r3
 8000f9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa0:	fb01 f307 	mul.w	r3, r1, r7
 8000fa4:	42a3      	cmp	r3, r4
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x276>
 8000fa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fac:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fb0:	d213      	bcs.n	8000fda <__udivmoddi4+0x296>
 8000fb2:	42a3      	cmp	r3, r4
 8000fb4:	d911      	bls.n	8000fda <__udivmoddi4+0x296>
 8000fb6:	3902      	subs	r1, #2
 8000fb8:	4464      	add	r4, ip
 8000fba:	1ae4      	subs	r4, r4, r3
 8000fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc0:	e739      	b.n	8000e36 <__udivmoddi4+0xf2>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	e6f0      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e706      	b.n	8000dd8 <__udivmoddi4+0x94>
 8000fca:	45c8      	cmp	r8, r9
 8000fcc:	d2ae      	bcs.n	8000f2c <__udivmoddi4+0x1e8>
 8000fce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fd6:	3801      	subs	r0, #1
 8000fd8:	e7a8      	b.n	8000f2c <__udivmoddi4+0x1e8>
 8000fda:	4631      	mov	r1, r6
 8000fdc:	e7ed      	b.n	8000fba <__udivmoddi4+0x276>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e799      	b.n	8000f16 <__udivmoddi4+0x1d2>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	e7d4      	b.n	8000f90 <__udivmoddi4+0x24c>
 8000fe6:	46d6      	mov	lr, sl
 8000fe8:	e77f      	b.n	8000eea <__udivmoddi4+0x1a6>
 8000fea:	4463      	add	r3, ip
 8000fec:	3802      	subs	r0, #2
 8000fee:	e74d      	b.n	8000e8c <__udivmoddi4+0x148>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e70f      	b.n	8000e18 <__udivmoddi4+0xd4>
 8000ff8:	3e02      	subs	r6, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x11c>
 8000ffe:	bf00      	nop

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SH1106_Init>:
static SH1106_t SH1106;

#define SH1106_NORMALDISPLAY       0xA6
#define SH1106_INVERTDISPLAY       0xA7

uint8_t SH1106_Init(void) {
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SH1106_I2C, SH1106_I2C_ADDR, 1, 20000) != HAL_OK) {
 800100a:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800100e:	2201      	movs	r2, #1
 8001010:	2178      	movs	r1, #120	@ 0x78
 8001012:	484c      	ldr	r0, [pc, #304]	@ (8001144 <SH1106_Init+0x140>)
 8001014:	f002 fa76 	bl	8003504 <HAL_I2C_IsDeviceReady>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SH1106_Init+0x1e>
		/* Return false */
		return 0;
 800101e:	2300      	movs	r3, #0
 8001020:	e08b      	b.n	800113a <SH1106_Init+0x136>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001022:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001026:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001028:	e002      	b.n	8001030 <SH1106_Init+0x2c>
		p--;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3b01      	subs	r3, #1
 800102e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d1f9      	bne.n	800102a <SH1106_Init+0x26>
	
	  // Initialize the display
	SH1106_WRITECOMMAND(0xAE); //display off
 8001036:	22ae      	movs	r2, #174	@ 0xae
 8001038:	2100      	movs	r1, #0
 800103a:	2078      	movs	r0, #120	@ 0x78
 800103c:	f000 fa4c 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xB0|0x00); //Set Page Start Address for Page Addressing Mode,0-7
 8001040:	22b0      	movs	r2, #176	@ 0xb0
 8001042:	2100      	movs	r1, #0
 8001044:	2078      	movs	r0, #120	@ 0x78
 8001046:	f000 fa47 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x81); //--set contrast control register
 800104a:	2281      	movs	r2, #129	@ 0x81
 800104c:	2100      	movs	r1, #0
 800104e:	2078      	movs	r0, #120	@ 0x78
 8001050:	f000 fa42 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xFF); // contrast value
 8001054:	22ff      	movs	r2, #255	@ 0xff
 8001056:	2100      	movs	r1, #0
 8001058:	2078      	movs	r0, #120	@ 0x78
 800105a:	f000 fa3d 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800105e:	22a1      	movs	r2, #161	@ 0xa1
 8001060:	2100      	movs	r1, #0
 8001062:	2078      	movs	r0, #120	@ 0x78
 8001064:	f000 fa38 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xA6); //--set normal display
 8001068:	22a6      	movs	r2, #166	@ 0xa6
 800106a:	2100      	movs	r1, #0
 800106c:	2078      	movs	r0, #120	@ 0x78
 800106e:	f000 fa33 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8001072:	22a8      	movs	r2, #168	@ 0xa8
 8001074:	2100      	movs	r1, #0
 8001076:	2078      	movs	r0, #120	@ 0x78
 8001078:	f000 fa2e 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x3F); // multiplex value
 800107c:	223f      	movs	r2, #63	@ 0x3f
 800107e:	2100      	movs	r1, #0
 8001080:	2078      	movs	r0, #120	@ 0x78
 8001082:	f000 fa29 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xAD); // Set Pump Mode
 8001086:	22ad      	movs	r2, #173	@ 0xad
 8001088:	2100      	movs	r1, #0
 800108a:	2078      	movs	r0, #120	@ 0x78
 800108c:	f000 fa24 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x8B); // Pump ON
 8001090:	228b      	movs	r2, #139	@ 0x8b
 8001092:	2100      	movs	r1, #0
 8001094:	2078      	movs	r0, #120	@ 0x78
 8001096:	f000 fa1f 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x30|0x02); // Set Pump Voltage 8.0
 800109a:	2232      	movs	r2, #50	@ 0x32
 800109c:	2100      	movs	r1, #0
 800109e:	2078      	movs	r0, #120	@ 0x78
 80010a0:	f000 fa1a 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80010a4:	22c8      	movs	r2, #200	@ 0xc8
 80010a6:	2100      	movs	r1, #0
 80010a8:	2078      	movs	r0, #120	@ 0x78
 80010aa:	f000 fa15 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xD3); //-set display offset
 80010ae:	22d3      	movs	r2, #211	@ 0xd3
 80010b0:	2100      	movs	r1, #0
 80010b2:	2078      	movs	r0, #120	@ 0x78
 80010b4:	f000 fa10 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x00); //-not offset
 80010b8:	2200      	movs	r2, #0
 80010ba:	2100      	movs	r1, #0
 80010bc:	2078      	movs	r0, #120	@ 0x78
 80010be:	f000 fa0b 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80010c2:	22d5      	movs	r2, #213	@ 0xd5
 80010c4:	2100      	movs	r1, #0
 80010c6:	2078      	movs	r0, #120	@ 0x78
 80010c8:	f000 fa06 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x80); //--set divide ratio
 80010cc:	2280      	movs	r2, #128	@ 0x80
 80010ce:	2100      	movs	r1, #0
 80010d0:	2078      	movs	r0, #120	@ 0x78
 80010d2:	f000 fa01 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xD9); //--set pre-charge period
 80010d6:	22d9      	movs	r2, #217	@ 0xd9
 80010d8:	2100      	movs	r1, #0
 80010da:	2078      	movs	r0, #120	@ 0x78
 80010dc:	f000 f9fc 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x1F); //
 80010e0:	221f      	movs	r2, #31
 80010e2:	2100      	movs	r1, #0
 80010e4:	2078      	movs	r0, #120	@ 0x78
 80010e6:	f000 f9f7 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80010ea:	22da      	movs	r2, #218	@ 0xda
 80010ec:	2100      	movs	r1, #0
 80010ee:	2078      	movs	r0, #120	@ 0x78
 80010f0:	f000 f9f2 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x12);
 80010f4:	2212      	movs	r2, #18
 80010f6:	2100      	movs	r1, #0
 80010f8:	2078      	movs	r0, #120	@ 0x78
 80010fa:	f000 f9ed 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xDB); //--set vcomh
 80010fe:	22db      	movs	r2, #219	@ 0xdb
 8001100:	2100      	movs	r1, #0
 8001102:	2078      	movs	r0, #120	@ 0x78
 8001104:	f000 f9e8 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0x40); //
 8001108:	2240      	movs	r2, #64	@ 0x40
 800110a:	2100      	movs	r1, #0
 800110c:	2078      	movs	r0, #120	@ 0x78
 800110e:	f000 f9e3 	bl	80014d8 <SH1106_I2C_Write>
	SH1106_WRITECOMMAND(0xAF); //--turn on SH1106 panel
 8001112:	22af      	movs	r2, #175	@ 0xaf
 8001114:	2100      	movs	r1, #0
 8001116:	2078      	movs	r0, #120	@ 0x78
 8001118:	f000 f9de 	bl	80014d8 <SH1106_I2C_Write>


	/* Clear screen */
	SH1106_Fill(SH1106_COLOR_BLACK);
 800111c:	2000      	movs	r0, #0
 800111e:	f000 f843 	bl	80011a8 <SH1106_Fill>
	
	/* Update screen */
	SH1106_UpdateScreen();
 8001122:	f000 f813 	bl	800114c <SH1106_UpdateScreen>
	
	/* Set default values */
	SH1106.CurrentX = 0;
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <SH1106_Init+0x144>)
 8001128:	2200      	movs	r2, #0
 800112a:	801a      	strh	r2, [r3, #0]
	SH1106.CurrentY = 0;
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <SH1106_Init+0x144>)
 800112e:	2200      	movs	r2, #0
 8001130:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SH1106.Initialized = 1;
 8001132:	4b05      	ldr	r3, [pc, #20]	@ (8001148 <SH1106_Init+0x144>)
 8001134:	2201      	movs	r2, #1
 8001136:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001138:	2301      	movs	r3, #1
}
 800113a:	4618      	mov	r0, r3
 800113c:	3708      	adds	r7, #8
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000600 	.word	0x20000600
 8001148:	200005f8 	.word	0x200005f8

0800114c <SH1106_UpdateScreen>:

void SH1106_UpdateScreen(void) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001152:	2300      	movs	r3, #0
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	e01d      	b.n	8001194 <SH1106_UpdateScreen+0x48>
		SH1106_WRITECOMMAND(0xB0 + m);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	3b50      	subs	r3, #80	@ 0x50
 800115c:	b2db      	uxtb	r3, r3
 800115e:	461a      	mov	r2, r3
 8001160:	2100      	movs	r1, #0
 8001162:	2078      	movs	r0, #120	@ 0x78
 8001164:	f000 f9b8 	bl	80014d8 <SH1106_I2C_Write>
		SH1106_WRITECOMMAND(0x00);
 8001168:	2200      	movs	r2, #0
 800116a:	2100      	movs	r1, #0
 800116c:	2078      	movs	r0, #120	@ 0x78
 800116e:	f000 f9b3 	bl	80014d8 <SH1106_I2C_Write>
		SH1106_WRITECOMMAND(0x10);
 8001172:	2210      	movs	r2, #16
 8001174:	2100      	movs	r1, #0
 8001176:	2078      	movs	r0, #120	@ 0x78
 8001178:	f000 f9ae 	bl	80014d8 <SH1106_I2C_Write>
		
		/* Write multi data */
		SH1106_I2C_WriteMulti(SH1106_I2C_ADDR, 0x40, &SH1106_Buffer[SH1106_WIDTH * m], SH1106_WIDTH);
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	01db      	lsls	r3, r3, #7
 8001180:	4a08      	ldr	r2, [pc, #32]	@ (80011a4 <SH1106_UpdateScreen+0x58>)
 8001182:	441a      	add	r2, r3
 8001184:	2380      	movs	r3, #128	@ 0x80
 8001186:	2140      	movs	r1, #64	@ 0x40
 8001188:	2078      	movs	r0, #120	@ 0x78
 800118a:	f000 f93f 	bl	800140c <SH1106_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800118e:	79fb      	ldrb	r3, [r7, #7]
 8001190:	3301      	adds	r3, #1
 8001192:	71fb      	strb	r3, [r7, #7]
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	2b07      	cmp	r3, #7
 8001198:	d9de      	bls.n	8001158 <SH1106_UpdateScreen+0xc>
	}
}
 800119a:	bf00      	nop
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	200001f8 	.word	0x200001f8

080011a8 <SH1106_Fill>:
	for (i = 0; i < sizeof(SH1106_Buffer); i++) {
		SH1106_Buffer[i] = ~SH1106_Buffer[i];
	}
}

void SH1106_Fill(SH1106_COLOR_t color) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SH1106_Buffer, (color == SH1106_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SH1106_Buffer));
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d101      	bne.n	80011bc <SH1106_Fill+0x14>
 80011b8:	2300      	movs	r3, #0
 80011ba:	e000      	b.n	80011be <SH1106_Fill+0x16>
 80011bc:	23ff      	movs	r3, #255	@ 0xff
 80011be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011c2:	4619      	mov	r1, r3
 80011c4:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <SH1106_Fill+0x2c>)
 80011c6:	f005 fd52 	bl	8006c6e <memset>
}
 80011ca:	bf00      	nop
 80011cc:	3708      	adds	r7, #8
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	200001f8 	.word	0x200001f8

080011d8 <SH1106_DrawPixel>:

void SH1106_DrawPixel(uint16_t x, uint16_t y, SH1106_COLOR_t color) {
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	80fb      	strh	r3, [r7, #6]
 80011e2:	460b      	mov	r3, r1
 80011e4:	80bb      	strh	r3, [r7, #4]
 80011e6:	4613      	mov	r3, r2
 80011e8:	70fb      	strb	r3, [r7, #3]
	if (
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80011ee:	d848      	bhi.n	8001282 <SH1106_DrawPixel+0xaa>
		x >= SH1106_WIDTH ||
 80011f0:	88bb      	ldrh	r3, [r7, #4]
 80011f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80011f4:	d845      	bhi.n	8001282 <SH1106_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SH1106.Inverted) {
 80011f6:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <SH1106_DrawPixel+0xb8>)
 80011f8:	791b      	ldrb	r3, [r3, #4]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d006      	beq.n	800120c <SH1106_DrawPixel+0x34>
		color = (SH1106_COLOR_t)!color;
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	2b00      	cmp	r3, #0
 8001202:	bf0c      	ite	eq
 8001204:	2301      	moveq	r3, #1
 8001206:	2300      	movne	r3, #0
 8001208:	b2db      	uxtb	r3, r3
 800120a:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SH1106_COLOR_WHITE) {
 800120c:	78fb      	ldrb	r3, [r7, #3]
 800120e:	2b01      	cmp	r3, #1
 8001210:	d11a      	bne.n	8001248 <SH1106_DrawPixel+0x70>
		SH1106_Buffer[x + (y / 8) * SH1106_WIDTH] |= 1 << (y % 8);
 8001212:	88fa      	ldrh	r2, [r7, #6]
 8001214:	88bb      	ldrh	r3, [r7, #4]
 8001216:	08db      	lsrs	r3, r3, #3
 8001218:	b298      	uxth	r0, r3
 800121a:	4603      	mov	r3, r0
 800121c:	01db      	lsls	r3, r3, #7
 800121e:	4413      	add	r3, r2
 8001220:	4a1c      	ldr	r2, [pc, #112]	@ (8001294 <SH1106_DrawPixel+0xbc>)
 8001222:	5cd3      	ldrb	r3, [r2, r3]
 8001224:	b25a      	sxtb	r2, r3
 8001226:	88bb      	ldrh	r3, [r7, #4]
 8001228:	f003 0307 	and.w	r3, r3, #7
 800122c:	2101      	movs	r1, #1
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	b25b      	sxtb	r3, r3
 8001234:	4313      	orrs	r3, r2
 8001236:	b259      	sxtb	r1, r3
 8001238:	88fa      	ldrh	r2, [r7, #6]
 800123a:	4603      	mov	r3, r0
 800123c:	01db      	lsls	r3, r3, #7
 800123e:	4413      	add	r3, r2
 8001240:	b2c9      	uxtb	r1, r1
 8001242:	4a14      	ldr	r2, [pc, #80]	@ (8001294 <SH1106_DrawPixel+0xbc>)
 8001244:	54d1      	strb	r1, [r2, r3]
 8001246:	e01d      	b.n	8001284 <SH1106_DrawPixel+0xac>
	} else {
		SH1106_Buffer[x + (y / 8) * SH1106_WIDTH] &= ~(1 << (y % 8));
 8001248:	88fa      	ldrh	r2, [r7, #6]
 800124a:	88bb      	ldrh	r3, [r7, #4]
 800124c:	08db      	lsrs	r3, r3, #3
 800124e:	b298      	uxth	r0, r3
 8001250:	4603      	mov	r3, r0
 8001252:	01db      	lsls	r3, r3, #7
 8001254:	4413      	add	r3, r2
 8001256:	4a0f      	ldr	r2, [pc, #60]	@ (8001294 <SH1106_DrawPixel+0xbc>)
 8001258:	5cd3      	ldrb	r3, [r2, r3]
 800125a:	b25a      	sxtb	r2, r3
 800125c:	88bb      	ldrh	r3, [r7, #4]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	2101      	movs	r1, #1
 8001264:	fa01 f303 	lsl.w	r3, r1, r3
 8001268:	b25b      	sxtb	r3, r3
 800126a:	43db      	mvns	r3, r3
 800126c:	b25b      	sxtb	r3, r3
 800126e:	4013      	ands	r3, r2
 8001270:	b259      	sxtb	r1, r3
 8001272:	88fa      	ldrh	r2, [r7, #6]
 8001274:	4603      	mov	r3, r0
 8001276:	01db      	lsls	r3, r3, #7
 8001278:	4413      	add	r3, r2
 800127a:	b2c9      	uxtb	r1, r1
 800127c:	4a05      	ldr	r2, [pc, #20]	@ (8001294 <SH1106_DrawPixel+0xbc>)
 800127e:	54d1      	strb	r1, [r2, r3]
 8001280:	e000      	b.n	8001284 <SH1106_DrawPixel+0xac>
		return;
 8001282:	bf00      	nop
	}
}
 8001284:	370c      	adds	r7, #12
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	200005f8 	.word	0x200005f8
 8001294:	200001f8 	.word	0x200001f8

08001298 <SH1106_GotoXY>:

void SH1106_GotoXY(uint16_t x, uint16_t y) {
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	460a      	mov	r2, r1
 80012a2:	80fb      	strh	r3, [r7, #6]
 80012a4:	4613      	mov	r3, r2
 80012a6:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SH1106.CurrentX = x;
 80012a8:	4a05      	ldr	r2, [pc, #20]	@ (80012c0 <SH1106_GotoXY+0x28>)
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	8013      	strh	r3, [r2, #0]
	SH1106.CurrentY = y;
 80012ae:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <SH1106_GotoXY+0x28>)
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	8053      	strh	r3, [r2, #2]
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr
 80012c0:	200005f8 	.word	0x200005f8

080012c4 <SH1106_Putc>:

char SH1106_Putc(char ch, FontDef_t* Font, SH1106_COLOR_t color) {
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	4603      	mov	r3, r0
 80012cc:	6039      	str	r1, [r7, #0]
 80012ce:	71fb      	strb	r3, [r7, #7]
 80012d0:	4613      	mov	r3, r2
 80012d2:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SH1106_WIDTH <= (SH1106.CurrentX + Font->FontWidth) ||
 80012d4:	4b39      	ldr	r3, [pc, #228]	@ (80013bc <SH1106_Putc+0xf8>)
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	461a      	mov	r2, r3
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	4413      	add	r3, r2
	if (
 80012e0:	2b7f      	cmp	r3, #127	@ 0x7f
 80012e2:	dc07      	bgt.n	80012f4 <SH1106_Putc+0x30>
		SH1106_HEIGHT <= (SH1106.CurrentY + Font->FontHeight)
 80012e4:	4b35      	ldr	r3, [pc, #212]	@ (80013bc <SH1106_Putc+0xf8>)
 80012e6:	885b      	ldrh	r3, [r3, #2]
 80012e8:	461a      	mov	r2, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	785b      	ldrb	r3, [r3, #1]
 80012ee:	4413      	add	r3, r2
		SH1106_WIDTH <= (SH1106.CurrentX + Font->FontWidth) ||
 80012f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80012f2:	dd01      	ble.n	80012f8 <SH1106_Putc+0x34>
	) {
		/* Error */
		return 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	e05d      	b.n	80013b4 <SH1106_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	e04b      	b.n	8001396 <SH1106_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	3b20      	subs	r3, #32
 8001306:	6839      	ldr	r1, [r7, #0]
 8001308:	7849      	ldrb	r1, [r1, #1]
 800130a:	fb01 f303 	mul.w	r3, r1, r3
 800130e:	4619      	mov	r1, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	440b      	add	r3, r1
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	e030      	b.n	8001384 <SH1106_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d010      	beq.n	8001354 <SH1106_Putc+0x90>
				SH1106_DrawPixel(SH1106.CurrentX + j, (SH1106.CurrentY + i), (SH1106_COLOR_t) color);
 8001332:	4b22      	ldr	r3, [pc, #136]	@ (80013bc <SH1106_Putc+0xf8>)
 8001334:	881a      	ldrh	r2, [r3, #0]
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	b29b      	uxth	r3, r3
 800133a:	4413      	add	r3, r2
 800133c:	b298      	uxth	r0, r3
 800133e:	4b1f      	ldr	r3, [pc, #124]	@ (80013bc <SH1106_Putc+0xf8>)
 8001340:	885a      	ldrh	r2, [r3, #2]
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	b29b      	uxth	r3, r3
 8001346:	4413      	add	r3, r2
 8001348:	b29b      	uxth	r3, r3
 800134a:	79ba      	ldrb	r2, [r7, #6]
 800134c:	4619      	mov	r1, r3
 800134e:	f7ff ff43 	bl	80011d8 <SH1106_DrawPixel>
 8001352:	e014      	b.n	800137e <SH1106_Putc+0xba>
			} else {
				SH1106_DrawPixel(SH1106.CurrentX + j, (SH1106.CurrentY + i), (SH1106_COLOR_t)!color);
 8001354:	4b19      	ldr	r3, [pc, #100]	@ (80013bc <SH1106_Putc+0xf8>)
 8001356:	881a      	ldrh	r2, [r3, #0]
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	b29b      	uxth	r3, r3
 800135c:	4413      	add	r3, r2
 800135e:	b298      	uxth	r0, r3
 8001360:	4b16      	ldr	r3, [pc, #88]	@ (80013bc <SH1106_Putc+0xf8>)
 8001362:	885a      	ldrh	r2, [r3, #2]
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	b29b      	uxth	r3, r3
 8001368:	4413      	add	r3, r2
 800136a:	b299      	uxth	r1, r3
 800136c:	79bb      	ldrb	r3, [r7, #6]
 800136e:	2b00      	cmp	r3, #0
 8001370:	bf0c      	ite	eq
 8001372:	2301      	moveq	r3, #1
 8001374:	2300      	movne	r3, #0
 8001376:	b2db      	uxtb	r3, r3
 8001378:	461a      	mov	r2, r3
 800137a:	f7ff ff2d 	bl	80011d8 <SH1106_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	3301      	adds	r3, #1
 8001382:	613b      	str	r3, [r7, #16]
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	4293      	cmp	r3, r2
 800138e:	d3c8      	bcc.n	8001322 <SH1106_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	3301      	adds	r3, #1
 8001394:	617b      	str	r3, [r7, #20]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	785b      	ldrb	r3, [r3, #1]
 800139a:	461a      	mov	r2, r3
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	4293      	cmp	r3, r2
 80013a0:	d3ad      	bcc.n	80012fe <SH1106_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SH1106.CurrentX += Font->FontWidth;
 80013a2:	4b06      	ldr	r3, [pc, #24]	@ (80013bc <SH1106_Putc+0xf8>)
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	7812      	ldrb	r2, [r2, #0]
 80013aa:	4413      	add	r3, r2
 80013ac:	b29a      	uxth	r2, r3
 80013ae:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <SH1106_Putc+0xf8>)
 80013b0:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 80013b2:	79fb      	ldrb	r3, [r7, #7]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200005f8 	.word	0x200005f8

080013c0 <SH1106_Puts>:

char SH1106_Puts(char* str, FontDef_t* Font, SH1106_COLOR_t color) {
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	4613      	mov	r3, r2
 80013cc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80013ce:	e012      	b.n	80013f6 <SH1106_Puts+0x36>
		/* Write character by character */
		if (SH1106_Putc(*str, Font, color) != *str) {
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	79fa      	ldrb	r2, [r7, #7]
 80013d6:	68b9      	ldr	r1, [r7, #8]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff ff73 	bl	80012c4 <SH1106_Putc>
 80013de:	4603      	mov	r3, r0
 80013e0:	461a      	mov	r2, r3
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d002      	beq.n	80013f0 <SH1106_Puts+0x30>
			/* Return error */
			return *str;
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	e008      	b.n	8001402 <SH1106_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1e8      	bne.n	80013d0 <SH1106_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	781b      	ldrb	r3, [r3, #0]
}
 8001402:	4618      	mov	r0, r3
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
	...

0800140c <SH1106_I2C_WriteMulti>:
	SH1106_WRITECOMMAND(0x8D);
	SH1106_WRITECOMMAND(0x10);
	SH1106_WRITECOMMAND(0xAE);
}

void SH1106_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b0c7      	sub	sp, #284	@ 0x11c
 8001410:	af02      	add	r7, sp, #8
 8001412:	4604      	mov	r4, r0
 8001414:	4608      	mov	r0, r1
 8001416:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800141a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800141e:	600a      	str	r2, [r1, #0]
 8001420:	4619      	mov	r1, r3
 8001422:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001426:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800142a:	4622      	mov	r2, r4
 800142c:	701a      	strb	r2, [r3, #0]
 800142e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001432:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001436:	4602      	mov	r2, r0
 8001438:	701a      	strb	r2, [r3, #0]
 800143a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800143e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001442:	460a      	mov	r2, r1
 8001444:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001446:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800144a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800144e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001452:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001456:	7812      	ldrb	r2, [r2, #0]
 8001458:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800145a:	2300      	movs	r3, #0
 800145c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001460:	e015      	b.n	800148e <SH1106_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001462:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001466:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800146a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	441a      	add	r2, r3
 8001472:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001476:	3301      	adds	r3, #1
 8001478:	7811      	ldrb	r1, [r2, #0]
 800147a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800147e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001482:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001484:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001488:	3301      	adds	r3, #1
 800148a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800148e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001492:	b29b      	uxth	r3, r3
 8001494:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001498:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800149c:	8812      	ldrh	r2, [r2, #0]
 800149e:	429a      	cmp	r2, r3
 80014a0:	d8df      	bhi.n	8001462 <SH1106_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SH1106_I2C, address, dt, count+1, 10);
 80014a2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014a6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	b299      	uxth	r1, r3
 80014ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80014b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80014b6:	881b      	ldrh	r3, [r3, #0]
 80014b8:	3301      	adds	r3, #1
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	f107 020c 	add.w	r2, r7, #12
 80014c0:	200a      	movs	r0, #10
 80014c2:	9000      	str	r0, [sp, #0]
 80014c4:	4803      	ldr	r0, [pc, #12]	@ (80014d4 <SH1106_I2C_WriteMulti+0xc8>)
 80014c6:	f001 fbf3 	bl	8002cb0 <HAL_I2C_Master_Transmit>
}
 80014ca:	bf00      	nop
 80014cc:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd90      	pop	{r4, r7, pc}
 80014d4:	20000600 	.word	0x20000600

080014d8 <SH1106_I2C_Write>:


void SH1106_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af02      	add	r7, sp, #8
 80014de:	4603      	mov	r3, r0
 80014e0:	71fb      	strb	r3, [r7, #7]
 80014e2:	460b      	mov	r3, r1
 80014e4:	71bb      	strb	r3, [r7, #6]
 80014e6:	4613      	mov	r3, r2
 80014e8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80014ea:	79bb      	ldrb	r3, [r7, #6]
 80014ec:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80014ee:	797b      	ldrb	r3, [r7, #5]
 80014f0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SH1106_I2C, address, dt, 2, 10);
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	b299      	uxth	r1, r3
 80014f6:	f107 020c 	add.w	r2, r7, #12
 80014fa:	230a      	movs	r3, #10
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	2302      	movs	r3, #2
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <SH1106_I2C_Write+0x38>)
 8001502:	f001 fbd5 	bl	8002cb0 <HAL_I2C_Master_Transmit>
}
 8001506:	bf00      	nop
 8001508:	3710      	adds	r7, #16
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	20000600 	.word	0x20000600

08001514 <TestDS1307>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void TestDS1307() {
 8001514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001516:	b093      	sub	sp, #76	@ 0x4c
 8001518:	af06      	add	r7, sp, #24
	char buff[30];
	struct Time Set_time, Get_Time;

	Set_time.sec = 10;
 800151a:	230a      	movs	r3, #10
 800151c:	723b      	strb	r3, [r7, #8]
	Set_time.min = 30;
 800151e:	231e      	movs	r3, #30
 8001520:	727b      	strb	r3, [r7, #9]
	Set_time.hour = 7;
 8001522:	2307      	movs	r3, #7
 8001524:	72bb      	strb	r3, [r7, #10]
	Set_time.day = 9;
 8001526:	2309      	movs	r3, #9
 8001528:	733b      	strb	r3, [r7, #12]
	Set_time.month = 11;
 800152a:	230b      	movs	r3, #11
 800152c:	737b      	strb	r3, [r7, #13]
	Set_time.year = 24;
 800152e:	2318      	movs	r3, #24
 8001530:	73bb      	strb	r3, [r7, #14]
	Set_time.weekday = 0;
 8001532:	2300      	movs	r3, #0
 8001534:	72fb      	strb	r3, [r7, #11]

	//write time to DS1307
	HAL_I2C_Mem_Write(&hi2c3, 0xD0, 0, 1, (uint8_t*) &Set_time, 7, 1000);
 8001536:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800153a:	9302      	str	r3, [sp, #8]
 800153c:	2307      	movs	r3, #7
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	f107 0308 	add.w	r3, r7, #8
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	2301      	movs	r3, #1
 8001548:	2200      	movs	r2, #0
 800154a:	21d0      	movs	r1, #208	@ 0xd0
 800154c:	481c      	ldr	r0, [pc, #112]	@ (80015c0 <TestDS1307+0xac>)
 800154e:	f001 fcad 	bl	8002eac <HAL_I2C_Mem_Write>
	//read time back
	HAL_I2C_Mem_Read(&hi2c3, 0xD1, 0, 1, (uint8_t*) &Get_Time, 7, 1000);
 8001552:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001556:	9302      	str	r3, [sp, #8]
 8001558:	2307      	movs	r3, #7
 800155a:	9301      	str	r3, [sp, #4]
 800155c:	463b      	mov	r3, r7
 800155e:	9300      	str	r3, [sp, #0]
 8001560:	2301      	movs	r3, #1
 8001562:	2200      	movs	r2, #0
 8001564:	21d1      	movs	r1, #209	@ 0xd1
 8001566:	4816      	ldr	r0, [pc, #88]	@ (80015c0 <TestDS1307+0xac>)
 8001568:	f001 fd9a 	bl	80030a0 <HAL_I2C_Mem_Read>

	sprintf(buff, "%02d:%02d:%02d-%02d-%02d/%02d/%02d \n", Get_Time.hour,
 800156c:	78bb      	ldrb	r3, [r7, #2]
 800156e:	461e      	mov	r6, r3
			Get_Time.min, Get_Time.sec, Get_Time.weekday, Get_Time.day,
 8001570:	787b      	ldrb	r3, [r7, #1]
	sprintf(buff, "%02d:%02d:%02d-%02d-%02d/%02d/%02d \n", Get_Time.hour,
 8001572:	469c      	mov	ip, r3
			Get_Time.min, Get_Time.sec, Get_Time.weekday, Get_Time.day,
 8001574:	783b      	ldrb	r3, [r7, #0]
 8001576:	78fa      	ldrb	r2, [r7, #3]
 8001578:	7939      	ldrb	r1, [r7, #4]
			Get_Time.month, Get_Time.year);
 800157a:	7978      	ldrb	r0, [r7, #5]
	sprintf(buff, "%02d:%02d:%02d-%02d-%02d/%02d/%02d \n", Get_Time.hour,
 800157c:	4604      	mov	r4, r0
			Get_Time.month, Get_Time.year);
 800157e:	79b8      	ldrb	r0, [r7, #6]
	sprintf(buff, "%02d:%02d:%02d-%02d-%02d/%02d/%02d \n", Get_Time.hour,
 8001580:	4605      	mov	r5, r0
 8001582:	f107 0010 	add.w	r0, r7, #16
 8001586:	9504      	str	r5, [sp, #16]
 8001588:	9403      	str	r4, [sp, #12]
 800158a:	9102      	str	r1, [sp, #8]
 800158c:	9201      	str	r2, [sp, #4]
 800158e:	9300      	str	r3, [sp, #0]
 8001590:	4663      	mov	r3, ip
 8001592:	4632      	mov	r2, r6
 8001594:	490b      	ldr	r1, [pc, #44]	@ (80015c4 <TestDS1307+0xb0>)
 8001596:	f005 fb07 	bl	8006ba8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) buff, strlen(buff), 1000);
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	4618      	mov	r0, r3
 80015a0:	f7fe fe76 	bl	8000290 <strlen>
 80015a4:	4603      	mov	r3, r0
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	f107 0110 	add.w	r1, r7, #16
 80015ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015b0:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <TestDS1307+0xb4>)
 80015b2:	f004 f80f 	bl	80055d4 <HAL_UART_Transmit>
}
 80015b6:	bf00      	nop
 80015b8:	3734      	adds	r7, #52	@ 0x34
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000600 	.word	0x20000600
 80015c4:	0800a438 	.word	0x0800a438
 80015c8:	200006ac 	.word	0x200006ac

080015cc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80015cc:	b5b0      	push	{r4, r5, r7, lr}
 80015ce:	b0a0      	sub	sp, #128	@ 0x80
 80015d0:	af04      	add	r7, sp, #16
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80015d2:	f000 fee7 	bl	80023a4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80015d6:	f000 f877 	bl	80016c8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80015da:	f000 f975 	bl	80018c8 <MX_GPIO_Init>
	MX_I2C3_Init();
 80015de:	f000 f8d3 	bl	8001788 <MX_I2C3_Init>
	MX_USART1_UART_Init();
 80015e2:	f000 f947 	bl	8001874 <MX_USART1_UART_Init>
	MX_SPI4_Init();
 80015e6:	f000 f90f 	bl	8001808 <MX_SPI4_Init>
	/* USER CODE BEGIN 2 */
	TestDS1307();
 80015ea:	f7ff ff93 	bl	8001514 <TestDS1307>

	char buf[100];
	SH1106_Init();
 80015ee:	f7ff fd09 	bl	8001004 <SH1106_Init>
	sprintf(buf, "%s", "RC522 RFID");
 80015f2:	f107 030c 	add.w	r3, r7, #12
 80015f6:	4a2f      	ldr	r2, [pc, #188]	@ (80016b4 <main+0xe8>)
 80015f8:	492f      	ldr	r1, [pc, #188]	@ (80016b8 <main+0xec>)
 80015fa:	4618      	mov	r0, r3
 80015fc:	f005 fad4 	bl	8006ba8 <siprintf>
	SH1106_GotoXY(12, 10); // goto 10, 10
 8001600:	210a      	movs	r1, #10
 8001602:	200c      	movs	r0, #12
 8001604:	f7ff fe48 	bl	8001298 <SH1106_GotoXY>
	SH1106_Puts(buf, &Font_11x18, 1);
 8001608:	f107 030c 	add.w	r3, r7, #12
 800160c:	2201      	movs	r2, #1
 800160e:	492b      	ldr	r1, [pc, #172]	@ (80016bc <main+0xf0>)
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fed5 	bl	80013c0 <SH1106_Puts>
	SH1106_UpdateScreen(); // update screen
 8001616:	f7ff fd99 	bl	800114c <SH1106_UpdateScreen>
	HAL_Delay(1000);
 800161a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800161e:	f000 ff33 	bl	8002488 <HAL_Delay>

	TM_MFRC522_Init();
 8001622:	f000 fbd1 	bl	8001dc8 <TM_MFRC522_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		uint8_t CardID[5];
		HAL_Delay(100);
 8001626:	2064      	movs	r0, #100	@ 0x64
 8001628:	f000 ff2e 	bl	8002488 <HAL_Delay>

		if (TM_MFRC522_Check(CardID) == MI_OK) {
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4618      	mov	r0, r3
 8001630:	f000 fbf0 	bl	8001e14 <TM_MFRC522_Check>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d122      	bne.n	8001680 <main+0xb4>
			sprintf(buf, "ID: %02X%02X%02X%02X%02X", CardID[0], CardID[1],
 800163a:	793b      	ldrb	r3, [r7, #4]
 800163c:	461c      	mov	r4, r3
 800163e:	797b      	ldrb	r3, [r7, #5]
 8001640:	461d      	mov	r5, r3
					CardID[2], CardID[3], CardID[4]); // card found
 8001642:	79bb      	ldrb	r3, [r7, #6]
 8001644:	79fa      	ldrb	r2, [r7, #7]
 8001646:	7a39      	ldrb	r1, [r7, #8]
			sprintf(buf, "ID: %02X%02X%02X%02X%02X", CardID[0], CardID[1],
 8001648:	f107 000c 	add.w	r0, r7, #12
 800164c:	9102      	str	r1, [sp, #8]
 800164e:	9201      	str	r2, [sp, #4]
 8001650:	9300      	str	r3, [sp, #0]
 8001652:	462b      	mov	r3, r5
 8001654:	4622      	mov	r2, r4
 8001656:	491a      	ldr	r1, [pc, #104]	@ (80016c0 <main+0xf4>)
 8001658:	f005 faa6 	bl	8006ba8 <siprintf>
			SH1106_GotoXY(12, 10); // goto 10, 10
 800165c:	210a      	movs	r1, #10
 800165e:	200c      	movs	r0, #12
 8001660:	f7ff fe1a 	bl	8001298 <SH1106_GotoXY>
			SH1106_Puts(buf, &Font_11x18, 1);
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	2201      	movs	r2, #1
 800166a:	4914      	ldr	r1, [pc, #80]	@ (80016bc <main+0xf0>)
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fea7 	bl	80013c0 <SH1106_Puts>
			SH1106_UpdateScreen(); // update screen
 8001672:	f7ff fd6b 	bl	800114c <SH1106_UpdateScreen>
			HAL_Delay(1000);
 8001676:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800167a:	f000 ff05 	bl	8002488 <HAL_Delay>
 800167e:	e7d2      	b.n	8001626 <main+0x5a>
		} else {
			sprintf(buf, "%s", "----------");
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	4a0f      	ldr	r2, [pc, #60]	@ (80016c4 <main+0xf8>)
 8001686:	490c      	ldr	r1, [pc, #48]	@ (80016b8 <main+0xec>)
 8001688:	4618      	mov	r0, r3
 800168a:	f005 fa8d 	bl	8006ba8 <siprintf>
			SH1106_GotoXY(12, 10); // goto 10, 10
 800168e:	210a      	movs	r1, #10
 8001690:	200c      	movs	r0, #12
 8001692:	f7ff fe01 	bl	8001298 <SH1106_GotoXY>
			SH1106_Puts(buf, &Font_11x18, 1);
 8001696:	f107 030c 	add.w	r3, r7, #12
 800169a:	2201      	movs	r2, #1
 800169c:	4907      	ldr	r1, [pc, #28]	@ (80016bc <main+0xf0>)
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fe8e 	bl	80013c0 <SH1106_Puts>
			SH1106_UpdateScreen(); // update screen
 80016a4:	f7ff fd52 	bl	800114c <SH1106_UpdateScreen>
			HAL_Delay(1000);
 80016a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016ac:	f000 feec 	bl	8002488 <HAL_Delay>
	while (1) {
 80016b0:	e7b9      	b.n	8001626 <main+0x5a>
 80016b2:	bf00      	nop
 80016b4:	0800a460 	.word	0x0800a460
 80016b8:	0800a46c 	.word	0x0800a46c
 80016bc:	20000000 	.word	0x20000000
 80016c0:	0800a470 	.word	0x0800a470
 80016c4:	0800a48c 	.word	0x0800a48c

080016c8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b094      	sub	sp, #80	@ 0x50
 80016cc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80016ce:	f107 0320 	add.w	r3, r7, #32
 80016d2:	2230      	movs	r2, #48	@ 0x30
 80016d4:	2100      	movs	r1, #0
 80016d6:	4618      	mov	r0, r3
 80016d8:	f005 fac9 	bl	8006c6e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80016ec:	2300      	movs	r3, #0
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	4b23      	ldr	r3, [pc, #140]	@ (8001780 <SystemClock_Config+0xb8>)
 80016f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f4:	4a22      	ldr	r2, [pc, #136]	@ (8001780 <SystemClock_Config+0xb8>)
 80016f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fc:	4b20      	ldr	r3, [pc, #128]	@ (8001780 <SystemClock_Config+0xb8>)
 80016fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001700:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001708:	2300      	movs	r3, #0
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	4b1d      	ldr	r3, [pc, #116]	@ (8001784 <SystemClock_Config+0xbc>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001714:	4a1b      	ldr	r2, [pc, #108]	@ (8001784 <SystemClock_Config+0xbc>)
 8001716:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800171a:	6013      	str	r3, [r2, #0]
 800171c:	4b19      	ldr	r3, [pc, #100]	@ (8001784 <SystemClock_Config+0xbc>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001728:	2302      	movs	r3, #2
 800172a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800172c:	2301      	movs	r3, #1
 800172e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001730:	2310      	movs	r3, #16
 8001732:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001734:	2300      	movs	r3, #0
 8001736:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001738:	f107 0320 	add.w	r3, r7, #32
 800173c:	4618      	mov	r0, r3
 800173e:	f002 fcc1 	bl	80040c4 <HAL_RCC_OscConfig>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <SystemClock_Config+0x84>
		Error_Handler();
 8001748:	f000 f90e 	bl	8001968 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800174c:	230f      	movs	r3, #15
 800174e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001750:	2300      	movs	r3, #0
 8001752:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001754:	2300      	movs	r3, #0
 8001756:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001758:	2300      	movs	r3, #0
 800175a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001760:	f107 030c 	add.w	r3, r7, #12
 8001764:	2100      	movs	r1, #0
 8001766:	4618      	mov	r0, r3
 8001768:	f002 ff24 	bl	80045b4 <HAL_RCC_ClockConfig>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <SystemClock_Config+0xae>
		Error_Handler();
 8001772:	f000 f8f9 	bl	8001968 <Error_Handler>
	}
}
 8001776:	bf00      	nop
 8001778:	3750      	adds	r7, #80	@ 0x50
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800
 8001784:	40007000 	.word	0x40007000

08001788 <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 800178c:	4b1b      	ldr	r3, [pc, #108]	@ (80017fc <MX_I2C3_Init+0x74>)
 800178e:	4a1c      	ldr	r2, [pc, #112]	@ (8001800 <MX_I2C3_Init+0x78>)
 8001790:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 400000;
 8001792:	4b1a      	ldr	r3, [pc, #104]	@ (80017fc <MX_I2C3_Init+0x74>)
 8001794:	4a1b      	ldr	r2, [pc, #108]	@ (8001804 <MX_I2C3_Init+0x7c>)
 8001796:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001798:	4b18      	ldr	r3, [pc, #96]	@ (80017fc <MX_I2C3_Init+0x74>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 800179e:	4b17      	ldr	r3, [pc, #92]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a4:	4b15      	ldr	r3, [pc, #84]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017aa:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017ac:	4b13      	ldr	r3, [pc, #76]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 80017b2:	4b12      	ldr	r3, [pc, #72]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b8:	4b10      	ldr	r3, [pc, #64]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017be:	4b0f      	ldr	r3, [pc, #60]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 80017c4:	480d      	ldr	r0, [pc, #52]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017c6:	f001 f92f 	bl	8002a28 <HAL_I2C_Init>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <MX_I2C3_Init+0x4c>
		Error_Handler();
 80017d0:	f000 f8ca 	bl	8001968 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 80017d4:	2100      	movs	r1, #0
 80017d6:	4809      	ldr	r0, [pc, #36]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017d8:	f002 fbf8 	bl	8003fcc <HAL_I2CEx_ConfigAnalogFilter>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_I2C3_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 80017e2:	f000 f8c1 	bl	8001968 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 80017e6:	2100      	movs	r1, #0
 80017e8:	4804      	ldr	r0, [pc, #16]	@ (80017fc <MX_I2C3_Init+0x74>)
 80017ea:	f002 fc2b 	bl	8004044 <HAL_I2CEx_ConfigDigitalFilter>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_I2C3_Init+0x70>
		Error_Handler();
 80017f4:	f000 f8b8 	bl	8001968 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000600 	.word	0x20000600
 8001800:	40005c00 	.word	0x40005c00
 8001804:	00061a80 	.word	0x00061a80

08001808 <MX_SPI4_Init>:
/**
 * @brief SPI4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI4_Init(void) {
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI4_Init 1 */

	/* USER CODE END SPI4_Init 1 */
	/* SPI4 parameter configuration*/
	hspi4.Instance = SPI4;
 800180c:	4b17      	ldr	r3, [pc, #92]	@ (800186c <MX_SPI4_Init+0x64>)
 800180e:	4a18      	ldr	r2, [pc, #96]	@ (8001870 <MX_SPI4_Init+0x68>)
 8001810:	601a      	str	r2, [r3, #0]
	hspi4.Init.Mode = SPI_MODE_MASTER;
 8001812:	4b16      	ldr	r3, [pc, #88]	@ (800186c <MX_SPI4_Init+0x64>)
 8001814:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001818:	605a      	str	r2, [r3, #4]
	hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800181a:	4b14      	ldr	r3, [pc, #80]	@ (800186c <MX_SPI4_Init+0x64>)
 800181c:	2200      	movs	r2, #0
 800181e:	609a      	str	r2, [r3, #8]
	hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <MX_SPI4_Init+0x64>)
 8001822:	2200      	movs	r2, #0
 8001824:	60da      	str	r2, [r3, #12]
	hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001826:	4b11      	ldr	r3, [pc, #68]	@ (800186c <MX_SPI4_Init+0x64>)
 8001828:	2200      	movs	r2, #0
 800182a:	611a      	str	r2, [r3, #16]
	hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 800182c:	4b0f      	ldr	r3, [pc, #60]	@ (800186c <MX_SPI4_Init+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
	hspi4.Init.NSS = SPI_NSS_SOFT;
 8001832:	4b0e      	ldr	r3, [pc, #56]	@ (800186c <MX_SPI4_Init+0x64>)
 8001834:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001838:	619a      	str	r2, [r3, #24]
	hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800183a:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <MX_SPI4_Init+0x64>)
 800183c:	2218      	movs	r2, #24
 800183e:	61da      	str	r2, [r3, #28]
	hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001840:	4b0a      	ldr	r3, [pc, #40]	@ (800186c <MX_SPI4_Init+0x64>)
 8001842:	2200      	movs	r2, #0
 8001844:	621a      	str	r2, [r3, #32]
	hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001846:	4b09      	ldr	r3, [pc, #36]	@ (800186c <MX_SPI4_Init+0x64>)
 8001848:	2200      	movs	r2, #0
 800184a:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800184c:	4b07      	ldr	r3, [pc, #28]	@ (800186c <MX_SPI4_Init+0x64>)
 800184e:	2200      	movs	r2, #0
 8001850:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi4.Init.CRCPolynomial = 10;
 8001852:	4b06      	ldr	r3, [pc, #24]	@ (800186c <MX_SPI4_Init+0x64>)
 8001854:	220a      	movs	r2, #10
 8001856:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi4) != HAL_OK) {
 8001858:	4804      	ldr	r0, [pc, #16]	@ (800186c <MX_SPI4_Init+0x64>)
 800185a:	f003 f88b 	bl	8004974 <HAL_SPI_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_SPI4_Init+0x60>
		Error_Handler();
 8001864:	f000 f880 	bl	8001968 <Error_Handler>
	}
	/* USER CODE BEGIN SPI4_Init 2 */

	/* USER CODE END SPI4_Init 2 */

}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000654 	.word	0x20000654
 8001870:	40013400 	.word	0x40013400

08001874 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001878:	4b11      	ldr	r3, [pc, #68]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 800187a:	4a12      	ldr	r2, [pc, #72]	@ (80018c4 <MX_USART1_UART_Init+0x50>)
 800187c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 800187e:	4b10      	ldr	r3, [pc, #64]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 8001880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001884:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001886:	4b0e      	ldr	r3, [pc, #56]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 8001888:	2200      	movs	r2, #0
 800188a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 800188c:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 800188e:	2200      	movs	r2, #0
 8001890:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001892:	4b0b      	ldr	r3, [pc, #44]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 8001894:	2200      	movs	r2, #0
 8001896:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001898:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 800189a:	220c      	movs	r2, #12
 800189c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800189e:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018a4:	4b06      	ldr	r3, [pc, #24]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 80018aa:	4805      	ldr	r0, [pc, #20]	@ (80018c0 <MX_USART1_UART_Init+0x4c>)
 80018ac:	f003 fe42 	bl	8005534 <HAL_UART_Init>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_USART1_UART_Init+0x46>
		Error_Handler();
 80018b6:	f000 f857 	bl	8001968 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200006ac 	.word	0x200006ac
 80018c4:	40011000 	.word	0x40011000

080018c8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b088      	sub	sp, #32
 80018cc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80018ce:	f107 030c 	add.w	r3, r7, #12
 80018d2:	2200      	movs	r2, #0
 80018d4:	601a      	str	r2, [r3, #0]
 80018d6:	605a      	str	r2, [r3, #4]
 80018d8:	609a      	str	r2, [r3, #8]
 80018da:	60da      	str	r2, [r3, #12]
 80018dc:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	4b1f      	ldr	r3, [pc, #124]	@ (8001960 <MX_GPIO_Init+0x98>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001960 <MX_GPIO_Init+0x98>)
 80018e8:	f043 0310 	orr.w	r3, r3, #16
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001960 <MX_GPIO_Init+0x98>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0310 	and.w	r3, r3, #16
 80018f6:	60bb      	str	r3, [r7, #8]
 80018f8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	607b      	str	r3, [r7, #4]
 80018fe:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <MX_GPIO_Init+0x98>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001902:	4a17      	ldr	r2, [pc, #92]	@ (8001960 <MX_GPIO_Init+0x98>)
 8001904:	f043 0304 	orr.w	r3, r3, #4
 8001908:	6313      	str	r3, [r2, #48]	@ 0x30
 800190a:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <MX_GPIO_Init+0x98>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	f003 0304 	and.w	r3, r3, #4
 8001912:	607b      	str	r3, [r7, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	4b11      	ldr	r3, [pc, #68]	@ (8001960 <MX_GPIO_Init+0x98>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	4a10      	ldr	r2, [pc, #64]	@ (8001960 <MX_GPIO_Init+0x98>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6313      	str	r3, [r2, #48]	@ 0x30
 8001926:	4b0e      	ldr	r3, [pc, #56]	@ (8001960 <MX_GPIO_Init+0x98>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 8001932:	2201      	movs	r2, #1
 8001934:	2110      	movs	r1, #16
 8001936:	480b      	ldr	r0, [pc, #44]	@ (8001964 <MX_GPIO_Init+0x9c>)
 8001938:	f001 f85c 	bl	80029f4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PE4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800193c:	2310      	movs	r3, #16
 800193e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001940:	2301      	movs	r3, #1
 8001942:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800194c:	f107 030c 	add.w	r3, r7, #12
 8001950:	4619      	mov	r1, r3
 8001952:	4804      	ldr	r0, [pc, #16]	@ (8001964 <MX_GPIO_Init+0x9c>)
 8001954:	f000 fea2 	bl	800269c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001958:	bf00      	nop
 800195a:	3720      	adds	r7, #32
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40023800 	.word	0x40023800
 8001964:	40021000 	.word	0x40021000

08001968 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800196c:	b672      	cpsid	i
}
 800196e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <Error_Handler+0x8>

08001974 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <HAL_MspInit+0x4c>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	4a0f      	ldr	r2, [pc, #60]	@ (80019c0 <HAL_MspInit+0x4c>)
 8001984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001988:	6453      	str	r3, [r2, #68]	@ 0x44
 800198a:	4b0d      	ldr	r3, [pc, #52]	@ (80019c0 <HAL_MspInit+0x4c>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	603b      	str	r3, [r7, #0]
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <HAL_MspInit+0x4c>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199e:	4a08      	ldr	r2, [pc, #32]	@ (80019c0 <HAL_MspInit+0x4c>)
 80019a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019a6:	4b06      	ldr	r3, [pc, #24]	@ (80019c0 <HAL_MspInit+0x4c>)
 80019a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	603b      	str	r3, [r7, #0]
 80019b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800

080019c4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08a      	sub	sp, #40	@ 0x28
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019cc:	f107 0314 	add.w	r3, r7, #20
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	609a      	str	r2, [r3, #8]
 80019d8:	60da      	str	r2, [r3, #12]
 80019da:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a29      	ldr	r2, [pc, #164]	@ (8001a88 <HAL_I2C_MspInit+0xc4>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d14b      	bne.n	8001a7e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
 80019ea:	4b28      	ldr	r3, [pc, #160]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ee:	4a27      	ldr	r2, [pc, #156]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 80019f0:	f043 0304 	orr.w	r3, r3, #4
 80019f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f6:	4b25      	ldr	r3, [pc, #148]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 80019f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fa:	f003 0304 	and.w	r3, r3, #4
 80019fe:	613b      	str	r3, [r7, #16]
 8001a00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a02:	2300      	movs	r3, #0
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	4a20      	ldr	r2, [pc, #128]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 8001a0c:	f043 0301 	orr.w	r3, r3, #1
 8001a10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a12:	4b1e      	ldr	r3, [pc, #120]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	60fb      	str	r3, [r7, #12]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a1e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a24:	2312      	movs	r3, #18
 8001a26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a30:	2304      	movs	r3, #4
 8001a32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4815      	ldr	r0, [pc, #84]	@ (8001a90 <HAL_I2C_MspInit+0xcc>)
 8001a3c:	f000 fe2e 	bl	800269c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a46:	2312      	movs	r3, #18
 8001a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a52:	2304      	movs	r3, #4
 8001a54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a56:	f107 0314 	add.w	r3, r7, #20
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	480d      	ldr	r0, [pc, #52]	@ (8001a94 <HAL_I2C_MspInit+0xd0>)
 8001a5e:	f000 fe1d 	bl	800269c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60bb      	str	r3, [r7, #8]
 8001a66:	4b09      	ldr	r3, [pc, #36]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	4a08      	ldr	r2, [pc, #32]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 8001a6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a72:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <HAL_I2C_MspInit+0xc8>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001a7e:	bf00      	nop
 8001a80:	3728      	adds	r7, #40	@ 0x28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40005c00 	.word	0x40005c00
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020800 	.word	0x40020800
 8001a94:	40020000 	.word	0x40020000

08001a98 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08a      	sub	sp, #40	@ 0x28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a19      	ldr	r2, [pc, #100]	@ (8001b1c <HAL_SPI_MspInit+0x84>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d12b      	bne.n	8001b12 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ac0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac2:	4a17      	ldr	r2, [pc, #92]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ac4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001ac8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ace:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
 8001ada:	4b11      	ldr	r3, [pc, #68]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ade:	4a10      	ldr	r2, [pc, #64]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ae0:	f043 0310 	orr.w	r3, r3, #16
 8001ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b20 <HAL_SPI_MspInit+0x88>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001af2:	2364      	movs	r3, #100	@ 0x64
 8001af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af6:	2302      	movs	r3, #2
 8001af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afe:	2303      	movs	r3, #3
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001b02:	2305      	movs	r3, #5
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <HAL_SPI_MspInit+0x8c>)
 8001b0e:	f000 fdc5 	bl	800269c <HAL_GPIO_Init>

  /* USER CODE END SPI4_MspInit 1 */

  }

}
 8001b12:	bf00      	nop
 8001b14:	3728      	adds	r7, #40	@ 0x28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40013400 	.word	0x40013400
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40021000 	.word	0x40021000

08001b28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08a      	sub	sp, #40	@ 0x28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	2200      	movs	r2, #0
 8001b36:	601a      	str	r2, [r3, #0]
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
 8001b3c:	60da      	str	r2, [r3, #12]
 8001b3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a19      	ldr	r2, [pc, #100]	@ (8001bac <HAL_UART_MspInit+0x84>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d12c      	bne.n	8001ba4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	4b18      	ldr	r3, [pc, #96]	@ (8001bb0 <HAL_UART_MspInit+0x88>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b52:	4a17      	ldr	r2, [pc, #92]	@ (8001bb0 <HAL_UART_MspInit+0x88>)
 8001b54:	f043 0310 	orr.w	r3, r3, #16
 8001b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5a:	4b15      	ldr	r3, [pc, #84]	@ (8001bb0 <HAL_UART_MspInit+0x88>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b5e:	f003 0310 	and.w	r3, r3, #16
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <HAL_UART_MspInit+0x88>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4a10      	ldr	r2, [pc, #64]	@ (8001bb0 <HAL_UART_MspInit+0x88>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <HAL_UART_MspInit+0x88>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001b82:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001b86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b88:	2302      	movs	r3, #2
 8001b8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b90:	2303      	movs	r3, #3
 8001b92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b94:	2307      	movs	r3, #7
 8001b96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <HAL_UART_MspInit+0x8c>)
 8001ba0:	f000 fd7c 	bl	800269c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ba4:	bf00      	nop
 8001ba6:	3728      	adds	r7, #40	@ 0x28
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}
 8001bac:	40011000 	.word	0x40011000
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40020000 	.word	0x40020000

08001bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <NMI_Handler+0x4>

08001bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <HardFault_Handler+0x4>

08001bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <MemManage_Handler+0x4>

08001bd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd4:	bf00      	nop
 8001bd6:	e7fd      	b.n	8001bd4 <BusFault_Handler+0x4>

08001bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bdc:	bf00      	nop
 8001bde:	e7fd      	b.n	8001bdc <UsageFault_Handler+0x4>

08001be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr

08001bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bee:	b480      	push	{r7}
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c0e:	f000 fc1b 	bl	8002448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
  return 1;
 8001c1a:	2301      	movs	r3, #1
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <_kill>:

int _kill(int pid, int sig)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
 8001c2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c30:	f005 f870 	bl	8006d14 <__errno>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2216      	movs	r2, #22
 8001c38:	601a      	str	r2, [r3, #0]
  return -1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <_exit>:

void _exit (int status)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c4e:	f04f 31ff 	mov.w	r1, #4294967295
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff ffe7 	bl	8001c26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <_exit+0x12>

08001c5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]
 8001c6c:	e00a      	b.n	8001c84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c6e:	f3af 8000 	nop.w
 8001c72:	4601      	mov	r1, r0
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	1c5a      	adds	r2, r3, #1
 8001c78:	60ba      	str	r2, [r7, #8]
 8001c7a:	b2ca      	uxtb	r2, r1
 8001c7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c7e:	697b      	ldr	r3, [r7, #20]
 8001c80:	3301      	adds	r3, #1
 8001c82:	617b      	str	r3, [r7, #20]
 8001c84:	697a      	ldr	r2, [r7, #20]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	dbf0      	blt.n	8001c6e <_read+0x12>
  }

  return len;
 8001c8c:	687b      	ldr	r3, [r7, #4]
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b086      	sub	sp, #24
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	60b9      	str	r1, [r7, #8]
 8001ca0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e009      	b.n	8001cbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	1c5a      	adds	r2, r3, #1
 8001cac:	60ba      	str	r2, [r7, #8]
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	dbf1      	blt.n	8001ca8 <_write+0x12>
  }
  return len;
 8001cc4:	687b      	ldr	r3, [r7, #4]
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3718      	adds	r7, #24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <_close>:

int _close(int file)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	b083      	sub	sp, #12
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	b083      	sub	sp, #12
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cf6:	605a      	str	r2, [r3, #4]
  return 0;
 8001cf8:	2300      	movs	r3, #0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <_isatty>:

int _isatty(int file)
{
 8001d06:	b480      	push	{r7}
 8001d08:	b083      	sub	sp, #12
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d0e:	2301      	movs	r3, #1
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
	...

08001d38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d40:	4a14      	ldr	r2, [pc, #80]	@ (8001d94 <_sbrk+0x5c>)
 8001d42:	4b15      	ldr	r3, [pc, #84]	@ (8001d98 <_sbrk+0x60>)
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d4c:	4b13      	ldr	r3, [pc, #76]	@ (8001d9c <_sbrk+0x64>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d102      	bne.n	8001d5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d54:	4b11      	ldr	r3, [pc, #68]	@ (8001d9c <_sbrk+0x64>)
 8001d56:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <_sbrk+0x68>)
 8001d58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d5a:	4b10      	ldr	r3, [pc, #64]	@ (8001d9c <_sbrk+0x64>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d207      	bcs.n	8001d78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d68:	f004 ffd4 	bl	8006d14 <__errno>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	220c      	movs	r2, #12
 8001d70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d72:	f04f 33ff 	mov.w	r3, #4294967295
 8001d76:	e009      	b.n	8001d8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d78:	4b08      	ldr	r3, [pc, #32]	@ (8001d9c <_sbrk+0x64>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d7e:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <_sbrk+0x64>)
 8001d80:	681a      	ldr	r2, [r3, #0]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4413      	add	r3, r2
 8001d86:	4a05      	ldr	r2, [pc, #20]	@ (8001d9c <_sbrk+0x64>)
 8001d88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	20030000 	.word	0x20030000
 8001d98:	00000400 	.word	0x00000400
 8001d9c:	200006f4 	.word	0x200006f4
 8001da0:	20000848 	.word	0x20000848

08001da4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <SystemInit+0x20>)
 8001daa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dae:	4a05      	ldr	r2, [pc, #20]	@ (8001dc4 <SystemInit+0x20>)
 8001db0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001db4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	e000ed00 	.word	0xe000ed00

08001dc8 <TM_MFRC522_Init>:
 */
#include "tm_stm32f4_mfrc522.h"

extern SPI_HandleTypeDef hspi4;

void TM_MFRC522_Init(void) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	TM_MFRC522_InitPins();
 8001dcc:	f000 f83c 	bl	8001e48 <TM_MFRC522_InitPins>
	//TM_SPI_Init(MFRC522_SPI, MFRC522_SPI_PINSPACK);

	TM_MFRC522_Reset();
 8001dd0:	f000 f921 	bl	8002016 <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8001dd4:	218d      	movs	r1, #141	@ 0x8d
 8001dd6:	202a      	movs	r0, #42	@ 0x2a
 8001dd8:	f000 f842 	bl	8001e60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8001ddc:	213e      	movs	r1, #62	@ 0x3e
 8001dde:	202b      	movs	r0, #43	@ 0x2b
 8001de0:	f000 f83e 	bl	8001e60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);           
 8001de4:	211e      	movs	r1, #30
 8001de6:	202d      	movs	r0, #45	@ 0x2d
 8001de8:	f000 f83a 	bl	8001e60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 8001dec:	2100      	movs	r1, #0
 8001dee:	202c      	movs	r0, #44	@ 0x2c
 8001df0:	f000 f836 	bl	8001e60 <TM_MFRC522_WriteRegister>

	/* 48dB gain */
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8001df4:	2170      	movs	r1, #112	@ 0x70
 8001df6:	2026      	movs	r0, #38	@ 0x26
 8001df8:	f000 f832 	bl	8001e60 <TM_MFRC522_WriteRegister>
	
	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8001dfc:	2140      	movs	r1, #64	@ 0x40
 8001dfe:	2015      	movs	r0, #21
 8001e00:	f000 f82e 	bl	8001e60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8001e04:	213d      	movs	r1, #61	@ 0x3d
 8001e06:	2011      	movs	r0, #17
 8001e08:	f000 f82a 	bl	8001e60 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 8001e0c:	f000 f8ee 	bl	8001fec <TM_MFRC522_AntennaOn>
}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id) {
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b084      	sub	sp, #16
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	//Find cards, return card type
	status = TM_MFRC522_Request(PICC_REQIDL, id);	
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	2026      	movs	r0, #38	@ 0x26
 8001e20:	f000 f901 	bl	8002026 <TM_MFRC522_Request>
 8001e24:	4603      	mov	r3, r0
 8001e26:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8001e28:	7bfb      	ldrb	r3, [r7, #15]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d104      	bne.n	8001e38 <TM_MFRC522_Check+0x24>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);	
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f9ed 	bl	800220e <TM_MFRC522_Anticoll>
 8001e34:	4603      	mov	r3, r0
 8001e36:	73fb      	strb	r3, [r7, #15]
	}
	TM_MFRC522_Halt();			//Command card into hibernation 
 8001e38:	f000 fa6f 	bl	800231a <TM_MFRC522_Halt>

	return status;
 8001e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
	...

08001e48 <TM_MFRC522_InitPins>:
		}
	}
	return MI_OK;
}

void TM_MFRC522_InitPins(void) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
//	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
	//CS pin
//	GPIO_InitStruct.GPIO_Pin = MFRC522_CS_PIN;
//	GPIO_Init(MFRC522_CS_PORT, &GPIO_InitStruct);

	MFRC522_CS_HIGH;
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4802      	ldr	r0, [pc, #8]	@ (8001e5c <TM_MFRC522_InitPins+0x14>)
 8001e52:	f000 fdcf 	bl	80029f4 <HAL_GPIO_WritePin>
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40021000 	.word	0x40021000

08001e60 <TM_MFRC522_WriteRegister>:

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	460a      	mov	r2, r1
 8001e6a:	71fb      	strb	r3, [r7, #7]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	71bb      	strb	r3, [r7, #6]
	//CS low
	MFRC522_CS_LOW;
 8001e70:	2200      	movs	r2, #0
 8001e72:	2110      	movs	r1, #16
 8001e74:	481a      	ldr	r0, [pc, #104]	@ (8001ee0 <TM_MFRC522_WriteRegister+0x80>)
 8001e76:	f000 fdbd 	bl	80029f4 <HAL_GPIO_WritePin>
	//Send address
	uint8_t buf = (addr << 1) & 0x7E;
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	b2db      	uxtb	r3, r3
 8001e80:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef ret = 0;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 8001e8c:	f107 010e 	add.w	r1, r7, #14
 8001e90:	230a      	movs	r3, #10
 8001e92:	2201      	movs	r2, #1
 8001e94:	4813      	ldr	r0, [pc, #76]	@ (8001ee4 <TM_MFRC522_WriteRegister+0x84>)
 8001e96:	f002 fdf6 	bl	8004a86 <HAL_SPI_Transmit>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001e9e:	bf00      	nop
 8001ea0:	4810      	ldr	r0, [pc, #64]	@ (8001ee4 <TM_MFRC522_WriteRegister+0x84>)
 8001ea2:	f003 f9f6 	bl	8005292 <HAL_SPI_GetState>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	73fb      	strb	r3, [r7, #15]
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d0f7      	beq.n	8001ea0 <TM_MFRC522_WriteRegister+0x40>
	//Send data	
	HAL_SPI_Transmit(&hspi4, &val, 1, 10);
 8001eb0:	1db9      	adds	r1, r7, #6
 8001eb2:	230a      	movs	r3, #10
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	480b      	ldr	r0, [pc, #44]	@ (8001ee4 <TM_MFRC522_WriteRegister+0x84>)
 8001eb8:	f002 fde5 	bl	8004a86 <HAL_SPI_Transmit>
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001ebc:	bf00      	nop
 8001ebe:	4809      	ldr	r0, [pc, #36]	@ (8001ee4 <TM_MFRC522_WriteRegister+0x84>)
 8001ec0:	f003 f9e7 	bl	8005292 <HAL_SPI_GetState>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	73fb      	strb	r3, [r7, #15]
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d0f7      	beq.n	8001ebe <TM_MFRC522_WriteRegister+0x5e>
	//CS high
	MFRC522_CS_HIGH;
 8001ece:	2201      	movs	r2, #1
 8001ed0:	2110      	movs	r1, #16
 8001ed2:	4803      	ldr	r0, [pc, #12]	@ (8001ee0 <TM_MFRC522_WriteRegister+0x80>)
 8001ed4:	f000 fd8e 	bl	80029f4 <HAL_GPIO_WritePin>
}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	20000654 	.word	0x20000654

08001ee8 <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b084      	sub	sp, #16
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	//CS low
	MFRC522_CS_LOW;
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2110      	movs	r1, #16
 8001ef6:	481f      	ldr	r0, [pc, #124]	@ (8001f74 <TM_MFRC522_ReadRegister+0x8c>)
 8001ef8:	f000 fd7c 	bl	80029f4 <HAL_GPIO_WritePin>

	uint8_t buf = ((addr << 1) & 0x7E) | 0x80;
 8001efc:	79fb      	ldrb	r3, [r7, #7]
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	b25b      	sxtb	r3, r3
 8001f02:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8001f06:	b25b      	sxtb	r3, r3
 8001f08:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001f0c:	b25b      	sxtb	r3, r3
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef ret = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 8001f16:	f107 010d 	add.w	r1, r7, #13
 8001f1a:	230a      	movs	r3, #10
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	4816      	ldr	r0, [pc, #88]	@ (8001f78 <TM_MFRC522_ReadRegister+0x90>)
 8001f20:	f002 fdb1 	bl	8004a86 <HAL_SPI_Transmit>
 8001f24:	4603      	mov	r3, r0
 8001f26:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001f28:	bf00      	nop
 8001f2a:	4813      	ldr	r0, [pc, #76]	@ (8001f78 <TM_MFRC522_ReadRegister+0x90>)
 8001f2c:	f003 f9b1 	bl	8005292 <HAL_SPI_GetState>
 8001f30:	4603      	mov	r3, r0
 8001f32:	73fb      	strb	r3, [r7, #15]
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d0f7      	beq.n	8001f2a <TM_MFRC522_ReadRegister+0x42>
	ret = HAL_SPI_Receive(&hspi4, &val, 1, 10);
 8001f3a:	f107 010e 	add.w	r1, r7, #14
 8001f3e:	230a      	movs	r3, #10
 8001f40:	2201      	movs	r2, #1
 8001f42:	480d      	ldr	r0, [pc, #52]	@ (8001f78 <TM_MFRC522_ReadRegister+0x90>)
 8001f44:	f002 fee3 	bl	8004d0e <HAL_SPI_Receive>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8001f4c:	bf00      	nop
 8001f4e:	480a      	ldr	r0, [pc, #40]	@ (8001f78 <TM_MFRC522_ReadRegister+0x90>)
 8001f50:	f003 f99f 	bl	8005292 <HAL_SPI_GetState>
 8001f54:	4603      	mov	r3, r0
 8001f56:	73fb      	strb	r3, [r7, #15]
 8001f58:	7bfb      	ldrb	r3, [r7, #15]
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d0f7      	beq.n	8001f4e <TM_MFRC522_ReadRegister+0x66>
	//CS high
	MFRC522_CS_HIGH;
 8001f5e:	2201      	movs	r2, #1
 8001f60:	2110      	movs	r1, #16
 8001f62:	4804      	ldr	r0, [pc, #16]	@ (8001f74 <TM_MFRC522_ReadRegister+0x8c>)
 8001f64:	f000 fd46 	bl	80029f4 <HAL_GPIO_WritePin>

	return val;	
 8001f68:	7bbb      	ldrb	r3, [r7, #14]
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3710      	adds	r7, #16
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000
 8001f78:	20000654 	.word	0x20000654

08001f7c <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	460a      	mov	r2, r1
 8001f86:	71fb      	strb	r3, [r7, #7]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff ffaa 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 8001f94:	4603      	mov	r3, r0
 8001f96:	461a      	mov	r2, r3
 8001f98:	79bb      	ldrb	r3, [r7, #6]
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	79fb      	ldrb	r3, [r7, #7]
 8001fa0:	4611      	mov	r1, r2
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7ff ff5c 	bl	8001e60 <TM_MFRC522_WriteRegister>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	460a      	mov	r2, r1
 8001fba:	71fb      	strb	r3, [r7, #7]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f7ff ff90 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	b25a      	sxtb	r2, r3
 8001fcc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	b25b      	sxtb	r3, r3
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	b25b      	sxtb	r3, r3
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	4611      	mov	r1, r2
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7ff ff3e 	bl	8001e60 <TM_MFRC522_WriteRegister>
} 
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8001ff2:	2014      	movs	r0, #20
 8001ff4:	f7ff ff78 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d103      	bne.n	800200e <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8002006:	2103      	movs	r1, #3
 8002008:	2014      	movs	r0, #20
 800200a:	f7ff ffb7 	bl	8001f7c <TM_MFRC522_SetBitMask>
	}
}
 800200e:	bf00      	nop
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 8002016:	b580      	push	{r7, lr}
 8002018:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 800201a:	210f      	movs	r1, #15
 800201c:	2001      	movs	r0, #1
 800201e:	f7ff ff1f 	bl	8001e60 <TM_MFRC522_WriteRegister>
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}

08002026 <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8002026:	b580      	push	{r7, lr}
 8002028:	b086      	sub	sp, #24
 800202a:	af02      	add	r7, sp, #8
 800202c:	4603      	mov	r3, r0
 800202e:	6039      	str	r1, [r7, #0]
 8002030:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;  
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 8002032:	2107      	movs	r1, #7
 8002034:	200d      	movs	r0, #13
 8002036:	f7ff ff13 	bl	8001e60 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	79fa      	ldrb	r2, [r7, #7]
 800203e:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002040:	f107 030c 	add.w	r3, r7, #12
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	2201      	movs	r2, #1
 800204a:	6839      	ldr	r1, [r7, #0]
 800204c:	200c      	movs	r0, #12
 800204e:	f000 f80f 	bl	8002070 <TM_MFRC522_ToCard>
 8002052:	4603      	mov	r3, r0
 8002054:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10)) {    
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d102      	bne.n	8002062 <TM_MFRC522_Request+0x3c>
 800205c:	89bb      	ldrh	r3, [r7, #12]
 800205e:	2b10      	cmp	r3, #16
 8002060:	d001      	beq.n	8002066 <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 8002062:	2302      	movs	r3, #2
 8002064:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8002066:	7bfb      	ldrb	r3, [r7, #15]
}
 8002068:	4618      	mov	r0, r3
 800206a:	3710      	adds	r7, #16
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <TM_MFRC522_ToCard>:

TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8002070:	b590      	push	{r4, r7, lr}
 8002072:	b087      	sub	sp, #28
 8002074:	af00      	add	r7, sp, #0
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	4603      	mov	r3, r0
 800207c:	73fb      	strb	r3, [r7, #15]
 800207e:	4613      	mov	r3, r2
 8002080:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 8002082:	2302      	movs	r3, #2
 8002084:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8002086:	2300      	movs	r3, #0
 8002088:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 800208a:	2300      	movs	r3, #0
 800208c:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 800208e:	7bfb      	ldrb	r3, [r7, #15]
 8002090:	2b0c      	cmp	r3, #12
 8002092:	d006      	beq.n	80020a2 <TM_MFRC522_ToCard+0x32>
 8002094:	2b0e      	cmp	r3, #14
 8002096:	d109      	bne.n	80020ac <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8002098:	2312      	movs	r3, #18
 800209a:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 800209c:	2310      	movs	r3, #16
 800209e:	757b      	strb	r3, [r7, #21]
			break;
 80020a0:	e005      	b.n	80020ae <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 80020a2:	2377      	movs	r3, #119	@ 0x77
 80020a4:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 80020a6:	2330      	movs	r3, #48	@ 0x30
 80020a8:	757b      	strb	r3, [r7, #21]
			break;
 80020aa:	e000      	b.n	80020ae <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 80020ac:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 80020ae:	7dbb      	ldrb	r3, [r7, #22]
 80020b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	4619      	mov	r1, r3
 80020b8:	2002      	movs	r0, #2
 80020ba:	f7ff fed1 	bl	8001e60 <TM_MFRC522_WriteRegister>
	TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 80020be:	2180      	movs	r1, #128	@ 0x80
 80020c0:	2004      	movs	r0, #4
 80020c2:	f7ff ff75 	bl	8001fb0 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 80020c6:	2180      	movs	r1, #128	@ 0x80
 80020c8:	200a      	movs	r0, #10
 80020ca:	f7ff ff57 	bl	8001f7c <TM_MFRC522_SetBitMask>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 80020ce:	2100      	movs	r1, #0
 80020d0:	2001      	movs	r0, #1
 80020d2:	f7ff fec5 	bl	8001e60 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {   
 80020d6:	2300      	movs	r3, #0
 80020d8:	827b      	strh	r3, [r7, #18]
 80020da:	e00a      	b.n	80020f2 <TM_MFRC522_ToCard+0x82>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);    
 80020dc:	8a7b      	ldrh	r3, [r7, #18]
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	4413      	add	r3, r2
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	2009      	movs	r0, #9
 80020e8:	f7ff feba 	bl	8001e60 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {   
 80020ec:	8a7b      	ldrh	r3, [r7, #18]
 80020ee:	3301      	adds	r3, #1
 80020f0:	827b      	strh	r3, [r7, #18]
 80020f2:	7bbb      	ldrb	r3, [r7, #14]
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	8a7a      	ldrh	r2, [r7, #18]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	d3ef      	bcc.n	80020dc <TM_MFRC522_ToCard+0x6c>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	4619      	mov	r1, r3
 8002100:	2001      	movs	r0, #1
 8002102:	f7ff fead 	bl	8001e60 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {    
 8002106:	7bfb      	ldrb	r3, [r7, #15]
 8002108:	2b0c      	cmp	r3, #12
 800210a:	d103      	bne.n	8002114 <TM_MFRC522_ToCard+0xa4>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts  
 800210c:	2180      	movs	r1, #128	@ 0x80
 800210e:	200d      	movs	r0, #13
 8002110:	f7ff ff34 	bl	8001f7c <TM_MFRC522_SetBitMask>
	}   

	//Waiting to receive data to complete
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 8002114:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002118:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 800211a:	2004      	movs	r0, #4
 800211c:	f7ff fee4 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 8002120:	4603      	mov	r3, r0
 8002122:	753b      	strb	r3, [r7, #20]
		i--;
 8002124:	8a7b      	ldrh	r3, [r7, #18]
 8002126:	3b01      	subs	r3, #1
 8002128:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 800212a:	8a7b      	ldrh	r3, [r7, #18]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d00a      	beq.n	8002146 <TM_MFRC522_ToCard+0xd6>
 8002130:	7d3b      	ldrb	r3, [r7, #20]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d105      	bne.n	8002146 <TM_MFRC522_ToCard+0xd6>
 800213a:	7d3a      	ldrb	r2, [r7, #20]
 800213c:	7d7b      	ldrb	r3, [r7, #21]
 800213e:	4013      	ands	r3, r2
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d0e9      	beq.n	800211a <TM_MFRC522_ToCard+0xaa>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 8002146:	2180      	movs	r1, #128	@ 0x80
 8002148:	200d      	movs	r0, #13
 800214a:	f7ff ff31 	bl	8001fb0 <TM_MFRC522_ClearBitMask>

	if (i != 0)  {
 800214e:	8a7b      	ldrh	r3, [r7, #18]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d057      	beq.n	8002204 <TM_MFRC522_ToCard+0x194>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8002154:	2006      	movs	r0, #6
 8002156:	f7ff fec7 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 800215a:	4603      	mov	r3, r0
 800215c:	f003 031b 	and.w	r3, r3, #27
 8002160:	2b00      	cmp	r3, #0
 8002162:	d14d      	bne.n	8002200 <TM_MFRC522_ToCard+0x190>
			status = MI_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) {   
 8002168:	7d3a      	ldrb	r2, [r7, #20]
 800216a:	7dbb      	ldrb	r3, [r7, #22]
 800216c:	4013      	ands	r3, r2
 800216e:	b2db      	uxtb	r3, r3
 8002170:	f003 0301 	and.w	r3, r3, #1
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <TM_MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;			
 8002178:	2301      	movs	r3, #1
 800217a:	75fb      	strb	r3, [r7, #23]
			}

			if (command == PCD_TRANSCEIVE) {
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	2b0c      	cmp	r3, #12
 8002180:	d140      	bne.n	8002204 <TM_MFRC522_ToCard+0x194>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8002182:	200a      	movs	r0, #10
 8002184:	f7ff feb0 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 8002188:	4603      	mov	r3, r0
 800218a:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 800218c:	200c      	movs	r0, #12
 800218e:	f7ff feab 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 8002192:	4603      	mov	r3, r0
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	747b      	strb	r3, [r7, #17]
				if (lastBits) {   
 800219a:	7c7b      	ldrb	r3, [r7, #17]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d00b      	beq.n	80021b8 <TM_MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;   
 80021a0:	7d3b      	ldrb	r3, [r7, #20]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	00db      	lsls	r3, r3, #3
 80021a8:	b29a      	uxth	r2, r3
 80021aa:	7c7b      	ldrb	r3, [r7, #17]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	4413      	add	r3, r2
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b4:	801a      	strh	r2, [r3, #0]
 80021b6:	e005      	b.n	80021c4 <TM_MFRC522_ToCard+0x154>
				} else {   
					*backLen = n * 8;   
 80021b8:	7d3b      	ldrb	r3, [r7, #20]
 80021ba:	b29b      	uxth	r3, r3
 80021bc:	00db      	lsls	r3, r3, #3
 80021be:	b29a      	uxth	r2, r3
 80021c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c2:	801a      	strh	r2, [r3, #0]
				}

				if (n == 0) {   
 80021c4:	7d3b      	ldrb	r3, [r7, #20]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <TM_MFRC522_ToCard+0x15e>
					n = 1;    
 80021ca:	2301      	movs	r3, #1
 80021cc:	753b      	strb	r3, [r7, #20]
				}
				if (n > MFRC522_MAX_LEN) {   
 80021ce:	7d3b      	ldrb	r3, [r7, #20]
 80021d0:	2b10      	cmp	r3, #16
 80021d2:	d901      	bls.n	80021d8 <TM_MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;   
 80021d4:	2310      	movs	r3, #16
 80021d6:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {   
 80021d8:	2300      	movs	r3, #0
 80021da:	827b      	strh	r3, [r7, #18]
 80021dc:	e00a      	b.n	80021f4 <TM_MFRC522_ToCard+0x184>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);    
 80021de:	8a7b      	ldrh	r3, [r7, #18]
 80021e0:	687a      	ldr	r2, [r7, #4]
 80021e2:	18d4      	adds	r4, r2, r3
 80021e4:	2009      	movs	r0, #9
 80021e6:	f7ff fe7f 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 80021ea:	4603      	mov	r3, r0
 80021ec:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {   
 80021ee:	8a7b      	ldrh	r3, [r7, #18]
 80021f0:	3301      	adds	r3, #1
 80021f2:	827b      	strh	r3, [r7, #18]
 80021f4:	7d3b      	ldrb	r3, [r7, #20]
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	8a7a      	ldrh	r2, [r7, #18]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d3ef      	bcc.n	80021de <TM_MFRC522_ToCard+0x16e>
 80021fe:	e001      	b.n	8002204 <TM_MFRC522_ToCard+0x194>
				}
			}
		} else {   
			status = MI_ERR;  
 8002200:	2302      	movs	r3, #2
 8002202:	75fb      	strb	r3, [r7, #23]
		}
	}

	return status;
 8002204:	7dfb      	ldrb	r3, [r7, #23]
}
 8002206:	4618      	mov	r0, r3
 8002208:	371c      	adds	r7, #28
 800220a:	46bd      	mov	sp, r7
 800220c:	bd90      	pop	{r4, r7, pc}

0800220e <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 800220e:	b580      	push	{r7, lr}
 8002210:	b086      	sub	sp, #24
 8002212:	af02      	add	r7, sp, #8
 8002214:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 800221a:	2100      	movs	r1, #0
 800221c:	200d      	movs	r0, #13
 800221e:	f7ff fe1f 	bl	8001e60 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2293      	movs	r2, #147	@ 0x93
 8002226:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3301      	adds	r3, #1
 800222c:	2220      	movs	r2, #32
 800222e:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8002230:	f107 030a 	add.w	r3, r7, #10
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2202      	movs	r2, #2
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	200c      	movs	r0, #12
 800223e:	f7ff ff17 	bl	8002070 <TM_MFRC522_ToCard>
 8002242:	4603      	mov	r3, r0
 8002244:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8002246:	7bfb      	ldrb	r3, [r7, #15]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d118      	bne.n	800227e <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {   
 800224c:	2300      	movs	r3, #0
 800224e:	73bb      	strb	r3, [r7, #14]
 8002250:	e009      	b.n	8002266 <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8002252:	7bbb      	ldrb	r3, [r7, #14]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	4413      	add	r3, r2
 8002258:	781a      	ldrb	r2, [r3, #0]
 800225a:	7b7b      	ldrb	r3, [r7, #13]
 800225c:	4053      	eors	r3, r2
 800225e:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {   
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	3301      	adds	r3, #1
 8002264:	73bb      	strb	r3, [r7, #14]
 8002266:	7bbb      	ldrb	r3, [r7, #14]
 8002268:	2b03      	cmp	r3, #3
 800226a:	d9f2      	bls.n	8002252 <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {   
 800226c:	7bbb      	ldrb	r3, [r7, #14]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	7b7a      	ldrb	r2, [r7, #13]
 8002276:	429a      	cmp	r2, r3
 8002278:	d001      	beq.n	800227e <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;    
 800227a:	2302      	movs	r3, #2
 800227c:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 800227e:	7bfb      	ldrb	r3, [r7, #15]
} 
 8002280:	4618      	mov	r0, r3
 8002282:	3710      	adds	r7, #16
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <TM_MFRC522_CalculateCRC>:

void TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8002288:	b590      	push	{r4, r7, lr}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	460b      	mov	r3, r1
 8002292:	607a      	str	r2, [r7, #4]
 8002294:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);				//CRCIrq = 0
 8002296:	2104      	movs	r1, #4
 8002298:	2005      	movs	r0, #5
 800229a:	f7ff fe89 	bl	8001fb0 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 800229e:	2180      	movs	r1, #128	@ 0x80
 80022a0:	200a      	movs	r0, #10
 80022a2:	f7ff fe6b 	bl	8001f7c <TM_MFRC522_SetBitMask>
	//Write_MFRC522(CommandReg, PCD_IDLE);

	//Writing data to the FIFO	
	for (i = 0; i < len; i++) {   
 80022a6:	2300      	movs	r3, #0
 80022a8:	75fb      	strb	r3, [r7, #23]
 80022aa:	e00a      	b.n	80022c2 <TM_MFRC522_CalculateCRC+0x3a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));   
 80022ac:	7dfb      	ldrb	r3, [r7, #23]
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	4413      	add	r3, r2
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	4619      	mov	r1, r3
 80022b6:	2009      	movs	r0, #9
 80022b8:	f7ff fdd2 	bl	8001e60 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {   
 80022bc:	7dfb      	ldrb	r3, [r7, #23]
 80022be:	3301      	adds	r3, #1
 80022c0:	75fb      	strb	r3, [r7, #23]
 80022c2:	7dfa      	ldrb	r2, [r7, #23]
 80022c4:	7afb      	ldrb	r3, [r7, #11]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d3f0      	bcc.n	80022ac <TM_MFRC522_CalculateCRC+0x24>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80022ca:	2103      	movs	r1, #3
 80022cc:	2001      	movs	r0, #1
 80022ce:	f7ff fdc7 	bl	8001e60 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 80022d2:	23ff      	movs	r3, #255	@ 0xff
 80022d4:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80022d6:	2005      	movs	r0, #5
 80022d8:	f7ff fe06 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 80022dc:	4603      	mov	r3, r0
 80022de:	75bb      	strb	r3, [r7, #22]
		i--;
 80022e0:	7dfb      	ldrb	r3, [r7, #23]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 80022e6:	7dfb      	ldrb	r3, [r7, #23]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d004      	beq.n	80022f6 <TM_MFRC522_CalculateCRC+0x6e>
 80022ec:	7dbb      	ldrb	r3, [r7, #22]
 80022ee:	f003 0304 	and.w	r3, r3, #4
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d0ef      	beq.n	80022d6 <TM_MFRC522_CalculateCRC+0x4e>

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80022f6:	2022      	movs	r0, #34	@ 0x22
 80022f8:	f7ff fdf6 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	1c5c      	adds	r4, r3, #1
 8002308:	2021      	movs	r0, #33	@ 0x21
 800230a:	f7ff fded 	bl	8001ee8 <TM_MFRC522_ReadRegister>
 800230e:	4603      	mov	r3, r0
 8002310:	7023      	strb	r3, [r4, #0]
}
 8002312:	bf00      	nop
 8002314:	371c      	adds	r7, #28
 8002316:	46bd      	mov	sp, r7
 8002318:	bd90      	pop	{r4, r7, pc}

0800231a <TM_MFRC522_Halt>:
	}

	return status;
}

void TM_MFRC522_Halt(void) {
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4]; 

	buff[0] = PICC_HALT;
 8002320:	2350      	movs	r3, #80	@ 0x50
 8002322:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8002324:	2300      	movs	r3, #0
 8002326:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8002328:	463b      	mov	r3, r7
 800232a:	1c9a      	adds	r2, r3, #2
 800232c:	463b      	mov	r3, r7
 800232e:	2102      	movs	r1, #2
 8002330:	4618      	mov	r0, r3
 8002332:	f7ff ffa9 	bl	8002288 <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8002336:	463a      	mov	r2, r7
 8002338:	4639      	mov	r1, r7
 800233a:	1dbb      	adds	r3, r7, #6
 800233c:	9300      	str	r3, [sp, #0]
 800233e:	4613      	mov	r3, r2
 8002340:	2204      	movs	r2, #4
 8002342:	200c      	movs	r0, #12
 8002344:	f7ff fe94 	bl	8002070 <TM_MFRC522_ToCard>
}
 8002348:	bf00      	nop
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002388 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002354:	f7ff fd26 	bl	8001da4 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002358:	480c      	ldr	r0, [pc, #48]	@ (800238c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800235a:	490d      	ldr	r1, [pc, #52]	@ (8002390 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800235c:	4a0d      	ldr	r2, [pc, #52]	@ (8002394 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800235e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002360:	e002      	b.n	8002368 <LoopCopyDataInit>

08002362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002366:	3304      	adds	r3, #4

08002368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800236a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800236c:	d3f9      	bcc.n	8002362 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002370:	4c0a      	ldr	r4, [pc, #40]	@ (800239c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002372:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002374:	e001      	b.n	800237a <LoopFillZerobss>

08002376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002378:	3204      	adds	r2, #4

0800237a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800237a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800237c:	d3fb      	bcc.n	8002376 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800237e:	f004 fccf 	bl	8006d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002382:	f7ff f923 	bl	80015cc <main>
  bx  lr    
 8002386:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002388:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800238c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002390:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002394:	0800b648 	.word	0x0800b648
  ldr r2, =_sbss
 8002398:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800239c:	20000848 	.word	0x20000848

080023a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023a0:	e7fe      	b.n	80023a0 <ADC_IRQHandler>
	...

080023a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023a8:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <HAL_Init+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a0d      	ldr	r2, [pc, #52]	@ (80023e4 <HAL_Init+0x40>)
 80023ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023b4:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0a      	ldr	r2, [pc, #40]	@ (80023e4 <HAL_Init+0x40>)
 80023ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023c0:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a07      	ldr	r2, [pc, #28]	@ (80023e4 <HAL_Init+0x40>)
 80023c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023cc:	2003      	movs	r0, #3
 80023ce:	f000 f931 	bl	8002634 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023d2:	200f      	movs	r0, #15
 80023d4:	f000 f808 	bl	80023e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023d8:	f7ff facc 	bl	8001974 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40023c00 	.word	0x40023c00

080023e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023f0:	4b12      	ldr	r3, [pc, #72]	@ (800243c <HAL_InitTick+0x54>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <HAL_InitTick+0x58>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	4619      	mov	r1, r3
 80023fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002402:	fbb2 f3f3 	udiv	r3, r2, r3
 8002406:	4618      	mov	r0, r3
 8002408:	f000 f93b 	bl	8002682 <HAL_SYSTICK_Config>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e00e      	b.n	8002434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b0f      	cmp	r3, #15
 800241a:	d80a      	bhi.n	8002432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800241c:	2200      	movs	r2, #0
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	f04f 30ff 	mov.w	r0, #4294967295
 8002424:	f000 f911 	bl	800264a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002428:	4a06      	ldr	r2, [pc, #24]	@ (8002444 <HAL_InitTick+0x5c>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	e000      	b.n	8002434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
}
 8002434:	4618      	mov	r0, r3
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000008 	.word	0x20000008
 8002440:	20000010 	.word	0x20000010
 8002444:	2000000c 	.word	0x2000000c

08002448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <HAL_IncTick+0x20>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	461a      	mov	r2, r3
 8002452:	4b06      	ldr	r3, [pc, #24]	@ (800246c <HAL_IncTick+0x24>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4413      	add	r3, r2
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <HAL_IncTick+0x24>)
 800245a:	6013      	str	r3, [r2, #0]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	20000010 	.word	0x20000010
 800246c:	200006f8 	.word	0x200006f8

08002470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return uwTick;
 8002474:	4b03      	ldr	r3, [pc, #12]	@ (8002484 <HAL_GetTick+0x14>)
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	4618      	mov	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	200006f8 	.word	0x200006f8

08002488 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002490:	f7ff ffee 	bl	8002470 <HAL_GetTick>
 8002494:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024a0:	d005      	beq.n	80024ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024a2:	4b0a      	ldr	r3, [pc, #40]	@ (80024cc <HAL_Delay+0x44>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	461a      	mov	r2, r3
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4413      	add	r3, r2
 80024ac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ae:	bf00      	nop
 80024b0:	f7ff ffde 	bl	8002470 <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d8f7      	bhi.n	80024b0 <HAL_Delay+0x28>
  {
  }
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	3710      	adds	r7, #16
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000010 	.word	0x20000010

080024d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002514 <__NVIC_SetPriorityGrouping+0x44>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024e6:	68ba      	ldr	r2, [r7, #8]
 80024e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024ec:	4013      	ands	r3, r2
 80024ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002502:	4a04      	ldr	r2, [pc, #16]	@ (8002514 <__NVIC_SetPriorityGrouping+0x44>)
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	60d3      	str	r3, [r2, #12]
}
 8002508:	bf00      	nop
 800250a:	3714      	adds	r7, #20
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	e000ed00 	.word	0xe000ed00

08002518 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800251c:	4b04      	ldr	r3, [pc, #16]	@ (8002530 <__NVIC_GetPriorityGrouping+0x18>)
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	0a1b      	lsrs	r3, r3, #8
 8002522:	f003 0307 	and.w	r3, r3, #7
}
 8002526:	4618      	mov	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	e000ed00 	.word	0xe000ed00

08002534 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	6039      	str	r1, [r7, #0]
 800253e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002544:	2b00      	cmp	r3, #0
 8002546:	db0a      	blt.n	800255e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	b2da      	uxtb	r2, r3
 800254c:	490c      	ldr	r1, [pc, #48]	@ (8002580 <__NVIC_SetPriority+0x4c>)
 800254e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002552:	0112      	lsls	r2, r2, #4
 8002554:	b2d2      	uxtb	r2, r2
 8002556:	440b      	add	r3, r1
 8002558:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800255c:	e00a      	b.n	8002574 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	b2da      	uxtb	r2, r3
 8002562:	4908      	ldr	r1, [pc, #32]	@ (8002584 <__NVIC_SetPriority+0x50>)
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	3b04      	subs	r3, #4
 800256c:	0112      	lsls	r2, r2, #4
 800256e:	b2d2      	uxtb	r2, r2
 8002570:	440b      	add	r3, r1
 8002572:	761a      	strb	r2, [r3, #24]
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr
 8002580:	e000e100 	.word	0xe000e100
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002588:	b480      	push	{r7}
 800258a:	b089      	sub	sp, #36	@ 0x24
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f003 0307 	and.w	r3, r3, #7
 800259a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	f1c3 0307 	rsb	r3, r3, #7
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	bf28      	it	cs
 80025a6:	2304      	movcs	r3, #4
 80025a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	3304      	adds	r3, #4
 80025ae:	2b06      	cmp	r3, #6
 80025b0:	d902      	bls.n	80025b8 <NVIC_EncodePriority+0x30>
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3b03      	subs	r3, #3
 80025b6:	e000      	b.n	80025ba <NVIC_EncodePriority+0x32>
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025bc:	f04f 32ff 	mov.w	r2, #4294967295
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43da      	mvns	r2, r3
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	401a      	ands	r2, r3
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d0:	f04f 31ff 	mov.w	r1, #4294967295
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	fa01 f303 	lsl.w	r3, r1, r3
 80025da:	43d9      	mvns	r1, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	4313      	orrs	r3, r2
         );
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3724      	adds	r7, #36	@ 0x24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
	...

080025f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3b01      	subs	r3, #1
 80025fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002600:	d301      	bcc.n	8002606 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002602:	2301      	movs	r3, #1
 8002604:	e00f      	b.n	8002626 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002606:	4a0a      	ldr	r2, [pc, #40]	@ (8002630 <SysTick_Config+0x40>)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3b01      	subs	r3, #1
 800260c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800260e:	210f      	movs	r1, #15
 8002610:	f04f 30ff 	mov.w	r0, #4294967295
 8002614:	f7ff ff8e 	bl	8002534 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002618:	4b05      	ldr	r3, [pc, #20]	@ (8002630 <SysTick_Config+0x40>)
 800261a:	2200      	movs	r2, #0
 800261c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800261e:	4b04      	ldr	r3, [pc, #16]	@ (8002630 <SysTick_Config+0x40>)
 8002620:	2207      	movs	r2, #7
 8002622:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3708      	adds	r7, #8
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	e000e010 	.word	0xe000e010

08002634 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f7ff ff47 	bl	80024d0 <__NVIC_SetPriorityGrouping>
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800264a:	b580      	push	{r7, lr}
 800264c:	b086      	sub	sp, #24
 800264e:	af00      	add	r7, sp, #0
 8002650:	4603      	mov	r3, r0
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
 8002656:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800265c:	f7ff ff5c 	bl	8002518 <__NVIC_GetPriorityGrouping>
 8002660:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	68b9      	ldr	r1, [r7, #8]
 8002666:	6978      	ldr	r0, [r7, #20]
 8002668:	f7ff ff8e 	bl	8002588 <NVIC_EncodePriority>
 800266c:	4602      	mov	r2, r0
 800266e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002672:	4611      	mov	r1, r2
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff5d 	bl	8002534 <__NVIC_SetPriority>
}
 800267a:	bf00      	nop
 800267c:	3718      	adds	r7, #24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b082      	sub	sp, #8
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ffb0 	bl	80025f0 <SysTick_Config>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800269c:	b480      	push	{r7}
 800269e:	b089      	sub	sp, #36	@ 0x24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026aa:	2300      	movs	r3, #0
 80026ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026b2:	2300      	movs	r3, #0
 80026b4:	61fb      	str	r3, [r7, #28]
 80026b6:	e177      	b.n	80029a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026b8:	2201      	movs	r2, #1
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	fa02 f303 	lsl.w	r3, r2, r3
 80026c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	697a      	ldr	r2, [r7, #20]
 80026c8:	4013      	ands	r3, r2
 80026ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026cc:	693a      	ldr	r2, [r7, #16]
 80026ce:	697b      	ldr	r3, [r7, #20]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	f040 8166 	bne.w	80029a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 0303 	and.w	r3, r3, #3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d005      	beq.n	80026ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d130      	bne.n	8002750 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026f4:	69fb      	ldr	r3, [r7, #28]
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	2203      	movs	r2, #3
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	43db      	mvns	r3, r3
 8002700:	69ba      	ldr	r2, [r7, #24]
 8002702:	4013      	ands	r3, r2
 8002704:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68da      	ldr	r2, [r3, #12]
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	fa02 f303 	lsl.w	r3, r2, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4313      	orrs	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69ba      	ldr	r2, [r7, #24]
 800271c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002724:	2201      	movs	r2, #1
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	091b      	lsrs	r3, r3, #4
 800273a:	f003 0201 	and.w	r2, r3, #1
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	69ba      	ldr	r2, [r7, #24]
 8002746:	4313      	orrs	r3, r2
 8002748:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0303 	and.w	r3, r3, #3
 8002758:	2b03      	cmp	r3, #3
 800275a:	d017      	beq.n	800278c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	2203      	movs	r2, #3
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	fa02 f303 	lsl.w	r3, r2, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	69ba      	ldr	r2, [r7, #24]
 800278a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0303 	and.w	r3, r3, #3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d123      	bne.n	80027e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	08da      	lsrs	r2, r3, #3
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3208      	adds	r2, #8
 80027a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	009b      	lsls	r3, r3, #2
 80027ae:	220f      	movs	r2, #15
 80027b0:	fa02 f303 	lsl.w	r3, r2, r3
 80027b4:	43db      	mvns	r3, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4013      	ands	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	691a      	ldr	r2, [r3, #16]
 80027c0:	69fb      	ldr	r3, [r7, #28]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	08da      	lsrs	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	3208      	adds	r2, #8
 80027da:	69b9      	ldr	r1, [r7, #24]
 80027dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	005b      	lsls	r3, r3, #1
 80027ea:	2203      	movs	r2, #3
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	43db      	mvns	r3, r3
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	4013      	ands	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0203 	and.w	r2, r3, #3
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	69ba      	ldr	r2, [r7, #24]
 800280a:	4313      	orrs	r3, r2
 800280c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800281c:	2b00      	cmp	r3, #0
 800281e:	f000 80c0 	beq.w	80029a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	4b66      	ldr	r3, [pc, #408]	@ (80029c0 <HAL_GPIO_Init+0x324>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	4a65      	ldr	r2, [pc, #404]	@ (80029c0 <HAL_GPIO_Init+0x324>)
 800282c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002830:	6453      	str	r3, [r2, #68]	@ 0x44
 8002832:	4b63      	ldr	r3, [pc, #396]	@ (80029c0 <HAL_GPIO_Init+0x324>)
 8002834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002836:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800283e:	4a61      	ldr	r2, [pc, #388]	@ (80029c4 <HAL_GPIO_Init+0x328>)
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	089b      	lsrs	r3, r3, #2
 8002844:	3302      	adds	r3, #2
 8002846:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800284a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	220f      	movs	r2, #15
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	43db      	mvns	r3, r3
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	4013      	ands	r3, r2
 8002860:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a58      	ldr	r2, [pc, #352]	@ (80029c8 <HAL_GPIO_Init+0x32c>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d037      	beq.n	80028da <HAL_GPIO_Init+0x23e>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a57      	ldr	r2, [pc, #348]	@ (80029cc <HAL_GPIO_Init+0x330>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d031      	beq.n	80028d6 <HAL_GPIO_Init+0x23a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a56      	ldr	r2, [pc, #344]	@ (80029d0 <HAL_GPIO_Init+0x334>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d02b      	beq.n	80028d2 <HAL_GPIO_Init+0x236>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a55      	ldr	r2, [pc, #340]	@ (80029d4 <HAL_GPIO_Init+0x338>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d025      	beq.n	80028ce <HAL_GPIO_Init+0x232>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a54      	ldr	r2, [pc, #336]	@ (80029d8 <HAL_GPIO_Init+0x33c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d01f      	beq.n	80028ca <HAL_GPIO_Init+0x22e>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a53      	ldr	r2, [pc, #332]	@ (80029dc <HAL_GPIO_Init+0x340>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d019      	beq.n	80028c6 <HAL_GPIO_Init+0x22a>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a52      	ldr	r2, [pc, #328]	@ (80029e0 <HAL_GPIO_Init+0x344>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d013      	beq.n	80028c2 <HAL_GPIO_Init+0x226>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a51      	ldr	r2, [pc, #324]	@ (80029e4 <HAL_GPIO_Init+0x348>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d00d      	beq.n	80028be <HAL_GPIO_Init+0x222>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a50      	ldr	r2, [pc, #320]	@ (80029e8 <HAL_GPIO_Init+0x34c>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d007      	beq.n	80028ba <HAL_GPIO_Init+0x21e>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a4f      	ldr	r2, [pc, #316]	@ (80029ec <HAL_GPIO_Init+0x350>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d101      	bne.n	80028b6 <HAL_GPIO_Init+0x21a>
 80028b2:	2309      	movs	r3, #9
 80028b4:	e012      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028b6:	230a      	movs	r3, #10
 80028b8:	e010      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028ba:	2308      	movs	r3, #8
 80028bc:	e00e      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028be:	2307      	movs	r3, #7
 80028c0:	e00c      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028c2:	2306      	movs	r3, #6
 80028c4:	e00a      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028c6:	2305      	movs	r3, #5
 80028c8:	e008      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028ca:	2304      	movs	r3, #4
 80028cc:	e006      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028ce:	2303      	movs	r3, #3
 80028d0:	e004      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028d2:	2302      	movs	r3, #2
 80028d4:	e002      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028d6:	2301      	movs	r3, #1
 80028d8:	e000      	b.n	80028dc <HAL_GPIO_Init+0x240>
 80028da:	2300      	movs	r3, #0
 80028dc:	69fa      	ldr	r2, [r7, #28]
 80028de:	f002 0203 	and.w	r2, r2, #3
 80028e2:	0092      	lsls	r2, r2, #2
 80028e4:	4093      	lsls	r3, r2
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028ec:	4935      	ldr	r1, [pc, #212]	@ (80029c4 <HAL_GPIO_Init+0x328>)
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	089b      	lsrs	r3, r3, #2
 80028f2:	3302      	adds	r3, #2
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028fa:	4b3d      	ldr	r3, [pc, #244]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002916:	69ba      	ldr	r2, [r7, #24]
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800291e:	4a34      	ldr	r2, [pc, #208]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002924:	4b32      	ldr	r3, [pc, #200]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d003      	beq.n	8002948 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4313      	orrs	r3, r2
 8002946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002948:	4a29      	ldr	r2, [pc, #164]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800294e:	4b28      	ldr	r3, [pc, #160]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	43db      	mvns	r3, r3
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	4013      	ands	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002966:	2b00      	cmp	r3, #0
 8002968:	d003      	beq.n	8002972 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002972:	4a1f      	ldr	r2, [pc, #124]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 8002974:	69bb      	ldr	r3, [r7, #24]
 8002976:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002978:	4b1d      	ldr	r3, [pc, #116]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	43db      	mvns	r3, r3
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4013      	ands	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800299c:	4a14      	ldr	r2, [pc, #80]	@ (80029f0 <HAL_GPIO_Init+0x354>)
 800299e:	69bb      	ldr	r3, [r7, #24]
 80029a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	3301      	adds	r3, #1
 80029a6:	61fb      	str	r3, [r7, #28]
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	2b0f      	cmp	r3, #15
 80029ac:	f67f ae84 	bls.w	80026b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029b0:	bf00      	nop
 80029b2:	bf00      	nop
 80029b4:	3724      	adds	r7, #36	@ 0x24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40013800 	.word	0x40013800
 80029c8:	40020000 	.word	0x40020000
 80029cc:	40020400 	.word	0x40020400
 80029d0:	40020800 	.word	0x40020800
 80029d4:	40020c00 	.word	0x40020c00
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40021400 	.word	0x40021400
 80029e0:	40021800 	.word	0x40021800
 80029e4:	40021c00 	.word	0x40021c00
 80029e8:	40022000 	.word	0x40022000
 80029ec:	40022400 	.word	0x40022400
 80029f0:	40013c00 	.word	0x40013c00

080029f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b083      	sub	sp, #12
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
 80029fc:	460b      	mov	r3, r1
 80029fe:	807b      	strh	r3, [r7, #2]
 8002a00:	4613      	mov	r3, r2
 8002a02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a04:	787b      	ldrb	r3, [r7, #1]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d003      	beq.n	8002a12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a0a:	887a      	ldrh	r2, [r7, #2]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a10:	e003      	b.n	8002a1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a12:	887b      	ldrh	r3, [r7, #2]
 8002a14:	041a      	lsls	r2, r3, #16
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	619a      	str	r2, [r3, #24]
}
 8002a1a:	bf00      	nop
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
	...

08002a28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e12b      	b.n	8002c92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d106      	bne.n	8002a54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f7fe ffb8 	bl	80019c4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2224      	movs	r2, #36	@ 0x24
 8002a58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f022 0201 	bic.w	r2, r2, #1
 8002a6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a8c:	f001 ff4a 	bl	8004924 <HAL_RCC_GetPCLK1Freq>
 8002a90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	4a81      	ldr	r2, [pc, #516]	@ (8002c9c <HAL_I2C_Init+0x274>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d807      	bhi.n	8002aac <HAL_I2C_Init+0x84>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	4a80      	ldr	r2, [pc, #512]	@ (8002ca0 <HAL_I2C_Init+0x278>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	bf94      	ite	ls
 8002aa4:	2301      	movls	r3, #1
 8002aa6:	2300      	movhi	r3, #0
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	e006      	b.n	8002aba <HAL_I2C_Init+0x92>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	4a7d      	ldr	r2, [pc, #500]	@ (8002ca4 <HAL_I2C_Init+0x27c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	bf94      	ite	ls
 8002ab4:	2301      	movls	r3, #1
 8002ab6:	2300      	movhi	r3, #0
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e0e7      	b.n	8002c92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	4a78      	ldr	r2, [pc, #480]	@ (8002ca8 <HAL_I2C_Init+0x280>)
 8002ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aca:	0c9b      	lsrs	r3, r3, #18
 8002acc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	430a      	orrs	r2, r1
 8002ae0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	4a6a      	ldr	r2, [pc, #424]	@ (8002c9c <HAL_I2C_Init+0x274>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d802      	bhi.n	8002afc <HAL_I2C_Init+0xd4>
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	3301      	adds	r3, #1
 8002afa:	e009      	b.n	8002b10 <HAL_I2C_Init+0xe8>
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b02:	fb02 f303 	mul.w	r3, r2, r3
 8002b06:	4a69      	ldr	r2, [pc, #420]	@ (8002cac <HAL_I2C_Init+0x284>)
 8002b08:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0c:	099b      	lsrs	r3, r3, #6
 8002b0e:	3301      	adds	r3, #1
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6812      	ldr	r2, [r2, #0]
 8002b14:	430b      	orrs	r3, r1
 8002b16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b22:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	495c      	ldr	r1, [pc, #368]	@ (8002c9c <HAL_I2C_Init+0x274>)
 8002b2c:	428b      	cmp	r3, r1
 8002b2e:	d819      	bhi.n	8002b64 <HAL_I2C_Init+0x13c>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	1e59      	subs	r1, r3, #1
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b3e:	1c59      	adds	r1, r3, #1
 8002b40:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b44:	400b      	ands	r3, r1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00a      	beq.n	8002b60 <HAL_I2C_Init+0x138>
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	1e59      	subs	r1, r3, #1
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b58:	3301      	adds	r3, #1
 8002b5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b5e:	e051      	b.n	8002c04 <HAL_I2C_Init+0x1dc>
 8002b60:	2304      	movs	r3, #4
 8002b62:	e04f      	b.n	8002c04 <HAL_I2C_Init+0x1dc>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d111      	bne.n	8002b90 <HAL_I2C_Init+0x168>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	1e58      	subs	r0, r3, #1
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6859      	ldr	r1, [r3, #4]
 8002b74:	460b      	mov	r3, r1
 8002b76:	005b      	lsls	r3, r3, #1
 8002b78:	440b      	add	r3, r1
 8002b7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7e:	3301      	adds	r3, #1
 8002b80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	bf0c      	ite	eq
 8002b88:	2301      	moveq	r3, #1
 8002b8a:	2300      	movne	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	e012      	b.n	8002bb6 <HAL_I2C_Init+0x18e>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	1e58      	subs	r0, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6859      	ldr	r1, [r3, #4]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	440b      	add	r3, r1
 8002b9e:	0099      	lsls	r1, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf0c      	ite	eq
 8002bb0:	2301      	moveq	r3, #1
 8002bb2:	2300      	movne	r3, #0
 8002bb4:	b2db      	uxtb	r3, r3
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_I2C_Init+0x196>
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e022      	b.n	8002c04 <HAL_I2C_Init+0x1dc>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	689b      	ldr	r3, [r3, #8]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10e      	bne.n	8002be4 <HAL_I2C_Init+0x1bc>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	1e58      	subs	r0, r3, #1
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6859      	ldr	r1, [r3, #4]
 8002bce:	460b      	mov	r3, r1
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	440b      	add	r3, r1
 8002bd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd8:	3301      	adds	r3, #1
 8002bda:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002be2:	e00f      	b.n	8002c04 <HAL_I2C_Init+0x1dc>
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	1e58      	subs	r0, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6859      	ldr	r1, [r3, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	440b      	add	r3, r1
 8002bf2:	0099      	lsls	r1, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c00:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c04:	6879      	ldr	r1, [r7, #4]
 8002c06:	6809      	ldr	r1, [r1, #0]
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	69da      	ldr	r2, [r3, #28]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c32:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6911      	ldr	r1, [r2, #16]
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	68d2      	ldr	r2, [r2, #12]
 8002c3e:	4311      	orrs	r1, r2
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	430b      	orrs	r3, r1
 8002c46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	695a      	ldr	r2, [r3, #20]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	431a      	orrs	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0201 	orr.w	r2, r2, #1
 8002c72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2220      	movs	r2, #32
 8002c7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	000186a0 	.word	0x000186a0
 8002ca0:	001e847f 	.word	0x001e847f
 8002ca4:	003d08ff 	.word	0x003d08ff
 8002ca8:	431bde83 	.word	0x431bde83
 8002cac:	10624dd3 	.word	0x10624dd3

08002cb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af02      	add	r7, sp, #8
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	607a      	str	r2, [r7, #4]
 8002cba:	461a      	mov	r2, r3
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	817b      	strh	r3, [r7, #10]
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002cc4:	f7ff fbd4 	bl	8002470 <HAL_GetTick>
 8002cc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	2b20      	cmp	r3, #32
 8002cd4:	f040 80e0 	bne.w	8002e98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	9300      	str	r3, [sp, #0]
 8002cdc:	2319      	movs	r3, #25
 8002cde:	2201      	movs	r2, #1
 8002ce0:	4970      	ldr	r1, [pc, #448]	@ (8002ea4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 ff3c 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e0d3      	b.n	8002e9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_I2C_Master_Transmit+0x50>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e0cc      	b.n	8002e9a <HAL_I2C_Master_Transmit+0x1ea>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d007      	beq.n	8002d26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f042 0201 	orr.w	r2, r2, #1
 8002d24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2221      	movs	r2, #33	@ 0x21
 8002d3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2210      	movs	r2, #16
 8002d42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	893a      	ldrh	r2, [r7, #8]
 8002d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	4a50      	ldr	r2, [pc, #320]	@ (8002ea8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002d66:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002d68:	8979      	ldrh	r1, [r7, #10]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	6a3a      	ldr	r2, [r7, #32]
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 fcf6 	bl	8003760 <I2C_MasterRequestWrite>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e08d      	b.n	8002e9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	695b      	ldr	r3, [r3, #20]
 8002d88:	613b      	str	r3, [r7, #16]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002d94:	e066      	b.n	8002e64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	6a39      	ldr	r1, [r7, #32]
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f000 fffa 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00d      	beq.n	8002dc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d107      	bne.n	8002dbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002dbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e06b      	b.n	8002e9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	781a      	ldrb	r2, [r3, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd2:	1c5a      	adds	r2, r3, #1
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	3b01      	subs	r3, #1
 8002de0:	b29a      	uxth	r2, r3
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dea:	3b01      	subs	r3, #1
 8002dec:	b29a      	uxth	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	695b      	ldr	r3, [r3, #20]
 8002df8:	f003 0304 	and.w	r3, r3, #4
 8002dfc:	2b04      	cmp	r3, #4
 8002dfe:	d11b      	bne.n	8002e38 <HAL_I2C_Master_Transmit+0x188>
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d017      	beq.n	8002e38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0c:	781a      	ldrb	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e30:	3b01      	subs	r3, #1
 8002e32:	b29a      	uxth	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	6a39      	ldr	r1, [r7, #32]
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f000 fff1 	bl	8003e24 <I2C_WaitOnBTFFlagUntilTimeout>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d00d      	beq.n	8002e64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4c:	2b04      	cmp	r3, #4
 8002e4e:	d107      	bne.n	8002e60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e01a      	b.n	8002e9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d194      	bne.n	8002d96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e94:	2300      	movs	r3, #0
 8002e96:	e000      	b.n	8002e9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002e98:	2302      	movs	r3, #2
  }
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3718      	adds	r7, #24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	00100002 	.word	0x00100002
 8002ea8:	ffff0000 	.word	0xffff0000

08002eac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b088      	sub	sp, #32
 8002eb0:	af02      	add	r7, sp, #8
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	4608      	mov	r0, r1
 8002eb6:	4611      	mov	r1, r2
 8002eb8:	461a      	mov	r2, r3
 8002eba:	4603      	mov	r3, r0
 8002ebc:	817b      	strh	r3, [r7, #10]
 8002ebe:	460b      	mov	r3, r1
 8002ec0:	813b      	strh	r3, [r7, #8]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ec6:	f7ff fad3 	bl	8002470 <HAL_GetTick>
 8002eca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2b20      	cmp	r3, #32
 8002ed6:	f040 80d9 	bne.w	800308c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	9300      	str	r3, [sp, #0]
 8002ede:	2319      	movs	r3, #25
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	496d      	ldr	r1, [pc, #436]	@ (8003098 <HAL_I2C_Mem_Write+0x1ec>)
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 fe3b 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	e0cc      	b.n	800308e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d101      	bne.n	8002f02 <HAL_I2C_Mem_Write+0x56>
 8002efe:	2302      	movs	r3, #2
 8002f00:	e0c5      	b.n	800308e <HAL_I2C_Mem_Write+0x1e2>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d007      	beq.n	8002f28 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f042 0201 	orr.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2221      	movs	r2, #33	@ 0x21
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2240      	movs	r2, #64	@ 0x40
 8002f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a3a      	ldr	r2, [r7, #32]
 8002f52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	4a4d      	ldr	r2, [pc, #308]	@ (800309c <HAL_I2C_Mem_Write+0x1f0>)
 8002f68:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f6a:	88f8      	ldrh	r0, [r7, #6]
 8002f6c:	893a      	ldrh	r2, [r7, #8]
 8002f6e:	8979      	ldrh	r1, [r7, #10]
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	9301      	str	r3, [sp, #4]
 8002f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	4603      	mov	r3, r0
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f000 fc72 	bl	8003864 <I2C_RequestMemoryWrite>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d052      	beq.n	800302c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e081      	b.n	800308e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 ff00 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00d      	beq.n	8002fb6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9e:	2b04      	cmp	r3, #4
 8002fa0:	d107      	bne.n	8002fb2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fb0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e06b      	b.n	800308e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fba:	781a      	ldrb	r2, [r3, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	b29a      	uxth	r2, r3
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	f003 0304 	and.w	r3, r3, #4
 8002ff0:	2b04      	cmp	r3, #4
 8002ff2:	d11b      	bne.n	800302c <HAL_I2C_Mem_Write+0x180>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d017      	beq.n	800302c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	781a      	ldrb	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300c:	1c5a      	adds	r2, r3, #1
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003016:	3b01      	subs	r3, #1
 8003018:	b29a      	uxth	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b01      	subs	r3, #1
 8003026:	b29a      	uxth	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003030:	2b00      	cmp	r3, #0
 8003032:	d1aa      	bne.n	8002f8a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fef3 	bl	8003e24 <I2C_WaitOnBTFFlagUntilTimeout>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d00d      	beq.n	8003060 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003048:	2b04      	cmp	r3, #4
 800304a:	d107      	bne.n	800305c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800305a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e016      	b.n	800308e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800306e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2220      	movs	r2, #32
 8003074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	e000      	b.n	800308e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800308c:	2302      	movs	r3, #2
  }
}
 800308e:	4618      	mov	r0, r3
 8003090:	3718      	adds	r7, #24
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}
 8003096:	bf00      	nop
 8003098:	00100002 	.word	0x00100002
 800309c:	ffff0000 	.word	0xffff0000

080030a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b08c      	sub	sp, #48	@ 0x30
 80030a4:	af02      	add	r7, sp, #8
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	4608      	mov	r0, r1
 80030aa:	4611      	mov	r1, r2
 80030ac:	461a      	mov	r2, r3
 80030ae:	4603      	mov	r3, r0
 80030b0:	817b      	strh	r3, [r7, #10]
 80030b2:	460b      	mov	r3, r1
 80030b4:	813b      	strh	r3, [r7, #8]
 80030b6:	4613      	mov	r3, r2
 80030b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030ba:	f7ff f9d9 	bl	8002470 <HAL_GetTick>
 80030be:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	f040 8214 	bne.w	80034f6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030d0:	9300      	str	r3, [sp, #0]
 80030d2:	2319      	movs	r3, #25
 80030d4:	2201      	movs	r2, #1
 80030d6:	497b      	ldr	r1, [pc, #492]	@ (80032c4 <HAL_I2C_Mem_Read+0x224>)
 80030d8:	68f8      	ldr	r0, [r7, #12]
 80030da:	f000 fd41 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80030e4:	2302      	movs	r3, #2
 80030e6:	e207      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d101      	bne.n	80030f6 <HAL_I2C_Mem_Read+0x56>
 80030f2:	2302      	movs	r3, #2
 80030f4:	e200      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	2b01      	cmp	r3, #1
 800310a:	d007      	beq.n	800311c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800312a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2222      	movs	r2, #34	@ 0x22
 8003130:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2240      	movs	r2, #64	@ 0x40
 8003138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003146:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800314c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003152:	b29a      	uxth	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	4a5b      	ldr	r2, [pc, #364]	@ (80032c8 <HAL_I2C_Mem_Read+0x228>)
 800315c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800315e:	88f8      	ldrh	r0, [r7, #6]
 8003160:	893a      	ldrh	r2, [r7, #8]
 8003162:	8979      	ldrh	r1, [r7, #10]
 8003164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003166:	9301      	str	r3, [sp, #4]
 8003168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	4603      	mov	r3, r0
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 fc0e 	bl	8003990 <I2C_RequestMemoryRead>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e1bc      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003182:	2b00      	cmp	r3, #0
 8003184:	d113      	bne.n	80031ae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003186:	2300      	movs	r3, #0
 8003188:	623b      	str	r3, [r7, #32]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	695b      	ldr	r3, [r3, #20]
 8003190:	623b      	str	r3, [r7, #32]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	699b      	ldr	r3, [r3, #24]
 8003198:	623b      	str	r3, [r7, #32]
 800319a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	e190      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d11b      	bne.n	80031ee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	695b      	ldr	r3, [r3, #20]
 80031d0:	61fb      	str	r3, [r7, #28]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	61fb      	str	r3, [r7, #28]
 80031da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031ea:	601a      	str	r2, [r3, #0]
 80031ec:	e170      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d11b      	bne.n	800322e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003204:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003214:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003216:	2300      	movs	r3, #0
 8003218:	61bb      	str	r3, [r7, #24]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	695b      	ldr	r3, [r3, #20]
 8003220:	61bb      	str	r3, [r7, #24]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	61bb      	str	r3, [r7, #24]
 800322a:	69bb      	ldr	r3, [r7, #24]
 800322c:	e150      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003244:	e144      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800324a:	2b03      	cmp	r3, #3
 800324c:	f200 80f1 	bhi.w	8003432 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003254:	2b01      	cmp	r3, #1
 8003256:	d123      	bne.n	80032a0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003258:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800325a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800325c:	68f8      	ldr	r0, [r7, #12]
 800325e:	f000 fe29 	bl	8003eb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003262:	4603      	mov	r3, r0
 8003264:	2b00      	cmp	r3, #0
 8003266:	d001      	beq.n	800326c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003268:	2301      	movs	r3, #1
 800326a:	e145      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691a      	ldr	r2, [r3, #16]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003276:	b2d2      	uxtb	r2, r2
 8003278:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327e:	1c5a      	adds	r2, r3, #1
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003288:	3b01      	subs	r3, #1
 800328a:	b29a      	uxth	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003294:	b29b      	uxth	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b29a      	uxth	r2, r3
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800329e:	e117      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a4:	2b02      	cmp	r3, #2
 80032a6:	d14e      	bne.n	8003346 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ae:	2200      	movs	r2, #0
 80032b0:	4906      	ldr	r1, [pc, #24]	@ (80032cc <HAL_I2C_Mem_Read+0x22c>)
 80032b2:	68f8      	ldr	r0, [r7, #12]
 80032b4:	f000 fc54 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d008      	beq.n	80032d0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e11a      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
 80032c2:	bf00      	nop
 80032c4:	00100002 	.word	0x00100002
 80032c8:	ffff0000 	.word	0xffff0000
 80032cc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	691a      	ldr	r2, [r3, #16]
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f2:	1c5a      	adds	r2, r3, #1
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032fc:	3b01      	subs	r3, #1
 80032fe:	b29a      	uxth	r2, r3
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003308:	b29b      	uxth	r3, r3
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800332e:	3b01      	subs	r3, #1
 8003330:	b29a      	uxth	r2, r3
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333a:	b29b      	uxth	r3, r3
 800333c:	3b01      	subs	r3, #1
 800333e:	b29a      	uxth	r2, r3
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003344:	e0c4      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800334c:	2200      	movs	r2, #0
 800334e:	496c      	ldr	r1, [pc, #432]	@ (8003500 <HAL_I2C_Mem_Read+0x460>)
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 fc05 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e0cb      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800336e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	691a      	ldr	r2, [r3, #16]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003382:	1c5a      	adds	r2, r3, #1
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800338c:	3b01      	subs	r3, #1
 800338e:	b29a      	uxth	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003398:	b29b      	uxth	r3, r3
 800339a:	3b01      	subs	r3, #1
 800339c:	b29a      	uxth	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033a8:	2200      	movs	r2, #0
 80033aa:	4955      	ldr	r1, [pc, #340]	@ (8003500 <HAL_I2C_Mem_Read+0x460>)
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 fbd7 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e09d      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	691a      	ldr	r2, [r3, #16]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	b2d2      	uxtb	r2, r2
 80033d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e8:	3b01      	subs	r3, #1
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003408:	b2d2      	uxtb	r2, r2
 800340a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341a:	3b01      	subs	r3, #1
 800341c:	b29a      	uxth	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003430:	e04e      	b.n	80034d0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003434:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 fd3c 	bl	8003eb4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e058      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	691a      	ldr	r2, [r3, #16]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003450:	b2d2      	uxtb	r2, r2
 8003452:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003458:	1c5a      	adds	r2, r3, #1
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003462:	3b01      	subs	r3, #1
 8003464:	b29a      	uxth	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800346e:	b29b      	uxth	r3, r3
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	f003 0304 	and.w	r3, r3, #4
 8003482:	2b04      	cmp	r3, #4
 8003484:	d124      	bne.n	80034d0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	2b03      	cmp	r3, #3
 800348c:	d107      	bne.n	800349e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800349c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	691a      	ldr	r2, [r3, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b0:	1c5a      	adds	r2, r3, #1
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034ba:	3b01      	subs	r3, #1
 80034bc:	b29a      	uxth	r2, r3
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	f47f aeb6 	bne.w	8003246 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2220      	movs	r2, #32
 80034de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80034f2:	2300      	movs	r3, #0
 80034f4:	e000      	b.n	80034f8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80034f6:	2302      	movs	r3, #2
  }
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	3728      	adds	r7, #40	@ 0x28
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	00010004 	.word	0x00010004

08003504 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b08a      	sub	sp, #40	@ 0x28
 8003508:	af02      	add	r7, sp, #8
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	607a      	str	r2, [r7, #4]
 800350e:	603b      	str	r3, [r7, #0]
 8003510:	460b      	mov	r3, r1
 8003512:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003514:	f7fe ffac 	bl	8002470 <HAL_GetTick>
 8003518:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800351a:	2300      	movs	r3, #0
 800351c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003524:	b2db      	uxtb	r3, r3
 8003526:	2b20      	cmp	r3, #32
 8003528:	f040 8111 	bne.w	800374e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	2319      	movs	r3, #25
 8003532:	2201      	movs	r2, #1
 8003534:	4988      	ldr	r1, [pc, #544]	@ (8003758 <HAL_I2C_IsDeviceReady+0x254>)
 8003536:	68f8      	ldr	r0, [r7, #12]
 8003538:	f000 fb12 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d001      	beq.n	8003546 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003542:	2302      	movs	r3, #2
 8003544:	e104      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_I2C_IsDeviceReady+0x50>
 8003550:	2302      	movs	r3, #2
 8003552:	e0fd      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2201      	movs	r2, #1
 8003558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b01      	cmp	r3, #1
 8003568:	d007      	beq.n	800357a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681a      	ldr	r2, [r3, #0]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f042 0201 	orr.w	r2, r2, #1
 8003578:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003588:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2224      	movs	r2, #36	@ 0x24
 800358e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4a70      	ldr	r2, [pc, #448]	@ (800375c <HAL_I2C_IsDeviceReady+0x258>)
 800359c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035ac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	2200      	movs	r2, #0
 80035b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fad0 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00d      	beq.n	80035e2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035d4:	d103      	bne.n	80035de <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035dc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e0b6      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035e2:	897b      	ldrh	r3, [r7, #10]
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	461a      	mov	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035f0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80035f2:	f7fe ff3d 	bl	8002470 <HAL_GetTick>
 80035f6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	695b      	ldr	r3, [r3, #20]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b02      	cmp	r3, #2
 8003604:	bf0c      	ite	eq
 8003606:	2301      	moveq	r3, #1
 8003608:	2300      	movne	r3, #0
 800360a:	b2db      	uxtb	r3, r3
 800360c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	695b      	ldr	r3, [r3, #20]
 8003614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800361c:	bf0c      	ite	eq
 800361e:	2301      	moveq	r3, #1
 8003620:	2300      	movne	r3, #0
 8003622:	b2db      	uxtb	r3, r3
 8003624:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003626:	e025      	b.n	8003674 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003628:	f7fe ff22 	bl	8002470 <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	429a      	cmp	r2, r3
 8003636:	d302      	bcc.n	800363e <HAL_I2C_IsDeviceReady+0x13a>
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d103      	bne.n	8003646 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	22a0      	movs	r2, #160	@ 0xa0
 8003642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b02      	cmp	r3, #2
 8003652:	bf0c      	ite	eq
 8003654:	2301      	moveq	r3, #1
 8003656:	2300      	movne	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800366a:	bf0c      	ite	eq
 800366c:	2301      	moveq	r3, #1
 800366e:	2300      	movne	r3, #0
 8003670:	b2db      	uxtb	r3, r3
 8003672:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800367a:	b2db      	uxtb	r3, r3
 800367c:	2ba0      	cmp	r3, #160	@ 0xa0
 800367e:	d005      	beq.n	800368c <HAL_I2C_IsDeviceReady+0x188>
 8003680:	7dfb      	ldrb	r3, [r7, #23]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d102      	bne.n	800368c <HAL_I2C_IsDeviceReady+0x188>
 8003686:	7dbb      	ldrb	r3, [r7, #22]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d0cd      	beq.n	8003628 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	f003 0302 	and.w	r3, r3, #2
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d129      	bne.n	80036f6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036b0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036b2:	2300      	movs	r3, #0
 80036b4:	613b      	str	r3, [r7, #16]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	699b      	ldr	r3, [r3, #24]
 80036c4:	613b      	str	r3, [r7, #16]
 80036c6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	2319      	movs	r3, #25
 80036ce:	2201      	movs	r2, #1
 80036d0:	4921      	ldr	r1, [pc, #132]	@ (8003758 <HAL_I2C_IsDeviceReady+0x254>)
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 fa44 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80036d8:	4603      	mov	r3, r0
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d001      	beq.n	80036e2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e036      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e02c      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003704:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800370e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	2319      	movs	r3, #25
 8003716:	2201      	movs	r2, #1
 8003718:	490f      	ldr	r1, [pc, #60]	@ (8003758 <HAL_I2C_IsDeviceReady+0x254>)
 800371a:	68f8      	ldr	r0, [r7, #12]
 800371c:	f000 fa20 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e012      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	3301      	adds	r3, #1
 800372e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	429a      	cmp	r2, r3
 8003736:	f4ff af32 	bcc.w	800359e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	2220      	movs	r2, #32
 800373e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800374e:	2302      	movs	r3, #2
  }
}
 8003750:	4618      	mov	r0, r3
 8003752:	3720      	adds	r7, #32
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	00100002 	.word	0x00100002
 800375c:	ffff0000 	.word	0xffff0000

08003760 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af02      	add	r7, sp, #8
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	607a      	str	r2, [r7, #4]
 800376a:	603b      	str	r3, [r7, #0]
 800376c:	460b      	mov	r3, r1
 800376e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003774:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2b08      	cmp	r3, #8
 800377a:	d006      	beq.n	800378a <I2C_MasterRequestWrite+0x2a>
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d003      	beq.n	800378a <I2C_MasterRequestWrite+0x2a>
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003788:	d108      	bne.n	800379c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003798:	601a      	str	r2, [r3, #0]
 800379a:	e00b      	b.n	80037b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a0:	2b12      	cmp	r3, #18
 80037a2:	d107      	bne.n	80037b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f9cd 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00d      	beq.n	80037e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037da:	d103      	bne.n	80037e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e035      	b.n	8003854 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	691b      	ldr	r3, [r3, #16]
 80037ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037f0:	d108      	bne.n	8003804 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037f2:	897b      	ldrh	r3, [r7, #10]
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	461a      	mov	r2, r3
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003800:	611a      	str	r2, [r3, #16]
 8003802:	e01b      	b.n	800383c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003804:	897b      	ldrh	r3, [r7, #10]
 8003806:	11db      	asrs	r3, r3, #7
 8003808:	b2db      	uxtb	r3, r3
 800380a:	f003 0306 	and.w	r3, r3, #6
 800380e:	b2db      	uxtb	r3, r3
 8003810:	f063 030f 	orn	r3, r3, #15
 8003814:	b2da      	uxtb	r2, r3
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	490e      	ldr	r1, [pc, #56]	@ (800385c <I2C_MasterRequestWrite+0xfc>)
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 fa16 	bl	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e010      	b.n	8003854 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003832:	897b      	ldrh	r3, [r7, #10]
 8003834:	b2da      	uxtb	r2, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	4907      	ldr	r1, [pc, #28]	@ (8003860 <I2C_MasterRequestWrite+0x100>)
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 fa06 	bl	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d001      	beq.n	8003852 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e000      	b.n	8003854 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003852:	2300      	movs	r3, #0
}
 8003854:	4618      	mov	r0, r3
 8003856:	3718      	adds	r7, #24
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}
 800385c:	00010008 	.word	0x00010008
 8003860:	00010002 	.word	0x00010002

08003864 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b088      	sub	sp, #32
 8003868:	af02      	add	r7, sp, #8
 800386a:	60f8      	str	r0, [r7, #12]
 800386c:	4608      	mov	r0, r1
 800386e:	4611      	mov	r1, r2
 8003870:	461a      	mov	r2, r3
 8003872:	4603      	mov	r3, r0
 8003874:	817b      	strh	r3, [r7, #10]
 8003876:	460b      	mov	r3, r1
 8003878:	813b      	strh	r3, [r7, #8]
 800387a:	4613      	mov	r3, r2
 800387c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800388c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800388e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003890:	9300      	str	r3, [sp, #0]
 8003892:	6a3b      	ldr	r3, [r7, #32]
 8003894:	2200      	movs	r2, #0
 8003896:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800389a:	68f8      	ldr	r0, [r7, #12]
 800389c:	f000 f960 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d00d      	beq.n	80038c2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038b4:	d103      	bne.n	80038be <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e05f      	b.n	8003982 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038c2:	897b      	ldrh	r3, [r7, #10]
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	461a      	mov	r2, r3
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	6a3a      	ldr	r2, [r7, #32]
 80038d6:	492d      	ldr	r1, [pc, #180]	@ (800398c <I2C_RequestMemoryWrite+0x128>)
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f000 f9bb 	bl	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038de:	4603      	mov	r3, r0
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d001      	beq.n	80038e8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e04c      	b.n	8003982 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e8:	2300      	movs	r3, #0
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	699b      	ldr	r3, [r3, #24]
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003900:	6a39      	ldr	r1, [r7, #32]
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 fa46 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00d      	beq.n	800392a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	2b04      	cmp	r3, #4
 8003914:	d107      	bne.n	8003926 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003924:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e02b      	b.n	8003982 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800392a:	88fb      	ldrh	r3, [r7, #6]
 800392c:	2b01      	cmp	r3, #1
 800392e:	d105      	bne.n	800393c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003930:	893b      	ldrh	r3, [r7, #8]
 8003932:	b2da      	uxtb	r2, r3
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	611a      	str	r2, [r3, #16]
 800393a:	e021      	b.n	8003980 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800393c:	893b      	ldrh	r3, [r7, #8]
 800393e:	0a1b      	lsrs	r3, r3, #8
 8003940:	b29b      	uxth	r3, r3
 8003942:	b2da      	uxtb	r2, r3
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800394a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800394c:	6a39      	ldr	r1, [r7, #32]
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f000 fa20 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00d      	beq.n	8003976 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	2b04      	cmp	r3, #4
 8003960:	d107      	bne.n	8003972 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003970:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e005      	b.n	8003982 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003976:	893b      	ldrh	r3, [r7, #8]
 8003978:	b2da      	uxtb	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	00010002 	.word	0x00010002

08003990 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	4608      	mov	r0, r1
 800399a:	4611      	mov	r1, r2
 800399c:	461a      	mov	r2, r3
 800399e:	4603      	mov	r3, r0
 80039a0:	817b      	strh	r3, [r7, #10]
 80039a2:	460b      	mov	r3, r1
 80039a4:	813b      	strh	r3, [r7, #8]
 80039a6:	4613      	mov	r3, r2
 80039a8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039b8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039c8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f8c2 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d00d      	beq.n	80039fe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039f0:	d103      	bne.n	80039fa <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e0aa      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039fe:	897b      	ldrh	r3, [r7, #10]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	461a      	mov	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a10:	6a3a      	ldr	r2, [r7, #32]
 8003a12:	4952      	ldr	r1, [pc, #328]	@ (8003b5c <I2C_RequestMemoryRead+0x1cc>)
 8003a14:	68f8      	ldr	r0, [r7, #12]
 8003a16:	f000 f91d 	bl	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e097      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a24:	2300      	movs	r3, #0
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a3c:	6a39      	ldr	r1, [r7, #32]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 f9a8 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a44:	4603      	mov	r3, r0
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00d      	beq.n	8003a66 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d107      	bne.n	8003a62 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e076      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a66:	88fb      	ldrh	r3, [r7, #6]
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d105      	bne.n	8003a78 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a6c:	893b      	ldrh	r3, [r7, #8]
 8003a6e:	b2da      	uxtb	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	611a      	str	r2, [r3, #16]
 8003a76:	e021      	b.n	8003abc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a78:	893b      	ldrh	r3, [r7, #8]
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a88:	6a39      	ldr	r1, [r7, #32]
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 f982 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d00d      	beq.n	8003ab2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9a:	2b04      	cmp	r3, #4
 8003a9c:	d107      	bne.n	8003aae <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e050      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ab2:	893b      	ldrh	r3, [r7, #8]
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003abe:	6a39      	ldr	r1, [r7, #32]
 8003ac0:	68f8      	ldr	r0, [r7, #12]
 8003ac2:	f000 f967 	bl	8003d94 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00d      	beq.n	8003ae8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	2b04      	cmp	r3, #4
 8003ad2:	d107      	bne.n	8003ae4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e035      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003af6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	6a3b      	ldr	r3, [r7, #32]
 8003afe:	2200      	movs	r2, #0
 8003b00:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b04:	68f8      	ldr	r0, [r7, #12]
 8003b06:	f000 f82b 	bl	8003b60 <I2C_WaitOnFlagUntilTimeout>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00d      	beq.n	8003b2c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b1e:	d103      	bne.n	8003b28 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b26:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e013      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b2c:	897b      	ldrh	r3, [r7, #10]
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	f043 0301 	orr.w	r3, r3, #1
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3e:	6a3a      	ldr	r2, [r7, #32]
 8003b40:	4906      	ldr	r1, [pc, #24]	@ (8003b5c <I2C_RequestMemoryRead+0x1cc>)
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 f886 	bl	8003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e000      	b.n	8003b54 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	00010002 	.word	0x00010002

08003b60 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b084      	sub	sp, #16
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	603b      	str	r3, [r7, #0]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b70:	e048      	b.n	8003c04 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b78:	d044      	beq.n	8003c04 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b7a:	f7fe fc79 	bl	8002470 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	683a      	ldr	r2, [r7, #0]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d302      	bcc.n	8003b90 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d139      	bne.n	8003c04 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	0c1b      	lsrs	r3, r3, #16
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d10d      	bne.n	8003bb6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	43da      	mvns	r2, r3
 8003ba2:	68bb      	ldr	r3, [r7, #8]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf0c      	ite	eq
 8003bac:	2301      	moveq	r3, #1
 8003bae:	2300      	movne	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	e00c      	b.n	8003bd0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	699b      	ldr	r3, [r3, #24]
 8003bbc:	43da      	mvns	r2, r3
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	bf0c      	ite	eq
 8003bc8:	2301      	moveq	r3, #1
 8003bca:	2300      	movne	r3, #0
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	461a      	mov	r2, r3
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d116      	bne.n	8003c04 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2220      	movs	r2, #32
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	f043 0220 	orr.w	r2, r3, #32
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e023      	b.n	8003c4c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	0c1b      	lsrs	r3, r3, #16
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d10d      	bne.n	8003c2a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	43da      	mvns	r2, r3
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	461a      	mov	r2, r3
 8003c28:	e00c      	b.n	8003c44 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	43da      	mvns	r2, r3
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	4013      	ands	r3, r2
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	bf0c      	ite	eq
 8003c3c:	2301      	moveq	r3, #1
 8003c3e:	2300      	movne	r3, #0
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	461a      	mov	r2, r3
 8003c44:	79fb      	ldrb	r3, [r7, #7]
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d093      	beq.n	8003b72 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c4a:	2300      	movs	r3, #0
}
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	3710      	adds	r7, #16
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}

08003c54 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
 8003c60:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c62:	e071      	b.n	8003d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c72:	d123      	bne.n	8003cbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c82:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c8c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	f043 0204 	orr.w	r2, r3, #4
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e067      	b.n	8003d8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc2:	d041      	beq.n	8003d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cc4:	f7fe fbd4 	bl	8002470 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d302      	bcc.n	8003cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d136      	bne.n	8003d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d10c      	bne.n	8003cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	695b      	ldr	r3, [r3, #20]
 8003cea:	43da      	mvns	r2, r3
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	4013      	ands	r3, r2
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	bf14      	ite	ne
 8003cf6:	2301      	movne	r3, #1
 8003cf8:	2300      	moveq	r3, #0
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	e00b      	b.n	8003d16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	43da      	mvns	r2, r3
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	4013      	ands	r3, r2
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	bf14      	ite	ne
 8003d10:	2301      	movne	r3, #1
 8003d12:	2300      	moveq	r3, #0
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d016      	beq.n	8003d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2220      	movs	r2, #32
 8003d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d34:	f043 0220 	orr.w	r2, r3, #32
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e021      	b.n	8003d8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	0c1b      	lsrs	r3, r3, #16
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d10c      	bne.n	8003d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	43da      	mvns	r2, r3
 8003d5a:	68bb      	ldr	r3, [r7, #8]
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	bf14      	ite	ne
 8003d64:	2301      	movne	r3, #1
 8003d66:	2300      	moveq	r3, #0
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	e00b      	b.n	8003d84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	43da      	mvns	r2, r3
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	4013      	ands	r3, r2
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	bf14      	ite	ne
 8003d7e:	2301      	movne	r3, #1
 8003d80:	2300      	moveq	r3, #0
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f47f af6d 	bne.w	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003da0:	e034      	b.n	8003e0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	f000 f8e3 	bl	8003f6e <I2C_IsAcknowledgeFailed>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e034      	b.n	8003e1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d028      	beq.n	8003e0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dba:	f7fe fb59 	bl	8002470 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	68ba      	ldr	r2, [r7, #8]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d302      	bcc.n	8003dd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d11d      	bne.n	8003e0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dda:	2b80      	cmp	r3, #128	@ 0x80
 8003ddc:	d016      	beq.n	8003e0c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	2200      	movs	r2, #0
 8003de2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	f043 0220 	orr.w	r2, r3, #32
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	e007      	b.n	8003e1c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e16:	2b80      	cmp	r3, #128	@ 0x80
 8003e18:	d1c3      	bne.n	8003da2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3710      	adds	r7, #16
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b084      	sub	sp, #16
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e30:	e034      	b.n	8003e9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e32:	68f8      	ldr	r0, [r7, #12]
 8003e34:	f000 f89b 	bl	8003f6e <I2C_IsAcknowledgeFailed>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d001      	beq.n	8003e42 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e034      	b.n	8003eac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e48:	d028      	beq.n	8003e9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e4a:	f7fe fb11 	bl	8002470 <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d302      	bcc.n	8003e60 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e5a:	68bb      	ldr	r3, [r7, #8]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d11d      	bne.n	8003e9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f003 0304 	and.w	r3, r3, #4
 8003e6a:	2b04      	cmp	r3, #4
 8003e6c:	d016      	beq.n	8003e9c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2220      	movs	r2, #32
 8003e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e88:	f043 0220 	orr.w	r2, r3, #32
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e007      	b.n	8003eac <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	f003 0304 	and.w	r3, r3, #4
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	d1c3      	bne.n	8003e32 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3710      	adds	r7, #16
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}

08003eb4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	b084      	sub	sp, #16
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	60f8      	str	r0, [r7, #12]
 8003ebc:	60b9      	str	r1, [r7, #8]
 8003ebe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ec0:	e049      	b.n	8003f56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	f003 0310 	and.w	r3, r3, #16
 8003ecc:	2b10      	cmp	r3, #16
 8003ece:	d119      	bne.n	8003f04 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f06f 0210 	mvn.w	r2, #16
 8003ed8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2220      	movs	r2, #32
 8003ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2200      	movs	r2, #0
 8003eec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	2200      	movs	r2, #0
 8003efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e030      	b.n	8003f66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f04:	f7fe fab4 	bl	8002470 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d302      	bcc.n	8003f1a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d11d      	bne.n	8003f56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f24:	2b40      	cmp	r3, #64	@ 0x40
 8003f26:	d016      	beq.n	8003f56 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f42:	f043 0220 	orr.w	r2, r3, #32
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e007      	b.n	8003f66 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	695b      	ldr	r3, [r3, #20]
 8003f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f60:	2b40      	cmp	r3, #64	@ 0x40
 8003f62:	d1ae      	bne.n	8003ec2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3710      	adds	r7, #16
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003f6e:	b480      	push	{r7}
 8003f70:	b083      	sub	sp, #12
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	695b      	ldr	r3, [r3, #20]
 8003f7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f84:	d11b      	bne.n	8003fbe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f8e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2220      	movs	r2, #32
 8003f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	f043 0204 	orr.w	r2, r3, #4
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e000      	b.n	8003fc0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003fbe:	2300      	movs	r3, #0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b20      	cmp	r3, #32
 8003fe0:	d129      	bne.n	8004036 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2224      	movs	r2, #36	@ 0x24
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f022 0201 	bic.w	r2, r2, #1
 8003ff8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f022 0210 	bic.w	r2, r2, #16
 8004008:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	683a      	ldr	r2, [r7, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f042 0201 	orr.w	r2, r2, #1
 8004028:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2220      	movs	r2, #32
 800402e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	e000      	b.n	8004038 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004036:	2302      	movs	r3, #2
  }
}
 8004038:	4618      	mov	r0, r3
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004044:	b480      	push	{r7}
 8004046:	b085      	sub	sp, #20
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b20      	cmp	r3, #32
 800405c:	d12a      	bne.n	80040b4 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2224      	movs	r2, #36	@ 0x24
 8004062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0201 	bic.w	r2, r2, #1
 8004074:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800407e:	89fb      	ldrh	r3, [r7, #14]
 8004080:	f023 030f 	bic.w	r3, r3, #15
 8004084:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	b29a      	uxth	r2, r3
 800408a:	89fb      	ldrh	r3, [r7, #14]
 800408c:	4313      	orrs	r3, r2
 800408e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	89fa      	ldrh	r2, [r7, #14]
 8004096:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f042 0201 	orr.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80040b0:	2300      	movs	r3, #0
 80040b2:	e000      	b.n	80040b6 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80040b4:	2302      	movs	r3, #2
  }
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr
	...

080040c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b086      	sub	sp, #24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e267      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0301 	and.w	r3, r3, #1
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d075      	beq.n	80041ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040e2:	4b88      	ldr	r3, [pc, #544]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f003 030c 	and.w	r3, r3, #12
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d00c      	beq.n	8004108 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040ee:	4b85      	ldr	r3, [pc, #532]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80040f0:	689b      	ldr	r3, [r3, #8]
 80040f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040f6:	2b08      	cmp	r3, #8
 80040f8:	d112      	bne.n	8004120 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040fa:	4b82      	ldr	r3, [pc, #520]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004106:	d10b      	bne.n	8004120 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004108:	4b7e      	ldr	r3, [pc, #504]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d05b      	beq.n	80041cc <HAL_RCC_OscConfig+0x108>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d157      	bne.n	80041cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	e242      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004128:	d106      	bne.n	8004138 <HAL_RCC_OscConfig+0x74>
 800412a:	4b76      	ldr	r3, [pc, #472]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a75      	ldr	r2, [pc, #468]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004130:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004134:	6013      	str	r3, [r2, #0]
 8004136:	e01d      	b.n	8004174 <HAL_RCC_OscConfig+0xb0>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004140:	d10c      	bne.n	800415c <HAL_RCC_OscConfig+0x98>
 8004142:	4b70      	ldr	r3, [pc, #448]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a6f      	ldr	r2, [pc, #444]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004148:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800414c:	6013      	str	r3, [r2, #0]
 800414e:	4b6d      	ldr	r3, [pc, #436]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a6c      	ldr	r2, [pc, #432]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004154:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004158:	6013      	str	r3, [r2, #0]
 800415a:	e00b      	b.n	8004174 <HAL_RCC_OscConfig+0xb0>
 800415c:	4b69      	ldr	r3, [pc, #420]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a68      	ldr	r2, [pc, #416]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004162:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004166:	6013      	str	r3, [r2, #0]
 8004168:	4b66      	ldr	r3, [pc, #408]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a65      	ldr	r2, [pc, #404]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 800416e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d013      	beq.n	80041a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417c:	f7fe f978 	bl	8002470 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004184:	f7fe f974 	bl	8002470 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b64      	cmp	r3, #100	@ 0x64
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e207      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004196:	4b5b      	ldr	r3, [pc, #364]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d0f0      	beq.n	8004184 <HAL_RCC_OscConfig+0xc0>
 80041a2:	e014      	b.n	80041ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a4:	f7fe f964 	bl	8002470 <HAL_GetTick>
 80041a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041aa:	e008      	b.n	80041be <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041ac:	f7fe f960 	bl	8002470 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	2b64      	cmp	r3, #100	@ 0x64
 80041b8:	d901      	bls.n	80041be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041ba:	2303      	movs	r3, #3
 80041bc:	e1f3      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041be:	4b51      	ldr	r3, [pc, #324]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d1f0      	bne.n	80041ac <HAL_RCC_OscConfig+0xe8>
 80041ca:	e000      	b.n	80041ce <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d063      	beq.n	80042a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041da:	4b4a      	ldr	r3, [pc, #296]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d00b      	beq.n	80041fe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041e6:	4b47      	ldr	r3, [pc, #284]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041ee:	2b08      	cmp	r3, #8
 80041f0:	d11c      	bne.n	800422c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041f2:	4b44      	ldr	r3, [pc, #272]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d116      	bne.n	800422c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041fe:	4b41      	ldr	r3, [pc, #260]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d005      	beq.n	8004216 <HAL_RCC_OscConfig+0x152>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d001      	beq.n	8004216 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e1c7      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004216:	4b3b      	ldr	r3, [pc, #236]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	691b      	ldr	r3, [r3, #16]
 8004222:	00db      	lsls	r3, r3, #3
 8004224:	4937      	ldr	r1, [pc, #220]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004226:	4313      	orrs	r3, r2
 8004228:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800422a:	e03a      	b.n	80042a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d020      	beq.n	8004276 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004234:	4b34      	ldr	r3, [pc, #208]	@ (8004308 <HAL_RCC_OscConfig+0x244>)
 8004236:	2201      	movs	r2, #1
 8004238:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800423a:	f7fe f919 	bl	8002470 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004242:	f7fe f915 	bl	8002470 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e1a8      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004254:	4b2b      	ldr	r3, [pc, #172]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0f0      	beq.n	8004242 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004260:	4b28      	ldr	r3, [pc, #160]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	691b      	ldr	r3, [r3, #16]
 800426c:	00db      	lsls	r3, r3, #3
 800426e:	4925      	ldr	r1, [pc, #148]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004270:	4313      	orrs	r3, r2
 8004272:	600b      	str	r3, [r1, #0]
 8004274:	e015      	b.n	80042a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004276:	4b24      	ldr	r3, [pc, #144]	@ (8004308 <HAL_RCC_OscConfig+0x244>)
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800427c:	f7fe f8f8 	bl	8002470 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004282:	e008      	b.n	8004296 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004284:	f7fe f8f4 	bl	8002470 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	2b02      	cmp	r3, #2
 8004290:	d901      	bls.n	8004296 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e187      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004296:	4b1b      	ldr	r3, [pc, #108]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1f0      	bne.n	8004284 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0308 	and.w	r3, r3, #8
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d036      	beq.n	800431c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	695b      	ldr	r3, [r3, #20]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d016      	beq.n	80042e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042b6:	4b15      	ldr	r3, [pc, #84]	@ (800430c <HAL_RCC_OscConfig+0x248>)
 80042b8:	2201      	movs	r2, #1
 80042ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042bc:	f7fe f8d8 	bl	8002470 <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042c4:	f7fe f8d4 	bl	8002470 <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e167      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004304 <HAL_RCC_OscConfig+0x240>)
 80042d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042da:	f003 0302 	and.w	r3, r3, #2
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d0f0      	beq.n	80042c4 <HAL_RCC_OscConfig+0x200>
 80042e2:	e01b      	b.n	800431c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042e4:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_OscConfig+0x248>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ea:	f7fe f8c1 	bl	8002470 <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042f0:	e00e      	b.n	8004310 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042f2:	f7fe f8bd 	bl	8002470 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d907      	bls.n	8004310 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e150      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
 8004304:	40023800 	.word	0x40023800
 8004308:	42470000 	.word	0x42470000
 800430c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004310:	4b88      	ldr	r3, [pc, #544]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004312:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004314:	f003 0302 	and.w	r3, r3, #2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1ea      	bne.n	80042f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 8097 	beq.w	8004458 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800432a:	2300      	movs	r3, #0
 800432c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800432e:	4b81      	ldr	r3, [pc, #516]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004332:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d10f      	bne.n	800435a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800433a:	2300      	movs	r3, #0
 800433c:	60bb      	str	r3, [r7, #8]
 800433e:	4b7d      	ldr	r3, [pc, #500]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004342:	4a7c      	ldr	r2, [pc, #496]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004344:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004348:	6413      	str	r3, [r2, #64]	@ 0x40
 800434a:	4b7a      	ldr	r3, [pc, #488]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004352:	60bb      	str	r3, [r7, #8]
 8004354:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004356:	2301      	movs	r3, #1
 8004358:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800435a:	4b77      	ldr	r3, [pc, #476]	@ (8004538 <HAL_RCC_OscConfig+0x474>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004362:	2b00      	cmp	r3, #0
 8004364:	d118      	bne.n	8004398 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004366:	4b74      	ldr	r3, [pc, #464]	@ (8004538 <HAL_RCC_OscConfig+0x474>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a73      	ldr	r2, [pc, #460]	@ (8004538 <HAL_RCC_OscConfig+0x474>)
 800436c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004370:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004372:	f7fe f87d 	bl	8002470 <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004378:	e008      	b.n	800438c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800437a:	f7fe f879 	bl	8002470 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b02      	cmp	r3, #2
 8004386:	d901      	bls.n	800438c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e10c      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800438c:	4b6a      	ldr	r3, [pc, #424]	@ (8004538 <HAL_RCC_OscConfig+0x474>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d0f0      	beq.n	800437a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d106      	bne.n	80043ae <HAL_RCC_OscConfig+0x2ea>
 80043a0:	4b64      	ldr	r3, [pc, #400]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a4:	4a63      	ldr	r2, [pc, #396]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043a6:	f043 0301 	orr.w	r3, r3, #1
 80043aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ac:	e01c      	b.n	80043e8 <HAL_RCC_OscConfig+0x324>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	2b05      	cmp	r3, #5
 80043b4:	d10c      	bne.n	80043d0 <HAL_RCC_OscConfig+0x30c>
 80043b6:	4b5f      	ldr	r3, [pc, #380]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043bc:	f043 0304 	orr.w	r3, r3, #4
 80043c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80043c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043c6:	4a5b      	ldr	r2, [pc, #364]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043c8:	f043 0301 	orr.w	r3, r3, #1
 80043cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80043ce:	e00b      	b.n	80043e8 <HAL_RCC_OscConfig+0x324>
 80043d0:	4b58      	ldr	r3, [pc, #352]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043d4:	4a57      	ldr	r2, [pc, #348]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043d6:	f023 0301 	bic.w	r3, r3, #1
 80043da:	6713      	str	r3, [r2, #112]	@ 0x70
 80043dc:	4b55      	ldr	r3, [pc, #340]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043e0:	4a54      	ldr	r2, [pc, #336]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80043e2:	f023 0304 	bic.w	r3, r3, #4
 80043e6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d015      	beq.n	800441c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f0:	f7fe f83e 	bl	8002470 <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043f6:	e00a      	b.n	800440e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043f8:	f7fe f83a 	bl	8002470 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004406:	4293      	cmp	r3, r2
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e0cb      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800440e:	4b49      	ldr	r3, [pc, #292]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004412:	f003 0302 	and.w	r3, r3, #2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d0ee      	beq.n	80043f8 <HAL_RCC_OscConfig+0x334>
 800441a:	e014      	b.n	8004446 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800441c:	f7fe f828 	bl	8002470 <HAL_GetTick>
 8004420:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004422:	e00a      	b.n	800443a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004424:	f7fe f824 	bl	8002470 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e0b5      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800443a:	4b3e      	ldr	r3, [pc, #248]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 800443c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800443e:	f003 0302 	and.w	r3, r3, #2
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1ee      	bne.n	8004424 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004446:	7dfb      	ldrb	r3, [r7, #23]
 8004448:	2b01      	cmp	r3, #1
 800444a:	d105      	bne.n	8004458 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800444c:	4b39      	ldr	r3, [pc, #228]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 800444e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004450:	4a38      	ldr	r2, [pc, #224]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004456:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	699b      	ldr	r3, [r3, #24]
 800445c:	2b00      	cmp	r3, #0
 800445e:	f000 80a1 	beq.w	80045a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004462:	4b34      	ldr	r3, [pc, #208]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004464:	689b      	ldr	r3, [r3, #8]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b08      	cmp	r3, #8
 800446c:	d05c      	beq.n	8004528 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	2b02      	cmp	r3, #2
 8004474:	d141      	bne.n	80044fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004476:	4b31      	ldr	r3, [pc, #196]	@ (800453c <HAL_RCC_OscConfig+0x478>)
 8004478:	2200      	movs	r2, #0
 800447a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800447c:	f7fd fff8 	bl	8002470 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004484:	f7fd fff4 	bl	8002470 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e087      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004496:	4b27      	ldr	r3, [pc, #156]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1f0      	bne.n	8004484 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	69da      	ldr	r2, [r3, #28]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	431a      	orrs	r2, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b0:	019b      	lsls	r3, r3, #6
 80044b2:	431a      	orrs	r2, r3
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b8:	085b      	lsrs	r3, r3, #1
 80044ba:	3b01      	subs	r3, #1
 80044bc:	041b      	lsls	r3, r3, #16
 80044be:	431a      	orrs	r2, r3
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c4:	061b      	lsls	r3, r3, #24
 80044c6:	491b      	ldr	r1, [pc, #108]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044cc:	4b1b      	ldr	r3, [pc, #108]	@ (800453c <HAL_RCC_OscConfig+0x478>)
 80044ce:	2201      	movs	r2, #1
 80044d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d2:	f7fd ffcd 	bl	8002470 <HAL_GetTick>
 80044d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d8:	e008      	b.n	80044ec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044da:	f7fd ffc9 	bl	8002470 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e05c      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ec:	4b11      	ldr	r3, [pc, #68]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0f0      	beq.n	80044da <HAL_RCC_OscConfig+0x416>
 80044f8:	e054      	b.n	80045a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044fa:	4b10      	ldr	r3, [pc, #64]	@ (800453c <HAL_RCC_OscConfig+0x478>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004500:	f7fd ffb6 	bl	8002470 <HAL_GetTick>
 8004504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004506:	e008      	b.n	800451a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004508:	f7fd ffb2 	bl	8002470 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d901      	bls.n	800451a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e045      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800451a:	4b06      	ldr	r3, [pc, #24]	@ (8004534 <HAL_RCC_OscConfig+0x470>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d1f0      	bne.n	8004508 <HAL_RCC_OscConfig+0x444>
 8004526:	e03d      	b.n	80045a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	699b      	ldr	r3, [r3, #24]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d107      	bne.n	8004540 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e038      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
 8004534:	40023800 	.word	0x40023800
 8004538:	40007000 	.word	0x40007000
 800453c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004540:	4b1b      	ldr	r3, [pc, #108]	@ (80045b0 <HAL_RCC_OscConfig+0x4ec>)
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	2b01      	cmp	r3, #1
 800454c:	d028      	beq.n	80045a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004558:	429a      	cmp	r2, r3
 800455a:	d121      	bne.n	80045a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004566:	429a      	cmp	r2, r3
 8004568:	d11a      	bne.n	80045a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004570:	4013      	ands	r3, r2
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004576:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004578:	4293      	cmp	r3, r2
 800457a:	d111      	bne.n	80045a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004586:	085b      	lsrs	r3, r3, #1
 8004588:	3b01      	subs	r3, #1
 800458a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800458c:	429a      	cmp	r2, r3
 800458e:	d107      	bne.n	80045a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800459c:	429a      	cmp	r2, r3
 800459e:	d001      	beq.n	80045a4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e000      	b.n	80045a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3718      	adds	r7, #24
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	40023800 	.word	0x40023800

080045b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d101      	bne.n	80045c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0cc      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045c8:	4b68      	ldr	r3, [pc, #416]	@ (800476c <HAL_RCC_ClockConfig+0x1b8>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 030f 	and.w	r3, r3, #15
 80045d0:	683a      	ldr	r2, [r7, #0]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d90c      	bls.n	80045f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d6:	4b65      	ldr	r3, [pc, #404]	@ (800476c <HAL_RCC_ClockConfig+0x1b8>)
 80045d8:	683a      	ldr	r2, [r7, #0]
 80045da:	b2d2      	uxtb	r2, r2
 80045dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045de:	4b63      	ldr	r3, [pc, #396]	@ (800476c <HAL_RCC_ClockConfig+0x1b8>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 030f 	and.w	r3, r3, #15
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d001      	beq.n	80045f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e0b8      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0302 	and.w	r3, r3, #2
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d020      	beq.n	800463e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 0304 	and.w	r3, r3, #4
 8004604:	2b00      	cmp	r3, #0
 8004606:	d005      	beq.n	8004614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004608:	4b59      	ldr	r3, [pc, #356]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	4a58      	ldr	r2, [pc, #352]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 800460e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004612:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b00      	cmp	r3, #0
 800461e:	d005      	beq.n	800462c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004620:	4b53      	ldr	r3, [pc, #332]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	4a52      	ldr	r2, [pc, #328]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004626:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800462a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800462c:	4b50      	ldr	r3, [pc, #320]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	494d      	ldr	r1, [pc, #308]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 800463a:	4313      	orrs	r3, r2
 800463c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b00      	cmp	r3, #0
 8004648:	d044      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d107      	bne.n	8004662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004652:	4b47      	ldr	r3, [pc, #284]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d119      	bne.n	8004692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e07f      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b02      	cmp	r3, #2
 8004668:	d003      	beq.n	8004672 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800466e:	2b03      	cmp	r3, #3
 8004670:	d107      	bne.n	8004682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004672:	4b3f      	ldr	r3, [pc, #252]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d109      	bne.n	8004692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e06f      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004682:	4b3b      	ldr	r3, [pc, #236]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e067      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004692:	4b37      	ldr	r3, [pc, #220]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f023 0203 	bic.w	r2, r3, #3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	4934      	ldr	r1, [pc, #208]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046a4:	f7fd fee4 	bl	8002470 <HAL_GetTick>
 80046a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046aa:	e00a      	b.n	80046c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046ac:	f7fd fee0 	bl	8002470 <HAL_GetTick>
 80046b0:	4602      	mov	r2, r0
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	1ad3      	subs	r3, r2, r3
 80046b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d901      	bls.n	80046c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e04f      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046c2:	4b2b      	ldr	r3, [pc, #172]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f003 020c 	and.w	r2, r3, #12
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d1eb      	bne.n	80046ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046d4:	4b25      	ldr	r3, [pc, #148]	@ (800476c <HAL_RCC_ClockConfig+0x1b8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 030f 	and.w	r3, r3, #15
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d20c      	bcs.n	80046fc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046e2:	4b22      	ldr	r3, [pc, #136]	@ (800476c <HAL_RCC_ClockConfig+0x1b8>)
 80046e4:	683a      	ldr	r2, [r7, #0]
 80046e6:	b2d2      	uxtb	r2, r2
 80046e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ea:	4b20      	ldr	r3, [pc, #128]	@ (800476c <HAL_RCC_ClockConfig+0x1b8>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 030f 	and.w	r3, r3, #15
 80046f2:	683a      	ldr	r2, [r7, #0]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d001      	beq.n	80046fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e032      	b.n	8004762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0304 	and.w	r3, r3, #4
 8004704:	2b00      	cmp	r3, #0
 8004706:	d008      	beq.n	800471a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004708:	4b19      	ldr	r3, [pc, #100]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68db      	ldr	r3, [r3, #12]
 8004714:	4916      	ldr	r1, [pc, #88]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004716:	4313      	orrs	r3, r2
 8004718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0308 	and.w	r3, r3, #8
 8004722:	2b00      	cmp	r3, #0
 8004724:	d009      	beq.n	800473a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004726:	4b12      	ldr	r3, [pc, #72]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	691b      	ldr	r3, [r3, #16]
 8004732:	00db      	lsls	r3, r3, #3
 8004734:	490e      	ldr	r1, [pc, #56]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004736:	4313      	orrs	r3, r2
 8004738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800473a:	f000 f821 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 800473e:	4602      	mov	r2, r0
 8004740:	4b0b      	ldr	r3, [pc, #44]	@ (8004770 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	091b      	lsrs	r3, r3, #4
 8004746:	f003 030f 	and.w	r3, r3, #15
 800474a:	490a      	ldr	r1, [pc, #40]	@ (8004774 <HAL_RCC_ClockConfig+0x1c0>)
 800474c:	5ccb      	ldrb	r3, [r1, r3]
 800474e:	fa22 f303 	lsr.w	r3, r2, r3
 8004752:	4a09      	ldr	r2, [pc, #36]	@ (8004778 <HAL_RCC_ClockConfig+0x1c4>)
 8004754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004756:	4b09      	ldr	r3, [pc, #36]	@ (800477c <HAL_RCC_ClockConfig+0x1c8>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4618      	mov	r0, r3
 800475c:	f7fd fe44 	bl	80023e8 <HAL_InitTick>

  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40023c00 	.word	0x40023c00
 8004770:	40023800 	.word	0x40023800
 8004774:	0800b1f4 	.word	0x0800b1f4
 8004778:	20000008 	.word	0x20000008
 800477c:	2000000c 	.word	0x2000000c

08004780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004780:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004784:	b090      	sub	sp, #64	@ 0x40
 8004786:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004788:	2300      	movs	r3, #0
 800478a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800478c:	2300      	movs	r3, #0
 800478e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004790:	2300      	movs	r3, #0
 8004792:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004798:	4b59      	ldr	r3, [pc, #356]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x180>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	f003 030c 	and.w	r3, r3, #12
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	d00d      	beq.n	80047c0 <HAL_RCC_GetSysClockFreq+0x40>
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	f200 80a1 	bhi.w	80048ec <HAL_RCC_GetSysClockFreq+0x16c>
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d002      	beq.n	80047b4 <HAL_RCC_GetSysClockFreq+0x34>
 80047ae:	2b04      	cmp	r3, #4
 80047b0:	d003      	beq.n	80047ba <HAL_RCC_GetSysClockFreq+0x3a>
 80047b2:	e09b      	b.n	80048ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047b4:	4b53      	ldr	r3, [pc, #332]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x184>)
 80047b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047b8:	e09b      	b.n	80048f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047ba:	4b53      	ldr	r3, [pc, #332]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x188>)
 80047bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80047be:	e098      	b.n	80048f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047c0:	4b4f      	ldr	r3, [pc, #316]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x180>)
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047ca:	4b4d      	ldr	r3, [pc, #308]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x180>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d028      	beq.n	8004828 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047d6:	4b4a      	ldr	r3, [pc, #296]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x180>)
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	099b      	lsrs	r3, r3, #6
 80047dc:	2200      	movs	r2, #0
 80047de:	623b      	str	r3, [r7, #32]
 80047e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80047e8:	2100      	movs	r1, #0
 80047ea:	4b47      	ldr	r3, [pc, #284]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x188>)
 80047ec:	fb03 f201 	mul.w	r2, r3, r1
 80047f0:	2300      	movs	r3, #0
 80047f2:	fb00 f303 	mul.w	r3, r0, r3
 80047f6:	4413      	add	r3, r2
 80047f8:	4a43      	ldr	r2, [pc, #268]	@ (8004908 <HAL_RCC_GetSysClockFreq+0x188>)
 80047fa:	fba0 1202 	umull	r1, r2, r0, r2
 80047fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004800:	460a      	mov	r2, r1
 8004802:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004806:	4413      	add	r3, r2
 8004808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800480a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800480c:	2200      	movs	r2, #0
 800480e:	61bb      	str	r3, [r7, #24]
 8004810:	61fa      	str	r2, [r7, #28]
 8004812:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004816:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800481a:	f7fc fa45 	bl	8000ca8 <__aeabi_uldivmod>
 800481e:	4602      	mov	r2, r0
 8004820:	460b      	mov	r3, r1
 8004822:	4613      	mov	r3, r2
 8004824:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004826:	e053      	b.n	80048d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004828:	4b35      	ldr	r3, [pc, #212]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x180>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	099b      	lsrs	r3, r3, #6
 800482e:	2200      	movs	r2, #0
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	617a      	str	r2, [r7, #20]
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800483a:	f04f 0b00 	mov.w	fp, #0
 800483e:	4652      	mov	r2, sl
 8004840:	465b      	mov	r3, fp
 8004842:	f04f 0000 	mov.w	r0, #0
 8004846:	f04f 0100 	mov.w	r1, #0
 800484a:	0159      	lsls	r1, r3, #5
 800484c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004850:	0150      	lsls	r0, r2, #5
 8004852:	4602      	mov	r2, r0
 8004854:	460b      	mov	r3, r1
 8004856:	ebb2 080a 	subs.w	r8, r2, sl
 800485a:	eb63 090b 	sbc.w	r9, r3, fp
 800485e:	f04f 0200 	mov.w	r2, #0
 8004862:	f04f 0300 	mov.w	r3, #0
 8004866:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800486a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800486e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004872:	ebb2 0408 	subs.w	r4, r2, r8
 8004876:	eb63 0509 	sbc.w	r5, r3, r9
 800487a:	f04f 0200 	mov.w	r2, #0
 800487e:	f04f 0300 	mov.w	r3, #0
 8004882:	00eb      	lsls	r3, r5, #3
 8004884:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004888:	00e2      	lsls	r2, r4, #3
 800488a:	4614      	mov	r4, r2
 800488c:	461d      	mov	r5, r3
 800488e:	eb14 030a 	adds.w	r3, r4, sl
 8004892:	603b      	str	r3, [r7, #0]
 8004894:	eb45 030b 	adc.w	r3, r5, fp
 8004898:	607b      	str	r3, [r7, #4]
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	f04f 0300 	mov.w	r3, #0
 80048a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048a6:	4629      	mov	r1, r5
 80048a8:	028b      	lsls	r3, r1, #10
 80048aa:	4621      	mov	r1, r4
 80048ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048b0:	4621      	mov	r1, r4
 80048b2:	028a      	lsls	r2, r1, #10
 80048b4:	4610      	mov	r0, r2
 80048b6:	4619      	mov	r1, r3
 80048b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ba:	2200      	movs	r2, #0
 80048bc:	60bb      	str	r3, [r7, #8]
 80048be:	60fa      	str	r2, [r7, #12]
 80048c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048c4:	f7fc f9f0 	bl	8000ca8 <__aeabi_uldivmod>
 80048c8:	4602      	mov	r2, r0
 80048ca:	460b      	mov	r3, r1
 80048cc:	4613      	mov	r3, r2
 80048ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80048d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004900 <HAL_RCC_GetSysClockFreq+0x180>)
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	0c1b      	lsrs	r3, r3, #16
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	3301      	adds	r3, #1
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80048e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80048e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048ea:	e002      	b.n	80048f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048ec:	4b05      	ldr	r3, [pc, #20]	@ (8004904 <HAL_RCC_GetSysClockFreq+0x184>)
 80048ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80048f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3740      	adds	r7, #64	@ 0x40
 80048f8:	46bd      	mov	sp, r7
 80048fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048fe:	bf00      	nop
 8004900:	40023800 	.word	0x40023800
 8004904:	00f42400 	.word	0x00f42400
 8004908:	017d7840 	.word	0x017d7840

0800490c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004910:	4b03      	ldr	r3, [pc, #12]	@ (8004920 <HAL_RCC_GetHCLKFreq+0x14>)
 8004912:	681b      	ldr	r3, [r3, #0]
}
 8004914:	4618      	mov	r0, r3
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr
 800491e:	bf00      	nop
 8004920:	20000008 	.word	0x20000008

08004924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004928:	f7ff fff0 	bl	800490c <HAL_RCC_GetHCLKFreq>
 800492c:	4602      	mov	r2, r0
 800492e:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	0a9b      	lsrs	r3, r3, #10
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	4903      	ldr	r1, [pc, #12]	@ (8004948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800493a:	5ccb      	ldrb	r3, [r1, r3]
 800493c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004940:	4618      	mov	r0, r3
 8004942:	bd80      	pop	{r7, pc}
 8004944:	40023800 	.word	0x40023800
 8004948:	0800b204 	.word	0x0800b204

0800494c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800494c:	b580      	push	{r7, lr}
 800494e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004950:	f7ff ffdc 	bl	800490c <HAL_RCC_GetHCLKFreq>
 8004954:	4602      	mov	r2, r0
 8004956:	4b05      	ldr	r3, [pc, #20]	@ (800496c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	0b5b      	lsrs	r3, r3, #13
 800495c:	f003 0307 	and.w	r3, r3, #7
 8004960:	4903      	ldr	r1, [pc, #12]	@ (8004970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004962:	5ccb      	ldrb	r3, [r1, r3]
 8004964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004968:	4618      	mov	r0, r3
 800496a:	bd80      	pop	{r7, pc}
 800496c:	40023800 	.word	0x40023800
 8004970:	0800b204 	.word	0x0800b204

08004974 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e07b      	b.n	8004a7e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498a:	2b00      	cmp	r3, #0
 800498c:	d108      	bne.n	80049a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004996:	d009      	beq.n	80049ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	61da      	str	r2, [r3, #28]
 800499e:	e005      	b.n	80049ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2200      	movs	r2, #0
 80049aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d106      	bne.n	80049cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f7fd f866 	bl	8001a98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80049f4:	431a      	orrs	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049fe:	431a      	orrs	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	431a      	orrs	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a1c:	431a      	orrs	r2, r3
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a26:	431a      	orrs	r2, r3
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6a1b      	ldr	r3, [r3, #32]
 8004a2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a30:	ea42 0103 	orr.w	r1, r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a38:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	430a      	orrs	r2, r1
 8004a42:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	0c1b      	lsrs	r3, r3, #16
 8004a4a:	f003 0104 	and.w	r1, r3, #4
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a52:	f003 0210 	and.w	r2, r3, #16
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	69da      	ldr	r2, [r3, #28]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a6c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2201      	movs	r2, #1
 8004a78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3708      	adds	r7, #8
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b088      	sub	sp, #32
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	60f8      	str	r0, [r7, #12]
 8004a8e:	60b9      	str	r1, [r7, #8]
 8004a90:	603b      	str	r3, [r7, #0]
 8004a92:	4613      	mov	r3, r2
 8004a94:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a96:	f7fd fceb 	bl	8002470 <HAL_GetTick>
 8004a9a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004a9c:	88fb      	ldrh	r3, [r7, #6]
 8004a9e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d001      	beq.n	8004ab0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004aac:	2302      	movs	r3, #2
 8004aae:	e12a      	b.n	8004d06 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d002      	beq.n	8004abc <HAL_SPI_Transmit+0x36>
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e122      	b.n	8004d06 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_SPI_Transmit+0x48>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e11b      	b.n	8004d06 <HAL_SPI_Transmit+0x280>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2203      	movs	r2, #3
 8004ada:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	88fa      	ldrh	r2, [r7, #6]
 8004aee:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	88fa      	ldrh	r2, [r7, #6]
 8004af4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2200      	movs	r2, #0
 8004b12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b1c:	d10f      	bne.n	8004b3e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681a      	ldr	r2, [r3, #0]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b3c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b48:	2b40      	cmp	r3, #64	@ 0x40
 8004b4a:	d007      	beq.n	8004b5c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	68db      	ldr	r3, [r3, #12]
 8004b60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b64:	d152      	bne.n	8004c0c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d002      	beq.n	8004b74 <HAL_SPI_Transmit+0xee>
 8004b6e:	8b7b      	ldrh	r3, [r7, #26]
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d145      	bne.n	8004c00 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b78:	881a      	ldrh	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b84:	1c9a      	adds	r2, r3, #2
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b98:	e032      	b.n	8004c00 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d112      	bne.n	8004bce <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bac:	881a      	ldrh	r2, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bb8:	1c9a      	adds	r2, r3, #2
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004bcc:	e018      	b.n	8004c00 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bce:	f7fd fc4f 	bl	8002470 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	683a      	ldr	r2, [r7, #0]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d803      	bhi.n	8004be6 <HAL_SPI_Transmit+0x160>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be4:	d102      	bne.n	8004bec <HAL_SPI_Transmit+0x166>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d109      	bne.n	8004c00 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2201      	movs	r2, #1
 8004bf0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e082      	b.n	8004d06 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1c7      	bne.n	8004b9a <HAL_SPI_Transmit+0x114>
 8004c0a:	e053      	b.n	8004cb4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d002      	beq.n	8004c1a <HAL_SPI_Transmit+0x194>
 8004c14:	8b7b      	ldrh	r3, [r7, #26]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d147      	bne.n	8004caa <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	330c      	adds	r3, #12
 8004c24:	7812      	ldrb	r2, [r2, #0]
 8004c26:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2c:	1c5a      	adds	r2, r3, #1
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c36:	b29b      	uxth	r3, r3
 8004c38:	3b01      	subs	r3, #1
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c40:	e033      	b.n	8004caa <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 0302 	and.w	r3, r3, #2
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d113      	bne.n	8004c78 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	330c      	adds	r3, #12
 8004c5a:	7812      	ldrb	r2, [r2, #0]
 8004c5c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	1c5a      	adds	r2, r3, #1
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c76:	e018      	b.n	8004caa <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c78:	f7fd fbfa 	bl	8002470 <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	683a      	ldr	r2, [r7, #0]
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d803      	bhi.n	8004c90 <HAL_SPI_Transmit+0x20a>
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8e:	d102      	bne.n	8004c96 <HAL_SPI_Transmit+0x210>
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d109      	bne.n	8004caa <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2201      	movs	r2, #1
 8004c9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e02d      	b.n	8004d06 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1c6      	bne.n	8004c42 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cb4:	69fa      	ldr	r2, [r7, #28]
 8004cb6:	6839      	ldr	r1, [r7, #0]
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f000 fbe7 	bl	800548c <SPI_EndRxTxTransaction>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d002      	beq.n	8004cca <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	689b      	ldr	r3, [r3, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10a      	bne.n	8004ce8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68db      	ldr	r3, [r3, #12]
 8004cdc:	617b      	str	r3, [r7, #20]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d001      	beq.n	8004d04 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e000      	b.n	8004d06 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d04:	2300      	movs	r3, #0
  }
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3720      	adds	r7, #32
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b088      	sub	sp, #32
 8004d12:	af02      	add	r7, sp, #8
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	603b      	str	r3, [r7, #0]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d001      	beq.n	8004d2e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	e104      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d36:	d112      	bne.n	8004d5e <HAL_SPI_Receive+0x50>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10e      	bne.n	8004d5e <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2204      	movs	r2, #4
 8004d44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d48:	88fa      	ldrh	r2, [r7, #6]
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	68ba      	ldr	r2, [r7, #8]
 8004d52:	68b9      	ldr	r1, [r7, #8]
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 f8f3 	bl	8004f40 <HAL_SPI_TransmitReceive>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	e0ec      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d5e:	f7fd fb87 	bl	8002470 <HAL_GetTick>
 8004d62:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d002      	beq.n	8004d70 <HAL_SPI_Receive+0x62>
 8004d6a:	88fb      	ldrh	r3, [r7, #6]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e0e1      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d101      	bne.n	8004d82 <HAL_SPI_Receive+0x74>
 8004d7e:	2302      	movs	r3, #2
 8004d80:	e0da      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2200      	movs	r2, #0
 8004d96:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	88fa      	ldrh	r2, [r7, #6]
 8004da2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	88fa      	ldrh	r2, [r7, #6]
 8004da8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dd0:	d10f      	bne.n	8004df2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004de0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004df0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dfc:	2b40      	cmp	r3, #64	@ 0x40
 8004dfe:	d007      	beq.n	8004e10 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e0e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d170      	bne.n	8004efa <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e18:	e035      	b.n	8004e86 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	f003 0301 	and.w	r3, r3, #1
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d115      	bne.n	8004e54 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f103 020c 	add.w	r2, r3, #12
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e34:	7812      	ldrb	r2, [r2, #0]
 8004e36:	b2d2      	uxtb	r2, r2
 8004e38:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3e:	1c5a      	adds	r2, r3, #1
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	3b01      	subs	r3, #1
 8004e4c:	b29a      	uxth	r2, r3
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e52:	e018      	b.n	8004e86 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e54:	f7fd fb0c 	bl	8002470 <HAL_GetTick>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d803      	bhi.n	8004e6c <HAL_SPI_Receive+0x15e>
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6a:	d102      	bne.n	8004e72 <HAL_SPI_Receive+0x164>
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d109      	bne.n	8004e86 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2201      	movs	r2, #1
 8004e76:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e058      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1c4      	bne.n	8004e1a <HAL_SPI_Receive+0x10c>
 8004e90:	e038      	b.n	8004f04 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d113      	bne.n	8004ec8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68da      	ldr	r2, [r3, #12]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eaa:	b292      	uxth	r2, r2
 8004eac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eb2:	1c9a      	adds	r2, r3, #2
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ec6:	e018      	b.n	8004efa <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ec8:	f7fd fad2 	bl	8002470 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	683a      	ldr	r2, [r7, #0]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d803      	bhi.n	8004ee0 <HAL_SPI_Receive+0x1d2>
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ede:	d102      	bne.n	8004ee6 <HAL_SPI_Receive+0x1d8>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d109      	bne.n	8004efa <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e01e      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d1c6      	bne.n	8004e92 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f04:	697a      	ldr	r2, [r7, #20]
 8004f06:	6839      	ldr	r1, [r7, #0]
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 fa59 	bl	80053c0 <SPI_EndRxTransaction>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d002      	beq.n	8004f1a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2220      	movs	r2, #32
 8004f18:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f36:	2300      	movs	r3, #0
  }
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b08a      	sub	sp, #40	@ 0x28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
 8004f4c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f52:	f7fd fa8d 	bl	8002470 <HAL_GetTick>
 8004f56:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f5e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004f66:	887b      	ldrh	r3, [r7, #2]
 8004f68:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f6a:	7ffb      	ldrb	r3, [r7, #31]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d00c      	beq.n	8004f8a <HAL_SPI_TransmitReceive+0x4a>
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f76:	d106      	bne.n	8004f86 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d102      	bne.n	8004f86 <HAL_SPI_TransmitReceive+0x46>
 8004f80:	7ffb      	ldrb	r3, [r7, #31]
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d001      	beq.n	8004f8a <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
 8004f88:	e17f      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d005      	beq.n	8004f9c <HAL_SPI_TransmitReceive+0x5c>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d002      	beq.n	8004f9c <HAL_SPI_TransmitReceive+0x5c>
 8004f96:	887b      	ldrh	r3, [r7, #2]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d101      	bne.n	8004fa0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e174      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d101      	bne.n	8004fae <HAL_SPI_TransmitReceive+0x6e>
 8004faa:	2302      	movs	r3, #2
 8004fac:	e16d      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d003      	beq.n	8004fca <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2205      	movs	r2, #5
 8004fc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	887a      	ldrh	r2, [r7, #2]
 8004fda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	887a      	ldrh	r2, [r7, #2]
 8004fe0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	68ba      	ldr	r2, [r7, #8]
 8004fe6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	887a      	ldrh	r2, [r7, #2]
 8004fec:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	887a      	ldrh	r2, [r7, #2]
 8004ff2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800500a:	2b40      	cmp	r3, #64	@ 0x40
 800500c:	d007      	beq.n	800501e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800501c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005026:	d17e      	bne.n	8005126 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <HAL_SPI_TransmitReceive+0xf6>
 8005030:	8afb      	ldrh	r3, [r7, #22]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d16c      	bne.n	8005110 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800503a:	881a      	ldrh	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005046:	1c9a      	adds	r2, r3, #2
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005050:	b29b      	uxth	r3, r3
 8005052:	3b01      	subs	r3, #1
 8005054:	b29a      	uxth	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800505a:	e059      	b.n	8005110 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b02      	cmp	r3, #2
 8005068:	d11b      	bne.n	80050a2 <HAL_SPI_TransmitReceive+0x162>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800506e:	b29b      	uxth	r3, r3
 8005070:	2b00      	cmp	r3, #0
 8005072:	d016      	beq.n	80050a2 <HAL_SPI_TransmitReceive+0x162>
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	2b01      	cmp	r3, #1
 8005078:	d113      	bne.n	80050a2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800507e:	881a      	ldrh	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508a:	1c9a      	adds	r2, r3, #2
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005094:	b29b      	uxth	r3, r3
 8005096:	3b01      	subs	r3, #1
 8005098:	b29a      	uxth	r2, r3
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800509e:	2300      	movs	r3, #0
 80050a0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	689b      	ldr	r3, [r3, #8]
 80050a8:	f003 0301 	and.w	r3, r3, #1
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d119      	bne.n	80050e4 <HAL_SPI_TransmitReceive+0x1a4>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d014      	beq.n	80050e4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68da      	ldr	r2, [r3, #12]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c4:	b292      	uxth	r2, r2
 80050c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050cc:	1c9a      	adds	r2, r3, #2
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050e0:	2301      	movs	r3, #1
 80050e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050e4:	f7fd f9c4 	bl	8002470 <HAL_GetTick>
 80050e8:	4602      	mov	r2, r0
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	1ad3      	subs	r3, r2, r3
 80050ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d80d      	bhi.n	8005110 <HAL_SPI_TransmitReceive+0x1d0>
 80050f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fa:	d009      	beq.n	8005110 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2201      	movs	r2, #1
 8005100:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e0bc      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005114:	b29b      	uxth	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1a0      	bne.n	800505c <HAL_SPI_TransmitReceive+0x11c>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800511e:	b29b      	uxth	r3, r3
 8005120:	2b00      	cmp	r3, #0
 8005122:	d19b      	bne.n	800505c <HAL_SPI_TransmitReceive+0x11c>
 8005124:	e082      	b.n	800522c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	685b      	ldr	r3, [r3, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d002      	beq.n	8005134 <HAL_SPI_TransmitReceive+0x1f4>
 800512e:	8afb      	ldrh	r3, [r7, #22]
 8005130:	2b01      	cmp	r3, #1
 8005132:	d171      	bne.n	8005218 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	330c      	adds	r3, #12
 800513e:	7812      	ldrb	r2, [r2, #0]
 8005140:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005150:	b29b      	uxth	r3, r3
 8005152:	3b01      	subs	r3, #1
 8005154:	b29a      	uxth	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800515a:	e05d      	b.n	8005218 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b02      	cmp	r3, #2
 8005168:	d11c      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x264>
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800516e:	b29b      	uxth	r3, r3
 8005170:	2b00      	cmp	r3, #0
 8005172:	d017      	beq.n	80051a4 <HAL_SPI_TransmitReceive+0x264>
 8005174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005176:	2b01      	cmp	r3, #1
 8005178:	d114      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	330c      	adds	r3, #12
 8005184:	7812      	ldrb	r2, [r2, #0]
 8005186:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051a0:	2300      	movs	r3, #0
 80051a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	d119      	bne.n	80051e6 <HAL_SPI_TransmitReceive+0x2a6>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d014      	beq.n	80051e6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68da      	ldr	r2, [r3, #12]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051c6:	b2d2      	uxtb	r2, r2
 80051c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ce:	1c5a      	adds	r2, r3, #1
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051e2:	2301      	movs	r3, #1
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80051e6:	f7fd f943 	bl	8002470 <HAL_GetTick>
 80051ea:	4602      	mov	r2, r0
 80051ec:	6a3b      	ldr	r3, [r7, #32]
 80051ee:	1ad3      	subs	r3, r2, r3
 80051f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d803      	bhi.n	80051fe <HAL_SPI_TransmitReceive+0x2be>
 80051f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fc:	d102      	bne.n	8005204 <HAL_SPI_TransmitReceive+0x2c4>
 80051fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005200:	2b00      	cmp	r3, #0
 8005202:	d109      	bne.n	8005218 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e038      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d19c      	bne.n	800515c <HAL_SPI_TransmitReceive+0x21c>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005226:	b29b      	uxth	r3, r3
 8005228:	2b00      	cmp	r3, #0
 800522a:	d197      	bne.n	800515c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800522c:	6a3a      	ldr	r2, [r7, #32]
 800522e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 f92b 	bl	800548c <SPI_EndRxTxTransaction>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d008      	beq.n	800524e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2220      	movs	r2, #32
 8005240:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e01d      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10a      	bne.n	800526c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005256:	2300      	movs	r3, #0
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	613b      	str	r3, [r7, #16]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	613b      	str	r3, [r7, #16]
 800526a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005288:	2300      	movs	r3, #0
  }
}
 800528a:	4618      	mov	r0, r3
 800528c:	3728      	adds	r7, #40	@ 0x28
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8005292:	b480      	push	{r7}
 8005294:	b083      	sub	sp, #12
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052a0:	b2db      	uxtb	r3, r3
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	370c      	adds	r7, #12
 80052a6:	46bd      	mov	sp, r7
 80052a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ac:	4770      	bx	lr
	...

080052b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	60b9      	str	r1, [r7, #8]
 80052ba:	603b      	str	r3, [r7, #0]
 80052bc:	4613      	mov	r3, r2
 80052be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052c0:	f7fd f8d6 	bl	8002470 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c8:	1a9b      	subs	r3, r3, r2
 80052ca:	683a      	ldr	r2, [r7, #0]
 80052cc:	4413      	add	r3, r2
 80052ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052d0:	f7fd f8ce 	bl	8002470 <HAL_GetTick>
 80052d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052d6:	4b39      	ldr	r3, [pc, #228]	@ (80053bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	015b      	lsls	r3, r3, #5
 80052dc:	0d1b      	lsrs	r3, r3, #20
 80052de:	69fa      	ldr	r2, [r7, #28]
 80052e0:	fb02 f303 	mul.w	r3, r2, r3
 80052e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052e6:	e054      	b.n	8005392 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ee:	d050      	beq.n	8005392 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052f0:	f7fd f8be 	bl	8002470 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d902      	bls.n	8005306 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d13d      	bne.n	8005382 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005314:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800531e:	d111      	bne.n	8005344 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005328:	d004      	beq.n	8005334 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	689b      	ldr	r3, [r3, #8]
 800532e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005332:	d107      	bne.n	8005344 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005342:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005348:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800534c:	d10f      	bne.n	800536e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800535c:	601a      	str	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800536c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2200      	movs	r2, #0
 800537a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800537e:	2303      	movs	r3, #3
 8005380:	e017      	b.n	80053b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005388:	2300      	movs	r3, #0
 800538a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	3b01      	subs	r3, #1
 8005390:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	4013      	ands	r3, r2
 800539c:	68ba      	ldr	r2, [r7, #8]
 800539e:	429a      	cmp	r2, r3
 80053a0:	bf0c      	ite	eq
 80053a2:	2301      	moveq	r3, #1
 80053a4:	2300      	movne	r3, #0
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	461a      	mov	r2, r3
 80053aa:	79fb      	ldrb	r3, [r7, #7]
 80053ac:	429a      	cmp	r2, r3
 80053ae:	d19b      	bne.n	80052e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3720      	adds	r7, #32
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	20000008 	.word	0x20000008

080053c0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b086      	sub	sp, #24
 80053c4:	af02      	add	r7, sp, #8
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053d4:	d111      	bne.n	80053fa <SPI_EndRxTransaction+0x3a>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053de:	d004      	beq.n	80053ea <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e8:	d107      	bne.n	80053fa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053f8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005402:	d12a      	bne.n	800545a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800540c:	d012      	beq.n	8005434 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	2200      	movs	r2, #0
 8005416:	2180      	movs	r1, #128	@ 0x80
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f7ff ff49 	bl	80052b0 <SPI_WaitFlagStateUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d02d      	beq.n	8005480 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005428:	f043 0220 	orr.w	r2, r3, #32
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e026      	b.n	8005482 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	9300      	str	r3, [sp, #0]
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	2200      	movs	r2, #0
 800543c:	2101      	movs	r1, #1
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f7ff ff36 	bl	80052b0 <SPI_WaitFlagStateUntilTimeout>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d01a      	beq.n	8005480 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544e:	f043 0220 	orr.w	r2, r3, #32
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e013      	b.n	8005482 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	9300      	str	r3, [sp, #0]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	2200      	movs	r2, #0
 8005462:	2101      	movs	r1, #1
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f7ff ff23 	bl	80052b0 <SPI_WaitFlagStateUntilTimeout>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d007      	beq.n	8005480 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800547c:	2303      	movs	r3, #3
 800547e:	e000      	b.n	8005482 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005480:	2300      	movs	r3, #0
}
 8005482:	4618      	mov	r0, r3
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
	...

0800548c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af02      	add	r7, sp, #8
 8005492:	60f8      	str	r0, [r7, #12]
 8005494:	60b9      	str	r1, [r7, #8]
 8005496:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	9300      	str	r3, [sp, #0]
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2201      	movs	r2, #1
 80054a0:	2102      	movs	r1, #2
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f7ff ff04 	bl	80052b0 <SPI_WaitFlagStateUntilTimeout>
 80054a8:	4603      	mov	r3, r0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d007      	beq.n	80054be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054b2:	f043 0220 	orr.w	r2, r3, #32
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e032      	b.n	8005524 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80054be:	4b1b      	ldr	r3, [pc, #108]	@ (800552c <SPI_EndRxTxTransaction+0xa0>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a1b      	ldr	r2, [pc, #108]	@ (8005530 <SPI_EndRxTxTransaction+0xa4>)
 80054c4:	fba2 2303 	umull	r2, r3, r2, r3
 80054c8:	0d5b      	lsrs	r3, r3, #21
 80054ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80054ce:	fb02 f303 	mul.w	r3, r2, r3
 80054d2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054dc:	d112      	bne.n	8005504 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	9300      	str	r3, [sp, #0]
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	2200      	movs	r2, #0
 80054e6:	2180      	movs	r1, #128	@ 0x80
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f7ff fee1 	bl	80052b0 <SPI_WaitFlagStateUntilTimeout>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d016      	beq.n	8005522 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f8:	f043 0220 	orr.w	r2, r3, #32
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e00f      	b.n	8005524 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d00a      	beq.n	8005520 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	3b01      	subs	r3, #1
 800550e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800551a:	2b80      	cmp	r3, #128	@ 0x80
 800551c:	d0f2      	beq.n	8005504 <SPI_EndRxTxTransaction+0x78>
 800551e:	e000      	b.n	8005522 <SPI_EndRxTxTransaction+0x96>
        break;
 8005520:	bf00      	nop
  }

  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3718      	adds	r7, #24
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}
 800552c:	20000008 	.word	0x20000008
 8005530:	165e9f81 	.word	0x165e9f81

08005534 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e042      	b.n	80055cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800554c:	b2db      	uxtb	r3, r3
 800554e:	2b00      	cmp	r3, #0
 8005550:	d106      	bne.n	8005560 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7fc fae4 	bl	8001b28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2224      	movs	r2, #36	@ 0x24
 8005564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005576:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005578:	6878      	ldr	r0, [r7, #4]
 800557a:	f000 f973 	bl	8005864 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	691a      	ldr	r2, [r3, #16]
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800558c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695a      	ldr	r2, [r3, #20]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800559c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68da      	ldr	r2, [r3, #12]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2220      	movs	r2, #32
 80055b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2220      	movs	r2, #32
 80055c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2200      	movs	r2, #0
 80055c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3708      	adds	r7, #8
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b08a      	sub	sp, #40	@ 0x28
 80055d8:	af02      	add	r7, sp, #8
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	603b      	str	r3, [r7, #0]
 80055e0:	4613      	mov	r3, r2
 80055e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	d175      	bne.n	80056e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d002      	beq.n	8005600 <HAL_UART_Transmit+0x2c>
 80055fa:	88fb      	ldrh	r3, [r7, #6]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e06e      	b.n	80056e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2200      	movs	r2, #0
 8005608:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2221      	movs	r2, #33	@ 0x21
 800560e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005612:	f7fc ff2d 	bl	8002470 <HAL_GetTick>
 8005616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	88fa      	ldrh	r2, [r7, #6]
 800561c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	88fa      	ldrh	r2, [r7, #6]
 8005622:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800562c:	d108      	bne.n	8005640 <HAL_UART_Transmit+0x6c>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d104      	bne.n	8005640 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005636:	2300      	movs	r3, #0
 8005638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	61bb      	str	r3, [r7, #24]
 800563e:	e003      	b.n	8005648 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005644:	2300      	movs	r3, #0
 8005646:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005648:	e02e      	b.n	80056a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	2200      	movs	r2, #0
 8005652:	2180      	movs	r1, #128	@ 0x80
 8005654:	68f8      	ldr	r0, [r7, #12]
 8005656:	f000 f848 	bl	80056ea <UART_WaitOnFlagUntilTimeout>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d005      	beq.n	800566c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2220      	movs	r2, #32
 8005664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005668:	2303      	movs	r3, #3
 800566a:	e03a      	b.n	80056e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800566c:	69fb      	ldr	r3, [r7, #28]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d10b      	bne.n	800568a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	881b      	ldrh	r3, [r3, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	3302      	adds	r3, #2
 8005686:	61bb      	str	r3, [r7, #24]
 8005688:	e007      	b.n	800569a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	781a      	ldrb	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005694:	69fb      	ldr	r3, [r7, #28]
 8005696:	3301      	adds	r3, #1
 8005698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800569e:	b29b      	uxth	r3, r3
 80056a0:	3b01      	subs	r3, #1
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1cb      	bne.n	800564a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	9300      	str	r3, [sp, #0]
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2200      	movs	r2, #0
 80056ba:	2140      	movs	r1, #64	@ 0x40
 80056bc:	68f8      	ldr	r0, [r7, #12]
 80056be:	f000 f814 	bl	80056ea <UART_WaitOnFlagUntilTimeout>
 80056c2:	4603      	mov	r3, r0
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d005      	beq.n	80056d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e006      	b.n	80056e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80056dc:	2300      	movs	r3, #0
 80056de:	e000      	b.n	80056e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80056e0:	2302      	movs	r3, #2
  }
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3720      	adds	r7, #32
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b086      	sub	sp, #24
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	60f8      	str	r0, [r7, #12]
 80056f2:	60b9      	str	r1, [r7, #8]
 80056f4:	603b      	str	r3, [r7, #0]
 80056f6:	4613      	mov	r3, r2
 80056f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056fa:	e03b      	b.n	8005774 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005702:	d037      	beq.n	8005774 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005704:	f7fc feb4 	bl	8002470 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	6a3a      	ldr	r2, [r7, #32]
 8005710:	429a      	cmp	r2, r3
 8005712:	d302      	bcc.n	800571a <UART_WaitOnFlagUntilTimeout+0x30>
 8005714:	6a3b      	ldr	r3, [r7, #32]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e03a      	b.n	8005794 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f003 0304 	and.w	r3, r3, #4
 8005728:	2b00      	cmp	r3, #0
 800572a:	d023      	beq.n	8005774 <UART_WaitOnFlagUntilTimeout+0x8a>
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2b80      	cmp	r3, #128	@ 0x80
 8005730:	d020      	beq.n	8005774 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2b40      	cmp	r3, #64	@ 0x40
 8005736:	d01d      	beq.n	8005774 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b08      	cmp	r3, #8
 8005744:	d116      	bne.n	8005774 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005746:	2300      	movs	r3, #0
 8005748:	617b      	str	r3, [r7, #20]
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	617b      	str	r3, [r7, #20]
 800575a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800575c:	68f8      	ldr	r0, [r7, #12]
 800575e:	f000 f81d 	bl	800579c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2208      	movs	r2, #8
 8005766:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e00f      	b.n	8005794 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	4013      	ands	r3, r2
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	429a      	cmp	r2, r3
 8005782:	bf0c      	ite	eq
 8005784:	2301      	moveq	r3, #1
 8005786:	2300      	movne	r3, #0
 8005788:	b2db      	uxtb	r3, r3
 800578a:	461a      	mov	r2, r3
 800578c:	79fb      	ldrb	r3, [r7, #7]
 800578e:	429a      	cmp	r2, r3
 8005790:	d0b4      	beq.n	80056fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3718      	adds	r7, #24
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800579c:	b480      	push	{r7}
 800579e:	b095      	sub	sp, #84	@ 0x54
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	330c      	adds	r3, #12
 80057aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ae:	e853 3f00 	ldrex	r3, [r3]
 80057b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80057c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057cc:	e841 2300 	strex	r3, r2, [r1]
 80057d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1e5      	bne.n	80057a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	3314      	adds	r3, #20
 80057de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e0:	6a3b      	ldr	r3, [r7, #32]
 80057e2:	e853 3f00 	ldrex	r3, [r3]
 80057e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f023 0301 	bic.w	r3, r3, #1
 80057ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3314      	adds	r3, #20
 80057f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80057fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80057fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e5      	bne.n	80057d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005810:	2b01      	cmp	r3, #1
 8005812:	d119      	bne.n	8005848 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	330c      	adds	r3, #12
 800581a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	e853 3f00 	ldrex	r3, [r3]
 8005822:	60bb      	str	r3, [r7, #8]
   return(result);
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	f023 0310 	bic.w	r3, r3, #16
 800582a:	647b      	str	r3, [r7, #68]	@ 0x44
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	330c      	adds	r3, #12
 8005832:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005834:	61ba      	str	r2, [r7, #24]
 8005836:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005838:	6979      	ldr	r1, [r7, #20]
 800583a:	69ba      	ldr	r2, [r7, #24]
 800583c:	e841 2300 	strex	r3, r2, [r1]
 8005840:	613b      	str	r3, [r7, #16]
   return(result);
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1e5      	bne.n	8005814 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2220      	movs	r2, #32
 800584c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005856:	bf00      	nop
 8005858:	3754      	adds	r7, #84	@ 0x54
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
	...

08005864 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005864:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005868:	b0c0      	sub	sp, #256	@ 0x100
 800586a:	af00      	add	r7, sp, #0
 800586c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800587c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005880:	68d9      	ldr	r1, [r3, #12]
 8005882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	ea40 0301 	orr.w	r3, r0, r1
 800588c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800588e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	431a      	orrs	r2, r3
 800589c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	431a      	orrs	r2, r3
 80058a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80058b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80058bc:	f021 010c 	bic.w	r1, r1, #12
 80058c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80058ca:	430b      	orrs	r3, r1
 80058cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80058ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	695b      	ldr	r3, [r3, #20]
 80058d6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80058da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058de:	6999      	ldr	r1, [r3, #24]
 80058e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	ea40 0301 	orr.w	r3, r0, r1
 80058ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80058ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	4b8f      	ldr	r3, [pc, #572]	@ (8005b30 <UART_SetConfig+0x2cc>)
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d005      	beq.n	8005904 <UART_SetConfig+0xa0>
 80058f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	4b8d      	ldr	r3, [pc, #564]	@ (8005b34 <UART_SetConfig+0x2d0>)
 8005900:	429a      	cmp	r2, r3
 8005902:	d104      	bne.n	800590e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005904:	f7ff f822 	bl	800494c <HAL_RCC_GetPCLK2Freq>
 8005908:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800590c:	e003      	b.n	8005916 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800590e:	f7ff f809 	bl	8004924 <HAL_RCC_GetPCLK1Freq>
 8005912:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005916:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800591a:	69db      	ldr	r3, [r3, #28]
 800591c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005920:	f040 810c 	bne.w	8005b3c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005924:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005928:	2200      	movs	r2, #0
 800592a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800592e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005932:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005936:	4622      	mov	r2, r4
 8005938:	462b      	mov	r3, r5
 800593a:	1891      	adds	r1, r2, r2
 800593c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800593e:	415b      	adcs	r3, r3
 8005940:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005942:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005946:	4621      	mov	r1, r4
 8005948:	eb12 0801 	adds.w	r8, r2, r1
 800594c:	4629      	mov	r1, r5
 800594e:	eb43 0901 	adc.w	r9, r3, r1
 8005952:	f04f 0200 	mov.w	r2, #0
 8005956:	f04f 0300 	mov.w	r3, #0
 800595a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800595e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005962:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005966:	4690      	mov	r8, r2
 8005968:	4699      	mov	r9, r3
 800596a:	4623      	mov	r3, r4
 800596c:	eb18 0303 	adds.w	r3, r8, r3
 8005970:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005974:	462b      	mov	r3, r5
 8005976:	eb49 0303 	adc.w	r3, r9, r3
 800597a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800597e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800598a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800598e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005992:	460b      	mov	r3, r1
 8005994:	18db      	adds	r3, r3, r3
 8005996:	653b      	str	r3, [r7, #80]	@ 0x50
 8005998:	4613      	mov	r3, r2
 800599a:	eb42 0303 	adc.w	r3, r2, r3
 800599e:	657b      	str	r3, [r7, #84]	@ 0x54
 80059a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80059a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80059a8:	f7fb f97e 	bl	8000ca8 <__aeabi_uldivmod>
 80059ac:	4602      	mov	r2, r0
 80059ae:	460b      	mov	r3, r1
 80059b0:	4b61      	ldr	r3, [pc, #388]	@ (8005b38 <UART_SetConfig+0x2d4>)
 80059b2:	fba3 2302 	umull	r2, r3, r3, r2
 80059b6:	095b      	lsrs	r3, r3, #5
 80059b8:	011c      	lsls	r4, r3, #4
 80059ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059be:	2200      	movs	r2, #0
 80059c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80059c4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80059c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80059cc:	4642      	mov	r2, r8
 80059ce:	464b      	mov	r3, r9
 80059d0:	1891      	adds	r1, r2, r2
 80059d2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80059d4:	415b      	adcs	r3, r3
 80059d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80059dc:	4641      	mov	r1, r8
 80059de:	eb12 0a01 	adds.w	sl, r2, r1
 80059e2:	4649      	mov	r1, r9
 80059e4:	eb43 0b01 	adc.w	fp, r3, r1
 80059e8:	f04f 0200 	mov.w	r2, #0
 80059ec:	f04f 0300 	mov.w	r3, #0
 80059f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059fc:	4692      	mov	sl, r2
 80059fe:	469b      	mov	fp, r3
 8005a00:	4643      	mov	r3, r8
 8005a02:	eb1a 0303 	adds.w	r3, sl, r3
 8005a06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	eb4b 0303 	adc.w	r3, fp, r3
 8005a10:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a20:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005a24:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	18db      	adds	r3, r3, r3
 8005a2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a2e:	4613      	mov	r3, r2
 8005a30:	eb42 0303 	adc.w	r3, r2, r3
 8005a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a36:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005a3a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005a3e:	f7fb f933 	bl	8000ca8 <__aeabi_uldivmod>
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4611      	mov	r1, r2
 8005a48:	4b3b      	ldr	r3, [pc, #236]	@ (8005b38 <UART_SetConfig+0x2d4>)
 8005a4a:	fba3 2301 	umull	r2, r3, r3, r1
 8005a4e:	095b      	lsrs	r3, r3, #5
 8005a50:	2264      	movs	r2, #100	@ 0x64
 8005a52:	fb02 f303 	mul.w	r3, r2, r3
 8005a56:	1acb      	subs	r3, r1, r3
 8005a58:	00db      	lsls	r3, r3, #3
 8005a5a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005a5e:	4b36      	ldr	r3, [pc, #216]	@ (8005b38 <UART_SetConfig+0x2d4>)
 8005a60:	fba3 2302 	umull	r2, r3, r3, r2
 8005a64:	095b      	lsrs	r3, r3, #5
 8005a66:	005b      	lsls	r3, r3, #1
 8005a68:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005a6c:	441c      	add	r4, r3
 8005a6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a72:	2200      	movs	r2, #0
 8005a74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005a78:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005a7c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005a80:	4642      	mov	r2, r8
 8005a82:	464b      	mov	r3, r9
 8005a84:	1891      	adds	r1, r2, r2
 8005a86:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005a88:	415b      	adcs	r3, r3
 8005a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a8c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005a90:	4641      	mov	r1, r8
 8005a92:	1851      	adds	r1, r2, r1
 8005a94:	6339      	str	r1, [r7, #48]	@ 0x30
 8005a96:	4649      	mov	r1, r9
 8005a98:	414b      	adcs	r3, r1
 8005a9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a9c:	f04f 0200 	mov.w	r2, #0
 8005aa0:	f04f 0300 	mov.w	r3, #0
 8005aa4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005aa8:	4659      	mov	r1, fp
 8005aaa:	00cb      	lsls	r3, r1, #3
 8005aac:	4651      	mov	r1, sl
 8005aae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ab2:	4651      	mov	r1, sl
 8005ab4:	00ca      	lsls	r2, r1, #3
 8005ab6:	4610      	mov	r0, r2
 8005ab8:	4619      	mov	r1, r3
 8005aba:	4603      	mov	r3, r0
 8005abc:	4642      	mov	r2, r8
 8005abe:	189b      	adds	r3, r3, r2
 8005ac0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ac4:	464b      	mov	r3, r9
 8005ac6:	460a      	mov	r2, r1
 8005ac8:	eb42 0303 	adc.w	r3, r2, r3
 8005acc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ad4:	685b      	ldr	r3, [r3, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005adc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005ae0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	18db      	adds	r3, r3, r3
 8005ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005aea:	4613      	mov	r3, r2
 8005aec:	eb42 0303 	adc.w	r3, r2, r3
 8005af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005af2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005af6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005afa:	f7fb f8d5 	bl	8000ca8 <__aeabi_uldivmod>
 8005afe:	4602      	mov	r2, r0
 8005b00:	460b      	mov	r3, r1
 8005b02:	4b0d      	ldr	r3, [pc, #52]	@ (8005b38 <UART_SetConfig+0x2d4>)
 8005b04:	fba3 1302 	umull	r1, r3, r3, r2
 8005b08:	095b      	lsrs	r3, r3, #5
 8005b0a:	2164      	movs	r1, #100	@ 0x64
 8005b0c:	fb01 f303 	mul.w	r3, r1, r3
 8005b10:	1ad3      	subs	r3, r2, r3
 8005b12:	00db      	lsls	r3, r3, #3
 8005b14:	3332      	adds	r3, #50	@ 0x32
 8005b16:	4a08      	ldr	r2, [pc, #32]	@ (8005b38 <UART_SetConfig+0x2d4>)
 8005b18:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1c:	095b      	lsrs	r3, r3, #5
 8005b1e:	f003 0207 	and.w	r2, r3, #7
 8005b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	4422      	add	r2, r4
 8005b2a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b2c:	e106      	b.n	8005d3c <UART_SetConfig+0x4d8>
 8005b2e:	bf00      	nop
 8005b30:	40011000 	.word	0x40011000
 8005b34:	40011400 	.word	0x40011400
 8005b38:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b40:	2200      	movs	r2, #0
 8005b42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005b46:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005b4a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005b4e:	4642      	mov	r2, r8
 8005b50:	464b      	mov	r3, r9
 8005b52:	1891      	adds	r1, r2, r2
 8005b54:	6239      	str	r1, [r7, #32]
 8005b56:	415b      	adcs	r3, r3
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b5a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b5e:	4641      	mov	r1, r8
 8005b60:	1854      	adds	r4, r2, r1
 8005b62:	4649      	mov	r1, r9
 8005b64:	eb43 0501 	adc.w	r5, r3, r1
 8005b68:	f04f 0200 	mov.w	r2, #0
 8005b6c:	f04f 0300 	mov.w	r3, #0
 8005b70:	00eb      	lsls	r3, r5, #3
 8005b72:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b76:	00e2      	lsls	r2, r4, #3
 8005b78:	4614      	mov	r4, r2
 8005b7a:	461d      	mov	r5, r3
 8005b7c:	4643      	mov	r3, r8
 8005b7e:	18e3      	adds	r3, r4, r3
 8005b80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005b84:	464b      	mov	r3, r9
 8005b86:	eb45 0303 	adc.w	r3, r5, r3
 8005b8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005b9a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005b9e:	f04f 0200 	mov.w	r2, #0
 8005ba2:	f04f 0300 	mov.w	r3, #0
 8005ba6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005baa:	4629      	mov	r1, r5
 8005bac:	008b      	lsls	r3, r1, #2
 8005bae:	4621      	mov	r1, r4
 8005bb0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	008a      	lsls	r2, r1, #2
 8005bb8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005bbc:	f7fb f874 	bl	8000ca8 <__aeabi_uldivmod>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	4b60      	ldr	r3, [pc, #384]	@ (8005d48 <UART_SetConfig+0x4e4>)
 8005bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005bca:	095b      	lsrs	r3, r3, #5
 8005bcc:	011c      	lsls	r4, r3, #4
 8005bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005bd8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005bdc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	1891      	adds	r1, r2, r2
 8005be6:	61b9      	str	r1, [r7, #24]
 8005be8:	415b      	adcs	r3, r3
 8005bea:	61fb      	str	r3, [r7, #28]
 8005bec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	1851      	adds	r1, r2, r1
 8005bf4:	6139      	str	r1, [r7, #16]
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	414b      	adcs	r3, r1
 8005bfa:	617b      	str	r3, [r7, #20]
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c08:	4659      	mov	r1, fp
 8005c0a:	00cb      	lsls	r3, r1, #3
 8005c0c:	4651      	mov	r1, sl
 8005c0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c12:	4651      	mov	r1, sl
 8005c14:	00ca      	lsls	r2, r1, #3
 8005c16:	4610      	mov	r0, r2
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	4642      	mov	r2, r8
 8005c1e:	189b      	adds	r3, r3, r2
 8005c20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005c24:	464b      	mov	r3, r9
 8005c26:	460a      	mov	r2, r1
 8005c28:	eb42 0303 	adc.w	r3, r2, r3
 8005c2c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c3a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	f04f 0300 	mov.w	r3, #0
 8005c44:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005c48:	4649      	mov	r1, r9
 8005c4a:	008b      	lsls	r3, r1, #2
 8005c4c:	4641      	mov	r1, r8
 8005c4e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005c52:	4641      	mov	r1, r8
 8005c54:	008a      	lsls	r2, r1, #2
 8005c56:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005c5a:	f7fb f825 	bl	8000ca8 <__aeabi_uldivmod>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	460b      	mov	r3, r1
 8005c62:	4611      	mov	r1, r2
 8005c64:	4b38      	ldr	r3, [pc, #224]	@ (8005d48 <UART_SetConfig+0x4e4>)
 8005c66:	fba3 2301 	umull	r2, r3, r3, r1
 8005c6a:	095b      	lsrs	r3, r3, #5
 8005c6c:	2264      	movs	r2, #100	@ 0x64
 8005c6e:	fb02 f303 	mul.w	r3, r2, r3
 8005c72:	1acb      	subs	r3, r1, r3
 8005c74:	011b      	lsls	r3, r3, #4
 8005c76:	3332      	adds	r3, #50	@ 0x32
 8005c78:	4a33      	ldr	r2, [pc, #204]	@ (8005d48 <UART_SetConfig+0x4e4>)
 8005c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7e:	095b      	lsrs	r3, r3, #5
 8005c80:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c84:	441c      	add	r4, r3
 8005c86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c8e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005c90:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005c94:	4642      	mov	r2, r8
 8005c96:	464b      	mov	r3, r9
 8005c98:	1891      	adds	r1, r2, r2
 8005c9a:	60b9      	str	r1, [r7, #8]
 8005c9c:	415b      	adcs	r3, r3
 8005c9e:	60fb      	str	r3, [r7, #12]
 8005ca0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ca4:	4641      	mov	r1, r8
 8005ca6:	1851      	adds	r1, r2, r1
 8005ca8:	6039      	str	r1, [r7, #0]
 8005caa:	4649      	mov	r1, r9
 8005cac:	414b      	adcs	r3, r1
 8005cae:	607b      	str	r3, [r7, #4]
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	f04f 0300 	mov.w	r3, #0
 8005cb8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	00cb      	lsls	r3, r1, #3
 8005cc0:	4651      	mov	r1, sl
 8005cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	00ca      	lsls	r2, r1, #3
 8005cca:	4610      	mov	r0, r2
 8005ccc:	4619      	mov	r1, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	4642      	mov	r2, r8
 8005cd2:	189b      	adds	r3, r3, r2
 8005cd4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005cd6:	464b      	mov	r3, r9
 8005cd8:	460a      	mov	r2, r1
 8005cda:	eb42 0303 	adc.w	r3, r2, r3
 8005cde:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005ce0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	663b      	str	r3, [r7, #96]	@ 0x60
 8005cea:	667a      	str	r2, [r7, #100]	@ 0x64
 8005cec:	f04f 0200 	mov.w	r2, #0
 8005cf0:	f04f 0300 	mov.w	r3, #0
 8005cf4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005cf8:	4649      	mov	r1, r9
 8005cfa:	008b      	lsls	r3, r1, #2
 8005cfc:	4641      	mov	r1, r8
 8005cfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d02:	4641      	mov	r1, r8
 8005d04:	008a      	lsls	r2, r1, #2
 8005d06:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005d0a:	f7fa ffcd 	bl	8000ca8 <__aeabi_uldivmod>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	460b      	mov	r3, r1
 8005d12:	4b0d      	ldr	r3, [pc, #52]	@ (8005d48 <UART_SetConfig+0x4e4>)
 8005d14:	fba3 1302 	umull	r1, r3, r3, r2
 8005d18:	095b      	lsrs	r3, r3, #5
 8005d1a:	2164      	movs	r1, #100	@ 0x64
 8005d1c:	fb01 f303 	mul.w	r3, r1, r3
 8005d20:	1ad3      	subs	r3, r2, r3
 8005d22:	011b      	lsls	r3, r3, #4
 8005d24:	3332      	adds	r3, #50	@ 0x32
 8005d26:	4a08      	ldr	r2, [pc, #32]	@ (8005d48 <UART_SetConfig+0x4e4>)
 8005d28:	fba2 2303 	umull	r2, r3, r2, r3
 8005d2c:	095b      	lsrs	r3, r3, #5
 8005d2e:	f003 020f 	and.w	r2, r3, #15
 8005d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4422      	add	r2, r4
 8005d3a:	609a      	str	r2, [r3, #8]
}
 8005d3c:	bf00      	nop
 8005d3e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005d42:	46bd      	mov	sp, r7
 8005d44:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d48:	51eb851f 	.word	0x51eb851f

08005d4c <__cvt>:
 8005d4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d50:	ec57 6b10 	vmov	r6, r7, d0
 8005d54:	2f00      	cmp	r7, #0
 8005d56:	460c      	mov	r4, r1
 8005d58:	4619      	mov	r1, r3
 8005d5a:	463b      	mov	r3, r7
 8005d5c:	bfbb      	ittet	lt
 8005d5e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005d62:	461f      	movlt	r7, r3
 8005d64:	2300      	movge	r3, #0
 8005d66:	232d      	movlt	r3, #45	@ 0x2d
 8005d68:	700b      	strb	r3, [r1, #0]
 8005d6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005d6c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005d70:	4691      	mov	r9, r2
 8005d72:	f023 0820 	bic.w	r8, r3, #32
 8005d76:	bfbc      	itt	lt
 8005d78:	4632      	movlt	r2, r6
 8005d7a:	4616      	movlt	r6, r2
 8005d7c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d80:	d005      	beq.n	8005d8e <__cvt+0x42>
 8005d82:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005d86:	d100      	bne.n	8005d8a <__cvt+0x3e>
 8005d88:	3401      	adds	r4, #1
 8005d8a:	2102      	movs	r1, #2
 8005d8c:	e000      	b.n	8005d90 <__cvt+0x44>
 8005d8e:	2103      	movs	r1, #3
 8005d90:	ab03      	add	r3, sp, #12
 8005d92:	9301      	str	r3, [sp, #4]
 8005d94:	ab02      	add	r3, sp, #8
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	ec47 6b10 	vmov	d0, r6, r7
 8005d9c:	4653      	mov	r3, sl
 8005d9e:	4622      	mov	r2, r4
 8005da0:	f001 f876 	bl	8006e90 <_dtoa_r>
 8005da4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005da8:	4605      	mov	r5, r0
 8005daa:	d119      	bne.n	8005de0 <__cvt+0x94>
 8005dac:	f019 0f01 	tst.w	r9, #1
 8005db0:	d00e      	beq.n	8005dd0 <__cvt+0x84>
 8005db2:	eb00 0904 	add.w	r9, r0, r4
 8005db6:	2200      	movs	r2, #0
 8005db8:	2300      	movs	r3, #0
 8005dba:	4630      	mov	r0, r6
 8005dbc:	4639      	mov	r1, r7
 8005dbe:	f7fa fe93 	bl	8000ae8 <__aeabi_dcmpeq>
 8005dc2:	b108      	cbz	r0, 8005dc8 <__cvt+0x7c>
 8005dc4:	f8cd 900c 	str.w	r9, [sp, #12]
 8005dc8:	2230      	movs	r2, #48	@ 0x30
 8005dca:	9b03      	ldr	r3, [sp, #12]
 8005dcc:	454b      	cmp	r3, r9
 8005dce:	d31e      	bcc.n	8005e0e <__cvt+0xc2>
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005dd4:	1b5b      	subs	r3, r3, r5
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	6013      	str	r3, [r2, #0]
 8005dda:	b004      	add	sp, #16
 8005ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005de0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005de4:	eb00 0904 	add.w	r9, r0, r4
 8005de8:	d1e5      	bne.n	8005db6 <__cvt+0x6a>
 8005dea:	7803      	ldrb	r3, [r0, #0]
 8005dec:	2b30      	cmp	r3, #48	@ 0x30
 8005dee:	d10a      	bne.n	8005e06 <__cvt+0xba>
 8005df0:	2200      	movs	r2, #0
 8005df2:	2300      	movs	r3, #0
 8005df4:	4630      	mov	r0, r6
 8005df6:	4639      	mov	r1, r7
 8005df8:	f7fa fe76 	bl	8000ae8 <__aeabi_dcmpeq>
 8005dfc:	b918      	cbnz	r0, 8005e06 <__cvt+0xba>
 8005dfe:	f1c4 0401 	rsb	r4, r4, #1
 8005e02:	f8ca 4000 	str.w	r4, [sl]
 8005e06:	f8da 3000 	ldr.w	r3, [sl]
 8005e0a:	4499      	add	r9, r3
 8005e0c:	e7d3      	b.n	8005db6 <__cvt+0x6a>
 8005e0e:	1c59      	adds	r1, r3, #1
 8005e10:	9103      	str	r1, [sp, #12]
 8005e12:	701a      	strb	r2, [r3, #0]
 8005e14:	e7d9      	b.n	8005dca <__cvt+0x7e>

08005e16 <__exponent>:
 8005e16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e18:	2900      	cmp	r1, #0
 8005e1a:	bfba      	itte	lt
 8005e1c:	4249      	neglt	r1, r1
 8005e1e:	232d      	movlt	r3, #45	@ 0x2d
 8005e20:	232b      	movge	r3, #43	@ 0x2b
 8005e22:	2909      	cmp	r1, #9
 8005e24:	7002      	strb	r2, [r0, #0]
 8005e26:	7043      	strb	r3, [r0, #1]
 8005e28:	dd29      	ble.n	8005e7e <__exponent+0x68>
 8005e2a:	f10d 0307 	add.w	r3, sp, #7
 8005e2e:	461d      	mov	r5, r3
 8005e30:	270a      	movs	r7, #10
 8005e32:	461a      	mov	r2, r3
 8005e34:	fbb1 f6f7 	udiv	r6, r1, r7
 8005e38:	fb07 1416 	mls	r4, r7, r6, r1
 8005e3c:	3430      	adds	r4, #48	@ 0x30
 8005e3e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005e42:	460c      	mov	r4, r1
 8005e44:	2c63      	cmp	r4, #99	@ 0x63
 8005e46:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e4a:	4631      	mov	r1, r6
 8005e4c:	dcf1      	bgt.n	8005e32 <__exponent+0x1c>
 8005e4e:	3130      	adds	r1, #48	@ 0x30
 8005e50:	1e94      	subs	r4, r2, #2
 8005e52:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e56:	1c41      	adds	r1, r0, #1
 8005e58:	4623      	mov	r3, r4
 8005e5a:	42ab      	cmp	r3, r5
 8005e5c:	d30a      	bcc.n	8005e74 <__exponent+0x5e>
 8005e5e:	f10d 0309 	add.w	r3, sp, #9
 8005e62:	1a9b      	subs	r3, r3, r2
 8005e64:	42ac      	cmp	r4, r5
 8005e66:	bf88      	it	hi
 8005e68:	2300      	movhi	r3, #0
 8005e6a:	3302      	adds	r3, #2
 8005e6c:	4403      	add	r3, r0
 8005e6e:	1a18      	subs	r0, r3, r0
 8005e70:	b003      	add	sp, #12
 8005e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005e74:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005e78:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005e7c:	e7ed      	b.n	8005e5a <__exponent+0x44>
 8005e7e:	2330      	movs	r3, #48	@ 0x30
 8005e80:	3130      	adds	r1, #48	@ 0x30
 8005e82:	7083      	strb	r3, [r0, #2]
 8005e84:	70c1      	strb	r1, [r0, #3]
 8005e86:	1d03      	adds	r3, r0, #4
 8005e88:	e7f1      	b.n	8005e6e <__exponent+0x58>
	...

08005e8c <_printf_float>:
 8005e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e90:	b08d      	sub	sp, #52	@ 0x34
 8005e92:	460c      	mov	r4, r1
 8005e94:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005e98:	4616      	mov	r6, r2
 8005e9a:	461f      	mov	r7, r3
 8005e9c:	4605      	mov	r5, r0
 8005e9e:	f000 feef 	bl	8006c80 <_localeconv_r>
 8005ea2:	6803      	ldr	r3, [r0, #0]
 8005ea4:	9304      	str	r3, [sp, #16]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f7fa f9f2 	bl	8000290 <strlen>
 8005eac:	2300      	movs	r3, #0
 8005eae:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eb0:	f8d8 3000 	ldr.w	r3, [r8]
 8005eb4:	9005      	str	r0, [sp, #20]
 8005eb6:	3307      	adds	r3, #7
 8005eb8:	f023 0307 	bic.w	r3, r3, #7
 8005ebc:	f103 0208 	add.w	r2, r3, #8
 8005ec0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005ec4:	f8d4 b000 	ldr.w	fp, [r4]
 8005ec8:	f8c8 2000 	str.w	r2, [r8]
 8005ecc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005ed0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005ed4:	9307      	str	r3, [sp, #28]
 8005ed6:	f8cd 8018 	str.w	r8, [sp, #24]
 8005eda:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005ede:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ee2:	4b9c      	ldr	r3, [pc, #624]	@ (8006154 <_printf_float+0x2c8>)
 8005ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee8:	f7fa fe30 	bl	8000b4c <__aeabi_dcmpun>
 8005eec:	bb70      	cbnz	r0, 8005f4c <_printf_float+0xc0>
 8005eee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ef2:	4b98      	ldr	r3, [pc, #608]	@ (8006154 <_printf_float+0x2c8>)
 8005ef4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef8:	f7fa fe0a 	bl	8000b10 <__aeabi_dcmple>
 8005efc:	bb30      	cbnz	r0, 8005f4c <_printf_float+0xc0>
 8005efe:	2200      	movs	r2, #0
 8005f00:	2300      	movs	r3, #0
 8005f02:	4640      	mov	r0, r8
 8005f04:	4649      	mov	r1, r9
 8005f06:	f7fa fdf9 	bl	8000afc <__aeabi_dcmplt>
 8005f0a:	b110      	cbz	r0, 8005f12 <_printf_float+0x86>
 8005f0c:	232d      	movs	r3, #45	@ 0x2d
 8005f0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f12:	4a91      	ldr	r2, [pc, #580]	@ (8006158 <_printf_float+0x2cc>)
 8005f14:	4b91      	ldr	r3, [pc, #580]	@ (800615c <_printf_float+0x2d0>)
 8005f16:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005f1a:	bf94      	ite	ls
 8005f1c:	4690      	movls	r8, r2
 8005f1e:	4698      	movhi	r8, r3
 8005f20:	2303      	movs	r3, #3
 8005f22:	6123      	str	r3, [r4, #16]
 8005f24:	f02b 0304 	bic.w	r3, fp, #4
 8005f28:	6023      	str	r3, [r4, #0]
 8005f2a:	f04f 0900 	mov.w	r9, #0
 8005f2e:	9700      	str	r7, [sp, #0]
 8005f30:	4633      	mov	r3, r6
 8005f32:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005f34:	4621      	mov	r1, r4
 8005f36:	4628      	mov	r0, r5
 8005f38:	f000 f9d2 	bl	80062e0 <_printf_common>
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	f040 808d 	bne.w	800605c <_printf_float+0x1d0>
 8005f42:	f04f 30ff 	mov.w	r0, #4294967295
 8005f46:	b00d      	add	sp, #52	@ 0x34
 8005f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	464b      	mov	r3, r9
 8005f50:	4640      	mov	r0, r8
 8005f52:	4649      	mov	r1, r9
 8005f54:	f7fa fdfa 	bl	8000b4c <__aeabi_dcmpun>
 8005f58:	b140      	cbz	r0, 8005f6c <_printf_float+0xe0>
 8005f5a:	464b      	mov	r3, r9
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	bfbc      	itt	lt
 8005f60:	232d      	movlt	r3, #45	@ 0x2d
 8005f62:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005f66:	4a7e      	ldr	r2, [pc, #504]	@ (8006160 <_printf_float+0x2d4>)
 8005f68:	4b7e      	ldr	r3, [pc, #504]	@ (8006164 <_printf_float+0x2d8>)
 8005f6a:	e7d4      	b.n	8005f16 <_printf_float+0x8a>
 8005f6c:	6863      	ldr	r3, [r4, #4]
 8005f6e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005f72:	9206      	str	r2, [sp, #24]
 8005f74:	1c5a      	adds	r2, r3, #1
 8005f76:	d13b      	bne.n	8005ff0 <_printf_float+0x164>
 8005f78:	2306      	movs	r3, #6
 8005f7a:	6063      	str	r3, [r4, #4]
 8005f7c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005f80:	2300      	movs	r3, #0
 8005f82:	6022      	str	r2, [r4, #0]
 8005f84:	9303      	str	r3, [sp, #12]
 8005f86:	ab0a      	add	r3, sp, #40	@ 0x28
 8005f88:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005f8c:	ab09      	add	r3, sp, #36	@ 0x24
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	6861      	ldr	r1, [r4, #4]
 8005f92:	ec49 8b10 	vmov	d0, r8, r9
 8005f96:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005f9a:	4628      	mov	r0, r5
 8005f9c:	f7ff fed6 	bl	8005d4c <__cvt>
 8005fa0:	9b06      	ldr	r3, [sp, #24]
 8005fa2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005fa4:	2b47      	cmp	r3, #71	@ 0x47
 8005fa6:	4680      	mov	r8, r0
 8005fa8:	d129      	bne.n	8005ffe <_printf_float+0x172>
 8005faa:	1cc8      	adds	r0, r1, #3
 8005fac:	db02      	blt.n	8005fb4 <_printf_float+0x128>
 8005fae:	6863      	ldr	r3, [r4, #4]
 8005fb0:	4299      	cmp	r1, r3
 8005fb2:	dd41      	ble.n	8006038 <_printf_float+0x1ac>
 8005fb4:	f1aa 0a02 	sub.w	sl, sl, #2
 8005fb8:	fa5f fa8a 	uxtb.w	sl, sl
 8005fbc:	3901      	subs	r1, #1
 8005fbe:	4652      	mov	r2, sl
 8005fc0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005fc4:	9109      	str	r1, [sp, #36]	@ 0x24
 8005fc6:	f7ff ff26 	bl	8005e16 <__exponent>
 8005fca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005fcc:	1813      	adds	r3, r2, r0
 8005fce:	2a01      	cmp	r2, #1
 8005fd0:	4681      	mov	r9, r0
 8005fd2:	6123      	str	r3, [r4, #16]
 8005fd4:	dc02      	bgt.n	8005fdc <_printf_float+0x150>
 8005fd6:	6822      	ldr	r2, [r4, #0]
 8005fd8:	07d2      	lsls	r2, r2, #31
 8005fda:	d501      	bpl.n	8005fe0 <_printf_float+0x154>
 8005fdc:	3301      	adds	r3, #1
 8005fde:	6123      	str	r3, [r4, #16]
 8005fe0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d0a2      	beq.n	8005f2e <_printf_float+0xa2>
 8005fe8:	232d      	movs	r3, #45	@ 0x2d
 8005fea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fee:	e79e      	b.n	8005f2e <_printf_float+0xa2>
 8005ff0:	9a06      	ldr	r2, [sp, #24]
 8005ff2:	2a47      	cmp	r2, #71	@ 0x47
 8005ff4:	d1c2      	bne.n	8005f7c <_printf_float+0xf0>
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1c0      	bne.n	8005f7c <_printf_float+0xf0>
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e7bd      	b.n	8005f7a <_printf_float+0xee>
 8005ffe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006002:	d9db      	bls.n	8005fbc <_printf_float+0x130>
 8006004:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006008:	d118      	bne.n	800603c <_printf_float+0x1b0>
 800600a:	2900      	cmp	r1, #0
 800600c:	6863      	ldr	r3, [r4, #4]
 800600e:	dd0b      	ble.n	8006028 <_printf_float+0x19c>
 8006010:	6121      	str	r1, [r4, #16]
 8006012:	b913      	cbnz	r3, 800601a <_printf_float+0x18e>
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	07d0      	lsls	r0, r2, #31
 8006018:	d502      	bpl.n	8006020 <_printf_float+0x194>
 800601a:	3301      	adds	r3, #1
 800601c:	440b      	add	r3, r1
 800601e:	6123      	str	r3, [r4, #16]
 8006020:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006022:	f04f 0900 	mov.w	r9, #0
 8006026:	e7db      	b.n	8005fe0 <_printf_float+0x154>
 8006028:	b913      	cbnz	r3, 8006030 <_printf_float+0x1a4>
 800602a:	6822      	ldr	r2, [r4, #0]
 800602c:	07d2      	lsls	r2, r2, #31
 800602e:	d501      	bpl.n	8006034 <_printf_float+0x1a8>
 8006030:	3302      	adds	r3, #2
 8006032:	e7f4      	b.n	800601e <_printf_float+0x192>
 8006034:	2301      	movs	r3, #1
 8006036:	e7f2      	b.n	800601e <_printf_float+0x192>
 8006038:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800603c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800603e:	4299      	cmp	r1, r3
 8006040:	db05      	blt.n	800604e <_printf_float+0x1c2>
 8006042:	6823      	ldr	r3, [r4, #0]
 8006044:	6121      	str	r1, [r4, #16]
 8006046:	07d8      	lsls	r0, r3, #31
 8006048:	d5ea      	bpl.n	8006020 <_printf_float+0x194>
 800604a:	1c4b      	adds	r3, r1, #1
 800604c:	e7e7      	b.n	800601e <_printf_float+0x192>
 800604e:	2900      	cmp	r1, #0
 8006050:	bfd4      	ite	le
 8006052:	f1c1 0202 	rsble	r2, r1, #2
 8006056:	2201      	movgt	r2, #1
 8006058:	4413      	add	r3, r2
 800605a:	e7e0      	b.n	800601e <_printf_float+0x192>
 800605c:	6823      	ldr	r3, [r4, #0]
 800605e:	055a      	lsls	r2, r3, #21
 8006060:	d407      	bmi.n	8006072 <_printf_float+0x1e6>
 8006062:	6923      	ldr	r3, [r4, #16]
 8006064:	4642      	mov	r2, r8
 8006066:	4631      	mov	r1, r6
 8006068:	4628      	mov	r0, r5
 800606a:	47b8      	blx	r7
 800606c:	3001      	adds	r0, #1
 800606e:	d12b      	bne.n	80060c8 <_printf_float+0x23c>
 8006070:	e767      	b.n	8005f42 <_printf_float+0xb6>
 8006072:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006076:	f240 80dd 	bls.w	8006234 <_printf_float+0x3a8>
 800607a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800607e:	2200      	movs	r2, #0
 8006080:	2300      	movs	r3, #0
 8006082:	f7fa fd31 	bl	8000ae8 <__aeabi_dcmpeq>
 8006086:	2800      	cmp	r0, #0
 8006088:	d033      	beq.n	80060f2 <_printf_float+0x266>
 800608a:	4a37      	ldr	r2, [pc, #220]	@ (8006168 <_printf_float+0x2dc>)
 800608c:	2301      	movs	r3, #1
 800608e:	4631      	mov	r1, r6
 8006090:	4628      	mov	r0, r5
 8006092:	47b8      	blx	r7
 8006094:	3001      	adds	r0, #1
 8006096:	f43f af54 	beq.w	8005f42 <_printf_float+0xb6>
 800609a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800609e:	4543      	cmp	r3, r8
 80060a0:	db02      	blt.n	80060a8 <_printf_float+0x21c>
 80060a2:	6823      	ldr	r3, [r4, #0]
 80060a4:	07d8      	lsls	r0, r3, #31
 80060a6:	d50f      	bpl.n	80060c8 <_printf_float+0x23c>
 80060a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060ac:	4631      	mov	r1, r6
 80060ae:	4628      	mov	r0, r5
 80060b0:	47b8      	blx	r7
 80060b2:	3001      	adds	r0, #1
 80060b4:	f43f af45 	beq.w	8005f42 <_printf_float+0xb6>
 80060b8:	f04f 0900 	mov.w	r9, #0
 80060bc:	f108 38ff 	add.w	r8, r8, #4294967295
 80060c0:	f104 0a1a 	add.w	sl, r4, #26
 80060c4:	45c8      	cmp	r8, r9
 80060c6:	dc09      	bgt.n	80060dc <_printf_float+0x250>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	079b      	lsls	r3, r3, #30
 80060cc:	f100 8103 	bmi.w	80062d6 <_printf_float+0x44a>
 80060d0:	68e0      	ldr	r0, [r4, #12]
 80060d2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060d4:	4298      	cmp	r0, r3
 80060d6:	bfb8      	it	lt
 80060d8:	4618      	movlt	r0, r3
 80060da:	e734      	b.n	8005f46 <_printf_float+0xba>
 80060dc:	2301      	movs	r3, #1
 80060de:	4652      	mov	r2, sl
 80060e0:	4631      	mov	r1, r6
 80060e2:	4628      	mov	r0, r5
 80060e4:	47b8      	blx	r7
 80060e6:	3001      	adds	r0, #1
 80060e8:	f43f af2b 	beq.w	8005f42 <_printf_float+0xb6>
 80060ec:	f109 0901 	add.w	r9, r9, #1
 80060f0:	e7e8      	b.n	80060c4 <_printf_float+0x238>
 80060f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	dc39      	bgt.n	800616c <_printf_float+0x2e0>
 80060f8:	4a1b      	ldr	r2, [pc, #108]	@ (8006168 <_printf_float+0x2dc>)
 80060fa:	2301      	movs	r3, #1
 80060fc:	4631      	mov	r1, r6
 80060fe:	4628      	mov	r0, r5
 8006100:	47b8      	blx	r7
 8006102:	3001      	adds	r0, #1
 8006104:	f43f af1d 	beq.w	8005f42 <_printf_float+0xb6>
 8006108:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800610c:	ea59 0303 	orrs.w	r3, r9, r3
 8006110:	d102      	bne.n	8006118 <_printf_float+0x28c>
 8006112:	6823      	ldr	r3, [r4, #0]
 8006114:	07d9      	lsls	r1, r3, #31
 8006116:	d5d7      	bpl.n	80060c8 <_printf_float+0x23c>
 8006118:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800611c:	4631      	mov	r1, r6
 800611e:	4628      	mov	r0, r5
 8006120:	47b8      	blx	r7
 8006122:	3001      	adds	r0, #1
 8006124:	f43f af0d 	beq.w	8005f42 <_printf_float+0xb6>
 8006128:	f04f 0a00 	mov.w	sl, #0
 800612c:	f104 0b1a 	add.w	fp, r4, #26
 8006130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006132:	425b      	negs	r3, r3
 8006134:	4553      	cmp	r3, sl
 8006136:	dc01      	bgt.n	800613c <_printf_float+0x2b0>
 8006138:	464b      	mov	r3, r9
 800613a:	e793      	b.n	8006064 <_printf_float+0x1d8>
 800613c:	2301      	movs	r3, #1
 800613e:	465a      	mov	r2, fp
 8006140:	4631      	mov	r1, r6
 8006142:	4628      	mov	r0, r5
 8006144:	47b8      	blx	r7
 8006146:	3001      	adds	r0, #1
 8006148:	f43f aefb 	beq.w	8005f42 <_printf_float+0xb6>
 800614c:	f10a 0a01 	add.w	sl, sl, #1
 8006150:	e7ee      	b.n	8006130 <_printf_float+0x2a4>
 8006152:	bf00      	nop
 8006154:	7fefffff 	.word	0x7fefffff
 8006158:	0800b20c 	.word	0x0800b20c
 800615c:	0800b210 	.word	0x0800b210
 8006160:	0800b214 	.word	0x0800b214
 8006164:	0800b218 	.word	0x0800b218
 8006168:	0800b21c 	.word	0x0800b21c
 800616c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800616e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006172:	4553      	cmp	r3, sl
 8006174:	bfa8      	it	ge
 8006176:	4653      	movge	r3, sl
 8006178:	2b00      	cmp	r3, #0
 800617a:	4699      	mov	r9, r3
 800617c:	dc36      	bgt.n	80061ec <_printf_float+0x360>
 800617e:	f04f 0b00 	mov.w	fp, #0
 8006182:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006186:	f104 021a 	add.w	r2, r4, #26
 800618a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800618c:	9306      	str	r3, [sp, #24]
 800618e:	eba3 0309 	sub.w	r3, r3, r9
 8006192:	455b      	cmp	r3, fp
 8006194:	dc31      	bgt.n	80061fa <_printf_float+0x36e>
 8006196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006198:	459a      	cmp	sl, r3
 800619a:	dc3a      	bgt.n	8006212 <_printf_float+0x386>
 800619c:	6823      	ldr	r3, [r4, #0]
 800619e:	07da      	lsls	r2, r3, #31
 80061a0:	d437      	bmi.n	8006212 <_printf_float+0x386>
 80061a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061a4:	ebaa 0903 	sub.w	r9, sl, r3
 80061a8:	9b06      	ldr	r3, [sp, #24]
 80061aa:	ebaa 0303 	sub.w	r3, sl, r3
 80061ae:	4599      	cmp	r9, r3
 80061b0:	bfa8      	it	ge
 80061b2:	4699      	movge	r9, r3
 80061b4:	f1b9 0f00 	cmp.w	r9, #0
 80061b8:	dc33      	bgt.n	8006222 <_printf_float+0x396>
 80061ba:	f04f 0800 	mov.w	r8, #0
 80061be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c2:	f104 0b1a 	add.w	fp, r4, #26
 80061c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c8:	ebaa 0303 	sub.w	r3, sl, r3
 80061cc:	eba3 0309 	sub.w	r3, r3, r9
 80061d0:	4543      	cmp	r3, r8
 80061d2:	f77f af79 	ble.w	80060c8 <_printf_float+0x23c>
 80061d6:	2301      	movs	r3, #1
 80061d8:	465a      	mov	r2, fp
 80061da:	4631      	mov	r1, r6
 80061dc:	4628      	mov	r0, r5
 80061de:	47b8      	blx	r7
 80061e0:	3001      	adds	r0, #1
 80061e2:	f43f aeae 	beq.w	8005f42 <_printf_float+0xb6>
 80061e6:	f108 0801 	add.w	r8, r8, #1
 80061ea:	e7ec      	b.n	80061c6 <_printf_float+0x33a>
 80061ec:	4642      	mov	r2, r8
 80061ee:	4631      	mov	r1, r6
 80061f0:	4628      	mov	r0, r5
 80061f2:	47b8      	blx	r7
 80061f4:	3001      	adds	r0, #1
 80061f6:	d1c2      	bne.n	800617e <_printf_float+0x2f2>
 80061f8:	e6a3      	b.n	8005f42 <_printf_float+0xb6>
 80061fa:	2301      	movs	r3, #1
 80061fc:	4631      	mov	r1, r6
 80061fe:	4628      	mov	r0, r5
 8006200:	9206      	str	r2, [sp, #24]
 8006202:	47b8      	blx	r7
 8006204:	3001      	adds	r0, #1
 8006206:	f43f ae9c 	beq.w	8005f42 <_printf_float+0xb6>
 800620a:	9a06      	ldr	r2, [sp, #24]
 800620c:	f10b 0b01 	add.w	fp, fp, #1
 8006210:	e7bb      	b.n	800618a <_printf_float+0x2fe>
 8006212:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006216:	4631      	mov	r1, r6
 8006218:	4628      	mov	r0, r5
 800621a:	47b8      	blx	r7
 800621c:	3001      	adds	r0, #1
 800621e:	d1c0      	bne.n	80061a2 <_printf_float+0x316>
 8006220:	e68f      	b.n	8005f42 <_printf_float+0xb6>
 8006222:	9a06      	ldr	r2, [sp, #24]
 8006224:	464b      	mov	r3, r9
 8006226:	4442      	add	r2, r8
 8006228:	4631      	mov	r1, r6
 800622a:	4628      	mov	r0, r5
 800622c:	47b8      	blx	r7
 800622e:	3001      	adds	r0, #1
 8006230:	d1c3      	bne.n	80061ba <_printf_float+0x32e>
 8006232:	e686      	b.n	8005f42 <_printf_float+0xb6>
 8006234:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006238:	f1ba 0f01 	cmp.w	sl, #1
 800623c:	dc01      	bgt.n	8006242 <_printf_float+0x3b6>
 800623e:	07db      	lsls	r3, r3, #31
 8006240:	d536      	bpl.n	80062b0 <_printf_float+0x424>
 8006242:	2301      	movs	r3, #1
 8006244:	4642      	mov	r2, r8
 8006246:	4631      	mov	r1, r6
 8006248:	4628      	mov	r0, r5
 800624a:	47b8      	blx	r7
 800624c:	3001      	adds	r0, #1
 800624e:	f43f ae78 	beq.w	8005f42 <_printf_float+0xb6>
 8006252:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006256:	4631      	mov	r1, r6
 8006258:	4628      	mov	r0, r5
 800625a:	47b8      	blx	r7
 800625c:	3001      	adds	r0, #1
 800625e:	f43f ae70 	beq.w	8005f42 <_printf_float+0xb6>
 8006262:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006266:	2200      	movs	r2, #0
 8006268:	2300      	movs	r3, #0
 800626a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800626e:	f7fa fc3b 	bl	8000ae8 <__aeabi_dcmpeq>
 8006272:	b9c0      	cbnz	r0, 80062a6 <_printf_float+0x41a>
 8006274:	4653      	mov	r3, sl
 8006276:	f108 0201 	add.w	r2, r8, #1
 800627a:	4631      	mov	r1, r6
 800627c:	4628      	mov	r0, r5
 800627e:	47b8      	blx	r7
 8006280:	3001      	adds	r0, #1
 8006282:	d10c      	bne.n	800629e <_printf_float+0x412>
 8006284:	e65d      	b.n	8005f42 <_printf_float+0xb6>
 8006286:	2301      	movs	r3, #1
 8006288:	465a      	mov	r2, fp
 800628a:	4631      	mov	r1, r6
 800628c:	4628      	mov	r0, r5
 800628e:	47b8      	blx	r7
 8006290:	3001      	adds	r0, #1
 8006292:	f43f ae56 	beq.w	8005f42 <_printf_float+0xb6>
 8006296:	f108 0801 	add.w	r8, r8, #1
 800629a:	45d0      	cmp	r8, sl
 800629c:	dbf3      	blt.n	8006286 <_printf_float+0x3fa>
 800629e:	464b      	mov	r3, r9
 80062a0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80062a4:	e6df      	b.n	8006066 <_printf_float+0x1da>
 80062a6:	f04f 0800 	mov.w	r8, #0
 80062aa:	f104 0b1a 	add.w	fp, r4, #26
 80062ae:	e7f4      	b.n	800629a <_printf_float+0x40e>
 80062b0:	2301      	movs	r3, #1
 80062b2:	4642      	mov	r2, r8
 80062b4:	e7e1      	b.n	800627a <_printf_float+0x3ee>
 80062b6:	2301      	movs	r3, #1
 80062b8:	464a      	mov	r2, r9
 80062ba:	4631      	mov	r1, r6
 80062bc:	4628      	mov	r0, r5
 80062be:	47b8      	blx	r7
 80062c0:	3001      	adds	r0, #1
 80062c2:	f43f ae3e 	beq.w	8005f42 <_printf_float+0xb6>
 80062c6:	f108 0801 	add.w	r8, r8, #1
 80062ca:	68e3      	ldr	r3, [r4, #12]
 80062cc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80062ce:	1a5b      	subs	r3, r3, r1
 80062d0:	4543      	cmp	r3, r8
 80062d2:	dcf0      	bgt.n	80062b6 <_printf_float+0x42a>
 80062d4:	e6fc      	b.n	80060d0 <_printf_float+0x244>
 80062d6:	f04f 0800 	mov.w	r8, #0
 80062da:	f104 0919 	add.w	r9, r4, #25
 80062de:	e7f4      	b.n	80062ca <_printf_float+0x43e>

080062e0 <_printf_common>:
 80062e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062e4:	4616      	mov	r6, r2
 80062e6:	4698      	mov	r8, r3
 80062e8:	688a      	ldr	r2, [r1, #8]
 80062ea:	690b      	ldr	r3, [r1, #16]
 80062ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062f0:	4293      	cmp	r3, r2
 80062f2:	bfb8      	it	lt
 80062f4:	4613      	movlt	r3, r2
 80062f6:	6033      	str	r3, [r6, #0]
 80062f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062fc:	4607      	mov	r7, r0
 80062fe:	460c      	mov	r4, r1
 8006300:	b10a      	cbz	r2, 8006306 <_printf_common+0x26>
 8006302:	3301      	adds	r3, #1
 8006304:	6033      	str	r3, [r6, #0]
 8006306:	6823      	ldr	r3, [r4, #0]
 8006308:	0699      	lsls	r1, r3, #26
 800630a:	bf42      	ittt	mi
 800630c:	6833      	ldrmi	r3, [r6, #0]
 800630e:	3302      	addmi	r3, #2
 8006310:	6033      	strmi	r3, [r6, #0]
 8006312:	6825      	ldr	r5, [r4, #0]
 8006314:	f015 0506 	ands.w	r5, r5, #6
 8006318:	d106      	bne.n	8006328 <_printf_common+0x48>
 800631a:	f104 0a19 	add.w	sl, r4, #25
 800631e:	68e3      	ldr	r3, [r4, #12]
 8006320:	6832      	ldr	r2, [r6, #0]
 8006322:	1a9b      	subs	r3, r3, r2
 8006324:	42ab      	cmp	r3, r5
 8006326:	dc26      	bgt.n	8006376 <_printf_common+0x96>
 8006328:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800632c:	6822      	ldr	r2, [r4, #0]
 800632e:	3b00      	subs	r3, #0
 8006330:	bf18      	it	ne
 8006332:	2301      	movne	r3, #1
 8006334:	0692      	lsls	r2, r2, #26
 8006336:	d42b      	bmi.n	8006390 <_printf_common+0xb0>
 8006338:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800633c:	4641      	mov	r1, r8
 800633e:	4638      	mov	r0, r7
 8006340:	47c8      	blx	r9
 8006342:	3001      	adds	r0, #1
 8006344:	d01e      	beq.n	8006384 <_printf_common+0xa4>
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	6922      	ldr	r2, [r4, #16]
 800634a:	f003 0306 	and.w	r3, r3, #6
 800634e:	2b04      	cmp	r3, #4
 8006350:	bf02      	ittt	eq
 8006352:	68e5      	ldreq	r5, [r4, #12]
 8006354:	6833      	ldreq	r3, [r6, #0]
 8006356:	1aed      	subeq	r5, r5, r3
 8006358:	68a3      	ldr	r3, [r4, #8]
 800635a:	bf0c      	ite	eq
 800635c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006360:	2500      	movne	r5, #0
 8006362:	4293      	cmp	r3, r2
 8006364:	bfc4      	itt	gt
 8006366:	1a9b      	subgt	r3, r3, r2
 8006368:	18ed      	addgt	r5, r5, r3
 800636a:	2600      	movs	r6, #0
 800636c:	341a      	adds	r4, #26
 800636e:	42b5      	cmp	r5, r6
 8006370:	d11a      	bne.n	80063a8 <_printf_common+0xc8>
 8006372:	2000      	movs	r0, #0
 8006374:	e008      	b.n	8006388 <_printf_common+0xa8>
 8006376:	2301      	movs	r3, #1
 8006378:	4652      	mov	r2, sl
 800637a:	4641      	mov	r1, r8
 800637c:	4638      	mov	r0, r7
 800637e:	47c8      	blx	r9
 8006380:	3001      	adds	r0, #1
 8006382:	d103      	bne.n	800638c <_printf_common+0xac>
 8006384:	f04f 30ff 	mov.w	r0, #4294967295
 8006388:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800638c:	3501      	adds	r5, #1
 800638e:	e7c6      	b.n	800631e <_printf_common+0x3e>
 8006390:	18e1      	adds	r1, r4, r3
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	2030      	movs	r0, #48	@ 0x30
 8006396:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800639a:	4422      	add	r2, r4
 800639c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80063a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80063a4:	3302      	adds	r3, #2
 80063a6:	e7c7      	b.n	8006338 <_printf_common+0x58>
 80063a8:	2301      	movs	r3, #1
 80063aa:	4622      	mov	r2, r4
 80063ac:	4641      	mov	r1, r8
 80063ae:	4638      	mov	r0, r7
 80063b0:	47c8      	blx	r9
 80063b2:	3001      	adds	r0, #1
 80063b4:	d0e6      	beq.n	8006384 <_printf_common+0xa4>
 80063b6:	3601      	adds	r6, #1
 80063b8:	e7d9      	b.n	800636e <_printf_common+0x8e>
	...

080063bc <_printf_i>:
 80063bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063c0:	7e0f      	ldrb	r7, [r1, #24]
 80063c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80063c4:	2f78      	cmp	r7, #120	@ 0x78
 80063c6:	4691      	mov	r9, r2
 80063c8:	4680      	mov	r8, r0
 80063ca:	460c      	mov	r4, r1
 80063cc:	469a      	mov	sl, r3
 80063ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80063d2:	d807      	bhi.n	80063e4 <_printf_i+0x28>
 80063d4:	2f62      	cmp	r7, #98	@ 0x62
 80063d6:	d80a      	bhi.n	80063ee <_printf_i+0x32>
 80063d8:	2f00      	cmp	r7, #0
 80063da:	f000 80d2 	beq.w	8006582 <_printf_i+0x1c6>
 80063de:	2f58      	cmp	r7, #88	@ 0x58
 80063e0:	f000 80b9 	beq.w	8006556 <_printf_i+0x19a>
 80063e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063ec:	e03a      	b.n	8006464 <_printf_i+0xa8>
 80063ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063f2:	2b15      	cmp	r3, #21
 80063f4:	d8f6      	bhi.n	80063e4 <_printf_i+0x28>
 80063f6:	a101      	add	r1, pc, #4	@ (adr r1, 80063fc <_printf_i+0x40>)
 80063f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063fc:	08006455 	.word	0x08006455
 8006400:	08006469 	.word	0x08006469
 8006404:	080063e5 	.word	0x080063e5
 8006408:	080063e5 	.word	0x080063e5
 800640c:	080063e5 	.word	0x080063e5
 8006410:	080063e5 	.word	0x080063e5
 8006414:	08006469 	.word	0x08006469
 8006418:	080063e5 	.word	0x080063e5
 800641c:	080063e5 	.word	0x080063e5
 8006420:	080063e5 	.word	0x080063e5
 8006424:	080063e5 	.word	0x080063e5
 8006428:	08006569 	.word	0x08006569
 800642c:	08006493 	.word	0x08006493
 8006430:	08006523 	.word	0x08006523
 8006434:	080063e5 	.word	0x080063e5
 8006438:	080063e5 	.word	0x080063e5
 800643c:	0800658b 	.word	0x0800658b
 8006440:	080063e5 	.word	0x080063e5
 8006444:	08006493 	.word	0x08006493
 8006448:	080063e5 	.word	0x080063e5
 800644c:	080063e5 	.word	0x080063e5
 8006450:	0800652b 	.word	0x0800652b
 8006454:	6833      	ldr	r3, [r6, #0]
 8006456:	1d1a      	adds	r2, r3, #4
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	6032      	str	r2, [r6, #0]
 800645c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006460:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006464:	2301      	movs	r3, #1
 8006466:	e09d      	b.n	80065a4 <_printf_i+0x1e8>
 8006468:	6833      	ldr	r3, [r6, #0]
 800646a:	6820      	ldr	r0, [r4, #0]
 800646c:	1d19      	adds	r1, r3, #4
 800646e:	6031      	str	r1, [r6, #0]
 8006470:	0606      	lsls	r6, r0, #24
 8006472:	d501      	bpl.n	8006478 <_printf_i+0xbc>
 8006474:	681d      	ldr	r5, [r3, #0]
 8006476:	e003      	b.n	8006480 <_printf_i+0xc4>
 8006478:	0645      	lsls	r5, r0, #25
 800647a:	d5fb      	bpl.n	8006474 <_printf_i+0xb8>
 800647c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006480:	2d00      	cmp	r5, #0
 8006482:	da03      	bge.n	800648c <_printf_i+0xd0>
 8006484:	232d      	movs	r3, #45	@ 0x2d
 8006486:	426d      	negs	r5, r5
 8006488:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800648c:	4859      	ldr	r0, [pc, #356]	@ (80065f4 <_printf_i+0x238>)
 800648e:	230a      	movs	r3, #10
 8006490:	e011      	b.n	80064b6 <_printf_i+0xfa>
 8006492:	6821      	ldr	r1, [r4, #0]
 8006494:	6833      	ldr	r3, [r6, #0]
 8006496:	0608      	lsls	r0, r1, #24
 8006498:	f853 5b04 	ldr.w	r5, [r3], #4
 800649c:	d402      	bmi.n	80064a4 <_printf_i+0xe8>
 800649e:	0649      	lsls	r1, r1, #25
 80064a0:	bf48      	it	mi
 80064a2:	b2ad      	uxthmi	r5, r5
 80064a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80064a6:	4853      	ldr	r0, [pc, #332]	@ (80065f4 <_printf_i+0x238>)
 80064a8:	6033      	str	r3, [r6, #0]
 80064aa:	bf14      	ite	ne
 80064ac:	230a      	movne	r3, #10
 80064ae:	2308      	moveq	r3, #8
 80064b0:	2100      	movs	r1, #0
 80064b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80064b6:	6866      	ldr	r6, [r4, #4]
 80064b8:	60a6      	str	r6, [r4, #8]
 80064ba:	2e00      	cmp	r6, #0
 80064bc:	bfa2      	ittt	ge
 80064be:	6821      	ldrge	r1, [r4, #0]
 80064c0:	f021 0104 	bicge.w	r1, r1, #4
 80064c4:	6021      	strge	r1, [r4, #0]
 80064c6:	b90d      	cbnz	r5, 80064cc <_printf_i+0x110>
 80064c8:	2e00      	cmp	r6, #0
 80064ca:	d04b      	beq.n	8006564 <_printf_i+0x1a8>
 80064cc:	4616      	mov	r6, r2
 80064ce:	fbb5 f1f3 	udiv	r1, r5, r3
 80064d2:	fb03 5711 	mls	r7, r3, r1, r5
 80064d6:	5dc7      	ldrb	r7, [r0, r7]
 80064d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80064dc:	462f      	mov	r7, r5
 80064de:	42bb      	cmp	r3, r7
 80064e0:	460d      	mov	r5, r1
 80064e2:	d9f4      	bls.n	80064ce <_printf_i+0x112>
 80064e4:	2b08      	cmp	r3, #8
 80064e6:	d10b      	bne.n	8006500 <_printf_i+0x144>
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	07df      	lsls	r7, r3, #31
 80064ec:	d508      	bpl.n	8006500 <_printf_i+0x144>
 80064ee:	6923      	ldr	r3, [r4, #16]
 80064f0:	6861      	ldr	r1, [r4, #4]
 80064f2:	4299      	cmp	r1, r3
 80064f4:	bfde      	ittt	le
 80064f6:	2330      	movle	r3, #48	@ 0x30
 80064f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006500:	1b92      	subs	r2, r2, r6
 8006502:	6122      	str	r2, [r4, #16]
 8006504:	f8cd a000 	str.w	sl, [sp]
 8006508:	464b      	mov	r3, r9
 800650a:	aa03      	add	r2, sp, #12
 800650c:	4621      	mov	r1, r4
 800650e:	4640      	mov	r0, r8
 8006510:	f7ff fee6 	bl	80062e0 <_printf_common>
 8006514:	3001      	adds	r0, #1
 8006516:	d14a      	bne.n	80065ae <_printf_i+0x1f2>
 8006518:	f04f 30ff 	mov.w	r0, #4294967295
 800651c:	b004      	add	sp, #16
 800651e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006522:	6823      	ldr	r3, [r4, #0]
 8006524:	f043 0320 	orr.w	r3, r3, #32
 8006528:	6023      	str	r3, [r4, #0]
 800652a:	4833      	ldr	r0, [pc, #204]	@ (80065f8 <_printf_i+0x23c>)
 800652c:	2778      	movs	r7, #120	@ 0x78
 800652e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	6831      	ldr	r1, [r6, #0]
 8006536:	061f      	lsls	r7, r3, #24
 8006538:	f851 5b04 	ldr.w	r5, [r1], #4
 800653c:	d402      	bmi.n	8006544 <_printf_i+0x188>
 800653e:	065f      	lsls	r7, r3, #25
 8006540:	bf48      	it	mi
 8006542:	b2ad      	uxthmi	r5, r5
 8006544:	6031      	str	r1, [r6, #0]
 8006546:	07d9      	lsls	r1, r3, #31
 8006548:	bf44      	itt	mi
 800654a:	f043 0320 	orrmi.w	r3, r3, #32
 800654e:	6023      	strmi	r3, [r4, #0]
 8006550:	b11d      	cbz	r5, 800655a <_printf_i+0x19e>
 8006552:	2310      	movs	r3, #16
 8006554:	e7ac      	b.n	80064b0 <_printf_i+0xf4>
 8006556:	4827      	ldr	r0, [pc, #156]	@ (80065f4 <_printf_i+0x238>)
 8006558:	e7e9      	b.n	800652e <_printf_i+0x172>
 800655a:	6823      	ldr	r3, [r4, #0]
 800655c:	f023 0320 	bic.w	r3, r3, #32
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	e7f6      	b.n	8006552 <_printf_i+0x196>
 8006564:	4616      	mov	r6, r2
 8006566:	e7bd      	b.n	80064e4 <_printf_i+0x128>
 8006568:	6833      	ldr	r3, [r6, #0]
 800656a:	6825      	ldr	r5, [r4, #0]
 800656c:	6961      	ldr	r1, [r4, #20]
 800656e:	1d18      	adds	r0, r3, #4
 8006570:	6030      	str	r0, [r6, #0]
 8006572:	062e      	lsls	r6, r5, #24
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	d501      	bpl.n	800657c <_printf_i+0x1c0>
 8006578:	6019      	str	r1, [r3, #0]
 800657a:	e002      	b.n	8006582 <_printf_i+0x1c6>
 800657c:	0668      	lsls	r0, r5, #25
 800657e:	d5fb      	bpl.n	8006578 <_printf_i+0x1bc>
 8006580:	8019      	strh	r1, [r3, #0]
 8006582:	2300      	movs	r3, #0
 8006584:	6123      	str	r3, [r4, #16]
 8006586:	4616      	mov	r6, r2
 8006588:	e7bc      	b.n	8006504 <_printf_i+0x148>
 800658a:	6833      	ldr	r3, [r6, #0]
 800658c:	1d1a      	adds	r2, r3, #4
 800658e:	6032      	str	r2, [r6, #0]
 8006590:	681e      	ldr	r6, [r3, #0]
 8006592:	6862      	ldr	r2, [r4, #4]
 8006594:	2100      	movs	r1, #0
 8006596:	4630      	mov	r0, r6
 8006598:	f7f9 fe2a 	bl	80001f0 <memchr>
 800659c:	b108      	cbz	r0, 80065a2 <_printf_i+0x1e6>
 800659e:	1b80      	subs	r0, r0, r6
 80065a0:	6060      	str	r0, [r4, #4]
 80065a2:	6863      	ldr	r3, [r4, #4]
 80065a4:	6123      	str	r3, [r4, #16]
 80065a6:	2300      	movs	r3, #0
 80065a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80065ac:	e7aa      	b.n	8006504 <_printf_i+0x148>
 80065ae:	6923      	ldr	r3, [r4, #16]
 80065b0:	4632      	mov	r2, r6
 80065b2:	4649      	mov	r1, r9
 80065b4:	4640      	mov	r0, r8
 80065b6:	47d0      	blx	sl
 80065b8:	3001      	adds	r0, #1
 80065ba:	d0ad      	beq.n	8006518 <_printf_i+0x15c>
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	079b      	lsls	r3, r3, #30
 80065c0:	d413      	bmi.n	80065ea <_printf_i+0x22e>
 80065c2:	68e0      	ldr	r0, [r4, #12]
 80065c4:	9b03      	ldr	r3, [sp, #12]
 80065c6:	4298      	cmp	r0, r3
 80065c8:	bfb8      	it	lt
 80065ca:	4618      	movlt	r0, r3
 80065cc:	e7a6      	b.n	800651c <_printf_i+0x160>
 80065ce:	2301      	movs	r3, #1
 80065d0:	4632      	mov	r2, r6
 80065d2:	4649      	mov	r1, r9
 80065d4:	4640      	mov	r0, r8
 80065d6:	47d0      	blx	sl
 80065d8:	3001      	adds	r0, #1
 80065da:	d09d      	beq.n	8006518 <_printf_i+0x15c>
 80065dc:	3501      	adds	r5, #1
 80065de:	68e3      	ldr	r3, [r4, #12]
 80065e0:	9903      	ldr	r1, [sp, #12]
 80065e2:	1a5b      	subs	r3, r3, r1
 80065e4:	42ab      	cmp	r3, r5
 80065e6:	dcf2      	bgt.n	80065ce <_printf_i+0x212>
 80065e8:	e7eb      	b.n	80065c2 <_printf_i+0x206>
 80065ea:	2500      	movs	r5, #0
 80065ec:	f104 0619 	add.w	r6, r4, #25
 80065f0:	e7f5      	b.n	80065de <_printf_i+0x222>
 80065f2:	bf00      	nop
 80065f4:	0800b21e 	.word	0x0800b21e
 80065f8:	0800b22f 	.word	0x0800b22f

080065fc <_scanf_float>:
 80065fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006600:	b087      	sub	sp, #28
 8006602:	4617      	mov	r7, r2
 8006604:	9303      	str	r3, [sp, #12]
 8006606:	688b      	ldr	r3, [r1, #8]
 8006608:	1e5a      	subs	r2, r3, #1
 800660a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800660e:	bf81      	itttt	hi
 8006610:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006614:	eb03 0b05 	addhi.w	fp, r3, r5
 8006618:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800661c:	608b      	strhi	r3, [r1, #8]
 800661e:	680b      	ldr	r3, [r1, #0]
 8006620:	460a      	mov	r2, r1
 8006622:	f04f 0500 	mov.w	r5, #0
 8006626:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800662a:	f842 3b1c 	str.w	r3, [r2], #28
 800662e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006632:	4680      	mov	r8, r0
 8006634:	460c      	mov	r4, r1
 8006636:	bf98      	it	ls
 8006638:	f04f 0b00 	movls.w	fp, #0
 800663c:	9201      	str	r2, [sp, #4]
 800663e:	4616      	mov	r6, r2
 8006640:	46aa      	mov	sl, r5
 8006642:	46a9      	mov	r9, r5
 8006644:	9502      	str	r5, [sp, #8]
 8006646:	68a2      	ldr	r2, [r4, #8]
 8006648:	b152      	cbz	r2, 8006660 <_scanf_float+0x64>
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	781b      	ldrb	r3, [r3, #0]
 800664e:	2b4e      	cmp	r3, #78	@ 0x4e
 8006650:	d864      	bhi.n	800671c <_scanf_float+0x120>
 8006652:	2b40      	cmp	r3, #64	@ 0x40
 8006654:	d83c      	bhi.n	80066d0 <_scanf_float+0xd4>
 8006656:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800665a:	b2c8      	uxtb	r0, r1
 800665c:	280e      	cmp	r0, #14
 800665e:	d93a      	bls.n	80066d6 <_scanf_float+0xda>
 8006660:	f1b9 0f00 	cmp.w	r9, #0
 8006664:	d003      	beq.n	800666e <_scanf_float+0x72>
 8006666:	6823      	ldr	r3, [r4, #0]
 8006668:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800666c:	6023      	str	r3, [r4, #0]
 800666e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006672:	f1ba 0f01 	cmp.w	sl, #1
 8006676:	f200 8117 	bhi.w	80068a8 <_scanf_float+0x2ac>
 800667a:	9b01      	ldr	r3, [sp, #4]
 800667c:	429e      	cmp	r6, r3
 800667e:	f200 8108 	bhi.w	8006892 <_scanf_float+0x296>
 8006682:	2001      	movs	r0, #1
 8006684:	b007      	add	sp, #28
 8006686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800668a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800668e:	2a0d      	cmp	r2, #13
 8006690:	d8e6      	bhi.n	8006660 <_scanf_float+0x64>
 8006692:	a101      	add	r1, pc, #4	@ (adr r1, 8006698 <_scanf_float+0x9c>)
 8006694:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006698:	080067df 	.word	0x080067df
 800669c:	08006661 	.word	0x08006661
 80066a0:	08006661 	.word	0x08006661
 80066a4:	08006661 	.word	0x08006661
 80066a8:	0800683f 	.word	0x0800683f
 80066ac:	08006817 	.word	0x08006817
 80066b0:	08006661 	.word	0x08006661
 80066b4:	08006661 	.word	0x08006661
 80066b8:	080067ed 	.word	0x080067ed
 80066bc:	08006661 	.word	0x08006661
 80066c0:	08006661 	.word	0x08006661
 80066c4:	08006661 	.word	0x08006661
 80066c8:	08006661 	.word	0x08006661
 80066cc:	080067a5 	.word	0x080067a5
 80066d0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80066d4:	e7db      	b.n	800668e <_scanf_float+0x92>
 80066d6:	290e      	cmp	r1, #14
 80066d8:	d8c2      	bhi.n	8006660 <_scanf_float+0x64>
 80066da:	a001      	add	r0, pc, #4	@ (adr r0, 80066e0 <_scanf_float+0xe4>)
 80066dc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80066e0:	08006795 	.word	0x08006795
 80066e4:	08006661 	.word	0x08006661
 80066e8:	08006795 	.word	0x08006795
 80066ec:	0800682b 	.word	0x0800682b
 80066f0:	08006661 	.word	0x08006661
 80066f4:	0800673d 	.word	0x0800673d
 80066f8:	0800677b 	.word	0x0800677b
 80066fc:	0800677b 	.word	0x0800677b
 8006700:	0800677b 	.word	0x0800677b
 8006704:	0800677b 	.word	0x0800677b
 8006708:	0800677b 	.word	0x0800677b
 800670c:	0800677b 	.word	0x0800677b
 8006710:	0800677b 	.word	0x0800677b
 8006714:	0800677b 	.word	0x0800677b
 8006718:	0800677b 	.word	0x0800677b
 800671c:	2b6e      	cmp	r3, #110	@ 0x6e
 800671e:	d809      	bhi.n	8006734 <_scanf_float+0x138>
 8006720:	2b60      	cmp	r3, #96	@ 0x60
 8006722:	d8b2      	bhi.n	800668a <_scanf_float+0x8e>
 8006724:	2b54      	cmp	r3, #84	@ 0x54
 8006726:	d07b      	beq.n	8006820 <_scanf_float+0x224>
 8006728:	2b59      	cmp	r3, #89	@ 0x59
 800672a:	d199      	bne.n	8006660 <_scanf_float+0x64>
 800672c:	2d07      	cmp	r5, #7
 800672e:	d197      	bne.n	8006660 <_scanf_float+0x64>
 8006730:	2508      	movs	r5, #8
 8006732:	e02c      	b.n	800678e <_scanf_float+0x192>
 8006734:	2b74      	cmp	r3, #116	@ 0x74
 8006736:	d073      	beq.n	8006820 <_scanf_float+0x224>
 8006738:	2b79      	cmp	r3, #121	@ 0x79
 800673a:	e7f6      	b.n	800672a <_scanf_float+0x12e>
 800673c:	6821      	ldr	r1, [r4, #0]
 800673e:	05c8      	lsls	r0, r1, #23
 8006740:	d51b      	bpl.n	800677a <_scanf_float+0x17e>
 8006742:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006746:	6021      	str	r1, [r4, #0]
 8006748:	f109 0901 	add.w	r9, r9, #1
 800674c:	f1bb 0f00 	cmp.w	fp, #0
 8006750:	d003      	beq.n	800675a <_scanf_float+0x15e>
 8006752:	3201      	adds	r2, #1
 8006754:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006758:	60a2      	str	r2, [r4, #8]
 800675a:	68a3      	ldr	r3, [r4, #8]
 800675c:	3b01      	subs	r3, #1
 800675e:	60a3      	str	r3, [r4, #8]
 8006760:	6923      	ldr	r3, [r4, #16]
 8006762:	3301      	adds	r3, #1
 8006764:	6123      	str	r3, [r4, #16]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	3b01      	subs	r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	607b      	str	r3, [r7, #4]
 800676e:	f340 8087 	ble.w	8006880 <_scanf_float+0x284>
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	3301      	adds	r3, #1
 8006776:	603b      	str	r3, [r7, #0]
 8006778:	e765      	b.n	8006646 <_scanf_float+0x4a>
 800677a:	eb1a 0105 	adds.w	r1, sl, r5
 800677e:	f47f af6f 	bne.w	8006660 <_scanf_float+0x64>
 8006782:	6822      	ldr	r2, [r4, #0]
 8006784:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006788:	6022      	str	r2, [r4, #0]
 800678a:	460d      	mov	r5, r1
 800678c:	468a      	mov	sl, r1
 800678e:	f806 3b01 	strb.w	r3, [r6], #1
 8006792:	e7e2      	b.n	800675a <_scanf_float+0x15e>
 8006794:	6822      	ldr	r2, [r4, #0]
 8006796:	0610      	lsls	r0, r2, #24
 8006798:	f57f af62 	bpl.w	8006660 <_scanf_float+0x64>
 800679c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80067a0:	6022      	str	r2, [r4, #0]
 80067a2:	e7f4      	b.n	800678e <_scanf_float+0x192>
 80067a4:	f1ba 0f00 	cmp.w	sl, #0
 80067a8:	d10e      	bne.n	80067c8 <_scanf_float+0x1cc>
 80067aa:	f1b9 0f00 	cmp.w	r9, #0
 80067ae:	d10e      	bne.n	80067ce <_scanf_float+0x1d2>
 80067b0:	6822      	ldr	r2, [r4, #0]
 80067b2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80067b6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80067ba:	d108      	bne.n	80067ce <_scanf_float+0x1d2>
 80067bc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80067c0:	6022      	str	r2, [r4, #0]
 80067c2:	f04f 0a01 	mov.w	sl, #1
 80067c6:	e7e2      	b.n	800678e <_scanf_float+0x192>
 80067c8:	f1ba 0f02 	cmp.w	sl, #2
 80067cc:	d055      	beq.n	800687a <_scanf_float+0x27e>
 80067ce:	2d01      	cmp	r5, #1
 80067d0:	d002      	beq.n	80067d8 <_scanf_float+0x1dc>
 80067d2:	2d04      	cmp	r5, #4
 80067d4:	f47f af44 	bne.w	8006660 <_scanf_float+0x64>
 80067d8:	3501      	adds	r5, #1
 80067da:	b2ed      	uxtb	r5, r5
 80067dc:	e7d7      	b.n	800678e <_scanf_float+0x192>
 80067de:	f1ba 0f01 	cmp.w	sl, #1
 80067e2:	f47f af3d 	bne.w	8006660 <_scanf_float+0x64>
 80067e6:	f04f 0a02 	mov.w	sl, #2
 80067ea:	e7d0      	b.n	800678e <_scanf_float+0x192>
 80067ec:	b97d      	cbnz	r5, 800680e <_scanf_float+0x212>
 80067ee:	f1b9 0f00 	cmp.w	r9, #0
 80067f2:	f47f af38 	bne.w	8006666 <_scanf_float+0x6a>
 80067f6:	6822      	ldr	r2, [r4, #0]
 80067f8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80067fc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006800:	f040 8108 	bne.w	8006a14 <_scanf_float+0x418>
 8006804:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006808:	6022      	str	r2, [r4, #0]
 800680a:	2501      	movs	r5, #1
 800680c:	e7bf      	b.n	800678e <_scanf_float+0x192>
 800680e:	2d03      	cmp	r5, #3
 8006810:	d0e2      	beq.n	80067d8 <_scanf_float+0x1dc>
 8006812:	2d05      	cmp	r5, #5
 8006814:	e7de      	b.n	80067d4 <_scanf_float+0x1d8>
 8006816:	2d02      	cmp	r5, #2
 8006818:	f47f af22 	bne.w	8006660 <_scanf_float+0x64>
 800681c:	2503      	movs	r5, #3
 800681e:	e7b6      	b.n	800678e <_scanf_float+0x192>
 8006820:	2d06      	cmp	r5, #6
 8006822:	f47f af1d 	bne.w	8006660 <_scanf_float+0x64>
 8006826:	2507      	movs	r5, #7
 8006828:	e7b1      	b.n	800678e <_scanf_float+0x192>
 800682a:	6822      	ldr	r2, [r4, #0]
 800682c:	0591      	lsls	r1, r2, #22
 800682e:	f57f af17 	bpl.w	8006660 <_scanf_float+0x64>
 8006832:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006836:	6022      	str	r2, [r4, #0]
 8006838:	f8cd 9008 	str.w	r9, [sp, #8]
 800683c:	e7a7      	b.n	800678e <_scanf_float+0x192>
 800683e:	6822      	ldr	r2, [r4, #0]
 8006840:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006844:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006848:	d006      	beq.n	8006858 <_scanf_float+0x25c>
 800684a:	0550      	lsls	r0, r2, #21
 800684c:	f57f af08 	bpl.w	8006660 <_scanf_float+0x64>
 8006850:	f1b9 0f00 	cmp.w	r9, #0
 8006854:	f000 80de 	beq.w	8006a14 <_scanf_float+0x418>
 8006858:	0591      	lsls	r1, r2, #22
 800685a:	bf58      	it	pl
 800685c:	9902      	ldrpl	r1, [sp, #8]
 800685e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006862:	bf58      	it	pl
 8006864:	eba9 0101 	subpl.w	r1, r9, r1
 8006868:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800686c:	bf58      	it	pl
 800686e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006872:	6022      	str	r2, [r4, #0]
 8006874:	f04f 0900 	mov.w	r9, #0
 8006878:	e789      	b.n	800678e <_scanf_float+0x192>
 800687a:	f04f 0a03 	mov.w	sl, #3
 800687e:	e786      	b.n	800678e <_scanf_float+0x192>
 8006880:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006884:	4639      	mov	r1, r7
 8006886:	4640      	mov	r0, r8
 8006888:	4798      	blx	r3
 800688a:	2800      	cmp	r0, #0
 800688c:	f43f aedb 	beq.w	8006646 <_scanf_float+0x4a>
 8006890:	e6e6      	b.n	8006660 <_scanf_float+0x64>
 8006892:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006896:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800689a:	463a      	mov	r2, r7
 800689c:	4640      	mov	r0, r8
 800689e:	4798      	blx	r3
 80068a0:	6923      	ldr	r3, [r4, #16]
 80068a2:	3b01      	subs	r3, #1
 80068a4:	6123      	str	r3, [r4, #16]
 80068a6:	e6e8      	b.n	800667a <_scanf_float+0x7e>
 80068a8:	1e6b      	subs	r3, r5, #1
 80068aa:	2b06      	cmp	r3, #6
 80068ac:	d824      	bhi.n	80068f8 <_scanf_float+0x2fc>
 80068ae:	2d02      	cmp	r5, #2
 80068b0:	d836      	bhi.n	8006920 <_scanf_float+0x324>
 80068b2:	9b01      	ldr	r3, [sp, #4]
 80068b4:	429e      	cmp	r6, r3
 80068b6:	f67f aee4 	bls.w	8006682 <_scanf_float+0x86>
 80068ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068c2:	463a      	mov	r2, r7
 80068c4:	4640      	mov	r0, r8
 80068c6:	4798      	blx	r3
 80068c8:	6923      	ldr	r3, [r4, #16]
 80068ca:	3b01      	subs	r3, #1
 80068cc:	6123      	str	r3, [r4, #16]
 80068ce:	e7f0      	b.n	80068b2 <_scanf_float+0x2b6>
 80068d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80068d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80068d8:	463a      	mov	r2, r7
 80068da:	4640      	mov	r0, r8
 80068dc:	4798      	blx	r3
 80068de:	6923      	ldr	r3, [r4, #16]
 80068e0:	3b01      	subs	r3, #1
 80068e2:	6123      	str	r3, [r4, #16]
 80068e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80068e8:	fa5f fa8a 	uxtb.w	sl, sl
 80068ec:	f1ba 0f02 	cmp.w	sl, #2
 80068f0:	d1ee      	bne.n	80068d0 <_scanf_float+0x2d4>
 80068f2:	3d03      	subs	r5, #3
 80068f4:	b2ed      	uxtb	r5, r5
 80068f6:	1b76      	subs	r6, r6, r5
 80068f8:	6823      	ldr	r3, [r4, #0]
 80068fa:	05da      	lsls	r2, r3, #23
 80068fc:	d530      	bpl.n	8006960 <_scanf_float+0x364>
 80068fe:	055b      	lsls	r3, r3, #21
 8006900:	d511      	bpl.n	8006926 <_scanf_float+0x32a>
 8006902:	9b01      	ldr	r3, [sp, #4]
 8006904:	429e      	cmp	r6, r3
 8006906:	f67f aebc 	bls.w	8006682 <_scanf_float+0x86>
 800690a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800690e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006912:	463a      	mov	r2, r7
 8006914:	4640      	mov	r0, r8
 8006916:	4798      	blx	r3
 8006918:	6923      	ldr	r3, [r4, #16]
 800691a:	3b01      	subs	r3, #1
 800691c:	6123      	str	r3, [r4, #16]
 800691e:	e7f0      	b.n	8006902 <_scanf_float+0x306>
 8006920:	46aa      	mov	sl, r5
 8006922:	46b3      	mov	fp, r6
 8006924:	e7de      	b.n	80068e4 <_scanf_float+0x2e8>
 8006926:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800692a:	6923      	ldr	r3, [r4, #16]
 800692c:	2965      	cmp	r1, #101	@ 0x65
 800692e:	f103 33ff 	add.w	r3, r3, #4294967295
 8006932:	f106 35ff 	add.w	r5, r6, #4294967295
 8006936:	6123      	str	r3, [r4, #16]
 8006938:	d00c      	beq.n	8006954 <_scanf_float+0x358>
 800693a:	2945      	cmp	r1, #69	@ 0x45
 800693c:	d00a      	beq.n	8006954 <_scanf_float+0x358>
 800693e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006942:	463a      	mov	r2, r7
 8006944:	4640      	mov	r0, r8
 8006946:	4798      	blx	r3
 8006948:	6923      	ldr	r3, [r4, #16]
 800694a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800694e:	3b01      	subs	r3, #1
 8006950:	1eb5      	subs	r5, r6, #2
 8006952:	6123      	str	r3, [r4, #16]
 8006954:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006958:	463a      	mov	r2, r7
 800695a:	4640      	mov	r0, r8
 800695c:	4798      	blx	r3
 800695e:	462e      	mov	r6, r5
 8006960:	6822      	ldr	r2, [r4, #0]
 8006962:	f012 0210 	ands.w	r2, r2, #16
 8006966:	d001      	beq.n	800696c <_scanf_float+0x370>
 8006968:	2000      	movs	r0, #0
 800696a:	e68b      	b.n	8006684 <_scanf_float+0x88>
 800696c:	7032      	strb	r2, [r6, #0]
 800696e:	6823      	ldr	r3, [r4, #0]
 8006970:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006974:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006978:	d11c      	bne.n	80069b4 <_scanf_float+0x3b8>
 800697a:	9b02      	ldr	r3, [sp, #8]
 800697c:	454b      	cmp	r3, r9
 800697e:	eba3 0209 	sub.w	r2, r3, r9
 8006982:	d123      	bne.n	80069cc <_scanf_float+0x3d0>
 8006984:	9901      	ldr	r1, [sp, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	4640      	mov	r0, r8
 800698a:	f002 fbf9 	bl	8009180 <_strtod_r>
 800698e:	9b03      	ldr	r3, [sp, #12]
 8006990:	6821      	ldr	r1, [r4, #0]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f011 0f02 	tst.w	r1, #2
 8006998:	ec57 6b10 	vmov	r6, r7, d0
 800699c:	f103 0204 	add.w	r2, r3, #4
 80069a0:	d01f      	beq.n	80069e2 <_scanf_float+0x3e6>
 80069a2:	9903      	ldr	r1, [sp, #12]
 80069a4:	600a      	str	r2, [r1, #0]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	e9c3 6700 	strd	r6, r7, [r3]
 80069ac:	68e3      	ldr	r3, [r4, #12]
 80069ae:	3301      	adds	r3, #1
 80069b0:	60e3      	str	r3, [r4, #12]
 80069b2:	e7d9      	b.n	8006968 <_scanf_float+0x36c>
 80069b4:	9b04      	ldr	r3, [sp, #16]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d0e4      	beq.n	8006984 <_scanf_float+0x388>
 80069ba:	9905      	ldr	r1, [sp, #20]
 80069bc:	230a      	movs	r3, #10
 80069be:	3101      	adds	r1, #1
 80069c0:	4640      	mov	r0, r8
 80069c2:	f002 fc5d 	bl	8009280 <_strtol_r>
 80069c6:	9b04      	ldr	r3, [sp, #16]
 80069c8:	9e05      	ldr	r6, [sp, #20]
 80069ca:	1ac2      	subs	r2, r0, r3
 80069cc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80069d0:	429e      	cmp	r6, r3
 80069d2:	bf28      	it	cs
 80069d4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80069d8:	4910      	ldr	r1, [pc, #64]	@ (8006a1c <_scanf_float+0x420>)
 80069da:	4630      	mov	r0, r6
 80069dc:	f000 f8e4 	bl	8006ba8 <siprintf>
 80069e0:	e7d0      	b.n	8006984 <_scanf_float+0x388>
 80069e2:	f011 0f04 	tst.w	r1, #4
 80069e6:	9903      	ldr	r1, [sp, #12]
 80069e8:	600a      	str	r2, [r1, #0]
 80069ea:	d1dc      	bne.n	80069a6 <_scanf_float+0x3aa>
 80069ec:	681d      	ldr	r5, [r3, #0]
 80069ee:	4632      	mov	r2, r6
 80069f0:	463b      	mov	r3, r7
 80069f2:	4630      	mov	r0, r6
 80069f4:	4639      	mov	r1, r7
 80069f6:	f7fa f8a9 	bl	8000b4c <__aeabi_dcmpun>
 80069fa:	b128      	cbz	r0, 8006a08 <_scanf_float+0x40c>
 80069fc:	4808      	ldr	r0, [pc, #32]	@ (8006a20 <_scanf_float+0x424>)
 80069fe:	f000 f9b7 	bl	8006d70 <nanf>
 8006a02:	ed85 0a00 	vstr	s0, [r5]
 8006a06:	e7d1      	b.n	80069ac <_scanf_float+0x3b0>
 8006a08:	4630      	mov	r0, r6
 8006a0a:	4639      	mov	r1, r7
 8006a0c:	f7fa f8fc 	bl	8000c08 <__aeabi_d2f>
 8006a10:	6028      	str	r0, [r5, #0]
 8006a12:	e7cb      	b.n	80069ac <_scanf_float+0x3b0>
 8006a14:	f04f 0900 	mov.w	r9, #0
 8006a18:	e629      	b.n	800666e <_scanf_float+0x72>
 8006a1a:	bf00      	nop
 8006a1c:	0800b240 	.word	0x0800b240
 8006a20:	0800b5d5 	.word	0x0800b5d5

08006a24 <std>:
 8006a24:	2300      	movs	r3, #0
 8006a26:	b510      	push	{r4, lr}
 8006a28:	4604      	mov	r4, r0
 8006a2a:	e9c0 3300 	strd	r3, r3, [r0]
 8006a2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a32:	6083      	str	r3, [r0, #8]
 8006a34:	8181      	strh	r1, [r0, #12]
 8006a36:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a38:	81c2      	strh	r2, [r0, #14]
 8006a3a:	6183      	str	r3, [r0, #24]
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	2208      	movs	r2, #8
 8006a40:	305c      	adds	r0, #92	@ 0x5c
 8006a42:	f000 f914 	bl	8006c6e <memset>
 8006a46:	4b0d      	ldr	r3, [pc, #52]	@ (8006a7c <std+0x58>)
 8006a48:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a80 <std+0x5c>)
 8006a4c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a84 <std+0x60>)
 8006a50:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a52:	4b0d      	ldr	r3, [pc, #52]	@ (8006a88 <std+0x64>)
 8006a54:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a56:	4b0d      	ldr	r3, [pc, #52]	@ (8006a8c <std+0x68>)
 8006a58:	6224      	str	r4, [r4, #32]
 8006a5a:	429c      	cmp	r4, r3
 8006a5c:	d006      	beq.n	8006a6c <std+0x48>
 8006a5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a62:	4294      	cmp	r4, r2
 8006a64:	d002      	beq.n	8006a6c <std+0x48>
 8006a66:	33d0      	adds	r3, #208	@ 0xd0
 8006a68:	429c      	cmp	r4, r3
 8006a6a:	d105      	bne.n	8006a78 <std+0x54>
 8006a6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006a70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a74:	f000 b978 	b.w	8006d68 <__retarget_lock_init_recursive>
 8006a78:	bd10      	pop	{r4, pc}
 8006a7a:	bf00      	nop
 8006a7c:	08006be9 	.word	0x08006be9
 8006a80:	08006c0b 	.word	0x08006c0b
 8006a84:	08006c43 	.word	0x08006c43
 8006a88:	08006c67 	.word	0x08006c67
 8006a8c:	200006fc 	.word	0x200006fc

08006a90 <stdio_exit_handler>:
 8006a90:	4a02      	ldr	r2, [pc, #8]	@ (8006a9c <stdio_exit_handler+0xc>)
 8006a92:	4903      	ldr	r1, [pc, #12]	@ (8006aa0 <stdio_exit_handler+0x10>)
 8006a94:	4803      	ldr	r0, [pc, #12]	@ (8006aa4 <stdio_exit_handler+0x14>)
 8006a96:	f000 b869 	b.w	8006b6c <_fwalk_sglue>
 8006a9a:	bf00      	nop
 8006a9c:	20000014 	.word	0x20000014
 8006aa0:	0800963d 	.word	0x0800963d
 8006aa4:	20000024 	.word	0x20000024

08006aa8 <cleanup_stdio>:
 8006aa8:	6841      	ldr	r1, [r0, #4]
 8006aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8006adc <cleanup_stdio+0x34>)
 8006aac:	4299      	cmp	r1, r3
 8006aae:	b510      	push	{r4, lr}
 8006ab0:	4604      	mov	r4, r0
 8006ab2:	d001      	beq.n	8006ab8 <cleanup_stdio+0x10>
 8006ab4:	f002 fdc2 	bl	800963c <_fflush_r>
 8006ab8:	68a1      	ldr	r1, [r4, #8]
 8006aba:	4b09      	ldr	r3, [pc, #36]	@ (8006ae0 <cleanup_stdio+0x38>)
 8006abc:	4299      	cmp	r1, r3
 8006abe:	d002      	beq.n	8006ac6 <cleanup_stdio+0x1e>
 8006ac0:	4620      	mov	r0, r4
 8006ac2:	f002 fdbb 	bl	800963c <_fflush_r>
 8006ac6:	68e1      	ldr	r1, [r4, #12]
 8006ac8:	4b06      	ldr	r3, [pc, #24]	@ (8006ae4 <cleanup_stdio+0x3c>)
 8006aca:	4299      	cmp	r1, r3
 8006acc:	d004      	beq.n	8006ad8 <cleanup_stdio+0x30>
 8006ace:	4620      	mov	r0, r4
 8006ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ad4:	f002 bdb2 	b.w	800963c <_fflush_r>
 8006ad8:	bd10      	pop	{r4, pc}
 8006ada:	bf00      	nop
 8006adc:	200006fc 	.word	0x200006fc
 8006ae0:	20000764 	.word	0x20000764
 8006ae4:	200007cc 	.word	0x200007cc

08006ae8 <global_stdio_init.part.0>:
 8006ae8:	b510      	push	{r4, lr}
 8006aea:	4b0b      	ldr	r3, [pc, #44]	@ (8006b18 <global_stdio_init.part.0+0x30>)
 8006aec:	4c0b      	ldr	r4, [pc, #44]	@ (8006b1c <global_stdio_init.part.0+0x34>)
 8006aee:	4a0c      	ldr	r2, [pc, #48]	@ (8006b20 <global_stdio_init.part.0+0x38>)
 8006af0:	601a      	str	r2, [r3, #0]
 8006af2:	4620      	mov	r0, r4
 8006af4:	2200      	movs	r2, #0
 8006af6:	2104      	movs	r1, #4
 8006af8:	f7ff ff94 	bl	8006a24 <std>
 8006afc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006b00:	2201      	movs	r2, #1
 8006b02:	2109      	movs	r1, #9
 8006b04:	f7ff ff8e 	bl	8006a24 <std>
 8006b08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006b0c:	2202      	movs	r2, #2
 8006b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b12:	2112      	movs	r1, #18
 8006b14:	f7ff bf86 	b.w	8006a24 <std>
 8006b18:	20000834 	.word	0x20000834
 8006b1c:	200006fc 	.word	0x200006fc
 8006b20:	08006a91 	.word	0x08006a91

08006b24 <__sfp_lock_acquire>:
 8006b24:	4801      	ldr	r0, [pc, #4]	@ (8006b2c <__sfp_lock_acquire+0x8>)
 8006b26:	f000 b920 	b.w	8006d6a <__retarget_lock_acquire_recursive>
 8006b2a:	bf00      	nop
 8006b2c:	2000083d 	.word	0x2000083d

08006b30 <__sfp_lock_release>:
 8006b30:	4801      	ldr	r0, [pc, #4]	@ (8006b38 <__sfp_lock_release+0x8>)
 8006b32:	f000 b91b 	b.w	8006d6c <__retarget_lock_release_recursive>
 8006b36:	bf00      	nop
 8006b38:	2000083d 	.word	0x2000083d

08006b3c <__sinit>:
 8006b3c:	b510      	push	{r4, lr}
 8006b3e:	4604      	mov	r4, r0
 8006b40:	f7ff fff0 	bl	8006b24 <__sfp_lock_acquire>
 8006b44:	6a23      	ldr	r3, [r4, #32]
 8006b46:	b11b      	cbz	r3, 8006b50 <__sinit+0x14>
 8006b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b4c:	f7ff bff0 	b.w	8006b30 <__sfp_lock_release>
 8006b50:	4b04      	ldr	r3, [pc, #16]	@ (8006b64 <__sinit+0x28>)
 8006b52:	6223      	str	r3, [r4, #32]
 8006b54:	4b04      	ldr	r3, [pc, #16]	@ (8006b68 <__sinit+0x2c>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1f5      	bne.n	8006b48 <__sinit+0xc>
 8006b5c:	f7ff ffc4 	bl	8006ae8 <global_stdio_init.part.0>
 8006b60:	e7f2      	b.n	8006b48 <__sinit+0xc>
 8006b62:	bf00      	nop
 8006b64:	08006aa9 	.word	0x08006aa9
 8006b68:	20000834 	.word	0x20000834

08006b6c <_fwalk_sglue>:
 8006b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b70:	4607      	mov	r7, r0
 8006b72:	4688      	mov	r8, r1
 8006b74:	4614      	mov	r4, r2
 8006b76:	2600      	movs	r6, #0
 8006b78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b7c:	f1b9 0901 	subs.w	r9, r9, #1
 8006b80:	d505      	bpl.n	8006b8e <_fwalk_sglue+0x22>
 8006b82:	6824      	ldr	r4, [r4, #0]
 8006b84:	2c00      	cmp	r4, #0
 8006b86:	d1f7      	bne.n	8006b78 <_fwalk_sglue+0xc>
 8006b88:	4630      	mov	r0, r6
 8006b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b8e:	89ab      	ldrh	r3, [r5, #12]
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d907      	bls.n	8006ba4 <_fwalk_sglue+0x38>
 8006b94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	d003      	beq.n	8006ba4 <_fwalk_sglue+0x38>
 8006b9c:	4629      	mov	r1, r5
 8006b9e:	4638      	mov	r0, r7
 8006ba0:	47c0      	blx	r8
 8006ba2:	4306      	orrs	r6, r0
 8006ba4:	3568      	adds	r5, #104	@ 0x68
 8006ba6:	e7e9      	b.n	8006b7c <_fwalk_sglue+0x10>

08006ba8 <siprintf>:
 8006ba8:	b40e      	push	{r1, r2, r3}
 8006baa:	b500      	push	{lr}
 8006bac:	b09c      	sub	sp, #112	@ 0x70
 8006bae:	ab1d      	add	r3, sp, #116	@ 0x74
 8006bb0:	9002      	str	r0, [sp, #8]
 8006bb2:	9006      	str	r0, [sp, #24]
 8006bb4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006bb8:	4809      	ldr	r0, [pc, #36]	@ (8006be0 <siprintf+0x38>)
 8006bba:	9107      	str	r1, [sp, #28]
 8006bbc:	9104      	str	r1, [sp, #16]
 8006bbe:	4909      	ldr	r1, [pc, #36]	@ (8006be4 <siprintf+0x3c>)
 8006bc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bc4:	9105      	str	r1, [sp, #20]
 8006bc6:	6800      	ldr	r0, [r0, #0]
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	a902      	add	r1, sp, #8
 8006bcc:	f002 fbb6 	bl	800933c <_svfiprintf_r>
 8006bd0:	9b02      	ldr	r3, [sp, #8]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	701a      	strb	r2, [r3, #0]
 8006bd6:	b01c      	add	sp, #112	@ 0x70
 8006bd8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bdc:	b003      	add	sp, #12
 8006bde:	4770      	bx	lr
 8006be0:	20000020 	.word	0x20000020
 8006be4:	ffff0208 	.word	0xffff0208

08006be8 <__sread>:
 8006be8:	b510      	push	{r4, lr}
 8006bea:	460c      	mov	r4, r1
 8006bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bf0:	f000 f86c 	bl	8006ccc <_read_r>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	bfab      	itete	ge
 8006bf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006bfa:	89a3      	ldrhlt	r3, [r4, #12]
 8006bfc:	181b      	addge	r3, r3, r0
 8006bfe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c02:	bfac      	ite	ge
 8006c04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c06:	81a3      	strhlt	r3, [r4, #12]
 8006c08:	bd10      	pop	{r4, pc}

08006c0a <__swrite>:
 8006c0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c0e:	461f      	mov	r7, r3
 8006c10:	898b      	ldrh	r3, [r1, #12]
 8006c12:	05db      	lsls	r3, r3, #23
 8006c14:	4605      	mov	r5, r0
 8006c16:	460c      	mov	r4, r1
 8006c18:	4616      	mov	r6, r2
 8006c1a:	d505      	bpl.n	8006c28 <__swrite+0x1e>
 8006c1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c20:	2302      	movs	r3, #2
 8006c22:	2200      	movs	r2, #0
 8006c24:	f000 f840 	bl	8006ca8 <_lseek_r>
 8006c28:	89a3      	ldrh	r3, [r4, #12]
 8006c2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c32:	81a3      	strh	r3, [r4, #12]
 8006c34:	4632      	mov	r2, r6
 8006c36:	463b      	mov	r3, r7
 8006c38:	4628      	mov	r0, r5
 8006c3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c3e:	f000 b857 	b.w	8006cf0 <_write_r>

08006c42 <__sseek>:
 8006c42:	b510      	push	{r4, lr}
 8006c44:	460c      	mov	r4, r1
 8006c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c4a:	f000 f82d 	bl	8006ca8 <_lseek_r>
 8006c4e:	1c43      	adds	r3, r0, #1
 8006c50:	89a3      	ldrh	r3, [r4, #12]
 8006c52:	bf15      	itete	ne
 8006c54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006c56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006c5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006c5e:	81a3      	strheq	r3, [r4, #12]
 8006c60:	bf18      	it	ne
 8006c62:	81a3      	strhne	r3, [r4, #12]
 8006c64:	bd10      	pop	{r4, pc}

08006c66 <__sclose>:
 8006c66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c6a:	f000 b80d 	b.w	8006c88 <_close_r>

08006c6e <memset>:
 8006c6e:	4402      	add	r2, r0
 8006c70:	4603      	mov	r3, r0
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d100      	bne.n	8006c78 <memset+0xa>
 8006c76:	4770      	bx	lr
 8006c78:	f803 1b01 	strb.w	r1, [r3], #1
 8006c7c:	e7f9      	b.n	8006c72 <memset+0x4>
	...

08006c80 <_localeconv_r>:
 8006c80:	4800      	ldr	r0, [pc, #0]	@ (8006c84 <_localeconv_r+0x4>)
 8006c82:	4770      	bx	lr
 8006c84:	20000160 	.word	0x20000160

08006c88 <_close_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	4d06      	ldr	r5, [pc, #24]	@ (8006ca4 <_close_r+0x1c>)
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	4604      	mov	r4, r0
 8006c90:	4608      	mov	r0, r1
 8006c92:	602b      	str	r3, [r5, #0]
 8006c94:	f7fb f81b 	bl	8001cce <_close>
 8006c98:	1c43      	adds	r3, r0, #1
 8006c9a:	d102      	bne.n	8006ca2 <_close_r+0x1a>
 8006c9c:	682b      	ldr	r3, [r5, #0]
 8006c9e:	b103      	cbz	r3, 8006ca2 <_close_r+0x1a>
 8006ca0:	6023      	str	r3, [r4, #0]
 8006ca2:	bd38      	pop	{r3, r4, r5, pc}
 8006ca4:	20000838 	.word	0x20000838

08006ca8 <_lseek_r>:
 8006ca8:	b538      	push	{r3, r4, r5, lr}
 8006caa:	4d07      	ldr	r5, [pc, #28]	@ (8006cc8 <_lseek_r+0x20>)
 8006cac:	4604      	mov	r4, r0
 8006cae:	4608      	mov	r0, r1
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	602a      	str	r2, [r5, #0]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	f7fb f830 	bl	8001d1c <_lseek>
 8006cbc:	1c43      	adds	r3, r0, #1
 8006cbe:	d102      	bne.n	8006cc6 <_lseek_r+0x1e>
 8006cc0:	682b      	ldr	r3, [r5, #0]
 8006cc2:	b103      	cbz	r3, 8006cc6 <_lseek_r+0x1e>
 8006cc4:	6023      	str	r3, [r4, #0]
 8006cc6:	bd38      	pop	{r3, r4, r5, pc}
 8006cc8:	20000838 	.word	0x20000838

08006ccc <_read_r>:
 8006ccc:	b538      	push	{r3, r4, r5, lr}
 8006cce:	4d07      	ldr	r5, [pc, #28]	@ (8006cec <_read_r+0x20>)
 8006cd0:	4604      	mov	r4, r0
 8006cd2:	4608      	mov	r0, r1
 8006cd4:	4611      	mov	r1, r2
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	602a      	str	r2, [r5, #0]
 8006cda:	461a      	mov	r2, r3
 8006cdc:	f7fa ffbe 	bl	8001c5c <_read>
 8006ce0:	1c43      	adds	r3, r0, #1
 8006ce2:	d102      	bne.n	8006cea <_read_r+0x1e>
 8006ce4:	682b      	ldr	r3, [r5, #0]
 8006ce6:	b103      	cbz	r3, 8006cea <_read_r+0x1e>
 8006ce8:	6023      	str	r3, [r4, #0]
 8006cea:	bd38      	pop	{r3, r4, r5, pc}
 8006cec:	20000838 	.word	0x20000838

08006cf0 <_write_r>:
 8006cf0:	b538      	push	{r3, r4, r5, lr}
 8006cf2:	4d07      	ldr	r5, [pc, #28]	@ (8006d10 <_write_r+0x20>)
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	4608      	mov	r0, r1
 8006cf8:	4611      	mov	r1, r2
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	602a      	str	r2, [r5, #0]
 8006cfe:	461a      	mov	r2, r3
 8006d00:	f7fa ffc9 	bl	8001c96 <_write>
 8006d04:	1c43      	adds	r3, r0, #1
 8006d06:	d102      	bne.n	8006d0e <_write_r+0x1e>
 8006d08:	682b      	ldr	r3, [r5, #0]
 8006d0a:	b103      	cbz	r3, 8006d0e <_write_r+0x1e>
 8006d0c:	6023      	str	r3, [r4, #0]
 8006d0e:	bd38      	pop	{r3, r4, r5, pc}
 8006d10:	20000838 	.word	0x20000838

08006d14 <__errno>:
 8006d14:	4b01      	ldr	r3, [pc, #4]	@ (8006d1c <__errno+0x8>)
 8006d16:	6818      	ldr	r0, [r3, #0]
 8006d18:	4770      	bx	lr
 8006d1a:	bf00      	nop
 8006d1c:	20000020 	.word	0x20000020

08006d20 <__libc_init_array>:
 8006d20:	b570      	push	{r4, r5, r6, lr}
 8006d22:	4d0d      	ldr	r5, [pc, #52]	@ (8006d58 <__libc_init_array+0x38>)
 8006d24:	4c0d      	ldr	r4, [pc, #52]	@ (8006d5c <__libc_init_array+0x3c>)
 8006d26:	1b64      	subs	r4, r4, r5
 8006d28:	10a4      	asrs	r4, r4, #2
 8006d2a:	2600      	movs	r6, #0
 8006d2c:	42a6      	cmp	r6, r4
 8006d2e:	d109      	bne.n	8006d44 <__libc_init_array+0x24>
 8006d30:	4d0b      	ldr	r5, [pc, #44]	@ (8006d60 <__libc_init_array+0x40>)
 8006d32:	4c0c      	ldr	r4, [pc, #48]	@ (8006d64 <__libc_init_array+0x44>)
 8006d34:	f003 fb72 	bl	800a41c <_init>
 8006d38:	1b64      	subs	r4, r4, r5
 8006d3a:	10a4      	asrs	r4, r4, #2
 8006d3c:	2600      	movs	r6, #0
 8006d3e:	42a6      	cmp	r6, r4
 8006d40:	d105      	bne.n	8006d4e <__libc_init_array+0x2e>
 8006d42:	bd70      	pop	{r4, r5, r6, pc}
 8006d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d48:	4798      	blx	r3
 8006d4a:	3601      	adds	r6, #1
 8006d4c:	e7ee      	b.n	8006d2c <__libc_init_array+0xc>
 8006d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d52:	4798      	blx	r3
 8006d54:	3601      	adds	r6, #1
 8006d56:	e7f2      	b.n	8006d3e <__libc_init_array+0x1e>
 8006d58:	0800b640 	.word	0x0800b640
 8006d5c:	0800b640 	.word	0x0800b640
 8006d60:	0800b640 	.word	0x0800b640
 8006d64:	0800b644 	.word	0x0800b644

08006d68 <__retarget_lock_init_recursive>:
 8006d68:	4770      	bx	lr

08006d6a <__retarget_lock_acquire_recursive>:
 8006d6a:	4770      	bx	lr

08006d6c <__retarget_lock_release_recursive>:
 8006d6c:	4770      	bx	lr
	...

08006d70 <nanf>:
 8006d70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006d78 <nanf+0x8>
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	7fc00000 	.word	0x7fc00000

08006d7c <quorem>:
 8006d7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d80:	6903      	ldr	r3, [r0, #16]
 8006d82:	690c      	ldr	r4, [r1, #16]
 8006d84:	42a3      	cmp	r3, r4
 8006d86:	4607      	mov	r7, r0
 8006d88:	db7e      	blt.n	8006e88 <quorem+0x10c>
 8006d8a:	3c01      	subs	r4, #1
 8006d8c:	f101 0814 	add.w	r8, r1, #20
 8006d90:	00a3      	lsls	r3, r4, #2
 8006d92:	f100 0514 	add.w	r5, r0, #20
 8006d96:	9300      	str	r3, [sp, #0]
 8006d98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d9c:	9301      	str	r3, [sp, #4]
 8006d9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006da2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006da6:	3301      	adds	r3, #1
 8006da8:	429a      	cmp	r2, r3
 8006daa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006dae:	fbb2 f6f3 	udiv	r6, r2, r3
 8006db2:	d32e      	bcc.n	8006e12 <quorem+0x96>
 8006db4:	f04f 0a00 	mov.w	sl, #0
 8006db8:	46c4      	mov	ip, r8
 8006dba:	46ae      	mov	lr, r5
 8006dbc:	46d3      	mov	fp, sl
 8006dbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006dc2:	b298      	uxth	r0, r3
 8006dc4:	fb06 a000 	mla	r0, r6, r0, sl
 8006dc8:	0c02      	lsrs	r2, r0, #16
 8006dca:	0c1b      	lsrs	r3, r3, #16
 8006dcc:	fb06 2303 	mla	r3, r6, r3, r2
 8006dd0:	f8de 2000 	ldr.w	r2, [lr]
 8006dd4:	b280      	uxth	r0, r0
 8006dd6:	b292      	uxth	r2, r2
 8006dd8:	1a12      	subs	r2, r2, r0
 8006dda:	445a      	add	r2, fp
 8006ddc:	f8de 0000 	ldr.w	r0, [lr]
 8006de0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006de4:	b29b      	uxth	r3, r3
 8006de6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006dea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006dee:	b292      	uxth	r2, r2
 8006df0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006df4:	45e1      	cmp	r9, ip
 8006df6:	f84e 2b04 	str.w	r2, [lr], #4
 8006dfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006dfe:	d2de      	bcs.n	8006dbe <quorem+0x42>
 8006e00:	9b00      	ldr	r3, [sp, #0]
 8006e02:	58eb      	ldr	r3, [r5, r3]
 8006e04:	b92b      	cbnz	r3, 8006e12 <quorem+0x96>
 8006e06:	9b01      	ldr	r3, [sp, #4]
 8006e08:	3b04      	subs	r3, #4
 8006e0a:	429d      	cmp	r5, r3
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	d32f      	bcc.n	8006e70 <quorem+0xf4>
 8006e10:	613c      	str	r4, [r7, #16]
 8006e12:	4638      	mov	r0, r7
 8006e14:	f001 f9c4 	bl	80081a0 <__mcmp>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	db25      	blt.n	8006e68 <quorem+0xec>
 8006e1c:	4629      	mov	r1, r5
 8006e1e:	2000      	movs	r0, #0
 8006e20:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e24:	f8d1 c000 	ldr.w	ip, [r1]
 8006e28:	fa1f fe82 	uxth.w	lr, r2
 8006e2c:	fa1f f38c 	uxth.w	r3, ip
 8006e30:	eba3 030e 	sub.w	r3, r3, lr
 8006e34:	4403      	add	r3, r0
 8006e36:	0c12      	lsrs	r2, r2, #16
 8006e38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006e3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e46:	45c1      	cmp	r9, r8
 8006e48:	f841 3b04 	str.w	r3, [r1], #4
 8006e4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e50:	d2e6      	bcs.n	8006e20 <quorem+0xa4>
 8006e52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e5a:	b922      	cbnz	r2, 8006e66 <quorem+0xea>
 8006e5c:	3b04      	subs	r3, #4
 8006e5e:	429d      	cmp	r5, r3
 8006e60:	461a      	mov	r2, r3
 8006e62:	d30b      	bcc.n	8006e7c <quorem+0x100>
 8006e64:	613c      	str	r4, [r7, #16]
 8006e66:	3601      	adds	r6, #1
 8006e68:	4630      	mov	r0, r6
 8006e6a:	b003      	add	sp, #12
 8006e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e70:	6812      	ldr	r2, [r2, #0]
 8006e72:	3b04      	subs	r3, #4
 8006e74:	2a00      	cmp	r2, #0
 8006e76:	d1cb      	bne.n	8006e10 <quorem+0x94>
 8006e78:	3c01      	subs	r4, #1
 8006e7a:	e7c6      	b.n	8006e0a <quorem+0x8e>
 8006e7c:	6812      	ldr	r2, [r2, #0]
 8006e7e:	3b04      	subs	r3, #4
 8006e80:	2a00      	cmp	r2, #0
 8006e82:	d1ef      	bne.n	8006e64 <quorem+0xe8>
 8006e84:	3c01      	subs	r4, #1
 8006e86:	e7ea      	b.n	8006e5e <quorem+0xe2>
 8006e88:	2000      	movs	r0, #0
 8006e8a:	e7ee      	b.n	8006e6a <quorem+0xee>
 8006e8c:	0000      	movs	r0, r0
	...

08006e90 <_dtoa_r>:
 8006e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e94:	69c7      	ldr	r7, [r0, #28]
 8006e96:	b099      	sub	sp, #100	@ 0x64
 8006e98:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006e9c:	ec55 4b10 	vmov	r4, r5, d0
 8006ea0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006ea2:	9109      	str	r1, [sp, #36]	@ 0x24
 8006ea4:	4683      	mov	fp, r0
 8006ea6:	920e      	str	r2, [sp, #56]	@ 0x38
 8006ea8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006eaa:	b97f      	cbnz	r7, 8006ecc <_dtoa_r+0x3c>
 8006eac:	2010      	movs	r0, #16
 8006eae:	f000 fdfd 	bl	8007aac <malloc>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	f8cb 001c 	str.w	r0, [fp, #28]
 8006eb8:	b920      	cbnz	r0, 8006ec4 <_dtoa_r+0x34>
 8006eba:	4ba7      	ldr	r3, [pc, #668]	@ (8007158 <_dtoa_r+0x2c8>)
 8006ebc:	21ef      	movs	r1, #239	@ 0xef
 8006ebe:	48a7      	ldr	r0, [pc, #668]	@ (800715c <_dtoa_r+0x2cc>)
 8006ec0:	f002 fc36 	bl	8009730 <__assert_func>
 8006ec4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006ec8:	6007      	str	r7, [r0, #0]
 8006eca:	60c7      	str	r7, [r0, #12]
 8006ecc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ed0:	6819      	ldr	r1, [r3, #0]
 8006ed2:	b159      	cbz	r1, 8006eec <_dtoa_r+0x5c>
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	604a      	str	r2, [r1, #4]
 8006ed8:	2301      	movs	r3, #1
 8006eda:	4093      	lsls	r3, r2
 8006edc:	608b      	str	r3, [r1, #8]
 8006ede:	4658      	mov	r0, fp
 8006ee0:	f000 feda 	bl	8007c98 <_Bfree>
 8006ee4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	601a      	str	r2, [r3, #0]
 8006eec:	1e2b      	subs	r3, r5, #0
 8006eee:	bfb9      	ittee	lt
 8006ef0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006ef4:	9303      	strlt	r3, [sp, #12]
 8006ef6:	2300      	movge	r3, #0
 8006ef8:	6033      	strge	r3, [r6, #0]
 8006efa:	9f03      	ldr	r7, [sp, #12]
 8006efc:	4b98      	ldr	r3, [pc, #608]	@ (8007160 <_dtoa_r+0x2d0>)
 8006efe:	bfbc      	itt	lt
 8006f00:	2201      	movlt	r2, #1
 8006f02:	6032      	strlt	r2, [r6, #0]
 8006f04:	43bb      	bics	r3, r7
 8006f06:	d112      	bne.n	8006f2e <_dtoa_r+0x9e>
 8006f08:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006f0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006f0e:	6013      	str	r3, [r2, #0]
 8006f10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f14:	4323      	orrs	r3, r4
 8006f16:	f000 854d 	beq.w	80079b4 <_dtoa_r+0xb24>
 8006f1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007174 <_dtoa_r+0x2e4>
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	f000 854f 	beq.w	80079c4 <_dtoa_r+0xb34>
 8006f26:	f10a 0303 	add.w	r3, sl, #3
 8006f2a:	f000 bd49 	b.w	80079c0 <_dtoa_r+0xb30>
 8006f2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006f32:	2200      	movs	r2, #0
 8006f34:	ec51 0b17 	vmov	r0, r1, d7
 8006f38:	2300      	movs	r3, #0
 8006f3a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006f3e:	f7f9 fdd3 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f42:	4680      	mov	r8, r0
 8006f44:	b158      	cbz	r0, 8006f5e <_dtoa_r+0xce>
 8006f46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006f48:	2301      	movs	r3, #1
 8006f4a:	6013      	str	r3, [r2, #0]
 8006f4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006f4e:	b113      	cbz	r3, 8006f56 <_dtoa_r+0xc6>
 8006f50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006f52:	4b84      	ldr	r3, [pc, #528]	@ (8007164 <_dtoa_r+0x2d4>)
 8006f54:	6013      	str	r3, [r2, #0]
 8006f56:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007178 <_dtoa_r+0x2e8>
 8006f5a:	f000 bd33 	b.w	80079c4 <_dtoa_r+0xb34>
 8006f5e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006f62:	aa16      	add	r2, sp, #88	@ 0x58
 8006f64:	a917      	add	r1, sp, #92	@ 0x5c
 8006f66:	4658      	mov	r0, fp
 8006f68:	f001 fa3a 	bl	80083e0 <__d2b>
 8006f6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006f70:	4681      	mov	r9, r0
 8006f72:	2e00      	cmp	r6, #0
 8006f74:	d077      	beq.n	8007066 <_dtoa_r+0x1d6>
 8006f76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f78:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006f7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006f88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006f8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006f90:	4619      	mov	r1, r3
 8006f92:	2200      	movs	r2, #0
 8006f94:	4b74      	ldr	r3, [pc, #464]	@ (8007168 <_dtoa_r+0x2d8>)
 8006f96:	f7f9 f987 	bl	80002a8 <__aeabi_dsub>
 8006f9a:	a369      	add	r3, pc, #420	@ (adr r3, 8007140 <_dtoa_r+0x2b0>)
 8006f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa0:	f7f9 fb3a 	bl	8000618 <__aeabi_dmul>
 8006fa4:	a368      	add	r3, pc, #416	@ (adr r3, 8007148 <_dtoa_r+0x2b8>)
 8006fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006faa:	f7f9 f97f 	bl	80002ac <__adddf3>
 8006fae:	4604      	mov	r4, r0
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	460d      	mov	r5, r1
 8006fb4:	f7f9 fac6 	bl	8000544 <__aeabi_i2d>
 8006fb8:	a365      	add	r3, pc, #404	@ (adr r3, 8007150 <_dtoa_r+0x2c0>)
 8006fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fbe:	f7f9 fb2b 	bl	8000618 <__aeabi_dmul>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	4620      	mov	r0, r4
 8006fc8:	4629      	mov	r1, r5
 8006fca:	f7f9 f96f 	bl	80002ac <__adddf3>
 8006fce:	4604      	mov	r4, r0
 8006fd0:	460d      	mov	r5, r1
 8006fd2:	f7f9 fdd1 	bl	8000b78 <__aeabi_d2iz>
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	4607      	mov	r7, r0
 8006fda:	2300      	movs	r3, #0
 8006fdc:	4620      	mov	r0, r4
 8006fde:	4629      	mov	r1, r5
 8006fe0:	f7f9 fd8c 	bl	8000afc <__aeabi_dcmplt>
 8006fe4:	b140      	cbz	r0, 8006ff8 <_dtoa_r+0x168>
 8006fe6:	4638      	mov	r0, r7
 8006fe8:	f7f9 faac 	bl	8000544 <__aeabi_i2d>
 8006fec:	4622      	mov	r2, r4
 8006fee:	462b      	mov	r3, r5
 8006ff0:	f7f9 fd7a 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ff4:	b900      	cbnz	r0, 8006ff8 <_dtoa_r+0x168>
 8006ff6:	3f01      	subs	r7, #1
 8006ff8:	2f16      	cmp	r7, #22
 8006ffa:	d851      	bhi.n	80070a0 <_dtoa_r+0x210>
 8006ffc:	4b5b      	ldr	r3, [pc, #364]	@ (800716c <_dtoa_r+0x2dc>)
 8006ffe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007006:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800700a:	f7f9 fd77 	bl	8000afc <__aeabi_dcmplt>
 800700e:	2800      	cmp	r0, #0
 8007010:	d048      	beq.n	80070a4 <_dtoa_r+0x214>
 8007012:	3f01      	subs	r7, #1
 8007014:	2300      	movs	r3, #0
 8007016:	9312      	str	r3, [sp, #72]	@ 0x48
 8007018:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800701a:	1b9b      	subs	r3, r3, r6
 800701c:	1e5a      	subs	r2, r3, #1
 800701e:	bf44      	itt	mi
 8007020:	f1c3 0801 	rsbmi	r8, r3, #1
 8007024:	2300      	movmi	r3, #0
 8007026:	9208      	str	r2, [sp, #32]
 8007028:	bf54      	ite	pl
 800702a:	f04f 0800 	movpl.w	r8, #0
 800702e:	9308      	strmi	r3, [sp, #32]
 8007030:	2f00      	cmp	r7, #0
 8007032:	db39      	blt.n	80070a8 <_dtoa_r+0x218>
 8007034:	9b08      	ldr	r3, [sp, #32]
 8007036:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007038:	443b      	add	r3, r7
 800703a:	9308      	str	r3, [sp, #32]
 800703c:	2300      	movs	r3, #0
 800703e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007042:	2b09      	cmp	r3, #9
 8007044:	d864      	bhi.n	8007110 <_dtoa_r+0x280>
 8007046:	2b05      	cmp	r3, #5
 8007048:	bfc4      	itt	gt
 800704a:	3b04      	subgt	r3, #4
 800704c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800704e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007050:	f1a3 0302 	sub.w	r3, r3, #2
 8007054:	bfcc      	ite	gt
 8007056:	2400      	movgt	r4, #0
 8007058:	2401      	movle	r4, #1
 800705a:	2b03      	cmp	r3, #3
 800705c:	d863      	bhi.n	8007126 <_dtoa_r+0x296>
 800705e:	e8df f003 	tbb	[pc, r3]
 8007062:	372a      	.short	0x372a
 8007064:	5535      	.short	0x5535
 8007066:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800706a:	441e      	add	r6, r3
 800706c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007070:	2b20      	cmp	r3, #32
 8007072:	bfc1      	itttt	gt
 8007074:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007078:	409f      	lslgt	r7, r3
 800707a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800707e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007082:	bfd6      	itet	le
 8007084:	f1c3 0320 	rsble	r3, r3, #32
 8007088:	ea47 0003 	orrgt.w	r0, r7, r3
 800708c:	fa04 f003 	lslle.w	r0, r4, r3
 8007090:	f7f9 fa48 	bl	8000524 <__aeabi_ui2d>
 8007094:	2201      	movs	r2, #1
 8007096:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800709a:	3e01      	subs	r6, #1
 800709c:	9214      	str	r2, [sp, #80]	@ 0x50
 800709e:	e777      	b.n	8006f90 <_dtoa_r+0x100>
 80070a0:	2301      	movs	r3, #1
 80070a2:	e7b8      	b.n	8007016 <_dtoa_r+0x186>
 80070a4:	9012      	str	r0, [sp, #72]	@ 0x48
 80070a6:	e7b7      	b.n	8007018 <_dtoa_r+0x188>
 80070a8:	427b      	negs	r3, r7
 80070aa:	930a      	str	r3, [sp, #40]	@ 0x28
 80070ac:	2300      	movs	r3, #0
 80070ae:	eba8 0807 	sub.w	r8, r8, r7
 80070b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80070b4:	e7c4      	b.n	8007040 <_dtoa_r+0x1b0>
 80070b6:	2300      	movs	r3, #0
 80070b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070bc:	2b00      	cmp	r3, #0
 80070be:	dc35      	bgt.n	800712c <_dtoa_r+0x29c>
 80070c0:	2301      	movs	r3, #1
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	9307      	str	r3, [sp, #28]
 80070c6:	461a      	mov	r2, r3
 80070c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80070ca:	e00b      	b.n	80070e4 <_dtoa_r+0x254>
 80070cc:	2301      	movs	r3, #1
 80070ce:	e7f3      	b.n	80070b8 <_dtoa_r+0x228>
 80070d0:	2300      	movs	r3, #0
 80070d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070d6:	18fb      	adds	r3, r7, r3
 80070d8:	9300      	str	r3, [sp, #0]
 80070da:	3301      	adds	r3, #1
 80070dc:	2b01      	cmp	r3, #1
 80070de:	9307      	str	r3, [sp, #28]
 80070e0:	bfb8      	it	lt
 80070e2:	2301      	movlt	r3, #1
 80070e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80070e8:	2100      	movs	r1, #0
 80070ea:	2204      	movs	r2, #4
 80070ec:	f102 0514 	add.w	r5, r2, #20
 80070f0:	429d      	cmp	r5, r3
 80070f2:	d91f      	bls.n	8007134 <_dtoa_r+0x2a4>
 80070f4:	6041      	str	r1, [r0, #4]
 80070f6:	4658      	mov	r0, fp
 80070f8:	f000 fd8e 	bl	8007c18 <_Balloc>
 80070fc:	4682      	mov	sl, r0
 80070fe:	2800      	cmp	r0, #0
 8007100:	d13c      	bne.n	800717c <_dtoa_r+0x2ec>
 8007102:	4b1b      	ldr	r3, [pc, #108]	@ (8007170 <_dtoa_r+0x2e0>)
 8007104:	4602      	mov	r2, r0
 8007106:	f240 11af 	movw	r1, #431	@ 0x1af
 800710a:	e6d8      	b.n	8006ebe <_dtoa_r+0x2e>
 800710c:	2301      	movs	r3, #1
 800710e:	e7e0      	b.n	80070d2 <_dtoa_r+0x242>
 8007110:	2401      	movs	r4, #1
 8007112:	2300      	movs	r3, #0
 8007114:	9309      	str	r3, [sp, #36]	@ 0x24
 8007116:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007118:	f04f 33ff 	mov.w	r3, #4294967295
 800711c:	9300      	str	r3, [sp, #0]
 800711e:	9307      	str	r3, [sp, #28]
 8007120:	2200      	movs	r2, #0
 8007122:	2312      	movs	r3, #18
 8007124:	e7d0      	b.n	80070c8 <_dtoa_r+0x238>
 8007126:	2301      	movs	r3, #1
 8007128:	930b      	str	r3, [sp, #44]	@ 0x2c
 800712a:	e7f5      	b.n	8007118 <_dtoa_r+0x288>
 800712c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800712e:	9300      	str	r3, [sp, #0]
 8007130:	9307      	str	r3, [sp, #28]
 8007132:	e7d7      	b.n	80070e4 <_dtoa_r+0x254>
 8007134:	3101      	adds	r1, #1
 8007136:	0052      	lsls	r2, r2, #1
 8007138:	e7d8      	b.n	80070ec <_dtoa_r+0x25c>
 800713a:	bf00      	nop
 800713c:	f3af 8000 	nop.w
 8007140:	636f4361 	.word	0x636f4361
 8007144:	3fd287a7 	.word	0x3fd287a7
 8007148:	8b60c8b3 	.word	0x8b60c8b3
 800714c:	3fc68a28 	.word	0x3fc68a28
 8007150:	509f79fb 	.word	0x509f79fb
 8007154:	3fd34413 	.word	0x3fd34413
 8007158:	0800b252 	.word	0x0800b252
 800715c:	0800b269 	.word	0x0800b269
 8007160:	7ff00000 	.word	0x7ff00000
 8007164:	0800b21d 	.word	0x0800b21d
 8007168:	3ff80000 	.word	0x3ff80000
 800716c:	0800b360 	.word	0x0800b360
 8007170:	0800b2c1 	.word	0x0800b2c1
 8007174:	0800b24e 	.word	0x0800b24e
 8007178:	0800b21c 	.word	0x0800b21c
 800717c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007180:	6018      	str	r0, [r3, #0]
 8007182:	9b07      	ldr	r3, [sp, #28]
 8007184:	2b0e      	cmp	r3, #14
 8007186:	f200 80a4 	bhi.w	80072d2 <_dtoa_r+0x442>
 800718a:	2c00      	cmp	r4, #0
 800718c:	f000 80a1 	beq.w	80072d2 <_dtoa_r+0x442>
 8007190:	2f00      	cmp	r7, #0
 8007192:	dd33      	ble.n	80071fc <_dtoa_r+0x36c>
 8007194:	4bad      	ldr	r3, [pc, #692]	@ (800744c <_dtoa_r+0x5bc>)
 8007196:	f007 020f 	and.w	r2, r7, #15
 800719a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800719e:	ed93 7b00 	vldr	d7, [r3]
 80071a2:	05f8      	lsls	r0, r7, #23
 80071a4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80071a8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80071ac:	d516      	bpl.n	80071dc <_dtoa_r+0x34c>
 80071ae:	4ba8      	ldr	r3, [pc, #672]	@ (8007450 <_dtoa_r+0x5c0>)
 80071b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80071b4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071b8:	f7f9 fb58 	bl	800086c <__aeabi_ddiv>
 80071bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071c0:	f004 040f 	and.w	r4, r4, #15
 80071c4:	2603      	movs	r6, #3
 80071c6:	4da2      	ldr	r5, [pc, #648]	@ (8007450 <_dtoa_r+0x5c0>)
 80071c8:	b954      	cbnz	r4, 80071e0 <_dtoa_r+0x350>
 80071ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071d2:	f7f9 fb4b 	bl	800086c <__aeabi_ddiv>
 80071d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071da:	e028      	b.n	800722e <_dtoa_r+0x39e>
 80071dc:	2602      	movs	r6, #2
 80071de:	e7f2      	b.n	80071c6 <_dtoa_r+0x336>
 80071e0:	07e1      	lsls	r1, r4, #31
 80071e2:	d508      	bpl.n	80071f6 <_dtoa_r+0x366>
 80071e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071e8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071ec:	f7f9 fa14 	bl	8000618 <__aeabi_dmul>
 80071f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071f4:	3601      	adds	r6, #1
 80071f6:	1064      	asrs	r4, r4, #1
 80071f8:	3508      	adds	r5, #8
 80071fa:	e7e5      	b.n	80071c8 <_dtoa_r+0x338>
 80071fc:	f000 80d2 	beq.w	80073a4 <_dtoa_r+0x514>
 8007200:	427c      	negs	r4, r7
 8007202:	4b92      	ldr	r3, [pc, #584]	@ (800744c <_dtoa_r+0x5bc>)
 8007204:	4d92      	ldr	r5, [pc, #584]	@ (8007450 <_dtoa_r+0x5c0>)
 8007206:	f004 020f 	and.w	r2, r4, #15
 800720a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800720e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007212:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007216:	f7f9 f9ff 	bl	8000618 <__aeabi_dmul>
 800721a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800721e:	1124      	asrs	r4, r4, #4
 8007220:	2300      	movs	r3, #0
 8007222:	2602      	movs	r6, #2
 8007224:	2c00      	cmp	r4, #0
 8007226:	f040 80b2 	bne.w	800738e <_dtoa_r+0x4fe>
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1d3      	bne.n	80071d6 <_dtoa_r+0x346>
 800722e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007230:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007234:	2b00      	cmp	r3, #0
 8007236:	f000 80b7 	beq.w	80073a8 <_dtoa_r+0x518>
 800723a:	4b86      	ldr	r3, [pc, #536]	@ (8007454 <_dtoa_r+0x5c4>)
 800723c:	2200      	movs	r2, #0
 800723e:	4620      	mov	r0, r4
 8007240:	4629      	mov	r1, r5
 8007242:	f7f9 fc5b 	bl	8000afc <__aeabi_dcmplt>
 8007246:	2800      	cmp	r0, #0
 8007248:	f000 80ae 	beq.w	80073a8 <_dtoa_r+0x518>
 800724c:	9b07      	ldr	r3, [sp, #28]
 800724e:	2b00      	cmp	r3, #0
 8007250:	f000 80aa 	beq.w	80073a8 <_dtoa_r+0x518>
 8007254:	9b00      	ldr	r3, [sp, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	dd37      	ble.n	80072ca <_dtoa_r+0x43a>
 800725a:	1e7b      	subs	r3, r7, #1
 800725c:	9304      	str	r3, [sp, #16]
 800725e:	4620      	mov	r0, r4
 8007260:	4b7d      	ldr	r3, [pc, #500]	@ (8007458 <_dtoa_r+0x5c8>)
 8007262:	2200      	movs	r2, #0
 8007264:	4629      	mov	r1, r5
 8007266:	f7f9 f9d7 	bl	8000618 <__aeabi_dmul>
 800726a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800726e:	9c00      	ldr	r4, [sp, #0]
 8007270:	3601      	adds	r6, #1
 8007272:	4630      	mov	r0, r6
 8007274:	f7f9 f966 	bl	8000544 <__aeabi_i2d>
 8007278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800727c:	f7f9 f9cc 	bl	8000618 <__aeabi_dmul>
 8007280:	4b76      	ldr	r3, [pc, #472]	@ (800745c <_dtoa_r+0x5cc>)
 8007282:	2200      	movs	r2, #0
 8007284:	f7f9 f812 	bl	80002ac <__adddf3>
 8007288:	4605      	mov	r5, r0
 800728a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800728e:	2c00      	cmp	r4, #0
 8007290:	f040 808d 	bne.w	80073ae <_dtoa_r+0x51e>
 8007294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007298:	4b71      	ldr	r3, [pc, #452]	@ (8007460 <_dtoa_r+0x5d0>)
 800729a:	2200      	movs	r2, #0
 800729c:	f7f9 f804 	bl	80002a8 <__aeabi_dsub>
 80072a0:	4602      	mov	r2, r0
 80072a2:	460b      	mov	r3, r1
 80072a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80072a8:	462a      	mov	r2, r5
 80072aa:	4633      	mov	r3, r6
 80072ac:	f7f9 fc44 	bl	8000b38 <__aeabi_dcmpgt>
 80072b0:	2800      	cmp	r0, #0
 80072b2:	f040 828b 	bne.w	80077cc <_dtoa_r+0x93c>
 80072b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80072ba:	462a      	mov	r2, r5
 80072bc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80072c0:	f7f9 fc1c 	bl	8000afc <__aeabi_dcmplt>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	f040 8128 	bne.w	800751a <_dtoa_r+0x68a>
 80072ca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80072ce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80072d2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	f2c0 815a 	blt.w	800758e <_dtoa_r+0x6fe>
 80072da:	2f0e      	cmp	r7, #14
 80072dc:	f300 8157 	bgt.w	800758e <_dtoa_r+0x6fe>
 80072e0:	4b5a      	ldr	r3, [pc, #360]	@ (800744c <_dtoa_r+0x5bc>)
 80072e2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80072e6:	ed93 7b00 	vldr	d7, [r3]
 80072ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	ed8d 7b00 	vstr	d7, [sp]
 80072f2:	da03      	bge.n	80072fc <_dtoa_r+0x46c>
 80072f4:	9b07      	ldr	r3, [sp, #28]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	f340 8101 	ble.w	80074fe <_dtoa_r+0x66e>
 80072fc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007300:	4656      	mov	r6, sl
 8007302:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007306:	4620      	mov	r0, r4
 8007308:	4629      	mov	r1, r5
 800730a:	f7f9 faaf 	bl	800086c <__aeabi_ddiv>
 800730e:	f7f9 fc33 	bl	8000b78 <__aeabi_d2iz>
 8007312:	4680      	mov	r8, r0
 8007314:	f7f9 f916 	bl	8000544 <__aeabi_i2d>
 8007318:	e9dd 2300 	ldrd	r2, r3, [sp]
 800731c:	f7f9 f97c 	bl	8000618 <__aeabi_dmul>
 8007320:	4602      	mov	r2, r0
 8007322:	460b      	mov	r3, r1
 8007324:	4620      	mov	r0, r4
 8007326:	4629      	mov	r1, r5
 8007328:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800732c:	f7f8 ffbc 	bl	80002a8 <__aeabi_dsub>
 8007330:	f806 4b01 	strb.w	r4, [r6], #1
 8007334:	9d07      	ldr	r5, [sp, #28]
 8007336:	eba6 040a 	sub.w	r4, r6, sl
 800733a:	42a5      	cmp	r5, r4
 800733c:	4602      	mov	r2, r0
 800733e:	460b      	mov	r3, r1
 8007340:	f040 8117 	bne.w	8007572 <_dtoa_r+0x6e2>
 8007344:	f7f8 ffb2 	bl	80002ac <__adddf3>
 8007348:	e9dd 2300 	ldrd	r2, r3, [sp]
 800734c:	4604      	mov	r4, r0
 800734e:	460d      	mov	r5, r1
 8007350:	f7f9 fbf2 	bl	8000b38 <__aeabi_dcmpgt>
 8007354:	2800      	cmp	r0, #0
 8007356:	f040 80f9 	bne.w	800754c <_dtoa_r+0x6bc>
 800735a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800735e:	4620      	mov	r0, r4
 8007360:	4629      	mov	r1, r5
 8007362:	f7f9 fbc1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007366:	b118      	cbz	r0, 8007370 <_dtoa_r+0x4e0>
 8007368:	f018 0f01 	tst.w	r8, #1
 800736c:	f040 80ee 	bne.w	800754c <_dtoa_r+0x6bc>
 8007370:	4649      	mov	r1, r9
 8007372:	4658      	mov	r0, fp
 8007374:	f000 fc90 	bl	8007c98 <_Bfree>
 8007378:	2300      	movs	r3, #0
 800737a:	7033      	strb	r3, [r6, #0]
 800737c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800737e:	3701      	adds	r7, #1
 8007380:	601f      	str	r7, [r3, #0]
 8007382:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 831d 	beq.w	80079c4 <_dtoa_r+0xb34>
 800738a:	601e      	str	r6, [r3, #0]
 800738c:	e31a      	b.n	80079c4 <_dtoa_r+0xb34>
 800738e:	07e2      	lsls	r2, r4, #31
 8007390:	d505      	bpl.n	800739e <_dtoa_r+0x50e>
 8007392:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007396:	f7f9 f93f 	bl	8000618 <__aeabi_dmul>
 800739a:	3601      	adds	r6, #1
 800739c:	2301      	movs	r3, #1
 800739e:	1064      	asrs	r4, r4, #1
 80073a0:	3508      	adds	r5, #8
 80073a2:	e73f      	b.n	8007224 <_dtoa_r+0x394>
 80073a4:	2602      	movs	r6, #2
 80073a6:	e742      	b.n	800722e <_dtoa_r+0x39e>
 80073a8:	9c07      	ldr	r4, [sp, #28]
 80073aa:	9704      	str	r7, [sp, #16]
 80073ac:	e761      	b.n	8007272 <_dtoa_r+0x3e2>
 80073ae:	4b27      	ldr	r3, [pc, #156]	@ (800744c <_dtoa_r+0x5bc>)
 80073b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073b6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073ba:	4454      	add	r4, sl
 80073bc:	2900      	cmp	r1, #0
 80073be:	d053      	beq.n	8007468 <_dtoa_r+0x5d8>
 80073c0:	4928      	ldr	r1, [pc, #160]	@ (8007464 <_dtoa_r+0x5d4>)
 80073c2:	2000      	movs	r0, #0
 80073c4:	f7f9 fa52 	bl	800086c <__aeabi_ddiv>
 80073c8:	4633      	mov	r3, r6
 80073ca:	462a      	mov	r2, r5
 80073cc:	f7f8 ff6c 	bl	80002a8 <__aeabi_dsub>
 80073d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80073d4:	4656      	mov	r6, sl
 80073d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073da:	f7f9 fbcd 	bl	8000b78 <__aeabi_d2iz>
 80073de:	4605      	mov	r5, r0
 80073e0:	f7f9 f8b0 	bl	8000544 <__aeabi_i2d>
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073ec:	f7f8 ff5c 	bl	80002a8 <__aeabi_dsub>
 80073f0:	3530      	adds	r5, #48	@ 0x30
 80073f2:	4602      	mov	r2, r0
 80073f4:	460b      	mov	r3, r1
 80073f6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80073fa:	f806 5b01 	strb.w	r5, [r6], #1
 80073fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007402:	f7f9 fb7b 	bl	8000afc <__aeabi_dcmplt>
 8007406:	2800      	cmp	r0, #0
 8007408:	d171      	bne.n	80074ee <_dtoa_r+0x65e>
 800740a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800740e:	4911      	ldr	r1, [pc, #68]	@ (8007454 <_dtoa_r+0x5c4>)
 8007410:	2000      	movs	r0, #0
 8007412:	f7f8 ff49 	bl	80002a8 <__aeabi_dsub>
 8007416:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800741a:	f7f9 fb6f 	bl	8000afc <__aeabi_dcmplt>
 800741e:	2800      	cmp	r0, #0
 8007420:	f040 8095 	bne.w	800754e <_dtoa_r+0x6be>
 8007424:	42a6      	cmp	r6, r4
 8007426:	f43f af50 	beq.w	80072ca <_dtoa_r+0x43a>
 800742a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800742e:	4b0a      	ldr	r3, [pc, #40]	@ (8007458 <_dtoa_r+0x5c8>)
 8007430:	2200      	movs	r2, #0
 8007432:	f7f9 f8f1 	bl	8000618 <__aeabi_dmul>
 8007436:	4b08      	ldr	r3, [pc, #32]	@ (8007458 <_dtoa_r+0x5c8>)
 8007438:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800743c:	2200      	movs	r2, #0
 800743e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007442:	f7f9 f8e9 	bl	8000618 <__aeabi_dmul>
 8007446:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800744a:	e7c4      	b.n	80073d6 <_dtoa_r+0x546>
 800744c:	0800b360 	.word	0x0800b360
 8007450:	0800b338 	.word	0x0800b338
 8007454:	3ff00000 	.word	0x3ff00000
 8007458:	40240000 	.word	0x40240000
 800745c:	401c0000 	.word	0x401c0000
 8007460:	40140000 	.word	0x40140000
 8007464:	3fe00000 	.word	0x3fe00000
 8007468:	4631      	mov	r1, r6
 800746a:	4628      	mov	r0, r5
 800746c:	f7f9 f8d4 	bl	8000618 <__aeabi_dmul>
 8007470:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007474:	9415      	str	r4, [sp, #84]	@ 0x54
 8007476:	4656      	mov	r6, sl
 8007478:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800747c:	f7f9 fb7c 	bl	8000b78 <__aeabi_d2iz>
 8007480:	4605      	mov	r5, r0
 8007482:	f7f9 f85f 	bl	8000544 <__aeabi_i2d>
 8007486:	4602      	mov	r2, r0
 8007488:	460b      	mov	r3, r1
 800748a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800748e:	f7f8 ff0b 	bl	80002a8 <__aeabi_dsub>
 8007492:	3530      	adds	r5, #48	@ 0x30
 8007494:	f806 5b01 	strb.w	r5, [r6], #1
 8007498:	4602      	mov	r2, r0
 800749a:	460b      	mov	r3, r1
 800749c:	42a6      	cmp	r6, r4
 800749e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80074a2:	f04f 0200 	mov.w	r2, #0
 80074a6:	d124      	bne.n	80074f2 <_dtoa_r+0x662>
 80074a8:	4bac      	ldr	r3, [pc, #688]	@ (800775c <_dtoa_r+0x8cc>)
 80074aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80074ae:	f7f8 fefd 	bl	80002ac <__adddf3>
 80074b2:	4602      	mov	r2, r0
 80074b4:	460b      	mov	r3, r1
 80074b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074ba:	f7f9 fb3d 	bl	8000b38 <__aeabi_dcmpgt>
 80074be:	2800      	cmp	r0, #0
 80074c0:	d145      	bne.n	800754e <_dtoa_r+0x6be>
 80074c2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80074c6:	49a5      	ldr	r1, [pc, #660]	@ (800775c <_dtoa_r+0x8cc>)
 80074c8:	2000      	movs	r0, #0
 80074ca:	f7f8 feed 	bl	80002a8 <__aeabi_dsub>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80074d6:	f7f9 fb11 	bl	8000afc <__aeabi_dcmplt>
 80074da:	2800      	cmp	r0, #0
 80074dc:	f43f aef5 	beq.w	80072ca <_dtoa_r+0x43a>
 80074e0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80074e2:	1e73      	subs	r3, r6, #1
 80074e4:	9315      	str	r3, [sp, #84]	@ 0x54
 80074e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80074ea:	2b30      	cmp	r3, #48	@ 0x30
 80074ec:	d0f8      	beq.n	80074e0 <_dtoa_r+0x650>
 80074ee:	9f04      	ldr	r7, [sp, #16]
 80074f0:	e73e      	b.n	8007370 <_dtoa_r+0x4e0>
 80074f2:	4b9b      	ldr	r3, [pc, #620]	@ (8007760 <_dtoa_r+0x8d0>)
 80074f4:	f7f9 f890 	bl	8000618 <__aeabi_dmul>
 80074f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80074fc:	e7bc      	b.n	8007478 <_dtoa_r+0x5e8>
 80074fe:	d10c      	bne.n	800751a <_dtoa_r+0x68a>
 8007500:	4b98      	ldr	r3, [pc, #608]	@ (8007764 <_dtoa_r+0x8d4>)
 8007502:	2200      	movs	r2, #0
 8007504:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007508:	f7f9 f886 	bl	8000618 <__aeabi_dmul>
 800750c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007510:	f7f9 fb08 	bl	8000b24 <__aeabi_dcmpge>
 8007514:	2800      	cmp	r0, #0
 8007516:	f000 8157 	beq.w	80077c8 <_dtoa_r+0x938>
 800751a:	2400      	movs	r4, #0
 800751c:	4625      	mov	r5, r4
 800751e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007520:	43db      	mvns	r3, r3
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	4656      	mov	r6, sl
 8007526:	2700      	movs	r7, #0
 8007528:	4621      	mov	r1, r4
 800752a:	4658      	mov	r0, fp
 800752c:	f000 fbb4 	bl	8007c98 <_Bfree>
 8007530:	2d00      	cmp	r5, #0
 8007532:	d0dc      	beq.n	80074ee <_dtoa_r+0x65e>
 8007534:	b12f      	cbz	r7, 8007542 <_dtoa_r+0x6b2>
 8007536:	42af      	cmp	r7, r5
 8007538:	d003      	beq.n	8007542 <_dtoa_r+0x6b2>
 800753a:	4639      	mov	r1, r7
 800753c:	4658      	mov	r0, fp
 800753e:	f000 fbab 	bl	8007c98 <_Bfree>
 8007542:	4629      	mov	r1, r5
 8007544:	4658      	mov	r0, fp
 8007546:	f000 fba7 	bl	8007c98 <_Bfree>
 800754a:	e7d0      	b.n	80074ee <_dtoa_r+0x65e>
 800754c:	9704      	str	r7, [sp, #16]
 800754e:	4633      	mov	r3, r6
 8007550:	461e      	mov	r6, r3
 8007552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007556:	2a39      	cmp	r2, #57	@ 0x39
 8007558:	d107      	bne.n	800756a <_dtoa_r+0x6da>
 800755a:	459a      	cmp	sl, r3
 800755c:	d1f8      	bne.n	8007550 <_dtoa_r+0x6c0>
 800755e:	9a04      	ldr	r2, [sp, #16]
 8007560:	3201      	adds	r2, #1
 8007562:	9204      	str	r2, [sp, #16]
 8007564:	2230      	movs	r2, #48	@ 0x30
 8007566:	f88a 2000 	strb.w	r2, [sl]
 800756a:	781a      	ldrb	r2, [r3, #0]
 800756c:	3201      	adds	r2, #1
 800756e:	701a      	strb	r2, [r3, #0]
 8007570:	e7bd      	b.n	80074ee <_dtoa_r+0x65e>
 8007572:	4b7b      	ldr	r3, [pc, #492]	@ (8007760 <_dtoa_r+0x8d0>)
 8007574:	2200      	movs	r2, #0
 8007576:	f7f9 f84f 	bl	8000618 <__aeabi_dmul>
 800757a:	2200      	movs	r2, #0
 800757c:	2300      	movs	r3, #0
 800757e:	4604      	mov	r4, r0
 8007580:	460d      	mov	r5, r1
 8007582:	f7f9 fab1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007586:	2800      	cmp	r0, #0
 8007588:	f43f aebb 	beq.w	8007302 <_dtoa_r+0x472>
 800758c:	e6f0      	b.n	8007370 <_dtoa_r+0x4e0>
 800758e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007590:	2a00      	cmp	r2, #0
 8007592:	f000 80db 	beq.w	800774c <_dtoa_r+0x8bc>
 8007596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007598:	2a01      	cmp	r2, #1
 800759a:	f300 80bf 	bgt.w	800771c <_dtoa_r+0x88c>
 800759e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80075a0:	2a00      	cmp	r2, #0
 80075a2:	f000 80b7 	beq.w	8007714 <_dtoa_r+0x884>
 80075a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80075aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80075ac:	4646      	mov	r6, r8
 80075ae:	9a08      	ldr	r2, [sp, #32]
 80075b0:	2101      	movs	r1, #1
 80075b2:	441a      	add	r2, r3
 80075b4:	4658      	mov	r0, fp
 80075b6:	4498      	add	r8, r3
 80075b8:	9208      	str	r2, [sp, #32]
 80075ba:	f000 fc6b 	bl	8007e94 <__i2b>
 80075be:	4605      	mov	r5, r0
 80075c0:	b15e      	cbz	r6, 80075da <_dtoa_r+0x74a>
 80075c2:	9b08      	ldr	r3, [sp, #32]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	dd08      	ble.n	80075da <_dtoa_r+0x74a>
 80075c8:	42b3      	cmp	r3, r6
 80075ca:	9a08      	ldr	r2, [sp, #32]
 80075cc:	bfa8      	it	ge
 80075ce:	4633      	movge	r3, r6
 80075d0:	eba8 0803 	sub.w	r8, r8, r3
 80075d4:	1af6      	subs	r6, r6, r3
 80075d6:	1ad3      	subs	r3, r2, r3
 80075d8:	9308      	str	r3, [sp, #32]
 80075da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075dc:	b1f3      	cbz	r3, 800761c <_dtoa_r+0x78c>
 80075de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 80b7 	beq.w	8007754 <_dtoa_r+0x8c4>
 80075e6:	b18c      	cbz	r4, 800760c <_dtoa_r+0x77c>
 80075e8:	4629      	mov	r1, r5
 80075ea:	4622      	mov	r2, r4
 80075ec:	4658      	mov	r0, fp
 80075ee:	f000 fd11 	bl	8008014 <__pow5mult>
 80075f2:	464a      	mov	r2, r9
 80075f4:	4601      	mov	r1, r0
 80075f6:	4605      	mov	r5, r0
 80075f8:	4658      	mov	r0, fp
 80075fa:	f000 fc61 	bl	8007ec0 <__multiply>
 80075fe:	4649      	mov	r1, r9
 8007600:	9004      	str	r0, [sp, #16]
 8007602:	4658      	mov	r0, fp
 8007604:	f000 fb48 	bl	8007c98 <_Bfree>
 8007608:	9b04      	ldr	r3, [sp, #16]
 800760a:	4699      	mov	r9, r3
 800760c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800760e:	1b1a      	subs	r2, r3, r4
 8007610:	d004      	beq.n	800761c <_dtoa_r+0x78c>
 8007612:	4649      	mov	r1, r9
 8007614:	4658      	mov	r0, fp
 8007616:	f000 fcfd 	bl	8008014 <__pow5mult>
 800761a:	4681      	mov	r9, r0
 800761c:	2101      	movs	r1, #1
 800761e:	4658      	mov	r0, fp
 8007620:	f000 fc38 	bl	8007e94 <__i2b>
 8007624:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007626:	4604      	mov	r4, r0
 8007628:	2b00      	cmp	r3, #0
 800762a:	f000 81cf 	beq.w	80079cc <_dtoa_r+0xb3c>
 800762e:	461a      	mov	r2, r3
 8007630:	4601      	mov	r1, r0
 8007632:	4658      	mov	r0, fp
 8007634:	f000 fcee 	bl	8008014 <__pow5mult>
 8007638:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800763a:	2b01      	cmp	r3, #1
 800763c:	4604      	mov	r4, r0
 800763e:	f300 8095 	bgt.w	800776c <_dtoa_r+0x8dc>
 8007642:	9b02      	ldr	r3, [sp, #8]
 8007644:	2b00      	cmp	r3, #0
 8007646:	f040 8087 	bne.w	8007758 <_dtoa_r+0x8c8>
 800764a:	9b03      	ldr	r3, [sp, #12]
 800764c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007650:	2b00      	cmp	r3, #0
 8007652:	f040 8089 	bne.w	8007768 <_dtoa_r+0x8d8>
 8007656:	9b03      	ldr	r3, [sp, #12]
 8007658:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800765c:	0d1b      	lsrs	r3, r3, #20
 800765e:	051b      	lsls	r3, r3, #20
 8007660:	b12b      	cbz	r3, 800766e <_dtoa_r+0x7de>
 8007662:	9b08      	ldr	r3, [sp, #32]
 8007664:	3301      	adds	r3, #1
 8007666:	9308      	str	r3, [sp, #32]
 8007668:	f108 0801 	add.w	r8, r8, #1
 800766c:	2301      	movs	r3, #1
 800766e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007672:	2b00      	cmp	r3, #0
 8007674:	f000 81b0 	beq.w	80079d8 <_dtoa_r+0xb48>
 8007678:	6923      	ldr	r3, [r4, #16]
 800767a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800767e:	6918      	ldr	r0, [r3, #16]
 8007680:	f000 fbbc 	bl	8007dfc <__hi0bits>
 8007684:	f1c0 0020 	rsb	r0, r0, #32
 8007688:	9b08      	ldr	r3, [sp, #32]
 800768a:	4418      	add	r0, r3
 800768c:	f010 001f 	ands.w	r0, r0, #31
 8007690:	d077      	beq.n	8007782 <_dtoa_r+0x8f2>
 8007692:	f1c0 0320 	rsb	r3, r0, #32
 8007696:	2b04      	cmp	r3, #4
 8007698:	dd6b      	ble.n	8007772 <_dtoa_r+0x8e2>
 800769a:	9b08      	ldr	r3, [sp, #32]
 800769c:	f1c0 001c 	rsb	r0, r0, #28
 80076a0:	4403      	add	r3, r0
 80076a2:	4480      	add	r8, r0
 80076a4:	4406      	add	r6, r0
 80076a6:	9308      	str	r3, [sp, #32]
 80076a8:	f1b8 0f00 	cmp.w	r8, #0
 80076ac:	dd05      	ble.n	80076ba <_dtoa_r+0x82a>
 80076ae:	4649      	mov	r1, r9
 80076b0:	4642      	mov	r2, r8
 80076b2:	4658      	mov	r0, fp
 80076b4:	f000 fd08 	bl	80080c8 <__lshift>
 80076b8:	4681      	mov	r9, r0
 80076ba:	9b08      	ldr	r3, [sp, #32]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	dd05      	ble.n	80076cc <_dtoa_r+0x83c>
 80076c0:	4621      	mov	r1, r4
 80076c2:	461a      	mov	r2, r3
 80076c4:	4658      	mov	r0, fp
 80076c6:	f000 fcff 	bl	80080c8 <__lshift>
 80076ca:	4604      	mov	r4, r0
 80076cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d059      	beq.n	8007786 <_dtoa_r+0x8f6>
 80076d2:	4621      	mov	r1, r4
 80076d4:	4648      	mov	r0, r9
 80076d6:	f000 fd63 	bl	80081a0 <__mcmp>
 80076da:	2800      	cmp	r0, #0
 80076dc:	da53      	bge.n	8007786 <_dtoa_r+0x8f6>
 80076de:	1e7b      	subs	r3, r7, #1
 80076e0:	9304      	str	r3, [sp, #16]
 80076e2:	4649      	mov	r1, r9
 80076e4:	2300      	movs	r3, #0
 80076e6:	220a      	movs	r2, #10
 80076e8:	4658      	mov	r0, fp
 80076ea:	f000 faf7 	bl	8007cdc <__multadd>
 80076ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076f0:	4681      	mov	r9, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	f000 8172 	beq.w	80079dc <_dtoa_r+0xb4c>
 80076f8:	2300      	movs	r3, #0
 80076fa:	4629      	mov	r1, r5
 80076fc:	220a      	movs	r2, #10
 80076fe:	4658      	mov	r0, fp
 8007700:	f000 faec 	bl	8007cdc <__multadd>
 8007704:	9b00      	ldr	r3, [sp, #0]
 8007706:	2b00      	cmp	r3, #0
 8007708:	4605      	mov	r5, r0
 800770a:	dc67      	bgt.n	80077dc <_dtoa_r+0x94c>
 800770c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800770e:	2b02      	cmp	r3, #2
 8007710:	dc41      	bgt.n	8007796 <_dtoa_r+0x906>
 8007712:	e063      	b.n	80077dc <_dtoa_r+0x94c>
 8007714:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007716:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800771a:	e746      	b.n	80075aa <_dtoa_r+0x71a>
 800771c:	9b07      	ldr	r3, [sp, #28]
 800771e:	1e5c      	subs	r4, r3, #1
 8007720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007722:	42a3      	cmp	r3, r4
 8007724:	bfbf      	itttt	lt
 8007726:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007728:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800772a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800772c:	1ae3      	sublt	r3, r4, r3
 800772e:	bfb4      	ite	lt
 8007730:	18d2      	addlt	r2, r2, r3
 8007732:	1b1c      	subge	r4, r3, r4
 8007734:	9b07      	ldr	r3, [sp, #28]
 8007736:	bfbc      	itt	lt
 8007738:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800773a:	2400      	movlt	r4, #0
 800773c:	2b00      	cmp	r3, #0
 800773e:	bfb5      	itete	lt
 8007740:	eba8 0603 	sublt.w	r6, r8, r3
 8007744:	9b07      	ldrge	r3, [sp, #28]
 8007746:	2300      	movlt	r3, #0
 8007748:	4646      	movge	r6, r8
 800774a:	e730      	b.n	80075ae <_dtoa_r+0x71e>
 800774c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800774e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007750:	4646      	mov	r6, r8
 8007752:	e735      	b.n	80075c0 <_dtoa_r+0x730>
 8007754:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007756:	e75c      	b.n	8007612 <_dtoa_r+0x782>
 8007758:	2300      	movs	r3, #0
 800775a:	e788      	b.n	800766e <_dtoa_r+0x7de>
 800775c:	3fe00000 	.word	0x3fe00000
 8007760:	40240000 	.word	0x40240000
 8007764:	40140000 	.word	0x40140000
 8007768:	9b02      	ldr	r3, [sp, #8]
 800776a:	e780      	b.n	800766e <_dtoa_r+0x7de>
 800776c:	2300      	movs	r3, #0
 800776e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007770:	e782      	b.n	8007678 <_dtoa_r+0x7e8>
 8007772:	d099      	beq.n	80076a8 <_dtoa_r+0x818>
 8007774:	9a08      	ldr	r2, [sp, #32]
 8007776:	331c      	adds	r3, #28
 8007778:	441a      	add	r2, r3
 800777a:	4498      	add	r8, r3
 800777c:	441e      	add	r6, r3
 800777e:	9208      	str	r2, [sp, #32]
 8007780:	e792      	b.n	80076a8 <_dtoa_r+0x818>
 8007782:	4603      	mov	r3, r0
 8007784:	e7f6      	b.n	8007774 <_dtoa_r+0x8e4>
 8007786:	9b07      	ldr	r3, [sp, #28]
 8007788:	9704      	str	r7, [sp, #16]
 800778a:	2b00      	cmp	r3, #0
 800778c:	dc20      	bgt.n	80077d0 <_dtoa_r+0x940>
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007792:	2b02      	cmp	r3, #2
 8007794:	dd1e      	ble.n	80077d4 <_dtoa_r+0x944>
 8007796:	9b00      	ldr	r3, [sp, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	f47f aec0 	bne.w	800751e <_dtoa_r+0x68e>
 800779e:	4621      	mov	r1, r4
 80077a0:	2205      	movs	r2, #5
 80077a2:	4658      	mov	r0, fp
 80077a4:	f000 fa9a 	bl	8007cdc <__multadd>
 80077a8:	4601      	mov	r1, r0
 80077aa:	4604      	mov	r4, r0
 80077ac:	4648      	mov	r0, r9
 80077ae:	f000 fcf7 	bl	80081a0 <__mcmp>
 80077b2:	2800      	cmp	r0, #0
 80077b4:	f77f aeb3 	ble.w	800751e <_dtoa_r+0x68e>
 80077b8:	4656      	mov	r6, sl
 80077ba:	2331      	movs	r3, #49	@ 0x31
 80077bc:	f806 3b01 	strb.w	r3, [r6], #1
 80077c0:	9b04      	ldr	r3, [sp, #16]
 80077c2:	3301      	adds	r3, #1
 80077c4:	9304      	str	r3, [sp, #16]
 80077c6:	e6ae      	b.n	8007526 <_dtoa_r+0x696>
 80077c8:	9c07      	ldr	r4, [sp, #28]
 80077ca:	9704      	str	r7, [sp, #16]
 80077cc:	4625      	mov	r5, r4
 80077ce:	e7f3      	b.n	80077b8 <_dtoa_r+0x928>
 80077d0:	9b07      	ldr	r3, [sp, #28]
 80077d2:	9300      	str	r3, [sp, #0]
 80077d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f000 8104 	beq.w	80079e4 <_dtoa_r+0xb54>
 80077dc:	2e00      	cmp	r6, #0
 80077de:	dd05      	ble.n	80077ec <_dtoa_r+0x95c>
 80077e0:	4629      	mov	r1, r5
 80077e2:	4632      	mov	r2, r6
 80077e4:	4658      	mov	r0, fp
 80077e6:	f000 fc6f 	bl	80080c8 <__lshift>
 80077ea:	4605      	mov	r5, r0
 80077ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d05a      	beq.n	80078a8 <_dtoa_r+0xa18>
 80077f2:	6869      	ldr	r1, [r5, #4]
 80077f4:	4658      	mov	r0, fp
 80077f6:	f000 fa0f 	bl	8007c18 <_Balloc>
 80077fa:	4606      	mov	r6, r0
 80077fc:	b928      	cbnz	r0, 800780a <_dtoa_r+0x97a>
 80077fe:	4b84      	ldr	r3, [pc, #528]	@ (8007a10 <_dtoa_r+0xb80>)
 8007800:	4602      	mov	r2, r0
 8007802:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007806:	f7ff bb5a 	b.w	8006ebe <_dtoa_r+0x2e>
 800780a:	692a      	ldr	r2, [r5, #16]
 800780c:	3202      	adds	r2, #2
 800780e:	0092      	lsls	r2, r2, #2
 8007810:	f105 010c 	add.w	r1, r5, #12
 8007814:	300c      	adds	r0, #12
 8007816:	f001 ff75 	bl	8009704 <memcpy>
 800781a:	2201      	movs	r2, #1
 800781c:	4631      	mov	r1, r6
 800781e:	4658      	mov	r0, fp
 8007820:	f000 fc52 	bl	80080c8 <__lshift>
 8007824:	f10a 0301 	add.w	r3, sl, #1
 8007828:	9307      	str	r3, [sp, #28]
 800782a:	9b00      	ldr	r3, [sp, #0]
 800782c:	4453      	add	r3, sl
 800782e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007830:	9b02      	ldr	r3, [sp, #8]
 8007832:	f003 0301 	and.w	r3, r3, #1
 8007836:	462f      	mov	r7, r5
 8007838:	930a      	str	r3, [sp, #40]	@ 0x28
 800783a:	4605      	mov	r5, r0
 800783c:	9b07      	ldr	r3, [sp, #28]
 800783e:	4621      	mov	r1, r4
 8007840:	3b01      	subs	r3, #1
 8007842:	4648      	mov	r0, r9
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	f7ff fa99 	bl	8006d7c <quorem>
 800784a:	4639      	mov	r1, r7
 800784c:	9002      	str	r0, [sp, #8]
 800784e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007852:	4648      	mov	r0, r9
 8007854:	f000 fca4 	bl	80081a0 <__mcmp>
 8007858:	462a      	mov	r2, r5
 800785a:	9008      	str	r0, [sp, #32]
 800785c:	4621      	mov	r1, r4
 800785e:	4658      	mov	r0, fp
 8007860:	f000 fcba 	bl	80081d8 <__mdiff>
 8007864:	68c2      	ldr	r2, [r0, #12]
 8007866:	4606      	mov	r6, r0
 8007868:	bb02      	cbnz	r2, 80078ac <_dtoa_r+0xa1c>
 800786a:	4601      	mov	r1, r0
 800786c:	4648      	mov	r0, r9
 800786e:	f000 fc97 	bl	80081a0 <__mcmp>
 8007872:	4602      	mov	r2, r0
 8007874:	4631      	mov	r1, r6
 8007876:	4658      	mov	r0, fp
 8007878:	920e      	str	r2, [sp, #56]	@ 0x38
 800787a:	f000 fa0d 	bl	8007c98 <_Bfree>
 800787e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007880:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007882:	9e07      	ldr	r6, [sp, #28]
 8007884:	ea43 0102 	orr.w	r1, r3, r2
 8007888:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800788a:	4319      	orrs	r1, r3
 800788c:	d110      	bne.n	80078b0 <_dtoa_r+0xa20>
 800788e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007892:	d029      	beq.n	80078e8 <_dtoa_r+0xa58>
 8007894:	9b08      	ldr	r3, [sp, #32]
 8007896:	2b00      	cmp	r3, #0
 8007898:	dd02      	ble.n	80078a0 <_dtoa_r+0xa10>
 800789a:	9b02      	ldr	r3, [sp, #8]
 800789c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80078a0:	9b00      	ldr	r3, [sp, #0]
 80078a2:	f883 8000 	strb.w	r8, [r3]
 80078a6:	e63f      	b.n	8007528 <_dtoa_r+0x698>
 80078a8:	4628      	mov	r0, r5
 80078aa:	e7bb      	b.n	8007824 <_dtoa_r+0x994>
 80078ac:	2201      	movs	r2, #1
 80078ae:	e7e1      	b.n	8007874 <_dtoa_r+0x9e4>
 80078b0:	9b08      	ldr	r3, [sp, #32]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	db04      	blt.n	80078c0 <_dtoa_r+0xa30>
 80078b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80078b8:	430b      	orrs	r3, r1
 80078ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80078bc:	430b      	orrs	r3, r1
 80078be:	d120      	bne.n	8007902 <_dtoa_r+0xa72>
 80078c0:	2a00      	cmp	r2, #0
 80078c2:	dded      	ble.n	80078a0 <_dtoa_r+0xa10>
 80078c4:	4649      	mov	r1, r9
 80078c6:	2201      	movs	r2, #1
 80078c8:	4658      	mov	r0, fp
 80078ca:	f000 fbfd 	bl	80080c8 <__lshift>
 80078ce:	4621      	mov	r1, r4
 80078d0:	4681      	mov	r9, r0
 80078d2:	f000 fc65 	bl	80081a0 <__mcmp>
 80078d6:	2800      	cmp	r0, #0
 80078d8:	dc03      	bgt.n	80078e2 <_dtoa_r+0xa52>
 80078da:	d1e1      	bne.n	80078a0 <_dtoa_r+0xa10>
 80078dc:	f018 0f01 	tst.w	r8, #1
 80078e0:	d0de      	beq.n	80078a0 <_dtoa_r+0xa10>
 80078e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80078e6:	d1d8      	bne.n	800789a <_dtoa_r+0xa0a>
 80078e8:	9a00      	ldr	r2, [sp, #0]
 80078ea:	2339      	movs	r3, #57	@ 0x39
 80078ec:	7013      	strb	r3, [r2, #0]
 80078ee:	4633      	mov	r3, r6
 80078f0:	461e      	mov	r6, r3
 80078f2:	3b01      	subs	r3, #1
 80078f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80078f8:	2a39      	cmp	r2, #57	@ 0x39
 80078fa:	d052      	beq.n	80079a2 <_dtoa_r+0xb12>
 80078fc:	3201      	adds	r2, #1
 80078fe:	701a      	strb	r2, [r3, #0]
 8007900:	e612      	b.n	8007528 <_dtoa_r+0x698>
 8007902:	2a00      	cmp	r2, #0
 8007904:	dd07      	ble.n	8007916 <_dtoa_r+0xa86>
 8007906:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800790a:	d0ed      	beq.n	80078e8 <_dtoa_r+0xa58>
 800790c:	9a00      	ldr	r2, [sp, #0]
 800790e:	f108 0301 	add.w	r3, r8, #1
 8007912:	7013      	strb	r3, [r2, #0]
 8007914:	e608      	b.n	8007528 <_dtoa_r+0x698>
 8007916:	9b07      	ldr	r3, [sp, #28]
 8007918:	9a07      	ldr	r2, [sp, #28]
 800791a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800791e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007920:	4293      	cmp	r3, r2
 8007922:	d028      	beq.n	8007976 <_dtoa_r+0xae6>
 8007924:	4649      	mov	r1, r9
 8007926:	2300      	movs	r3, #0
 8007928:	220a      	movs	r2, #10
 800792a:	4658      	mov	r0, fp
 800792c:	f000 f9d6 	bl	8007cdc <__multadd>
 8007930:	42af      	cmp	r7, r5
 8007932:	4681      	mov	r9, r0
 8007934:	f04f 0300 	mov.w	r3, #0
 8007938:	f04f 020a 	mov.w	r2, #10
 800793c:	4639      	mov	r1, r7
 800793e:	4658      	mov	r0, fp
 8007940:	d107      	bne.n	8007952 <_dtoa_r+0xac2>
 8007942:	f000 f9cb 	bl	8007cdc <__multadd>
 8007946:	4607      	mov	r7, r0
 8007948:	4605      	mov	r5, r0
 800794a:	9b07      	ldr	r3, [sp, #28]
 800794c:	3301      	adds	r3, #1
 800794e:	9307      	str	r3, [sp, #28]
 8007950:	e774      	b.n	800783c <_dtoa_r+0x9ac>
 8007952:	f000 f9c3 	bl	8007cdc <__multadd>
 8007956:	4629      	mov	r1, r5
 8007958:	4607      	mov	r7, r0
 800795a:	2300      	movs	r3, #0
 800795c:	220a      	movs	r2, #10
 800795e:	4658      	mov	r0, fp
 8007960:	f000 f9bc 	bl	8007cdc <__multadd>
 8007964:	4605      	mov	r5, r0
 8007966:	e7f0      	b.n	800794a <_dtoa_r+0xaba>
 8007968:	9b00      	ldr	r3, [sp, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	bfcc      	ite	gt
 800796e:	461e      	movgt	r6, r3
 8007970:	2601      	movle	r6, #1
 8007972:	4456      	add	r6, sl
 8007974:	2700      	movs	r7, #0
 8007976:	4649      	mov	r1, r9
 8007978:	2201      	movs	r2, #1
 800797a:	4658      	mov	r0, fp
 800797c:	f000 fba4 	bl	80080c8 <__lshift>
 8007980:	4621      	mov	r1, r4
 8007982:	4681      	mov	r9, r0
 8007984:	f000 fc0c 	bl	80081a0 <__mcmp>
 8007988:	2800      	cmp	r0, #0
 800798a:	dcb0      	bgt.n	80078ee <_dtoa_r+0xa5e>
 800798c:	d102      	bne.n	8007994 <_dtoa_r+0xb04>
 800798e:	f018 0f01 	tst.w	r8, #1
 8007992:	d1ac      	bne.n	80078ee <_dtoa_r+0xa5e>
 8007994:	4633      	mov	r3, r6
 8007996:	461e      	mov	r6, r3
 8007998:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800799c:	2a30      	cmp	r2, #48	@ 0x30
 800799e:	d0fa      	beq.n	8007996 <_dtoa_r+0xb06>
 80079a0:	e5c2      	b.n	8007528 <_dtoa_r+0x698>
 80079a2:	459a      	cmp	sl, r3
 80079a4:	d1a4      	bne.n	80078f0 <_dtoa_r+0xa60>
 80079a6:	9b04      	ldr	r3, [sp, #16]
 80079a8:	3301      	adds	r3, #1
 80079aa:	9304      	str	r3, [sp, #16]
 80079ac:	2331      	movs	r3, #49	@ 0x31
 80079ae:	f88a 3000 	strb.w	r3, [sl]
 80079b2:	e5b9      	b.n	8007528 <_dtoa_r+0x698>
 80079b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007a14 <_dtoa_r+0xb84>
 80079ba:	b11b      	cbz	r3, 80079c4 <_dtoa_r+0xb34>
 80079bc:	f10a 0308 	add.w	r3, sl, #8
 80079c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80079c2:	6013      	str	r3, [r2, #0]
 80079c4:	4650      	mov	r0, sl
 80079c6:	b019      	add	sp, #100	@ 0x64
 80079c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ce:	2b01      	cmp	r3, #1
 80079d0:	f77f ae37 	ble.w	8007642 <_dtoa_r+0x7b2>
 80079d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80079d8:	2001      	movs	r0, #1
 80079da:	e655      	b.n	8007688 <_dtoa_r+0x7f8>
 80079dc:	9b00      	ldr	r3, [sp, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f77f aed6 	ble.w	8007790 <_dtoa_r+0x900>
 80079e4:	4656      	mov	r6, sl
 80079e6:	4621      	mov	r1, r4
 80079e8:	4648      	mov	r0, r9
 80079ea:	f7ff f9c7 	bl	8006d7c <quorem>
 80079ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80079f2:	f806 8b01 	strb.w	r8, [r6], #1
 80079f6:	9b00      	ldr	r3, [sp, #0]
 80079f8:	eba6 020a 	sub.w	r2, r6, sl
 80079fc:	4293      	cmp	r3, r2
 80079fe:	ddb3      	ble.n	8007968 <_dtoa_r+0xad8>
 8007a00:	4649      	mov	r1, r9
 8007a02:	2300      	movs	r3, #0
 8007a04:	220a      	movs	r2, #10
 8007a06:	4658      	mov	r0, fp
 8007a08:	f000 f968 	bl	8007cdc <__multadd>
 8007a0c:	4681      	mov	r9, r0
 8007a0e:	e7ea      	b.n	80079e6 <_dtoa_r+0xb56>
 8007a10:	0800b2c1 	.word	0x0800b2c1
 8007a14:	0800b245 	.word	0x0800b245

08007a18 <_free_r>:
 8007a18:	b538      	push	{r3, r4, r5, lr}
 8007a1a:	4605      	mov	r5, r0
 8007a1c:	2900      	cmp	r1, #0
 8007a1e:	d041      	beq.n	8007aa4 <_free_r+0x8c>
 8007a20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a24:	1f0c      	subs	r4, r1, #4
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	bfb8      	it	lt
 8007a2a:	18e4      	addlt	r4, r4, r3
 8007a2c:	f000 f8e8 	bl	8007c00 <__malloc_lock>
 8007a30:	4a1d      	ldr	r2, [pc, #116]	@ (8007aa8 <_free_r+0x90>)
 8007a32:	6813      	ldr	r3, [r2, #0]
 8007a34:	b933      	cbnz	r3, 8007a44 <_free_r+0x2c>
 8007a36:	6063      	str	r3, [r4, #4]
 8007a38:	6014      	str	r4, [r2, #0]
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a40:	f000 b8e4 	b.w	8007c0c <__malloc_unlock>
 8007a44:	42a3      	cmp	r3, r4
 8007a46:	d908      	bls.n	8007a5a <_free_r+0x42>
 8007a48:	6820      	ldr	r0, [r4, #0]
 8007a4a:	1821      	adds	r1, r4, r0
 8007a4c:	428b      	cmp	r3, r1
 8007a4e:	bf01      	itttt	eq
 8007a50:	6819      	ldreq	r1, [r3, #0]
 8007a52:	685b      	ldreq	r3, [r3, #4]
 8007a54:	1809      	addeq	r1, r1, r0
 8007a56:	6021      	streq	r1, [r4, #0]
 8007a58:	e7ed      	b.n	8007a36 <_free_r+0x1e>
 8007a5a:	461a      	mov	r2, r3
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	b10b      	cbz	r3, 8007a64 <_free_r+0x4c>
 8007a60:	42a3      	cmp	r3, r4
 8007a62:	d9fa      	bls.n	8007a5a <_free_r+0x42>
 8007a64:	6811      	ldr	r1, [r2, #0]
 8007a66:	1850      	adds	r0, r2, r1
 8007a68:	42a0      	cmp	r0, r4
 8007a6a:	d10b      	bne.n	8007a84 <_free_r+0x6c>
 8007a6c:	6820      	ldr	r0, [r4, #0]
 8007a6e:	4401      	add	r1, r0
 8007a70:	1850      	adds	r0, r2, r1
 8007a72:	4283      	cmp	r3, r0
 8007a74:	6011      	str	r1, [r2, #0]
 8007a76:	d1e0      	bne.n	8007a3a <_free_r+0x22>
 8007a78:	6818      	ldr	r0, [r3, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	6053      	str	r3, [r2, #4]
 8007a7e:	4408      	add	r0, r1
 8007a80:	6010      	str	r0, [r2, #0]
 8007a82:	e7da      	b.n	8007a3a <_free_r+0x22>
 8007a84:	d902      	bls.n	8007a8c <_free_r+0x74>
 8007a86:	230c      	movs	r3, #12
 8007a88:	602b      	str	r3, [r5, #0]
 8007a8a:	e7d6      	b.n	8007a3a <_free_r+0x22>
 8007a8c:	6820      	ldr	r0, [r4, #0]
 8007a8e:	1821      	adds	r1, r4, r0
 8007a90:	428b      	cmp	r3, r1
 8007a92:	bf04      	itt	eq
 8007a94:	6819      	ldreq	r1, [r3, #0]
 8007a96:	685b      	ldreq	r3, [r3, #4]
 8007a98:	6063      	str	r3, [r4, #4]
 8007a9a:	bf04      	itt	eq
 8007a9c:	1809      	addeq	r1, r1, r0
 8007a9e:	6021      	streq	r1, [r4, #0]
 8007aa0:	6054      	str	r4, [r2, #4]
 8007aa2:	e7ca      	b.n	8007a3a <_free_r+0x22>
 8007aa4:	bd38      	pop	{r3, r4, r5, pc}
 8007aa6:	bf00      	nop
 8007aa8:	20000844 	.word	0x20000844

08007aac <malloc>:
 8007aac:	4b02      	ldr	r3, [pc, #8]	@ (8007ab8 <malloc+0xc>)
 8007aae:	4601      	mov	r1, r0
 8007ab0:	6818      	ldr	r0, [r3, #0]
 8007ab2:	f000 b825 	b.w	8007b00 <_malloc_r>
 8007ab6:	bf00      	nop
 8007ab8:	20000020 	.word	0x20000020

08007abc <sbrk_aligned>:
 8007abc:	b570      	push	{r4, r5, r6, lr}
 8007abe:	4e0f      	ldr	r6, [pc, #60]	@ (8007afc <sbrk_aligned+0x40>)
 8007ac0:	460c      	mov	r4, r1
 8007ac2:	6831      	ldr	r1, [r6, #0]
 8007ac4:	4605      	mov	r5, r0
 8007ac6:	b911      	cbnz	r1, 8007ace <sbrk_aligned+0x12>
 8007ac8:	f001 fe0c 	bl	80096e4 <_sbrk_r>
 8007acc:	6030      	str	r0, [r6, #0]
 8007ace:	4621      	mov	r1, r4
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	f001 fe07 	bl	80096e4 <_sbrk_r>
 8007ad6:	1c43      	adds	r3, r0, #1
 8007ad8:	d103      	bne.n	8007ae2 <sbrk_aligned+0x26>
 8007ada:	f04f 34ff 	mov.w	r4, #4294967295
 8007ade:	4620      	mov	r0, r4
 8007ae0:	bd70      	pop	{r4, r5, r6, pc}
 8007ae2:	1cc4      	adds	r4, r0, #3
 8007ae4:	f024 0403 	bic.w	r4, r4, #3
 8007ae8:	42a0      	cmp	r0, r4
 8007aea:	d0f8      	beq.n	8007ade <sbrk_aligned+0x22>
 8007aec:	1a21      	subs	r1, r4, r0
 8007aee:	4628      	mov	r0, r5
 8007af0:	f001 fdf8 	bl	80096e4 <_sbrk_r>
 8007af4:	3001      	adds	r0, #1
 8007af6:	d1f2      	bne.n	8007ade <sbrk_aligned+0x22>
 8007af8:	e7ef      	b.n	8007ada <sbrk_aligned+0x1e>
 8007afa:	bf00      	nop
 8007afc:	20000840 	.word	0x20000840

08007b00 <_malloc_r>:
 8007b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b04:	1ccd      	adds	r5, r1, #3
 8007b06:	f025 0503 	bic.w	r5, r5, #3
 8007b0a:	3508      	adds	r5, #8
 8007b0c:	2d0c      	cmp	r5, #12
 8007b0e:	bf38      	it	cc
 8007b10:	250c      	movcc	r5, #12
 8007b12:	2d00      	cmp	r5, #0
 8007b14:	4606      	mov	r6, r0
 8007b16:	db01      	blt.n	8007b1c <_malloc_r+0x1c>
 8007b18:	42a9      	cmp	r1, r5
 8007b1a:	d904      	bls.n	8007b26 <_malloc_r+0x26>
 8007b1c:	230c      	movs	r3, #12
 8007b1e:	6033      	str	r3, [r6, #0]
 8007b20:	2000      	movs	r0, #0
 8007b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007bfc <_malloc_r+0xfc>
 8007b2a:	f000 f869 	bl	8007c00 <__malloc_lock>
 8007b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8007b32:	461c      	mov	r4, r3
 8007b34:	bb44      	cbnz	r4, 8007b88 <_malloc_r+0x88>
 8007b36:	4629      	mov	r1, r5
 8007b38:	4630      	mov	r0, r6
 8007b3a:	f7ff ffbf 	bl	8007abc <sbrk_aligned>
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	4604      	mov	r4, r0
 8007b42:	d158      	bne.n	8007bf6 <_malloc_r+0xf6>
 8007b44:	f8d8 4000 	ldr.w	r4, [r8]
 8007b48:	4627      	mov	r7, r4
 8007b4a:	2f00      	cmp	r7, #0
 8007b4c:	d143      	bne.n	8007bd6 <_malloc_r+0xd6>
 8007b4e:	2c00      	cmp	r4, #0
 8007b50:	d04b      	beq.n	8007bea <_malloc_r+0xea>
 8007b52:	6823      	ldr	r3, [r4, #0]
 8007b54:	4639      	mov	r1, r7
 8007b56:	4630      	mov	r0, r6
 8007b58:	eb04 0903 	add.w	r9, r4, r3
 8007b5c:	f001 fdc2 	bl	80096e4 <_sbrk_r>
 8007b60:	4581      	cmp	r9, r0
 8007b62:	d142      	bne.n	8007bea <_malloc_r+0xea>
 8007b64:	6821      	ldr	r1, [r4, #0]
 8007b66:	1a6d      	subs	r5, r5, r1
 8007b68:	4629      	mov	r1, r5
 8007b6a:	4630      	mov	r0, r6
 8007b6c:	f7ff ffa6 	bl	8007abc <sbrk_aligned>
 8007b70:	3001      	adds	r0, #1
 8007b72:	d03a      	beq.n	8007bea <_malloc_r+0xea>
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	442b      	add	r3, r5
 8007b78:	6023      	str	r3, [r4, #0]
 8007b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007b7e:	685a      	ldr	r2, [r3, #4]
 8007b80:	bb62      	cbnz	r2, 8007bdc <_malloc_r+0xdc>
 8007b82:	f8c8 7000 	str.w	r7, [r8]
 8007b86:	e00f      	b.n	8007ba8 <_malloc_r+0xa8>
 8007b88:	6822      	ldr	r2, [r4, #0]
 8007b8a:	1b52      	subs	r2, r2, r5
 8007b8c:	d420      	bmi.n	8007bd0 <_malloc_r+0xd0>
 8007b8e:	2a0b      	cmp	r2, #11
 8007b90:	d917      	bls.n	8007bc2 <_malloc_r+0xc2>
 8007b92:	1961      	adds	r1, r4, r5
 8007b94:	42a3      	cmp	r3, r4
 8007b96:	6025      	str	r5, [r4, #0]
 8007b98:	bf18      	it	ne
 8007b9a:	6059      	strne	r1, [r3, #4]
 8007b9c:	6863      	ldr	r3, [r4, #4]
 8007b9e:	bf08      	it	eq
 8007ba0:	f8c8 1000 	streq.w	r1, [r8]
 8007ba4:	5162      	str	r2, [r4, r5]
 8007ba6:	604b      	str	r3, [r1, #4]
 8007ba8:	4630      	mov	r0, r6
 8007baa:	f000 f82f 	bl	8007c0c <__malloc_unlock>
 8007bae:	f104 000b 	add.w	r0, r4, #11
 8007bb2:	1d23      	adds	r3, r4, #4
 8007bb4:	f020 0007 	bic.w	r0, r0, #7
 8007bb8:	1ac2      	subs	r2, r0, r3
 8007bba:	bf1c      	itt	ne
 8007bbc:	1a1b      	subne	r3, r3, r0
 8007bbe:	50a3      	strne	r3, [r4, r2]
 8007bc0:	e7af      	b.n	8007b22 <_malloc_r+0x22>
 8007bc2:	6862      	ldr	r2, [r4, #4]
 8007bc4:	42a3      	cmp	r3, r4
 8007bc6:	bf0c      	ite	eq
 8007bc8:	f8c8 2000 	streq.w	r2, [r8]
 8007bcc:	605a      	strne	r2, [r3, #4]
 8007bce:	e7eb      	b.n	8007ba8 <_malloc_r+0xa8>
 8007bd0:	4623      	mov	r3, r4
 8007bd2:	6864      	ldr	r4, [r4, #4]
 8007bd4:	e7ae      	b.n	8007b34 <_malloc_r+0x34>
 8007bd6:	463c      	mov	r4, r7
 8007bd8:	687f      	ldr	r7, [r7, #4]
 8007bda:	e7b6      	b.n	8007b4a <_malloc_r+0x4a>
 8007bdc:	461a      	mov	r2, r3
 8007bde:	685b      	ldr	r3, [r3, #4]
 8007be0:	42a3      	cmp	r3, r4
 8007be2:	d1fb      	bne.n	8007bdc <_malloc_r+0xdc>
 8007be4:	2300      	movs	r3, #0
 8007be6:	6053      	str	r3, [r2, #4]
 8007be8:	e7de      	b.n	8007ba8 <_malloc_r+0xa8>
 8007bea:	230c      	movs	r3, #12
 8007bec:	6033      	str	r3, [r6, #0]
 8007bee:	4630      	mov	r0, r6
 8007bf0:	f000 f80c 	bl	8007c0c <__malloc_unlock>
 8007bf4:	e794      	b.n	8007b20 <_malloc_r+0x20>
 8007bf6:	6005      	str	r5, [r0, #0]
 8007bf8:	e7d6      	b.n	8007ba8 <_malloc_r+0xa8>
 8007bfa:	bf00      	nop
 8007bfc:	20000844 	.word	0x20000844

08007c00 <__malloc_lock>:
 8007c00:	4801      	ldr	r0, [pc, #4]	@ (8007c08 <__malloc_lock+0x8>)
 8007c02:	f7ff b8b2 	b.w	8006d6a <__retarget_lock_acquire_recursive>
 8007c06:	bf00      	nop
 8007c08:	2000083c 	.word	0x2000083c

08007c0c <__malloc_unlock>:
 8007c0c:	4801      	ldr	r0, [pc, #4]	@ (8007c14 <__malloc_unlock+0x8>)
 8007c0e:	f7ff b8ad 	b.w	8006d6c <__retarget_lock_release_recursive>
 8007c12:	bf00      	nop
 8007c14:	2000083c 	.word	0x2000083c

08007c18 <_Balloc>:
 8007c18:	b570      	push	{r4, r5, r6, lr}
 8007c1a:	69c6      	ldr	r6, [r0, #28]
 8007c1c:	4604      	mov	r4, r0
 8007c1e:	460d      	mov	r5, r1
 8007c20:	b976      	cbnz	r6, 8007c40 <_Balloc+0x28>
 8007c22:	2010      	movs	r0, #16
 8007c24:	f7ff ff42 	bl	8007aac <malloc>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	61e0      	str	r0, [r4, #28]
 8007c2c:	b920      	cbnz	r0, 8007c38 <_Balloc+0x20>
 8007c2e:	4b18      	ldr	r3, [pc, #96]	@ (8007c90 <_Balloc+0x78>)
 8007c30:	4818      	ldr	r0, [pc, #96]	@ (8007c94 <_Balloc+0x7c>)
 8007c32:	216b      	movs	r1, #107	@ 0x6b
 8007c34:	f001 fd7c 	bl	8009730 <__assert_func>
 8007c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c3c:	6006      	str	r6, [r0, #0]
 8007c3e:	60c6      	str	r6, [r0, #12]
 8007c40:	69e6      	ldr	r6, [r4, #28]
 8007c42:	68f3      	ldr	r3, [r6, #12]
 8007c44:	b183      	cbz	r3, 8007c68 <_Balloc+0x50>
 8007c46:	69e3      	ldr	r3, [r4, #28]
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c4e:	b9b8      	cbnz	r0, 8007c80 <_Balloc+0x68>
 8007c50:	2101      	movs	r1, #1
 8007c52:	fa01 f605 	lsl.w	r6, r1, r5
 8007c56:	1d72      	adds	r2, r6, #5
 8007c58:	0092      	lsls	r2, r2, #2
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f001 fd86 	bl	800976c <_calloc_r>
 8007c60:	b160      	cbz	r0, 8007c7c <_Balloc+0x64>
 8007c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c66:	e00e      	b.n	8007c86 <_Balloc+0x6e>
 8007c68:	2221      	movs	r2, #33	@ 0x21
 8007c6a:	2104      	movs	r1, #4
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f001 fd7d 	bl	800976c <_calloc_r>
 8007c72:	69e3      	ldr	r3, [r4, #28]
 8007c74:	60f0      	str	r0, [r6, #12]
 8007c76:	68db      	ldr	r3, [r3, #12]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d1e4      	bne.n	8007c46 <_Balloc+0x2e>
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	bd70      	pop	{r4, r5, r6, pc}
 8007c80:	6802      	ldr	r2, [r0, #0]
 8007c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c86:	2300      	movs	r3, #0
 8007c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c8c:	e7f7      	b.n	8007c7e <_Balloc+0x66>
 8007c8e:	bf00      	nop
 8007c90:	0800b252 	.word	0x0800b252
 8007c94:	0800b2d2 	.word	0x0800b2d2

08007c98 <_Bfree>:
 8007c98:	b570      	push	{r4, r5, r6, lr}
 8007c9a:	69c6      	ldr	r6, [r0, #28]
 8007c9c:	4605      	mov	r5, r0
 8007c9e:	460c      	mov	r4, r1
 8007ca0:	b976      	cbnz	r6, 8007cc0 <_Bfree+0x28>
 8007ca2:	2010      	movs	r0, #16
 8007ca4:	f7ff ff02 	bl	8007aac <malloc>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	61e8      	str	r0, [r5, #28]
 8007cac:	b920      	cbnz	r0, 8007cb8 <_Bfree+0x20>
 8007cae:	4b09      	ldr	r3, [pc, #36]	@ (8007cd4 <_Bfree+0x3c>)
 8007cb0:	4809      	ldr	r0, [pc, #36]	@ (8007cd8 <_Bfree+0x40>)
 8007cb2:	218f      	movs	r1, #143	@ 0x8f
 8007cb4:	f001 fd3c 	bl	8009730 <__assert_func>
 8007cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cbc:	6006      	str	r6, [r0, #0]
 8007cbe:	60c6      	str	r6, [r0, #12]
 8007cc0:	b13c      	cbz	r4, 8007cd2 <_Bfree+0x3a>
 8007cc2:	69eb      	ldr	r3, [r5, #28]
 8007cc4:	6862      	ldr	r2, [r4, #4]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ccc:	6021      	str	r1, [r4, #0]
 8007cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007cd2:	bd70      	pop	{r4, r5, r6, pc}
 8007cd4:	0800b252 	.word	0x0800b252
 8007cd8:	0800b2d2 	.word	0x0800b2d2

08007cdc <__multadd>:
 8007cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ce0:	690d      	ldr	r5, [r1, #16]
 8007ce2:	4607      	mov	r7, r0
 8007ce4:	460c      	mov	r4, r1
 8007ce6:	461e      	mov	r6, r3
 8007ce8:	f101 0c14 	add.w	ip, r1, #20
 8007cec:	2000      	movs	r0, #0
 8007cee:	f8dc 3000 	ldr.w	r3, [ip]
 8007cf2:	b299      	uxth	r1, r3
 8007cf4:	fb02 6101 	mla	r1, r2, r1, r6
 8007cf8:	0c1e      	lsrs	r6, r3, #16
 8007cfa:	0c0b      	lsrs	r3, r1, #16
 8007cfc:	fb02 3306 	mla	r3, r2, r6, r3
 8007d00:	b289      	uxth	r1, r1
 8007d02:	3001      	adds	r0, #1
 8007d04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d08:	4285      	cmp	r5, r0
 8007d0a:	f84c 1b04 	str.w	r1, [ip], #4
 8007d0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d12:	dcec      	bgt.n	8007cee <__multadd+0x12>
 8007d14:	b30e      	cbz	r6, 8007d5a <__multadd+0x7e>
 8007d16:	68a3      	ldr	r3, [r4, #8]
 8007d18:	42ab      	cmp	r3, r5
 8007d1a:	dc19      	bgt.n	8007d50 <__multadd+0x74>
 8007d1c:	6861      	ldr	r1, [r4, #4]
 8007d1e:	4638      	mov	r0, r7
 8007d20:	3101      	adds	r1, #1
 8007d22:	f7ff ff79 	bl	8007c18 <_Balloc>
 8007d26:	4680      	mov	r8, r0
 8007d28:	b928      	cbnz	r0, 8007d36 <__multadd+0x5a>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007d60 <__multadd+0x84>)
 8007d2e:	480d      	ldr	r0, [pc, #52]	@ (8007d64 <__multadd+0x88>)
 8007d30:	21ba      	movs	r1, #186	@ 0xba
 8007d32:	f001 fcfd 	bl	8009730 <__assert_func>
 8007d36:	6922      	ldr	r2, [r4, #16]
 8007d38:	3202      	adds	r2, #2
 8007d3a:	f104 010c 	add.w	r1, r4, #12
 8007d3e:	0092      	lsls	r2, r2, #2
 8007d40:	300c      	adds	r0, #12
 8007d42:	f001 fcdf 	bl	8009704 <memcpy>
 8007d46:	4621      	mov	r1, r4
 8007d48:	4638      	mov	r0, r7
 8007d4a:	f7ff ffa5 	bl	8007c98 <_Bfree>
 8007d4e:	4644      	mov	r4, r8
 8007d50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d54:	3501      	adds	r5, #1
 8007d56:	615e      	str	r6, [r3, #20]
 8007d58:	6125      	str	r5, [r4, #16]
 8007d5a:	4620      	mov	r0, r4
 8007d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d60:	0800b2c1 	.word	0x0800b2c1
 8007d64:	0800b2d2 	.word	0x0800b2d2

08007d68 <__s2b>:
 8007d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	4615      	mov	r5, r2
 8007d70:	461f      	mov	r7, r3
 8007d72:	2209      	movs	r2, #9
 8007d74:	3308      	adds	r3, #8
 8007d76:	4606      	mov	r6, r0
 8007d78:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	2201      	movs	r2, #1
 8007d80:	429a      	cmp	r2, r3
 8007d82:	db09      	blt.n	8007d98 <__s2b+0x30>
 8007d84:	4630      	mov	r0, r6
 8007d86:	f7ff ff47 	bl	8007c18 <_Balloc>
 8007d8a:	b940      	cbnz	r0, 8007d9e <__s2b+0x36>
 8007d8c:	4602      	mov	r2, r0
 8007d8e:	4b19      	ldr	r3, [pc, #100]	@ (8007df4 <__s2b+0x8c>)
 8007d90:	4819      	ldr	r0, [pc, #100]	@ (8007df8 <__s2b+0x90>)
 8007d92:	21d3      	movs	r1, #211	@ 0xd3
 8007d94:	f001 fccc 	bl	8009730 <__assert_func>
 8007d98:	0052      	lsls	r2, r2, #1
 8007d9a:	3101      	adds	r1, #1
 8007d9c:	e7f0      	b.n	8007d80 <__s2b+0x18>
 8007d9e:	9b08      	ldr	r3, [sp, #32]
 8007da0:	6143      	str	r3, [r0, #20]
 8007da2:	2d09      	cmp	r5, #9
 8007da4:	f04f 0301 	mov.w	r3, #1
 8007da8:	6103      	str	r3, [r0, #16]
 8007daa:	dd16      	ble.n	8007dda <__s2b+0x72>
 8007dac:	f104 0909 	add.w	r9, r4, #9
 8007db0:	46c8      	mov	r8, r9
 8007db2:	442c      	add	r4, r5
 8007db4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007db8:	4601      	mov	r1, r0
 8007dba:	3b30      	subs	r3, #48	@ 0x30
 8007dbc:	220a      	movs	r2, #10
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f7ff ff8c 	bl	8007cdc <__multadd>
 8007dc4:	45a0      	cmp	r8, r4
 8007dc6:	d1f5      	bne.n	8007db4 <__s2b+0x4c>
 8007dc8:	f1a5 0408 	sub.w	r4, r5, #8
 8007dcc:	444c      	add	r4, r9
 8007dce:	1b2d      	subs	r5, r5, r4
 8007dd0:	1963      	adds	r3, r4, r5
 8007dd2:	42bb      	cmp	r3, r7
 8007dd4:	db04      	blt.n	8007de0 <__s2b+0x78>
 8007dd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dda:	340a      	adds	r4, #10
 8007ddc:	2509      	movs	r5, #9
 8007dde:	e7f6      	b.n	8007dce <__s2b+0x66>
 8007de0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007de4:	4601      	mov	r1, r0
 8007de6:	3b30      	subs	r3, #48	@ 0x30
 8007de8:	220a      	movs	r2, #10
 8007dea:	4630      	mov	r0, r6
 8007dec:	f7ff ff76 	bl	8007cdc <__multadd>
 8007df0:	e7ee      	b.n	8007dd0 <__s2b+0x68>
 8007df2:	bf00      	nop
 8007df4:	0800b2c1 	.word	0x0800b2c1
 8007df8:	0800b2d2 	.word	0x0800b2d2

08007dfc <__hi0bits>:
 8007dfc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007e00:	4603      	mov	r3, r0
 8007e02:	bf36      	itet	cc
 8007e04:	0403      	lslcc	r3, r0, #16
 8007e06:	2000      	movcs	r0, #0
 8007e08:	2010      	movcc	r0, #16
 8007e0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e0e:	bf3c      	itt	cc
 8007e10:	021b      	lslcc	r3, r3, #8
 8007e12:	3008      	addcc	r0, #8
 8007e14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e18:	bf3c      	itt	cc
 8007e1a:	011b      	lslcc	r3, r3, #4
 8007e1c:	3004      	addcc	r0, #4
 8007e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e22:	bf3c      	itt	cc
 8007e24:	009b      	lslcc	r3, r3, #2
 8007e26:	3002      	addcc	r0, #2
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	db05      	blt.n	8007e38 <__hi0bits+0x3c>
 8007e2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e30:	f100 0001 	add.w	r0, r0, #1
 8007e34:	bf08      	it	eq
 8007e36:	2020      	moveq	r0, #32
 8007e38:	4770      	bx	lr

08007e3a <__lo0bits>:
 8007e3a:	6803      	ldr	r3, [r0, #0]
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	f013 0007 	ands.w	r0, r3, #7
 8007e42:	d00b      	beq.n	8007e5c <__lo0bits+0x22>
 8007e44:	07d9      	lsls	r1, r3, #31
 8007e46:	d421      	bmi.n	8007e8c <__lo0bits+0x52>
 8007e48:	0798      	lsls	r0, r3, #30
 8007e4a:	bf49      	itett	mi
 8007e4c:	085b      	lsrmi	r3, r3, #1
 8007e4e:	089b      	lsrpl	r3, r3, #2
 8007e50:	2001      	movmi	r0, #1
 8007e52:	6013      	strmi	r3, [r2, #0]
 8007e54:	bf5c      	itt	pl
 8007e56:	6013      	strpl	r3, [r2, #0]
 8007e58:	2002      	movpl	r0, #2
 8007e5a:	4770      	bx	lr
 8007e5c:	b299      	uxth	r1, r3
 8007e5e:	b909      	cbnz	r1, 8007e64 <__lo0bits+0x2a>
 8007e60:	0c1b      	lsrs	r3, r3, #16
 8007e62:	2010      	movs	r0, #16
 8007e64:	b2d9      	uxtb	r1, r3
 8007e66:	b909      	cbnz	r1, 8007e6c <__lo0bits+0x32>
 8007e68:	3008      	adds	r0, #8
 8007e6a:	0a1b      	lsrs	r3, r3, #8
 8007e6c:	0719      	lsls	r1, r3, #28
 8007e6e:	bf04      	itt	eq
 8007e70:	091b      	lsreq	r3, r3, #4
 8007e72:	3004      	addeq	r0, #4
 8007e74:	0799      	lsls	r1, r3, #30
 8007e76:	bf04      	itt	eq
 8007e78:	089b      	lsreq	r3, r3, #2
 8007e7a:	3002      	addeq	r0, #2
 8007e7c:	07d9      	lsls	r1, r3, #31
 8007e7e:	d403      	bmi.n	8007e88 <__lo0bits+0x4e>
 8007e80:	085b      	lsrs	r3, r3, #1
 8007e82:	f100 0001 	add.w	r0, r0, #1
 8007e86:	d003      	beq.n	8007e90 <__lo0bits+0x56>
 8007e88:	6013      	str	r3, [r2, #0]
 8007e8a:	4770      	bx	lr
 8007e8c:	2000      	movs	r0, #0
 8007e8e:	4770      	bx	lr
 8007e90:	2020      	movs	r0, #32
 8007e92:	4770      	bx	lr

08007e94 <__i2b>:
 8007e94:	b510      	push	{r4, lr}
 8007e96:	460c      	mov	r4, r1
 8007e98:	2101      	movs	r1, #1
 8007e9a:	f7ff febd 	bl	8007c18 <_Balloc>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	b928      	cbnz	r0, 8007eae <__i2b+0x1a>
 8007ea2:	4b05      	ldr	r3, [pc, #20]	@ (8007eb8 <__i2b+0x24>)
 8007ea4:	4805      	ldr	r0, [pc, #20]	@ (8007ebc <__i2b+0x28>)
 8007ea6:	f240 1145 	movw	r1, #325	@ 0x145
 8007eaa:	f001 fc41 	bl	8009730 <__assert_func>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	6144      	str	r4, [r0, #20]
 8007eb2:	6103      	str	r3, [r0, #16]
 8007eb4:	bd10      	pop	{r4, pc}
 8007eb6:	bf00      	nop
 8007eb8:	0800b2c1 	.word	0x0800b2c1
 8007ebc:	0800b2d2 	.word	0x0800b2d2

08007ec0 <__multiply>:
 8007ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	690a      	ldr	r2, [r1, #16]
 8007ec8:	6923      	ldr	r3, [r4, #16]
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	bfa8      	it	ge
 8007ece:	4623      	movge	r3, r4
 8007ed0:	460f      	mov	r7, r1
 8007ed2:	bfa4      	itt	ge
 8007ed4:	460c      	movge	r4, r1
 8007ed6:	461f      	movge	r7, r3
 8007ed8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007edc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007ee0:	68a3      	ldr	r3, [r4, #8]
 8007ee2:	6861      	ldr	r1, [r4, #4]
 8007ee4:	eb0a 0609 	add.w	r6, sl, r9
 8007ee8:	42b3      	cmp	r3, r6
 8007eea:	b085      	sub	sp, #20
 8007eec:	bfb8      	it	lt
 8007eee:	3101      	addlt	r1, #1
 8007ef0:	f7ff fe92 	bl	8007c18 <_Balloc>
 8007ef4:	b930      	cbnz	r0, 8007f04 <__multiply+0x44>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	4b44      	ldr	r3, [pc, #272]	@ (800800c <__multiply+0x14c>)
 8007efa:	4845      	ldr	r0, [pc, #276]	@ (8008010 <__multiply+0x150>)
 8007efc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007f00:	f001 fc16 	bl	8009730 <__assert_func>
 8007f04:	f100 0514 	add.w	r5, r0, #20
 8007f08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f0c:	462b      	mov	r3, r5
 8007f0e:	2200      	movs	r2, #0
 8007f10:	4543      	cmp	r3, r8
 8007f12:	d321      	bcc.n	8007f58 <__multiply+0x98>
 8007f14:	f107 0114 	add.w	r1, r7, #20
 8007f18:	f104 0214 	add.w	r2, r4, #20
 8007f1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007f20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007f24:	9302      	str	r3, [sp, #8]
 8007f26:	1b13      	subs	r3, r2, r4
 8007f28:	3b15      	subs	r3, #21
 8007f2a:	f023 0303 	bic.w	r3, r3, #3
 8007f2e:	3304      	adds	r3, #4
 8007f30:	f104 0715 	add.w	r7, r4, #21
 8007f34:	42ba      	cmp	r2, r7
 8007f36:	bf38      	it	cc
 8007f38:	2304      	movcc	r3, #4
 8007f3a:	9301      	str	r3, [sp, #4]
 8007f3c:	9b02      	ldr	r3, [sp, #8]
 8007f3e:	9103      	str	r1, [sp, #12]
 8007f40:	428b      	cmp	r3, r1
 8007f42:	d80c      	bhi.n	8007f5e <__multiply+0x9e>
 8007f44:	2e00      	cmp	r6, #0
 8007f46:	dd03      	ble.n	8007f50 <__multiply+0x90>
 8007f48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d05b      	beq.n	8008008 <__multiply+0x148>
 8007f50:	6106      	str	r6, [r0, #16]
 8007f52:	b005      	add	sp, #20
 8007f54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f58:	f843 2b04 	str.w	r2, [r3], #4
 8007f5c:	e7d8      	b.n	8007f10 <__multiply+0x50>
 8007f5e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f62:	f1ba 0f00 	cmp.w	sl, #0
 8007f66:	d024      	beq.n	8007fb2 <__multiply+0xf2>
 8007f68:	f104 0e14 	add.w	lr, r4, #20
 8007f6c:	46a9      	mov	r9, r5
 8007f6e:	f04f 0c00 	mov.w	ip, #0
 8007f72:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007f76:	f8d9 3000 	ldr.w	r3, [r9]
 8007f7a:	fa1f fb87 	uxth.w	fp, r7
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f84:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007f88:	f8d9 7000 	ldr.w	r7, [r9]
 8007f8c:	4463      	add	r3, ip
 8007f8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007f92:	fb0a c70b 	mla	r7, sl, fp, ip
 8007f96:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fa0:	4572      	cmp	r2, lr
 8007fa2:	f849 3b04 	str.w	r3, [r9], #4
 8007fa6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007faa:	d8e2      	bhi.n	8007f72 <__multiply+0xb2>
 8007fac:	9b01      	ldr	r3, [sp, #4]
 8007fae:	f845 c003 	str.w	ip, [r5, r3]
 8007fb2:	9b03      	ldr	r3, [sp, #12]
 8007fb4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007fb8:	3104      	adds	r1, #4
 8007fba:	f1b9 0f00 	cmp.w	r9, #0
 8007fbe:	d021      	beq.n	8008004 <__multiply+0x144>
 8007fc0:	682b      	ldr	r3, [r5, #0]
 8007fc2:	f104 0c14 	add.w	ip, r4, #20
 8007fc6:	46ae      	mov	lr, r5
 8007fc8:	f04f 0a00 	mov.w	sl, #0
 8007fcc:	f8bc b000 	ldrh.w	fp, [ip]
 8007fd0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007fd4:	fb09 770b 	mla	r7, r9, fp, r7
 8007fd8:	4457      	add	r7, sl
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007fe0:	f84e 3b04 	str.w	r3, [lr], #4
 8007fe4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007fe8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fec:	f8be 3000 	ldrh.w	r3, [lr]
 8007ff0:	fb09 330a 	mla	r3, r9, sl, r3
 8007ff4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007ff8:	4562      	cmp	r2, ip
 8007ffa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007ffe:	d8e5      	bhi.n	8007fcc <__multiply+0x10c>
 8008000:	9f01      	ldr	r7, [sp, #4]
 8008002:	51eb      	str	r3, [r5, r7]
 8008004:	3504      	adds	r5, #4
 8008006:	e799      	b.n	8007f3c <__multiply+0x7c>
 8008008:	3e01      	subs	r6, #1
 800800a:	e79b      	b.n	8007f44 <__multiply+0x84>
 800800c:	0800b2c1 	.word	0x0800b2c1
 8008010:	0800b2d2 	.word	0x0800b2d2

08008014 <__pow5mult>:
 8008014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008018:	4615      	mov	r5, r2
 800801a:	f012 0203 	ands.w	r2, r2, #3
 800801e:	4607      	mov	r7, r0
 8008020:	460e      	mov	r6, r1
 8008022:	d007      	beq.n	8008034 <__pow5mult+0x20>
 8008024:	4c25      	ldr	r4, [pc, #148]	@ (80080bc <__pow5mult+0xa8>)
 8008026:	3a01      	subs	r2, #1
 8008028:	2300      	movs	r3, #0
 800802a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800802e:	f7ff fe55 	bl	8007cdc <__multadd>
 8008032:	4606      	mov	r6, r0
 8008034:	10ad      	asrs	r5, r5, #2
 8008036:	d03d      	beq.n	80080b4 <__pow5mult+0xa0>
 8008038:	69fc      	ldr	r4, [r7, #28]
 800803a:	b97c      	cbnz	r4, 800805c <__pow5mult+0x48>
 800803c:	2010      	movs	r0, #16
 800803e:	f7ff fd35 	bl	8007aac <malloc>
 8008042:	4602      	mov	r2, r0
 8008044:	61f8      	str	r0, [r7, #28]
 8008046:	b928      	cbnz	r0, 8008054 <__pow5mult+0x40>
 8008048:	4b1d      	ldr	r3, [pc, #116]	@ (80080c0 <__pow5mult+0xac>)
 800804a:	481e      	ldr	r0, [pc, #120]	@ (80080c4 <__pow5mult+0xb0>)
 800804c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008050:	f001 fb6e 	bl	8009730 <__assert_func>
 8008054:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008058:	6004      	str	r4, [r0, #0]
 800805a:	60c4      	str	r4, [r0, #12]
 800805c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008060:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008064:	b94c      	cbnz	r4, 800807a <__pow5mult+0x66>
 8008066:	f240 2171 	movw	r1, #625	@ 0x271
 800806a:	4638      	mov	r0, r7
 800806c:	f7ff ff12 	bl	8007e94 <__i2b>
 8008070:	2300      	movs	r3, #0
 8008072:	f8c8 0008 	str.w	r0, [r8, #8]
 8008076:	4604      	mov	r4, r0
 8008078:	6003      	str	r3, [r0, #0]
 800807a:	f04f 0900 	mov.w	r9, #0
 800807e:	07eb      	lsls	r3, r5, #31
 8008080:	d50a      	bpl.n	8008098 <__pow5mult+0x84>
 8008082:	4631      	mov	r1, r6
 8008084:	4622      	mov	r2, r4
 8008086:	4638      	mov	r0, r7
 8008088:	f7ff ff1a 	bl	8007ec0 <__multiply>
 800808c:	4631      	mov	r1, r6
 800808e:	4680      	mov	r8, r0
 8008090:	4638      	mov	r0, r7
 8008092:	f7ff fe01 	bl	8007c98 <_Bfree>
 8008096:	4646      	mov	r6, r8
 8008098:	106d      	asrs	r5, r5, #1
 800809a:	d00b      	beq.n	80080b4 <__pow5mult+0xa0>
 800809c:	6820      	ldr	r0, [r4, #0]
 800809e:	b938      	cbnz	r0, 80080b0 <__pow5mult+0x9c>
 80080a0:	4622      	mov	r2, r4
 80080a2:	4621      	mov	r1, r4
 80080a4:	4638      	mov	r0, r7
 80080a6:	f7ff ff0b 	bl	8007ec0 <__multiply>
 80080aa:	6020      	str	r0, [r4, #0]
 80080ac:	f8c0 9000 	str.w	r9, [r0]
 80080b0:	4604      	mov	r4, r0
 80080b2:	e7e4      	b.n	800807e <__pow5mult+0x6a>
 80080b4:	4630      	mov	r0, r6
 80080b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ba:	bf00      	nop
 80080bc:	0800b32c 	.word	0x0800b32c
 80080c0:	0800b252 	.word	0x0800b252
 80080c4:	0800b2d2 	.word	0x0800b2d2

080080c8 <__lshift>:
 80080c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080cc:	460c      	mov	r4, r1
 80080ce:	6849      	ldr	r1, [r1, #4]
 80080d0:	6923      	ldr	r3, [r4, #16]
 80080d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080d6:	68a3      	ldr	r3, [r4, #8]
 80080d8:	4607      	mov	r7, r0
 80080da:	4691      	mov	r9, r2
 80080dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080e0:	f108 0601 	add.w	r6, r8, #1
 80080e4:	42b3      	cmp	r3, r6
 80080e6:	db0b      	blt.n	8008100 <__lshift+0x38>
 80080e8:	4638      	mov	r0, r7
 80080ea:	f7ff fd95 	bl	8007c18 <_Balloc>
 80080ee:	4605      	mov	r5, r0
 80080f0:	b948      	cbnz	r0, 8008106 <__lshift+0x3e>
 80080f2:	4602      	mov	r2, r0
 80080f4:	4b28      	ldr	r3, [pc, #160]	@ (8008198 <__lshift+0xd0>)
 80080f6:	4829      	ldr	r0, [pc, #164]	@ (800819c <__lshift+0xd4>)
 80080f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80080fc:	f001 fb18 	bl	8009730 <__assert_func>
 8008100:	3101      	adds	r1, #1
 8008102:	005b      	lsls	r3, r3, #1
 8008104:	e7ee      	b.n	80080e4 <__lshift+0x1c>
 8008106:	2300      	movs	r3, #0
 8008108:	f100 0114 	add.w	r1, r0, #20
 800810c:	f100 0210 	add.w	r2, r0, #16
 8008110:	4618      	mov	r0, r3
 8008112:	4553      	cmp	r3, sl
 8008114:	db33      	blt.n	800817e <__lshift+0xb6>
 8008116:	6920      	ldr	r0, [r4, #16]
 8008118:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800811c:	f104 0314 	add.w	r3, r4, #20
 8008120:	f019 091f 	ands.w	r9, r9, #31
 8008124:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008128:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800812c:	d02b      	beq.n	8008186 <__lshift+0xbe>
 800812e:	f1c9 0e20 	rsb	lr, r9, #32
 8008132:	468a      	mov	sl, r1
 8008134:	2200      	movs	r2, #0
 8008136:	6818      	ldr	r0, [r3, #0]
 8008138:	fa00 f009 	lsl.w	r0, r0, r9
 800813c:	4310      	orrs	r0, r2
 800813e:	f84a 0b04 	str.w	r0, [sl], #4
 8008142:	f853 2b04 	ldr.w	r2, [r3], #4
 8008146:	459c      	cmp	ip, r3
 8008148:	fa22 f20e 	lsr.w	r2, r2, lr
 800814c:	d8f3      	bhi.n	8008136 <__lshift+0x6e>
 800814e:	ebac 0304 	sub.w	r3, ip, r4
 8008152:	3b15      	subs	r3, #21
 8008154:	f023 0303 	bic.w	r3, r3, #3
 8008158:	3304      	adds	r3, #4
 800815a:	f104 0015 	add.w	r0, r4, #21
 800815e:	4584      	cmp	ip, r0
 8008160:	bf38      	it	cc
 8008162:	2304      	movcc	r3, #4
 8008164:	50ca      	str	r2, [r1, r3]
 8008166:	b10a      	cbz	r2, 800816c <__lshift+0xa4>
 8008168:	f108 0602 	add.w	r6, r8, #2
 800816c:	3e01      	subs	r6, #1
 800816e:	4638      	mov	r0, r7
 8008170:	612e      	str	r6, [r5, #16]
 8008172:	4621      	mov	r1, r4
 8008174:	f7ff fd90 	bl	8007c98 <_Bfree>
 8008178:	4628      	mov	r0, r5
 800817a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800817e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008182:	3301      	adds	r3, #1
 8008184:	e7c5      	b.n	8008112 <__lshift+0x4a>
 8008186:	3904      	subs	r1, #4
 8008188:	f853 2b04 	ldr.w	r2, [r3], #4
 800818c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008190:	459c      	cmp	ip, r3
 8008192:	d8f9      	bhi.n	8008188 <__lshift+0xc0>
 8008194:	e7ea      	b.n	800816c <__lshift+0xa4>
 8008196:	bf00      	nop
 8008198:	0800b2c1 	.word	0x0800b2c1
 800819c:	0800b2d2 	.word	0x0800b2d2

080081a0 <__mcmp>:
 80081a0:	690a      	ldr	r2, [r1, #16]
 80081a2:	4603      	mov	r3, r0
 80081a4:	6900      	ldr	r0, [r0, #16]
 80081a6:	1a80      	subs	r0, r0, r2
 80081a8:	b530      	push	{r4, r5, lr}
 80081aa:	d10e      	bne.n	80081ca <__mcmp+0x2a>
 80081ac:	3314      	adds	r3, #20
 80081ae:	3114      	adds	r1, #20
 80081b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80081b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80081b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081c0:	4295      	cmp	r5, r2
 80081c2:	d003      	beq.n	80081cc <__mcmp+0x2c>
 80081c4:	d205      	bcs.n	80081d2 <__mcmp+0x32>
 80081c6:	f04f 30ff 	mov.w	r0, #4294967295
 80081ca:	bd30      	pop	{r4, r5, pc}
 80081cc:	42a3      	cmp	r3, r4
 80081ce:	d3f3      	bcc.n	80081b8 <__mcmp+0x18>
 80081d0:	e7fb      	b.n	80081ca <__mcmp+0x2a>
 80081d2:	2001      	movs	r0, #1
 80081d4:	e7f9      	b.n	80081ca <__mcmp+0x2a>
	...

080081d8 <__mdiff>:
 80081d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081dc:	4689      	mov	r9, r1
 80081de:	4606      	mov	r6, r0
 80081e0:	4611      	mov	r1, r2
 80081e2:	4648      	mov	r0, r9
 80081e4:	4614      	mov	r4, r2
 80081e6:	f7ff ffdb 	bl	80081a0 <__mcmp>
 80081ea:	1e05      	subs	r5, r0, #0
 80081ec:	d112      	bne.n	8008214 <__mdiff+0x3c>
 80081ee:	4629      	mov	r1, r5
 80081f0:	4630      	mov	r0, r6
 80081f2:	f7ff fd11 	bl	8007c18 <_Balloc>
 80081f6:	4602      	mov	r2, r0
 80081f8:	b928      	cbnz	r0, 8008206 <__mdiff+0x2e>
 80081fa:	4b3f      	ldr	r3, [pc, #252]	@ (80082f8 <__mdiff+0x120>)
 80081fc:	f240 2137 	movw	r1, #567	@ 0x237
 8008200:	483e      	ldr	r0, [pc, #248]	@ (80082fc <__mdiff+0x124>)
 8008202:	f001 fa95 	bl	8009730 <__assert_func>
 8008206:	2301      	movs	r3, #1
 8008208:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800820c:	4610      	mov	r0, r2
 800820e:	b003      	add	sp, #12
 8008210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008214:	bfbc      	itt	lt
 8008216:	464b      	movlt	r3, r9
 8008218:	46a1      	movlt	r9, r4
 800821a:	4630      	mov	r0, r6
 800821c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008220:	bfba      	itte	lt
 8008222:	461c      	movlt	r4, r3
 8008224:	2501      	movlt	r5, #1
 8008226:	2500      	movge	r5, #0
 8008228:	f7ff fcf6 	bl	8007c18 <_Balloc>
 800822c:	4602      	mov	r2, r0
 800822e:	b918      	cbnz	r0, 8008238 <__mdiff+0x60>
 8008230:	4b31      	ldr	r3, [pc, #196]	@ (80082f8 <__mdiff+0x120>)
 8008232:	f240 2145 	movw	r1, #581	@ 0x245
 8008236:	e7e3      	b.n	8008200 <__mdiff+0x28>
 8008238:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800823c:	6926      	ldr	r6, [r4, #16]
 800823e:	60c5      	str	r5, [r0, #12]
 8008240:	f109 0310 	add.w	r3, r9, #16
 8008244:	f109 0514 	add.w	r5, r9, #20
 8008248:	f104 0e14 	add.w	lr, r4, #20
 800824c:	f100 0b14 	add.w	fp, r0, #20
 8008250:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008254:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008258:	9301      	str	r3, [sp, #4]
 800825a:	46d9      	mov	r9, fp
 800825c:	f04f 0c00 	mov.w	ip, #0
 8008260:	9b01      	ldr	r3, [sp, #4]
 8008262:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008266:	f853 af04 	ldr.w	sl, [r3, #4]!
 800826a:	9301      	str	r3, [sp, #4]
 800826c:	fa1f f38a 	uxth.w	r3, sl
 8008270:	4619      	mov	r1, r3
 8008272:	b283      	uxth	r3, r0
 8008274:	1acb      	subs	r3, r1, r3
 8008276:	0c00      	lsrs	r0, r0, #16
 8008278:	4463      	add	r3, ip
 800827a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800827e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008282:	b29b      	uxth	r3, r3
 8008284:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008288:	4576      	cmp	r6, lr
 800828a:	f849 3b04 	str.w	r3, [r9], #4
 800828e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008292:	d8e5      	bhi.n	8008260 <__mdiff+0x88>
 8008294:	1b33      	subs	r3, r6, r4
 8008296:	3b15      	subs	r3, #21
 8008298:	f023 0303 	bic.w	r3, r3, #3
 800829c:	3415      	adds	r4, #21
 800829e:	3304      	adds	r3, #4
 80082a0:	42a6      	cmp	r6, r4
 80082a2:	bf38      	it	cc
 80082a4:	2304      	movcc	r3, #4
 80082a6:	441d      	add	r5, r3
 80082a8:	445b      	add	r3, fp
 80082aa:	461e      	mov	r6, r3
 80082ac:	462c      	mov	r4, r5
 80082ae:	4544      	cmp	r4, r8
 80082b0:	d30e      	bcc.n	80082d0 <__mdiff+0xf8>
 80082b2:	f108 0103 	add.w	r1, r8, #3
 80082b6:	1b49      	subs	r1, r1, r5
 80082b8:	f021 0103 	bic.w	r1, r1, #3
 80082bc:	3d03      	subs	r5, #3
 80082be:	45a8      	cmp	r8, r5
 80082c0:	bf38      	it	cc
 80082c2:	2100      	movcc	r1, #0
 80082c4:	440b      	add	r3, r1
 80082c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082ca:	b191      	cbz	r1, 80082f2 <__mdiff+0x11a>
 80082cc:	6117      	str	r7, [r2, #16]
 80082ce:	e79d      	b.n	800820c <__mdiff+0x34>
 80082d0:	f854 1b04 	ldr.w	r1, [r4], #4
 80082d4:	46e6      	mov	lr, ip
 80082d6:	0c08      	lsrs	r0, r1, #16
 80082d8:	fa1c fc81 	uxtah	ip, ip, r1
 80082dc:	4471      	add	r1, lr
 80082de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082e2:	b289      	uxth	r1, r1
 80082e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082e8:	f846 1b04 	str.w	r1, [r6], #4
 80082ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082f0:	e7dd      	b.n	80082ae <__mdiff+0xd6>
 80082f2:	3f01      	subs	r7, #1
 80082f4:	e7e7      	b.n	80082c6 <__mdiff+0xee>
 80082f6:	bf00      	nop
 80082f8:	0800b2c1 	.word	0x0800b2c1
 80082fc:	0800b2d2 	.word	0x0800b2d2

08008300 <__ulp>:
 8008300:	b082      	sub	sp, #8
 8008302:	ed8d 0b00 	vstr	d0, [sp]
 8008306:	9a01      	ldr	r2, [sp, #4]
 8008308:	4b0f      	ldr	r3, [pc, #60]	@ (8008348 <__ulp+0x48>)
 800830a:	4013      	ands	r3, r2
 800830c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008310:	2b00      	cmp	r3, #0
 8008312:	dc08      	bgt.n	8008326 <__ulp+0x26>
 8008314:	425b      	negs	r3, r3
 8008316:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800831a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800831e:	da04      	bge.n	800832a <__ulp+0x2a>
 8008320:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008324:	4113      	asrs	r3, r2
 8008326:	2200      	movs	r2, #0
 8008328:	e008      	b.n	800833c <__ulp+0x3c>
 800832a:	f1a2 0314 	sub.w	r3, r2, #20
 800832e:	2b1e      	cmp	r3, #30
 8008330:	bfda      	itte	le
 8008332:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008336:	40da      	lsrle	r2, r3
 8008338:	2201      	movgt	r2, #1
 800833a:	2300      	movs	r3, #0
 800833c:	4619      	mov	r1, r3
 800833e:	4610      	mov	r0, r2
 8008340:	ec41 0b10 	vmov	d0, r0, r1
 8008344:	b002      	add	sp, #8
 8008346:	4770      	bx	lr
 8008348:	7ff00000 	.word	0x7ff00000

0800834c <__b2d>:
 800834c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008350:	6906      	ldr	r6, [r0, #16]
 8008352:	f100 0814 	add.w	r8, r0, #20
 8008356:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800835a:	1f37      	subs	r7, r6, #4
 800835c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008360:	4610      	mov	r0, r2
 8008362:	f7ff fd4b 	bl	8007dfc <__hi0bits>
 8008366:	f1c0 0320 	rsb	r3, r0, #32
 800836a:	280a      	cmp	r0, #10
 800836c:	600b      	str	r3, [r1, #0]
 800836e:	491b      	ldr	r1, [pc, #108]	@ (80083dc <__b2d+0x90>)
 8008370:	dc15      	bgt.n	800839e <__b2d+0x52>
 8008372:	f1c0 0c0b 	rsb	ip, r0, #11
 8008376:	fa22 f30c 	lsr.w	r3, r2, ip
 800837a:	45b8      	cmp	r8, r7
 800837c:	ea43 0501 	orr.w	r5, r3, r1
 8008380:	bf34      	ite	cc
 8008382:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008386:	2300      	movcs	r3, #0
 8008388:	3015      	adds	r0, #21
 800838a:	fa02 f000 	lsl.w	r0, r2, r0
 800838e:	fa23 f30c 	lsr.w	r3, r3, ip
 8008392:	4303      	orrs	r3, r0
 8008394:	461c      	mov	r4, r3
 8008396:	ec45 4b10 	vmov	d0, r4, r5
 800839a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800839e:	45b8      	cmp	r8, r7
 80083a0:	bf3a      	itte	cc
 80083a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80083a6:	f1a6 0708 	subcc.w	r7, r6, #8
 80083aa:	2300      	movcs	r3, #0
 80083ac:	380b      	subs	r0, #11
 80083ae:	d012      	beq.n	80083d6 <__b2d+0x8a>
 80083b0:	f1c0 0120 	rsb	r1, r0, #32
 80083b4:	fa23 f401 	lsr.w	r4, r3, r1
 80083b8:	4082      	lsls	r2, r0
 80083ba:	4322      	orrs	r2, r4
 80083bc:	4547      	cmp	r7, r8
 80083be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80083c2:	bf8c      	ite	hi
 80083c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80083c8:	2200      	movls	r2, #0
 80083ca:	4083      	lsls	r3, r0
 80083cc:	40ca      	lsrs	r2, r1
 80083ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80083d2:	4313      	orrs	r3, r2
 80083d4:	e7de      	b.n	8008394 <__b2d+0x48>
 80083d6:	ea42 0501 	orr.w	r5, r2, r1
 80083da:	e7db      	b.n	8008394 <__b2d+0x48>
 80083dc:	3ff00000 	.word	0x3ff00000

080083e0 <__d2b>:
 80083e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80083e4:	460f      	mov	r7, r1
 80083e6:	2101      	movs	r1, #1
 80083e8:	ec59 8b10 	vmov	r8, r9, d0
 80083ec:	4616      	mov	r6, r2
 80083ee:	f7ff fc13 	bl	8007c18 <_Balloc>
 80083f2:	4604      	mov	r4, r0
 80083f4:	b930      	cbnz	r0, 8008404 <__d2b+0x24>
 80083f6:	4602      	mov	r2, r0
 80083f8:	4b23      	ldr	r3, [pc, #140]	@ (8008488 <__d2b+0xa8>)
 80083fa:	4824      	ldr	r0, [pc, #144]	@ (800848c <__d2b+0xac>)
 80083fc:	f240 310f 	movw	r1, #783	@ 0x30f
 8008400:	f001 f996 	bl	8009730 <__assert_func>
 8008404:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008408:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800840c:	b10d      	cbz	r5, 8008412 <__d2b+0x32>
 800840e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008412:	9301      	str	r3, [sp, #4]
 8008414:	f1b8 0300 	subs.w	r3, r8, #0
 8008418:	d023      	beq.n	8008462 <__d2b+0x82>
 800841a:	4668      	mov	r0, sp
 800841c:	9300      	str	r3, [sp, #0]
 800841e:	f7ff fd0c 	bl	8007e3a <__lo0bits>
 8008422:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008426:	b1d0      	cbz	r0, 800845e <__d2b+0x7e>
 8008428:	f1c0 0320 	rsb	r3, r0, #32
 800842c:	fa02 f303 	lsl.w	r3, r2, r3
 8008430:	430b      	orrs	r3, r1
 8008432:	40c2      	lsrs	r2, r0
 8008434:	6163      	str	r3, [r4, #20]
 8008436:	9201      	str	r2, [sp, #4]
 8008438:	9b01      	ldr	r3, [sp, #4]
 800843a:	61a3      	str	r3, [r4, #24]
 800843c:	2b00      	cmp	r3, #0
 800843e:	bf0c      	ite	eq
 8008440:	2201      	moveq	r2, #1
 8008442:	2202      	movne	r2, #2
 8008444:	6122      	str	r2, [r4, #16]
 8008446:	b1a5      	cbz	r5, 8008472 <__d2b+0x92>
 8008448:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800844c:	4405      	add	r5, r0
 800844e:	603d      	str	r5, [r7, #0]
 8008450:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008454:	6030      	str	r0, [r6, #0]
 8008456:	4620      	mov	r0, r4
 8008458:	b003      	add	sp, #12
 800845a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800845e:	6161      	str	r1, [r4, #20]
 8008460:	e7ea      	b.n	8008438 <__d2b+0x58>
 8008462:	a801      	add	r0, sp, #4
 8008464:	f7ff fce9 	bl	8007e3a <__lo0bits>
 8008468:	9b01      	ldr	r3, [sp, #4]
 800846a:	6163      	str	r3, [r4, #20]
 800846c:	3020      	adds	r0, #32
 800846e:	2201      	movs	r2, #1
 8008470:	e7e8      	b.n	8008444 <__d2b+0x64>
 8008472:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008476:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800847a:	6038      	str	r0, [r7, #0]
 800847c:	6918      	ldr	r0, [r3, #16]
 800847e:	f7ff fcbd 	bl	8007dfc <__hi0bits>
 8008482:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008486:	e7e5      	b.n	8008454 <__d2b+0x74>
 8008488:	0800b2c1 	.word	0x0800b2c1
 800848c:	0800b2d2 	.word	0x0800b2d2

08008490 <__ratio>:
 8008490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008494:	b085      	sub	sp, #20
 8008496:	e9cd 1000 	strd	r1, r0, [sp]
 800849a:	a902      	add	r1, sp, #8
 800849c:	f7ff ff56 	bl	800834c <__b2d>
 80084a0:	9800      	ldr	r0, [sp, #0]
 80084a2:	a903      	add	r1, sp, #12
 80084a4:	ec55 4b10 	vmov	r4, r5, d0
 80084a8:	f7ff ff50 	bl	800834c <__b2d>
 80084ac:	9b01      	ldr	r3, [sp, #4]
 80084ae:	6919      	ldr	r1, [r3, #16]
 80084b0:	9b00      	ldr	r3, [sp, #0]
 80084b2:	691b      	ldr	r3, [r3, #16]
 80084b4:	1ac9      	subs	r1, r1, r3
 80084b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80084ba:	1a9b      	subs	r3, r3, r2
 80084bc:	ec5b ab10 	vmov	sl, fp, d0
 80084c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	bfce      	itee	gt
 80084c8:	462a      	movgt	r2, r5
 80084ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80084ce:	465a      	movle	r2, fp
 80084d0:	462f      	mov	r7, r5
 80084d2:	46d9      	mov	r9, fp
 80084d4:	bfcc      	ite	gt
 80084d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80084da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80084de:	464b      	mov	r3, r9
 80084e0:	4652      	mov	r2, sl
 80084e2:	4620      	mov	r0, r4
 80084e4:	4639      	mov	r1, r7
 80084e6:	f7f8 f9c1 	bl	800086c <__aeabi_ddiv>
 80084ea:	ec41 0b10 	vmov	d0, r0, r1
 80084ee:	b005      	add	sp, #20
 80084f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080084f4 <__copybits>:
 80084f4:	3901      	subs	r1, #1
 80084f6:	b570      	push	{r4, r5, r6, lr}
 80084f8:	1149      	asrs	r1, r1, #5
 80084fa:	6914      	ldr	r4, [r2, #16]
 80084fc:	3101      	adds	r1, #1
 80084fe:	f102 0314 	add.w	r3, r2, #20
 8008502:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008506:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800850a:	1f05      	subs	r5, r0, #4
 800850c:	42a3      	cmp	r3, r4
 800850e:	d30c      	bcc.n	800852a <__copybits+0x36>
 8008510:	1aa3      	subs	r3, r4, r2
 8008512:	3b11      	subs	r3, #17
 8008514:	f023 0303 	bic.w	r3, r3, #3
 8008518:	3211      	adds	r2, #17
 800851a:	42a2      	cmp	r2, r4
 800851c:	bf88      	it	hi
 800851e:	2300      	movhi	r3, #0
 8008520:	4418      	add	r0, r3
 8008522:	2300      	movs	r3, #0
 8008524:	4288      	cmp	r0, r1
 8008526:	d305      	bcc.n	8008534 <__copybits+0x40>
 8008528:	bd70      	pop	{r4, r5, r6, pc}
 800852a:	f853 6b04 	ldr.w	r6, [r3], #4
 800852e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008532:	e7eb      	b.n	800850c <__copybits+0x18>
 8008534:	f840 3b04 	str.w	r3, [r0], #4
 8008538:	e7f4      	b.n	8008524 <__copybits+0x30>

0800853a <__any_on>:
 800853a:	f100 0214 	add.w	r2, r0, #20
 800853e:	6900      	ldr	r0, [r0, #16]
 8008540:	114b      	asrs	r3, r1, #5
 8008542:	4298      	cmp	r0, r3
 8008544:	b510      	push	{r4, lr}
 8008546:	db11      	blt.n	800856c <__any_on+0x32>
 8008548:	dd0a      	ble.n	8008560 <__any_on+0x26>
 800854a:	f011 011f 	ands.w	r1, r1, #31
 800854e:	d007      	beq.n	8008560 <__any_on+0x26>
 8008550:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008554:	fa24 f001 	lsr.w	r0, r4, r1
 8008558:	fa00 f101 	lsl.w	r1, r0, r1
 800855c:	428c      	cmp	r4, r1
 800855e:	d10b      	bne.n	8008578 <__any_on+0x3e>
 8008560:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008564:	4293      	cmp	r3, r2
 8008566:	d803      	bhi.n	8008570 <__any_on+0x36>
 8008568:	2000      	movs	r0, #0
 800856a:	bd10      	pop	{r4, pc}
 800856c:	4603      	mov	r3, r0
 800856e:	e7f7      	b.n	8008560 <__any_on+0x26>
 8008570:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008574:	2900      	cmp	r1, #0
 8008576:	d0f5      	beq.n	8008564 <__any_on+0x2a>
 8008578:	2001      	movs	r0, #1
 800857a:	e7f6      	b.n	800856a <__any_on+0x30>

0800857c <sulp>:
 800857c:	b570      	push	{r4, r5, r6, lr}
 800857e:	4604      	mov	r4, r0
 8008580:	460d      	mov	r5, r1
 8008582:	ec45 4b10 	vmov	d0, r4, r5
 8008586:	4616      	mov	r6, r2
 8008588:	f7ff feba 	bl	8008300 <__ulp>
 800858c:	ec51 0b10 	vmov	r0, r1, d0
 8008590:	b17e      	cbz	r6, 80085b2 <sulp+0x36>
 8008592:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008596:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800859a:	2b00      	cmp	r3, #0
 800859c:	dd09      	ble.n	80085b2 <sulp+0x36>
 800859e:	051b      	lsls	r3, r3, #20
 80085a0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80085a4:	2400      	movs	r4, #0
 80085a6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80085aa:	4622      	mov	r2, r4
 80085ac:	462b      	mov	r3, r5
 80085ae:	f7f8 f833 	bl	8000618 <__aeabi_dmul>
 80085b2:	ec41 0b10 	vmov	d0, r0, r1
 80085b6:	bd70      	pop	{r4, r5, r6, pc}

080085b8 <_strtod_l>:
 80085b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085bc:	b09f      	sub	sp, #124	@ 0x7c
 80085be:	460c      	mov	r4, r1
 80085c0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80085c2:	2200      	movs	r2, #0
 80085c4:	921a      	str	r2, [sp, #104]	@ 0x68
 80085c6:	9005      	str	r0, [sp, #20]
 80085c8:	f04f 0a00 	mov.w	sl, #0
 80085cc:	f04f 0b00 	mov.w	fp, #0
 80085d0:	460a      	mov	r2, r1
 80085d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80085d4:	7811      	ldrb	r1, [r2, #0]
 80085d6:	292b      	cmp	r1, #43	@ 0x2b
 80085d8:	d04a      	beq.n	8008670 <_strtod_l+0xb8>
 80085da:	d838      	bhi.n	800864e <_strtod_l+0x96>
 80085dc:	290d      	cmp	r1, #13
 80085de:	d832      	bhi.n	8008646 <_strtod_l+0x8e>
 80085e0:	2908      	cmp	r1, #8
 80085e2:	d832      	bhi.n	800864a <_strtod_l+0x92>
 80085e4:	2900      	cmp	r1, #0
 80085e6:	d03b      	beq.n	8008660 <_strtod_l+0xa8>
 80085e8:	2200      	movs	r2, #0
 80085ea:	920b      	str	r2, [sp, #44]	@ 0x2c
 80085ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80085ee:	782a      	ldrb	r2, [r5, #0]
 80085f0:	2a30      	cmp	r2, #48	@ 0x30
 80085f2:	f040 80b3 	bne.w	800875c <_strtod_l+0x1a4>
 80085f6:	786a      	ldrb	r2, [r5, #1]
 80085f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80085fc:	2a58      	cmp	r2, #88	@ 0x58
 80085fe:	d16e      	bne.n	80086de <_strtod_l+0x126>
 8008600:	9302      	str	r3, [sp, #8]
 8008602:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008604:	9301      	str	r3, [sp, #4]
 8008606:	ab1a      	add	r3, sp, #104	@ 0x68
 8008608:	9300      	str	r3, [sp, #0]
 800860a:	4a8e      	ldr	r2, [pc, #568]	@ (8008844 <_strtod_l+0x28c>)
 800860c:	9805      	ldr	r0, [sp, #20]
 800860e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008610:	a919      	add	r1, sp, #100	@ 0x64
 8008612:	f001 f927 	bl	8009864 <__gethex>
 8008616:	f010 060f 	ands.w	r6, r0, #15
 800861a:	4604      	mov	r4, r0
 800861c:	d005      	beq.n	800862a <_strtod_l+0x72>
 800861e:	2e06      	cmp	r6, #6
 8008620:	d128      	bne.n	8008674 <_strtod_l+0xbc>
 8008622:	3501      	adds	r5, #1
 8008624:	2300      	movs	r3, #0
 8008626:	9519      	str	r5, [sp, #100]	@ 0x64
 8008628:	930b      	str	r3, [sp, #44]	@ 0x2c
 800862a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800862c:	2b00      	cmp	r3, #0
 800862e:	f040 858e 	bne.w	800914e <_strtod_l+0xb96>
 8008632:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008634:	b1cb      	cbz	r3, 800866a <_strtod_l+0xb2>
 8008636:	4652      	mov	r2, sl
 8008638:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800863c:	ec43 2b10 	vmov	d0, r2, r3
 8008640:	b01f      	add	sp, #124	@ 0x7c
 8008642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008646:	2920      	cmp	r1, #32
 8008648:	d1ce      	bne.n	80085e8 <_strtod_l+0x30>
 800864a:	3201      	adds	r2, #1
 800864c:	e7c1      	b.n	80085d2 <_strtod_l+0x1a>
 800864e:	292d      	cmp	r1, #45	@ 0x2d
 8008650:	d1ca      	bne.n	80085e8 <_strtod_l+0x30>
 8008652:	2101      	movs	r1, #1
 8008654:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008656:	1c51      	adds	r1, r2, #1
 8008658:	9119      	str	r1, [sp, #100]	@ 0x64
 800865a:	7852      	ldrb	r2, [r2, #1]
 800865c:	2a00      	cmp	r2, #0
 800865e:	d1c5      	bne.n	80085ec <_strtod_l+0x34>
 8008660:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008662:	9419      	str	r4, [sp, #100]	@ 0x64
 8008664:	2b00      	cmp	r3, #0
 8008666:	f040 8570 	bne.w	800914a <_strtod_l+0xb92>
 800866a:	4652      	mov	r2, sl
 800866c:	465b      	mov	r3, fp
 800866e:	e7e5      	b.n	800863c <_strtod_l+0x84>
 8008670:	2100      	movs	r1, #0
 8008672:	e7ef      	b.n	8008654 <_strtod_l+0x9c>
 8008674:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008676:	b13a      	cbz	r2, 8008688 <_strtod_l+0xd0>
 8008678:	2135      	movs	r1, #53	@ 0x35
 800867a:	a81c      	add	r0, sp, #112	@ 0x70
 800867c:	f7ff ff3a 	bl	80084f4 <__copybits>
 8008680:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008682:	9805      	ldr	r0, [sp, #20]
 8008684:	f7ff fb08 	bl	8007c98 <_Bfree>
 8008688:	3e01      	subs	r6, #1
 800868a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800868c:	2e04      	cmp	r6, #4
 800868e:	d806      	bhi.n	800869e <_strtod_l+0xe6>
 8008690:	e8df f006 	tbb	[pc, r6]
 8008694:	201d0314 	.word	0x201d0314
 8008698:	14          	.byte	0x14
 8008699:	00          	.byte	0x00
 800869a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800869e:	05e1      	lsls	r1, r4, #23
 80086a0:	bf48      	it	mi
 80086a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80086a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80086aa:	0d1b      	lsrs	r3, r3, #20
 80086ac:	051b      	lsls	r3, r3, #20
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d1bb      	bne.n	800862a <_strtod_l+0x72>
 80086b2:	f7fe fb2f 	bl	8006d14 <__errno>
 80086b6:	2322      	movs	r3, #34	@ 0x22
 80086b8:	6003      	str	r3, [r0, #0]
 80086ba:	e7b6      	b.n	800862a <_strtod_l+0x72>
 80086bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80086c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80086c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80086c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80086cc:	e7e7      	b.n	800869e <_strtod_l+0xe6>
 80086ce:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800884c <_strtod_l+0x294>
 80086d2:	e7e4      	b.n	800869e <_strtod_l+0xe6>
 80086d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80086d8:	f04f 3aff 	mov.w	sl, #4294967295
 80086dc:	e7df      	b.n	800869e <_strtod_l+0xe6>
 80086de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086e0:	1c5a      	adds	r2, r3, #1
 80086e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80086e4:	785b      	ldrb	r3, [r3, #1]
 80086e6:	2b30      	cmp	r3, #48	@ 0x30
 80086e8:	d0f9      	beq.n	80086de <_strtod_l+0x126>
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d09d      	beq.n	800862a <_strtod_l+0x72>
 80086ee:	2301      	movs	r3, #1
 80086f0:	9309      	str	r3, [sp, #36]	@ 0x24
 80086f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80086f6:	2300      	movs	r3, #0
 80086f8:	9308      	str	r3, [sp, #32]
 80086fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80086fc:	461f      	mov	r7, r3
 80086fe:	220a      	movs	r2, #10
 8008700:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008702:	7805      	ldrb	r5, [r0, #0]
 8008704:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008708:	b2d9      	uxtb	r1, r3
 800870a:	2909      	cmp	r1, #9
 800870c:	d928      	bls.n	8008760 <_strtod_l+0x1a8>
 800870e:	494e      	ldr	r1, [pc, #312]	@ (8008848 <_strtod_l+0x290>)
 8008710:	2201      	movs	r2, #1
 8008712:	f000 ffd5 	bl	80096c0 <strncmp>
 8008716:	2800      	cmp	r0, #0
 8008718:	d032      	beq.n	8008780 <_strtod_l+0x1c8>
 800871a:	2000      	movs	r0, #0
 800871c:	462a      	mov	r2, r5
 800871e:	4681      	mov	r9, r0
 8008720:	463d      	mov	r5, r7
 8008722:	4603      	mov	r3, r0
 8008724:	2a65      	cmp	r2, #101	@ 0x65
 8008726:	d001      	beq.n	800872c <_strtod_l+0x174>
 8008728:	2a45      	cmp	r2, #69	@ 0x45
 800872a:	d114      	bne.n	8008756 <_strtod_l+0x19e>
 800872c:	b91d      	cbnz	r5, 8008736 <_strtod_l+0x17e>
 800872e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008730:	4302      	orrs	r2, r0
 8008732:	d095      	beq.n	8008660 <_strtod_l+0xa8>
 8008734:	2500      	movs	r5, #0
 8008736:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008738:	1c62      	adds	r2, r4, #1
 800873a:	9219      	str	r2, [sp, #100]	@ 0x64
 800873c:	7862      	ldrb	r2, [r4, #1]
 800873e:	2a2b      	cmp	r2, #43	@ 0x2b
 8008740:	d077      	beq.n	8008832 <_strtod_l+0x27a>
 8008742:	2a2d      	cmp	r2, #45	@ 0x2d
 8008744:	d07b      	beq.n	800883e <_strtod_l+0x286>
 8008746:	f04f 0c00 	mov.w	ip, #0
 800874a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800874e:	2909      	cmp	r1, #9
 8008750:	f240 8082 	bls.w	8008858 <_strtod_l+0x2a0>
 8008754:	9419      	str	r4, [sp, #100]	@ 0x64
 8008756:	f04f 0800 	mov.w	r8, #0
 800875a:	e0a2      	b.n	80088a2 <_strtod_l+0x2ea>
 800875c:	2300      	movs	r3, #0
 800875e:	e7c7      	b.n	80086f0 <_strtod_l+0x138>
 8008760:	2f08      	cmp	r7, #8
 8008762:	bfd5      	itete	le
 8008764:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008766:	9908      	ldrgt	r1, [sp, #32]
 8008768:	fb02 3301 	mlale	r3, r2, r1, r3
 800876c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8008770:	f100 0001 	add.w	r0, r0, #1
 8008774:	bfd4      	ite	le
 8008776:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008778:	9308      	strgt	r3, [sp, #32]
 800877a:	3701      	adds	r7, #1
 800877c:	9019      	str	r0, [sp, #100]	@ 0x64
 800877e:	e7bf      	b.n	8008700 <_strtod_l+0x148>
 8008780:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008782:	1c5a      	adds	r2, r3, #1
 8008784:	9219      	str	r2, [sp, #100]	@ 0x64
 8008786:	785a      	ldrb	r2, [r3, #1]
 8008788:	b37f      	cbz	r7, 80087ea <_strtod_l+0x232>
 800878a:	4681      	mov	r9, r0
 800878c:	463d      	mov	r5, r7
 800878e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008792:	2b09      	cmp	r3, #9
 8008794:	d912      	bls.n	80087bc <_strtod_l+0x204>
 8008796:	2301      	movs	r3, #1
 8008798:	e7c4      	b.n	8008724 <_strtod_l+0x16c>
 800879a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800879c:	1c5a      	adds	r2, r3, #1
 800879e:	9219      	str	r2, [sp, #100]	@ 0x64
 80087a0:	785a      	ldrb	r2, [r3, #1]
 80087a2:	3001      	adds	r0, #1
 80087a4:	2a30      	cmp	r2, #48	@ 0x30
 80087a6:	d0f8      	beq.n	800879a <_strtod_l+0x1e2>
 80087a8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80087ac:	2b08      	cmp	r3, #8
 80087ae:	f200 84d3 	bhi.w	8009158 <_strtod_l+0xba0>
 80087b2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80087b4:	930c      	str	r3, [sp, #48]	@ 0x30
 80087b6:	4681      	mov	r9, r0
 80087b8:	2000      	movs	r0, #0
 80087ba:	4605      	mov	r5, r0
 80087bc:	3a30      	subs	r2, #48	@ 0x30
 80087be:	f100 0301 	add.w	r3, r0, #1
 80087c2:	d02a      	beq.n	800881a <_strtod_l+0x262>
 80087c4:	4499      	add	r9, r3
 80087c6:	eb00 0c05 	add.w	ip, r0, r5
 80087ca:	462b      	mov	r3, r5
 80087cc:	210a      	movs	r1, #10
 80087ce:	4563      	cmp	r3, ip
 80087d0:	d10d      	bne.n	80087ee <_strtod_l+0x236>
 80087d2:	1c69      	adds	r1, r5, #1
 80087d4:	4401      	add	r1, r0
 80087d6:	4428      	add	r0, r5
 80087d8:	2808      	cmp	r0, #8
 80087da:	dc16      	bgt.n	800880a <_strtod_l+0x252>
 80087dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80087de:	230a      	movs	r3, #10
 80087e0:	fb03 2300 	mla	r3, r3, r0, r2
 80087e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80087e6:	2300      	movs	r3, #0
 80087e8:	e018      	b.n	800881c <_strtod_l+0x264>
 80087ea:	4638      	mov	r0, r7
 80087ec:	e7da      	b.n	80087a4 <_strtod_l+0x1ec>
 80087ee:	2b08      	cmp	r3, #8
 80087f0:	f103 0301 	add.w	r3, r3, #1
 80087f4:	dc03      	bgt.n	80087fe <_strtod_l+0x246>
 80087f6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80087f8:	434e      	muls	r6, r1
 80087fa:	960a      	str	r6, [sp, #40]	@ 0x28
 80087fc:	e7e7      	b.n	80087ce <_strtod_l+0x216>
 80087fe:	2b10      	cmp	r3, #16
 8008800:	bfde      	ittt	le
 8008802:	9e08      	ldrle	r6, [sp, #32]
 8008804:	434e      	mulle	r6, r1
 8008806:	9608      	strle	r6, [sp, #32]
 8008808:	e7e1      	b.n	80087ce <_strtod_l+0x216>
 800880a:	280f      	cmp	r0, #15
 800880c:	dceb      	bgt.n	80087e6 <_strtod_l+0x22e>
 800880e:	9808      	ldr	r0, [sp, #32]
 8008810:	230a      	movs	r3, #10
 8008812:	fb03 2300 	mla	r3, r3, r0, r2
 8008816:	9308      	str	r3, [sp, #32]
 8008818:	e7e5      	b.n	80087e6 <_strtod_l+0x22e>
 800881a:	4629      	mov	r1, r5
 800881c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800881e:	1c50      	adds	r0, r2, #1
 8008820:	9019      	str	r0, [sp, #100]	@ 0x64
 8008822:	7852      	ldrb	r2, [r2, #1]
 8008824:	4618      	mov	r0, r3
 8008826:	460d      	mov	r5, r1
 8008828:	e7b1      	b.n	800878e <_strtod_l+0x1d6>
 800882a:	f04f 0900 	mov.w	r9, #0
 800882e:	2301      	movs	r3, #1
 8008830:	e77d      	b.n	800872e <_strtod_l+0x176>
 8008832:	f04f 0c00 	mov.w	ip, #0
 8008836:	1ca2      	adds	r2, r4, #2
 8008838:	9219      	str	r2, [sp, #100]	@ 0x64
 800883a:	78a2      	ldrb	r2, [r4, #2]
 800883c:	e785      	b.n	800874a <_strtod_l+0x192>
 800883e:	f04f 0c01 	mov.w	ip, #1
 8008842:	e7f8      	b.n	8008836 <_strtod_l+0x27e>
 8008844:	0800b440 	.word	0x0800b440
 8008848:	0800b428 	.word	0x0800b428
 800884c:	7ff00000 	.word	0x7ff00000
 8008850:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008852:	1c51      	adds	r1, r2, #1
 8008854:	9119      	str	r1, [sp, #100]	@ 0x64
 8008856:	7852      	ldrb	r2, [r2, #1]
 8008858:	2a30      	cmp	r2, #48	@ 0x30
 800885a:	d0f9      	beq.n	8008850 <_strtod_l+0x298>
 800885c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008860:	2908      	cmp	r1, #8
 8008862:	f63f af78 	bhi.w	8008756 <_strtod_l+0x19e>
 8008866:	3a30      	subs	r2, #48	@ 0x30
 8008868:	920e      	str	r2, [sp, #56]	@ 0x38
 800886a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800886c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800886e:	f04f 080a 	mov.w	r8, #10
 8008872:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008874:	1c56      	adds	r6, r2, #1
 8008876:	9619      	str	r6, [sp, #100]	@ 0x64
 8008878:	7852      	ldrb	r2, [r2, #1]
 800887a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800887e:	f1be 0f09 	cmp.w	lr, #9
 8008882:	d939      	bls.n	80088f8 <_strtod_l+0x340>
 8008884:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008886:	1a76      	subs	r6, r6, r1
 8008888:	2e08      	cmp	r6, #8
 800888a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800888e:	dc03      	bgt.n	8008898 <_strtod_l+0x2e0>
 8008890:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008892:	4588      	cmp	r8, r1
 8008894:	bfa8      	it	ge
 8008896:	4688      	movge	r8, r1
 8008898:	f1bc 0f00 	cmp.w	ip, #0
 800889c:	d001      	beq.n	80088a2 <_strtod_l+0x2ea>
 800889e:	f1c8 0800 	rsb	r8, r8, #0
 80088a2:	2d00      	cmp	r5, #0
 80088a4:	d14e      	bne.n	8008944 <_strtod_l+0x38c>
 80088a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088a8:	4308      	orrs	r0, r1
 80088aa:	f47f aebe 	bne.w	800862a <_strtod_l+0x72>
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f47f aed6 	bne.w	8008660 <_strtod_l+0xa8>
 80088b4:	2a69      	cmp	r2, #105	@ 0x69
 80088b6:	d028      	beq.n	800890a <_strtod_l+0x352>
 80088b8:	dc25      	bgt.n	8008906 <_strtod_l+0x34e>
 80088ba:	2a49      	cmp	r2, #73	@ 0x49
 80088bc:	d025      	beq.n	800890a <_strtod_l+0x352>
 80088be:	2a4e      	cmp	r2, #78	@ 0x4e
 80088c0:	f47f aece 	bne.w	8008660 <_strtod_l+0xa8>
 80088c4:	499b      	ldr	r1, [pc, #620]	@ (8008b34 <_strtod_l+0x57c>)
 80088c6:	a819      	add	r0, sp, #100	@ 0x64
 80088c8:	f001 f9ee 	bl	8009ca8 <__match>
 80088cc:	2800      	cmp	r0, #0
 80088ce:	f43f aec7 	beq.w	8008660 <_strtod_l+0xa8>
 80088d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	2b28      	cmp	r3, #40	@ 0x28
 80088d8:	d12e      	bne.n	8008938 <_strtod_l+0x380>
 80088da:	4997      	ldr	r1, [pc, #604]	@ (8008b38 <_strtod_l+0x580>)
 80088dc:	aa1c      	add	r2, sp, #112	@ 0x70
 80088de:	a819      	add	r0, sp, #100	@ 0x64
 80088e0:	f001 f9f6 	bl	8009cd0 <__hexnan>
 80088e4:	2805      	cmp	r0, #5
 80088e6:	d127      	bne.n	8008938 <_strtod_l+0x380>
 80088e8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80088ea:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80088ee:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80088f2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80088f6:	e698      	b.n	800862a <_strtod_l+0x72>
 80088f8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80088fa:	fb08 2101 	mla	r1, r8, r1, r2
 80088fe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008902:	920e      	str	r2, [sp, #56]	@ 0x38
 8008904:	e7b5      	b.n	8008872 <_strtod_l+0x2ba>
 8008906:	2a6e      	cmp	r2, #110	@ 0x6e
 8008908:	e7da      	b.n	80088c0 <_strtod_l+0x308>
 800890a:	498c      	ldr	r1, [pc, #560]	@ (8008b3c <_strtod_l+0x584>)
 800890c:	a819      	add	r0, sp, #100	@ 0x64
 800890e:	f001 f9cb 	bl	8009ca8 <__match>
 8008912:	2800      	cmp	r0, #0
 8008914:	f43f aea4 	beq.w	8008660 <_strtod_l+0xa8>
 8008918:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800891a:	4989      	ldr	r1, [pc, #548]	@ (8008b40 <_strtod_l+0x588>)
 800891c:	3b01      	subs	r3, #1
 800891e:	a819      	add	r0, sp, #100	@ 0x64
 8008920:	9319      	str	r3, [sp, #100]	@ 0x64
 8008922:	f001 f9c1 	bl	8009ca8 <__match>
 8008926:	b910      	cbnz	r0, 800892e <_strtod_l+0x376>
 8008928:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800892a:	3301      	adds	r3, #1
 800892c:	9319      	str	r3, [sp, #100]	@ 0x64
 800892e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008b50 <_strtod_l+0x598>
 8008932:	f04f 0a00 	mov.w	sl, #0
 8008936:	e678      	b.n	800862a <_strtod_l+0x72>
 8008938:	4882      	ldr	r0, [pc, #520]	@ (8008b44 <_strtod_l+0x58c>)
 800893a:	f000 fef1 	bl	8009720 <nan>
 800893e:	ec5b ab10 	vmov	sl, fp, d0
 8008942:	e672      	b.n	800862a <_strtod_l+0x72>
 8008944:	eba8 0309 	sub.w	r3, r8, r9
 8008948:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800894a:	9309      	str	r3, [sp, #36]	@ 0x24
 800894c:	2f00      	cmp	r7, #0
 800894e:	bf08      	it	eq
 8008950:	462f      	moveq	r7, r5
 8008952:	2d10      	cmp	r5, #16
 8008954:	462c      	mov	r4, r5
 8008956:	bfa8      	it	ge
 8008958:	2410      	movge	r4, #16
 800895a:	f7f7 fde3 	bl	8000524 <__aeabi_ui2d>
 800895e:	2d09      	cmp	r5, #9
 8008960:	4682      	mov	sl, r0
 8008962:	468b      	mov	fp, r1
 8008964:	dc13      	bgt.n	800898e <_strtod_l+0x3d6>
 8008966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008968:	2b00      	cmp	r3, #0
 800896a:	f43f ae5e 	beq.w	800862a <_strtod_l+0x72>
 800896e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008970:	dd78      	ble.n	8008a64 <_strtod_l+0x4ac>
 8008972:	2b16      	cmp	r3, #22
 8008974:	dc5f      	bgt.n	8008a36 <_strtod_l+0x47e>
 8008976:	4974      	ldr	r1, [pc, #464]	@ (8008b48 <_strtod_l+0x590>)
 8008978:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800897c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008980:	4652      	mov	r2, sl
 8008982:	465b      	mov	r3, fp
 8008984:	f7f7 fe48 	bl	8000618 <__aeabi_dmul>
 8008988:	4682      	mov	sl, r0
 800898a:	468b      	mov	fp, r1
 800898c:	e64d      	b.n	800862a <_strtod_l+0x72>
 800898e:	4b6e      	ldr	r3, [pc, #440]	@ (8008b48 <_strtod_l+0x590>)
 8008990:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008994:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008998:	f7f7 fe3e 	bl	8000618 <__aeabi_dmul>
 800899c:	4682      	mov	sl, r0
 800899e:	9808      	ldr	r0, [sp, #32]
 80089a0:	468b      	mov	fp, r1
 80089a2:	f7f7 fdbf 	bl	8000524 <__aeabi_ui2d>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	4650      	mov	r0, sl
 80089ac:	4659      	mov	r1, fp
 80089ae:	f7f7 fc7d 	bl	80002ac <__adddf3>
 80089b2:	2d0f      	cmp	r5, #15
 80089b4:	4682      	mov	sl, r0
 80089b6:	468b      	mov	fp, r1
 80089b8:	ddd5      	ble.n	8008966 <_strtod_l+0x3ae>
 80089ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089bc:	1b2c      	subs	r4, r5, r4
 80089be:	441c      	add	r4, r3
 80089c0:	2c00      	cmp	r4, #0
 80089c2:	f340 8096 	ble.w	8008af2 <_strtod_l+0x53a>
 80089c6:	f014 030f 	ands.w	r3, r4, #15
 80089ca:	d00a      	beq.n	80089e2 <_strtod_l+0x42a>
 80089cc:	495e      	ldr	r1, [pc, #376]	@ (8008b48 <_strtod_l+0x590>)
 80089ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089d2:	4652      	mov	r2, sl
 80089d4:	465b      	mov	r3, fp
 80089d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089da:	f7f7 fe1d 	bl	8000618 <__aeabi_dmul>
 80089de:	4682      	mov	sl, r0
 80089e0:	468b      	mov	fp, r1
 80089e2:	f034 040f 	bics.w	r4, r4, #15
 80089e6:	d073      	beq.n	8008ad0 <_strtod_l+0x518>
 80089e8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80089ec:	dd48      	ble.n	8008a80 <_strtod_l+0x4c8>
 80089ee:	2400      	movs	r4, #0
 80089f0:	46a0      	mov	r8, r4
 80089f2:	940a      	str	r4, [sp, #40]	@ 0x28
 80089f4:	46a1      	mov	r9, r4
 80089f6:	9a05      	ldr	r2, [sp, #20]
 80089f8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008b50 <_strtod_l+0x598>
 80089fc:	2322      	movs	r3, #34	@ 0x22
 80089fe:	6013      	str	r3, [r2, #0]
 8008a00:	f04f 0a00 	mov.w	sl, #0
 8008a04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f43f ae0f 	beq.w	800862a <_strtod_l+0x72>
 8008a0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008a0e:	9805      	ldr	r0, [sp, #20]
 8008a10:	f7ff f942 	bl	8007c98 <_Bfree>
 8008a14:	9805      	ldr	r0, [sp, #20]
 8008a16:	4649      	mov	r1, r9
 8008a18:	f7ff f93e 	bl	8007c98 <_Bfree>
 8008a1c:	9805      	ldr	r0, [sp, #20]
 8008a1e:	4641      	mov	r1, r8
 8008a20:	f7ff f93a 	bl	8007c98 <_Bfree>
 8008a24:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a26:	9805      	ldr	r0, [sp, #20]
 8008a28:	f7ff f936 	bl	8007c98 <_Bfree>
 8008a2c:	9805      	ldr	r0, [sp, #20]
 8008a2e:	4621      	mov	r1, r4
 8008a30:	f7ff f932 	bl	8007c98 <_Bfree>
 8008a34:	e5f9      	b.n	800862a <_strtod_l+0x72>
 8008a36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a38:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	dbbc      	blt.n	80089ba <_strtod_l+0x402>
 8008a40:	4c41      	ldr	r4, [pc, #260]	@ (8008b48 <_strtod_l+0x590>)
 8008a42:	f1c5 050f 	rsb	r5, r5, #15
 8008a46:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008a4a:	4652      	mov	r2, sl
 8008a4c:	465b      	mov	r3, fp
 8008a4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a52:	f7f7 fde1 	bl	8000618 <__aeabi_dmul>
 8008a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a58:	1b5d      	subs	r5, r3, r5
 8008a5a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008a5e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a62:	e78f      	b.n	8008984 <_strtod_l+0x3cc>
 8008a64:	3316      	adds	r3, #22
 8008a66:	dba8      	blt.n	80089ba <_strtod_l+0x402>
 8008a68:	4b37      	ldr	r3, [pc, #220]	@ (8008b48 <_strtod_l+0x590>)
 8008a6a:	eba9 0808 	sub.w	r8, r9, r8
 8008a6e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008a72:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008a76:	4650      	mov	r0, sl
 8008a78:	4659      	mov	r1, fp
 8008a7a:	f7f7 fef7 	bl	800086c <__aeabi_ddiv>
 8008a7e:	e783      	b.n	8008988 <_strtod_l+0x3d0>
 8008a80:	4b32      	ldr	r3, [pc, #200]	@ (8008b4c <_strtod_l+0x594>)
 8008a82:	9308      	str	r3, [sp, #32]
 8008a84:	2300      	movs	r3, #0
 8008a86:	1124      	asrs	r4, r4, #4
 8008a88:	4650      	mov	r0, sl
 8008a8a:	4659      	mov	r1, fp
 8008a8c:	461e      	mov	r6, r3
 8008a8e:	2c01      	cmp	r4, #1
 8008a90:	dc21      	bgt.n	8008ad6 <_strtod_l+0x51e>
 8008a92:	b10b      	cbz	r3, 8008a98 <_strtod_l+0x4e0>
 8008a94:	4682      	mov	sl, r0
 8008a96:	468b      	mov	fp, r1
 8008a98:	492c      	ldr	r1, [pc, #176]	@ (8008b4c <_strtod_l+0x594>)
 8008a9a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008a9e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008aa2:	4652      	mov	r2, sl
 8008aa4:	465b      	mov	r3, fp
 8008aa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aaa:	f7f7 fdb5 	bl	8000618 <__aeabi_dmul>
 8008aae:	4b28      	ldr	r3, [pc, #160]	@ (8008b50 <_strtod_l+0x598>)
 8008ab0:	460a      	mov	r2, r1
 8008ab2:	400b      	ands	r3, r1
 8008ab4:	4927      	ldr	r1, [pc, #156]	@ (8008b54 <_strtod_l+0x59c>)
 8008ab6:	428b      	cmp	r3, r1
 8008ab8:	4682      	mov	sl, r0
 8008aba:	d898      	bhi.n	80089ee <_strtod_l+0x436>
 8008abc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008ac0:	428b      	cmp	r3, r1
 8008ac2:	bf86      	itte	hi
 8008ac4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008b58 <_strtod_l+0x5a0>
 8008ac8:	f04f 3aff 	movhi.w	sl, #4294967295
 8008acc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	9308      	str	r3, [sp, #32]
 8008ad4:	e07a      	b.n	8008bcc <_strtod_l+0x614>
 8008ad6:	07e2      	lsls	r2, r4, #31
 8008ad8:	d505      	bpl.n	8008ae6 <_strtod_l+0x52e>
 8008ada:	9b08      	ldr	r3, [sp, #32]
 8008adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae0:	f7f7 fd9a 	bl	8000618 <__aeabi_dmul>
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	9a08      	ldr	r2, [sp, #32]
 8008ae8:	3208      	adds	r2, #8
 8008aea:	3601      	adds	r6, #1
 8008aec:	1064      	asrs	r4, r4, #1
 8008aee:	9208      	str	r2, [sp, #32]
 8008af0:	e7cd      	b.n	8008a8e <_strtod_l+0x4d6>
 8008af2:	d0ed      	beq.n	8008ad0 <_strtod_l+0x518>
 8008af4:	4264      	negs	r4, r4
 8008af6:	f014 020f 	ands.w	r2, r4, #15
 8008afa:	d00a      	beq.n	8008b12 <_strtod_l+0x55a>
 8008afc:	4b12      	ldr	r3, [pc, #72]	@ (8008b48 <_strtod_l+0x590>)
 8008afe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b02:	4650      	mov	r0, sl
 8008b04:	4659      	mov	r1, fp
 8008b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b0a:	f7f7 feaf 	bl	800086c <__aeabi_ddiv>
 8008b0e:	4682      	mov	sl, r0
 8008b10:	468b      	mov	fp, r1
 8008b12:	1124      	asrs	r4, r4, #4
 8008b14:	d0dc      	beq.n	8008ad0 <_strtod_l+0x518>
 8008b16:	2c1f      	cmp	r4, #31
 8008b18:	dd20      	ble.n	8008b5c <_strtod_l+0x5a4>
 8008b1a:	2400      	movs	r4, #0
 8008b1c:	46a0      	mov	r8, r4
 8008b1e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008b20:	46a1      	mov	r9, r4
 8008b22:	9a05      	ldr	r2, [sp, #20]
 8008b24:	2322      	movs	r3, #34	@ 0x22
 8008b26:	f04f 0a00 	mov.w	sl, #0
 8008b2a:	f04f 0b00 	mov.w	fp, #0
 8008b2e:	6013      	str	r3, [r2, #0]
 8008b30:	e768      	b.n	8008a04 <_strtod_l+0x44c>
 8008b32:	bf00      	nop
 8008b34:	0800b219 	.word	0x0800b219
 8008b38:	0800b42c 	.word	0x0800b42c
 8008b3c:	0800b211 	.word	0x0800b211
 8008b40:	0800b248 	.word	0x0800b248
 8008b44:	0800b5d5 	.word	0x0800b5d5
 8008b48:	0800b360 	.word	0x0800b360
 8008b4c:	0800b338 	.word	0x0800b338
 8008b50:	7ff00000 	.word	0x7ff00000
 8008b54:	7ca00000 	.word	0x7ca00000
 8008b58:	7fefffff 	.word	0x7fefffff
 8008b5c:	f014 0310 	ands.w	r3, r4, #16
 8008b60:	bf18      	it	ne
 8008b62:	236a      	movne	r3, #106	@ 0x6a
 8008b64:	4ea9      	ldr	r6, [pc, #676]	@ (8008e0c <_strtod_l+0x854>)
 8008b66:	9308      	str	r3, [sp, #32]
 8008b68:	4650      	mov	r0, sl
 8008b6a:	4659      	mov	r1, fp
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	07e2      	lsls	r2, r4, #31
 8008b70:	d504      	bpl.n	8008b7c <_strtod_l+0x5c4>
 8008b72:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b76:	f7f7 fd4f 	bl	8000618 <__aeabi_dmul>
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	1064      	asrs	r4, r4, #1
 8008b7e:	f106 0608 	add.w	r6, r6, #8
 8008b82:	d1f4      	bne.n	8008b6e <_strtod_l+0x5b6>
 8008b84:	b10b      	cbz	r3, 8008b8a <_strtod_l+0x5d2>
 8008b86:	4682      	mov	sl, r0
 8008b88:	468b      	mov	fp, r1
 8008b8a:	9b08      	ldr	r3, [sp, #32]
 8008b8c:	b1b3      	cbz	r3, 8008bbc <_strtod_l+0x604>
 8008b8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008b92:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	4659      	mov	r1, fp
 8008b9a:	dd0f      	ble.n	8008bbc <_strtod_l+0x604>
 8008b9c:	2b1f      	cmp	r3, #31
 8008b9e:	dd55      	ble.n	8008c4c <_strtod_l+0x694>
 8008ba0:	2b34      	cmp	r3, #52	@ 0x34
 8008ba2:	bfde      	ittt	le
 8008ba4:	f04f 33ff 	movle.w	r3, #4294967295
 8008ba8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008bac:	4093      	lslle	r3, r2
 8008bae:	f04f 0a00 	mov.w	sl, #0
 8008bb2:	bfcc      	ite	gt
 8008bb4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008bb8:	ea03 0b01 	andle.w	fp, r3, r1
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	4650      	mov	r0, sl
 8008bc2:	4659      	mov	r1, fp
 8008bc4:	f7f7 ff90 	bl	8000ae8 <__aeabi_dcmpeq>
 8008bc8:	2800      	cmp	r0, #0
 8008bca:	d1a6      	bne.n	8008b1a <_strtod_l+0x562>
 8008bcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008bd2:	9805      	ldr	r0, [sp, #20]
 8008bd4:	462b      	mov	r3, r5
 8008bd6:	463a      	mov	r2, r7
 8008bd8:	f7ff f8c6 	bl	8007d68 <__s2b>
 8008bdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8008bde:	2800      	cmp	r0, #0
 8008be0:	f43f af05 	beq.w	80089ee <_strtod_l+0x436>
 8008be4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be6:	2a00      	cmp	r2, #0
 8008be8:	eba9 0308 	sub.w	r3, r9, r8
 8008bec:	bfa8      	it	ge
 8008bee:	2300      	movge	r3, #0
 8008bf0:	9312      	str	r3, [sp, #72]	@ 0x48
 8008bf2:	2400      	movs	r4, #0
 8008bf4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008bf8:	9316      	str	r3, [sp, #88]	@ 0x58
 8008bfa:	46a0      	mov	r8, r4
 8008bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bfe:	9805      	ldr	r0, [sp, #20]
 8008c00:	6859      	ldr	r1, [r3, #4]
 8008c02:	f7ff f809 	bl	8007c18 <_Balloc>
 8008c06:	4681      	mov	r9, r0
 8008c08:	2800      	cmp	r0, #0
 8008c0a:	f43f aef4 	beq.w	80089f6 <_strtod_l+0x43e>
 8008c0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c10:	691a      	ldr	r2, [r3, #16]
 8008c12:	3202      	adds	r2, #2
 8008c14:	f103 010c 	add.w	r1, r3, #12
 8008c18:	0092      	lsls	r2, r2, #2
 8008c1a:	300c      	adds	r0, #12
 8008c1c:	f000 fd72 	bl	8009704 <memcpy>
 8008c20:	ec4b ab10 	vmov	d0, sl, fp
 8008c24:	9805      	ldr	r0, [sp, #20]
 8008c26:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c28:	a91b      	add	r1, sp, #108	@ 0x6c
 8008c2a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008c2e:	f7ff fbd7 	bl	80083e0 <__d2b>
 8008c32:	901a      	str	r0, [sp, #104]	@ 0x68
 8008c34:	2800      	cmp	r0, #0
 8008c36:	f43f aede 	beq.w	80089f6 <_strtod_l+0x43e>
 8008c3a:	9805      	ldr	r0, [sp, #20]
 8008c3c:	2101      	movs	r1, #1
 8008c3e:	f7ff f929 	bl	8007e94 <__i2b>
 8008c42:	4680      	mov	r8, r0
 8008c44:	b948      	cbnz	r0, 8008c5a <_strtod_l+0x6a2>
 8008c46:	f04f 0800 	mov.w	r8, #0
 8008c4a:	e6d4      	b.n	80089f6 <_strtod_l+0x43e>
 8008c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c50:	fa02 f303 	lsl.w	r3, r2, r3
 8008c54:	ea03 0a0a 	and.w	sl, r3, sl
 8008c58:	e7b0      	b.n	8008bbc <_strtod_l+0x604>
 8008c5a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008c5c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008c5e:	2d00      	cmp	r5, #0
 8008c60:	bfab      	itete	ge
 8008c62:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008c64:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008c66:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008c68:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008c6a:	bfac      	ite	ge
 8008c6c:	18ef      	addge	r7, r5, r3
 8008c6e:	1b5e      	sublt	r6, r3, r5
 8008c70:	9b08      	ldr	r3, [sp, #32]
 8008c72:	1aed      	subs	r5, r5, r3
 8008c74:	4415      	add	r5, r2
 8008c76:	4b66      	ldr	r3, [pc, #408]	@ (8008e10 <_strtod_l+0x858>)
 8008c78:	3d01      	subs	r5, #1
 8008c7a:	429d      	cmp	r5, r3
 8008c7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008c80:	da50      	bge.n	8008d24 <_strtod_l+0x76c>
 8008c82:	1b5b      	subs	r3, r3, r5
 8008c84:	2b1f      	cmp	r3, #31
 8008c86:	eba2 0203 	sub.w	r2, r2, r3
 8008c8a:	f04f 0101 	mov.w	r1, #1
 8008c8e:	dc3d      	bgt.n	8008d0c <_strtod_l+0x754>
 8008c90:	fa01 f303 	lsl.w	r3, r1, r3
 8008c94:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008c96:	2300      	movs	r3, #0
 8008c98:	9310      	str	r3, [sp, #64]	@ 0x40
 8008c9a:	18bd      	adds	r5, r7, r2
 8008c9c:	9b08      	ldr	r3, [sp, #32]
 8008c9e:	42af      	cmp	r7, r5
 8008ca0:	4416      	add	r6, r2
 8008ca2:	441e      	add	r6, r3
 8008ca4:	463b      	mov	r3, r7
 8008ca6:	bfa8      	it	ge
 8008ca8:	462b      	movge	r3, r5
 8008caa:	42b3      	cmp	r3, r6
 8008cac:	bfa8      	it	ge
 8008cae:	4633      	movge	r3, r6
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	bfc2      	ittt	gt
 8008cb4:	1aed      	subgt	r5, r5, r3
 8008cb6:	1af6      	subgt	r6, r6, r3
 8008cb8:	1aff      	subgt	r7, r7, r3
 8008cba:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	dd16      	ble.n	8008cee <_strtod_l+0x736>
 8008cc0:	4641      	mov	r1, r8
 8008cc2:	9805      	ldr	r0, [sp, #20]
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	f7ff f9a5 	bl	8008014 <__pow5mult>
 8008cca:	4680      	mov	r8, r0
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	d0ba      	beq.n	8008c46 <_strtod_l+0x68e>
 8008cd0:	4601      	mov	r1, r0
 8008cd2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008cd4:	9805      	ldr	r0, [sp, #20]
 8008cd6:	f7ff f8f3 	bl	8007ec0 <__multiply>
 8008cda:	900e      	str	r0, [sp, #56]	@ 0x38
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	f43f ae8a 	beq.w	80089f6 <_strtod_l+0x43e>
 8008ce2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ce4:	9805      	ldr	r0, [sp, #20]
 8008ce6:	f7fe ffd7 	bl	8007c98 <_Bfree>
 8008cea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cec:	931a      	str	r3, [sp, #104]	@ 0x68
 8008cee:	2d00      	cmp	r5, #0
 8008cf0:	dc1d      	bgt.n	8008d2e <_strtod_l+0x776>
 8008cf2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	dd23      	ble.n	8008d40 <_strtod_l+0x788>
 8008cf8:	4649      	mov	r1, r9
 8008cfa:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008cfc:	9805      	ldr	r0, [sp, #20]
 8008cfe:	f7ff f989 	bl	8008014 <__pow5mult>
 8008d02:	4681      	mov	r9, r0
 8008d04:	b9e0      	cbnz	r0, 8008d40 <_strtod_l+0x788>
 8008d06:	f04f 0900 	mov.w	r9, #0
 8008d0a:	e674      	b.n	80089f6 <_strtod_l+0x43e>
 8008d0c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008d10:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008d14:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008d18:	35e2      	adds	r5, #226	@ 0xe2
 8008d1a:	fa01 f305 	lsl.w	r3, r1, r5
 8008d1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d20:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008d22:	e7ba      	b.n	8008c9a <_strtod_l+0x6e2>
 8008d24:	2300      	movs	r3, #0
 8008d26:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d28:	2301      	movs	r3, #1
 8008d2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008d2c:	e7b5      	b.n	8008c9a <_strtod_l+0x6e2>
 8008d2e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d30:	9805      	ldr	r0, [sp, #20]
 8008d32:	462a      	mov	r2, r5
 8008d34:	f7ff f9c8 	bl	80080c8 <__lshift>
 8008d38:	901a      	str	r0, [sp, #104]	@ 0x68
 8008d3a:	2800      	cmp	r0, #0
 8008d3c:	d1d9      	bne.n	8008cf2 <_strtod_l+0x73a>
 8008d3e:	e65a      	b.n	80089f6 <_strtod_l+0x43e>
 8008d40:	2e00      	cmp	r6, #0
 8008d42:	dd07      	ble.n	8008d54 <_strtod_l+0x79c>
 8008d44:	4649      	mov	r1, r9
 8008d46:	9805      	ldr	r0, [sp, #20]
 8008d48:	4632      	mov	r2, r6
 8008d4a:	f7ff f9bd 	bl	80080c8 <__lshift>
 8008d4e:	4681      	mov	r9, r0
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d0d8      	beq.n	8008d06 <_strtod_l+0x74e>
 8008d54:	2f00      	cmp	r7, #0
 8008d56:	dd08      	ble.n	8008d6a <_strtod_l+0x7b2>
 8008d58:	4641      	mov	r1, r8
 8008d5a:	9805      	ldr	r0, [sp, #20]
 8008d5c:	463a      	mov	r2, r7
 8008d5e:	f7ff f9b3 	bl	80080c8 <__lshift>
 8008d62:	4680      	mov	r8, r0
 8008d64:	2800      	cmp	r0, #0
 8008d66:	f43f ae46 	beq.w	80089f6 <_strtod_l+0x43e>
 8008d6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d6c:	9805      	ldr	r0, [sp, #20]
 8008d6e:	464a      	mov	r2, r9
 8008d70:	f7ff fa32 	bl	80081d8 <__mdiff>
 8008d74:	4604      	mov	r4, r0
 8008d76:	2800      	cmp	r0, #0
 8008d78:	f43f ae3d 	beq.w	80089f6 <_strtod_l+0x43e>
 8008d7c:	68c3      	ldr	r3, [r0, #12]
 8008d7e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d80:	2300      	movs	r3, #0
 8008d82:	60c3      	str	r3, [r0, #12]
 8008d84:	4641      	mov	r1, r8
 8008d86:	f7ff fa0b 	bl	80081a0 <__mcmp>
 8008d8a:	2800      	cmp	r0, #0
 8008d8c:	da46      	bge.n	8008e1c <_strtod_l+0x864>
 8008d8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d90:	ea53 030a 	orrs.w	r3, r3, sl
 8008d94:	d16c      	bne.n	8008e70 <_strtod_l+0x8b8>
 8008d96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d168      	bne.n	8008e70 <_strtod_l+0x8b8>
 8008d9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008da2:	0d1b      	lsrs	r3, r3, #20
 8008da4:	051b      	lsls	r3, r3, #20
 8008da6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008daa:	d961      	bls.n	8008e70 <_strtod_l+0x8b8>
 8008dac:	6963      	ldr	r3, [r4, #20]
 8008dae:	b913      	cbnz	r3, 8008db6 <_strtod_l+0x7fe>
 8008db0:	6923      	ldr	r3, [r4, #16]
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	dd5c      	ble.n	8008e70 <_strtod_l+0x8b8>
 8008db6:	4621      	mov	r1, r4
 8008db8:	2201      	movs	r2, #1
 8008dba:	9805      	ldr	r0, [sp, #20]
 8008dbc:	f7ff f984 	bl	80080c8 <__lshift>
 8008dc0:	4641      	mov	r1, r8
 8008dc2:	4604      	mov	r4, r0
 8008dc4:	f7ff f9ec 	bl	80081a0 <__mcmp>
 8008dc8:	2800      	cmp	r0, #0
 8008dca:	dd51      	ble.n	8008e70 <_strtod_l+0x8b8>
 8008dcc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008dd0:	9a08      	ldr	r2, [sp, #32]
 8008dd2:	0d1b      	lsrs	r3, r3, #20
 8008dd4:	051b      	lsls	r3, r3, #20
 8008dd6:	2a00      	cmp	r2, #0
 8008dd8:	d06b      	beq.n	8008eb2 <_strtod_l+0x8fa>
 8008dda:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008dde:	d868      	bhi.n	8008eb2 <_strtod_l+0x8fa>
 8008de0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008de4:	f67f ae9d 	bls.w	8008b22 <_strtod_l+0x56a>
 8008de8:	4b0a      	ldr	r3, [pc, #40]	@ (8008e14 <_strtod_l+0x85c>)
 8008dea:	4650      	mov	r0, sl
 8008dec:	4659      	mov	r1, fp
 8008dee:	2200      	movs	r2, #0
 8008df0:	f7f7 fc12 	bl	8000618 <__aeabi_dmul>
 8008df4:	4b08      	ldr	r3, [pc, #32]	@ (8008e18 <_strtod_l+0x860>)
 8008df6:	400b      	ands	r3, r1
 8008df8:	4682      	mov	sl, r0
 8008dfa:	468b      	mov	fp, r1
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f47f ae05 	bne.w	8008a0c <_strtod_l+0x454>
 8008e02:	9a05      	ldr	r2, [sp, #20]
 8008e04:	2322      	movs	r3, #34	@ 0x22
 8008e06:	6013      	str	r3, [r2, #0]
 8008e08:	e600      	b.n	8008a0c <_strtod_l+0x454>
 8008e0a:	bf00      	nop
 8008e0c:	0800b458 	.word	0x0800b458
 8008e10:	fffffc02 	.word	0xfffffc02
 8008e14:	39500000 	.word	0x39500000
 8008e18:	7ff00000 	.word	0x7ff00000
 8008e1c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008e20:	d165      	bne.n	8008eee <_strtod_l+0x936>
 8008e22:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008e24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e28:	b35a      	cbz	r2, 8008e82 <_strtod_l+0x8ca>
 8008e2a:	4a9f      	ldr	r2, [pc, #636]	@ (80090a8 <_strtod_l+0xaf0>)
 8008e2c:	4293      	cmp	r3, r2
 8008e2e:	d12b      	bne.n	8008e88 <_strtod_l+0x8d0>
 8008e30:	9b08      	ldr	r3, [sp, #32]
 8008e32:	4651      	mov	r1, sl
 8008e34:	b303      	cbz	r3, 8008e78 <_strtod_l+0x8c0>
 8008e36:	4b9d      	ldr	r3, [pc, #628]	@ (80090ac <_strtod_l+0xaf4>)
 8008e38:	465a      	mov	r2, fp
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008e40:	f04f 32ff 	mov.w	r2, #4294967295
 8008e44:	d81b      	bhi.n	8008e7e <_strtod_l+0x8c6>
 8008e46:	0d1b      	lsrs	r3, r3, #20
 8008e48:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e50:	4299      	cmp	r1, r3
 8008e52:	d119      	bne.n	8008e88 <_strtod_l+0x8d0>
 8008e54:	4b96      	ldr	r3, [pc, #600]	@ (80090b0 <_strtod_l+0xaf8>)
 8008e56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e58:	429a      	cmp	r2, r3
 8008e5a:	d102      	bne.n	8008e62 <_strtod_l+0x8aa>
 8008e5c:	3101      	adds	r1, #1
 8008e5e:	f43f adca 	beq.w	80089f6 <_strtod_l+0x43e>
 8008e62:	4b92      	ldr	r3, [pc, #584]	@ (80090ac <_strtod_l+0xaf4>)
 8008e64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e66:	401a      	ands	r2, r3
 8008e68:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008e6c:	f04f 0a00 	mov.w	sl, #0
 8008e70:	9b08      	ldr	r3, [sp, #32]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d1b8      	bne.n	8008de8 <_strtod_l+0x830>
 8008e76:	e5c9      	b.n	8008a0c <_strtod_l+0x454>
 8008e78:	f04f 33ff 	mov.w	r3, #4294967295
 8008e7c:	e7e8      	b.n	8008e50 <_strtod_l+0x898>
 8008e7e:	4613      	mov	r3, r2
 8008e80:	e7e6      	b.n	8008e50 <_strtod_l+0x898>
 8008e82:	ea53 030a 	orrs.w	r3, r3, sl
 8008e86:	d0a1      	beq.n	8008dcc <_strtod_l+0x814>
 8008e88:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008e8a:	b1db      	cbz	r3, 8008ec4 <_strtod_l+0x90c>
 8008e8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e8e:	4213      	tst	r3, r2
 8008e90:	d0ee      	beq.n	8008e70 <_strtod_l+0x8b8>
 8008e92:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008e94:	9a08      	ldr	r2, [sp, #32]
 8008e96:	4650      	mov	r0, sl
 8008e98:	4659      	mov	r1, fp
 8008e9a:	b1bb      	cbz	r3, 8008ecc <_strtod_l+0x914>
 8008e9c:	f7ff fb6e 	bl	800857c <sulp>
 8008ea0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ea4:	ec53 2b10 	vmov	r2, r3, d0
 8008ea8:	f7f7 fa00 	bl	80002ac <__adddf3>
 8008eac:	4682      	mov	sl, r0
 8008eae:	468b      	mov	fp, r1
 8008eb0:	e7de      	b.n	8008e70 <_strtod_l+0x8b8>
 8008eb2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008eb6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008eba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008ebe:	f04f 3aff 	mov.w	sl, #4294967295
 8008ec2:	e7d5      	b.n	8008e70 <_strtod_l+0x8b8>
 8008ec4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008ec6:	ea13 0f0a 	tst.w	r3, sl
 8008eca:	e7e1      	b.n	8008e90 <_strtod_l+0x8d8>
 8008ecc:	f7ff fb56 	bl	800857c <sulp>
 8008ed0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ed4:	ec53 2b10 	vmov	r2, r3, d0
 8008ed8:	f7f7 f9e6 	bl	80002a8 <__aeabi_dsub>
 8008edc:	2200      	movs	r2, #0
 8008ede:	2300      	movs	r3, #0
 8008ee0:	4682      	mov	sl, r0
 8008ee2:	468b      	mov	fp, r1
 8008ee4:	f7f7 fe00 	bl	8000ae8 <__aeabi_dcmpeq>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	d0c1      	beq.n	8008e70 <_strtod_l+0x8b8>
 8008eec:	e619      	b.n	8008b22 <_strtod_l+0x56a>
 8008eee:	4641      	mov	r1, r8
 8008ef0:	4620      	mov	r0, r4
 8008ef2:	f7ff facd 	bl	8008490 <__ratio>
 8008ef6:	ec57 6b10 	vmov	r6, r7, d0
 8008efa:	2200      	movs	r2, #0
 8008efc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008f00:	4630      	mov	r0, r6
 8008f02:	4639      	mov	r1, r7
 8008f04:	f7f7 fe04 	bl	8000b10 <__aeabi_dcmple>
 8008f08:	2800      	cmp	r0, #0
 8008f0a:	d06f      	beq.n	8008fec <_strtod_l+0xa34>
 8008f0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d17a      	bne.n	8009008 <_strtod_l+0xa50>
 8008f12:	f1ba 0f00 	cmp.w	sl, #0
 8008f16:	d158      	bne.n	8008fca <_strtod_l+0xa12>
 8008f18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d15a      	bne.n	8008fd8 <_strtod_l+0xa20>
 8008f22:	4b64      	ldr	r3, [pc, #400]	@ (80090b4 <_strtod_l+0xafc>)
 8008f24:	2200      	movs	r2, #0
 8008f26:	4630      	mov	r0, r6
 8008f28:	4639      	mov	r1, r7
 8008f2a:	f7f7 fde7 	bl	8000afc <__aeabi_dcmplt>
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	d159      	bne.n	8008fe6 <_strtod_l+0xa2e>
 8008f32:	4630      	mov	r0, r6
 8008f34:	4639      	mov	r1, r7
 8008f36:	4b60      	ldr	r3, [pc, #384]	@ (80090b8 <_strtod_l+0xb00>)
 8008f38:	2200      	movs	r2, #0
 8008f3a:	f7f7 fb6d 	bl	8000618 <__aeabi_dmul>
 8008f3e:	4606      	mov	r6, r0
 8008f40:	460f      	mov	r7, r1
 8008f42:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008f46:	9606      	str	r6, [sp, #24]
 8008f48:	9307      	str	r3, [sp, #28]
 8008f4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f4e:	4d57      	ldr	r5, [pc, #348]	@ (80090ac <_strtod_l+0xaf4>)
 8008f50:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008f54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f56:	401d      	ands	r5, r3
 8008f58:	4b58      	ldr	r3, [pc, #352]	@ (80090bc <_strtod_l+0xb04>)
 8008f5a:	429d      	cmp	r5, r3
 8008f5c:	f040 80b2 	bne.w	80090c4 <_strtod_l+0xb0c>
 8008f60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f62:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008f66:	ec4b ab10 	vmov	d0, sl, fp
 8008f6a:	f7ff f9c9 	bl	8008300 <__ulp>
 8008f6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f72:	ec51 0b10 	vmov	r0, r1, d0
 8008f76:	f7f7 fb4f 	bl	8000618 <__aeabi_dmul>
 8008f7a:	4652      	mov	r2, sl
 8008f7c:	465b      	mov	r3, fp
 8008f7e:	f7f7 f995 	bl	80002ac <__adddf3>
 8008f82:	460b      	mov	r3, r1
 8008f84:	4949      	ldr	r1, [pc, #292]	@ (80090ac <_strtod_l+0xaf4>)
 8008f86:	4a4e      	ldr	r2, [pc, #312]	@ (80090c0 <_strtod_l+0xb08>)
 8008f88:	4019      	ands	r1, r3
 8008f8a:	4291      	cmp	r1, r2
 8008f8c:	4682      	mov	sl, r0
 8008f8e:	d942      	bls.n	8009016 <_strtod_l+0xa5e>
 8008f90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008f92:	4b47      	ldr	r3, [pc, #284]	@ (80090b0 <_strtod_l+0xaf8>)
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d103      	bne.n	8008fa0 <_strtod_l+0x9e8>
 8008f98:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	f43f ad2b 	beq.w	80089f6 <_strtod_l+0x43e>
 8008fa0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80090b0 <_strtod_l+0xaf8>
 8008fa4:	f04f 3aff 	mov.w	sl, #4294967295
 8008fa8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008faa:	9805      	ldr	r0, [sp, #20]
 8008fac:	f7fe fe74 	bl	8007c98 <_Bfree>
 8008fb0:	9805      	ldr	r0, [sp, #20]
 8008fb2:	4649      	mov	r1, r9
 8008fb4:	f7fe fe70 	bl	8007c98 <_Bfree>
 8008fb8:	9805      	ldr	r0, [sp, #20]
 8008fba:	4641      	mov	r1, r8
 8008fbc:	f7fe fe6c 	bl	8007c98 <_Bfree>
 8008fc0:	9805      	ldr	r0, [sp, #20]
 8008fc2:	4621      	mov	r1, r4
 8008fc4:	f7fe fe68 	bl	8007c98 <_Bfree>
 8008fc8:	e618      	b.n	8008bfc <_strtod_l+0x644>
 8008fca:	f1ba 0f01 	cmp.w	sl, #1
 8008fce:	d103      	bne.n	8008fd8 <_strtod_l+0xa20>
 8008fd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	f43f ada5 	beq.w	8008b22 <_strtod_l+0x56a>
 8008fd8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009088 <_strtod_l+0xad0>
 8008fdc:	4f35      	ldr	r7, [pc, #212]	@ (80090b4 <_strtod_l+0xafc>)
 8008fde:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008fe2:	2600      	movs	r6, #0
 8008fe4:	e7b1      	b.n	8008f4a <_strtod_l+0x992>
 8008fe6:	4f34      	ldr	r7, [pc, #208]	@ (80090b8 <_strtod_l+0xb00>)
 8008fe8:	2600      	movs	r6, #0
 8008fea:	e7aa      	b.n	8008f42 <_strtod_l+0x98a>
 8008fec:	4b32      	ldr	r3, [pc, #200]	@ (80090b8 <_strtod_l+0xb00>)
 8008fee:	4630      	mov	r0, r6
 8008ff0:	4639      	mov	r1, r7
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	f7f7 fb10 	bl	8000618 <__aeabi_dmul>
 8008ff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ffa:	4606      	mov	r6, r0
 8008ffc:	460f      	mov	r7, r1
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d09f      	beq.n	8008f42 <_strtod_l+0x98a>
 8009002:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009006:	e7a0      	b.n	8008f4a <_strtod_l+0x992>
 8009008:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009090 <_strtod_l+0xad8>
 800900c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009010:	ec57 6b17 	vmov	r6, r7, d7
 8009014:	e799      	b.n	8008f4a <_strtod_l+0x992>
 8009016:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800901a:	9b08      	ldr	r3, [sp, #32]
 800901c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009020:	2b00      	cmp	r3, #0
 8009022:	d1c1      	bne.n	8008fa8 <_strtod_l+0x9f0>
 8009024:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009028:	0d1b      	lsrs	r3, r3, #20
 800902a:	051b      	lsls	r3, r3, #20
 800902c:	429d      	cmp	r5, r3
 800902e:	d1bb      	bne.n	8008fa8 <_strtod_l+0x9f0>
 8009030:	4630      	mov	r0, r6
 8009032:	4639      	mov	r1, r7
 8009034:	f7f7 fe50 	bl	8000cd8 <__aeabi_d2lz>
 8009038:	f7f7 fac0 	bl	80005bc <__aeabi_l2d>
 800903c:	4602      	mov	r2, r0
 800903e:	460b      	mov	r3, r1
 8009040:	4630      	mov	r0, r6
 8009042:	4639      	mov	r1, r7
 8009044:	f7f7 f930 	bl	80002a8 <__aeabi_dsub>
 8009048:	460b      	mov	r3, r1
 800904a:	4602      	mov	r2, r0
 800904c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009050:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009056:	ea46 060a 	orr.w	r6, r6, sl
 800905a:	431e      	orrs	r6, r3
 800905c:	d06f      	beq.n	800913e <_strtod_l+0xb86>
 800905e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009098 <_strtod_l+0xae0>)
 8009060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009064:	f7f7 fd4a 	bl	8000afc <__aeabi_dcmplt>
 8009068:	2800      	cmp	r0, #0
 800906a:	f47f accf 	bne.w	8008a0c <_strtod_l+0x454>
 800906e:	a30c      	add	r3, pc, #48	@ (adr r3, 80090a0 <_strtod_l+0xae8>)
 8009070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009074:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009078:	f7f7 fd5e 	bl	8000b38 <__aeabi_dcmpgt>
 800907c:	2800      	cmp	r0, #0
 800907e:	d093      	beq.n	8008fa8 <_strtod_l+0x9f0>
 8009080:	e4c4      	b.n	8008a0c <_strtod_l+0x454>
 8009082:	bf00      	nop
 8009084:	f3af 8000 	nop.w
 8009088:	00000000 	.word	0x00000000
 800908c:	bff00000 	.word	0xbff00000
 8009090:	00000000 	.word	0x00000000
 8009094:	3ff00000 	.word	0x3ff00000
 8009098:	94a03595 	.word	0x94a03595
 800909c:	3fdfffff 	.word	0x3fdfffff
 80090a0:	35afe535 	.word	0x35afe535
 80090a4:	3fe00000 	.word	0x3fe00000
 80090a8:	000fffff 	.word	0x000fffff
 80090ac:	7ff00000 	.word	0x7ff00000
 80090b0:	7fefffff 	.word	0x7fefffff
 80090b4:	3ff00000 	.word	0x3ff00000
 80090b8:	3fe00000 	.word	0x3fe00000
 80090bc:	7fe00000 	.word	0x7fe00000
 80090c0:	7c9fffff 	.word	0x7c9fffff
 80090c4:	9b08      	ldr	r3, [sp, #32]
 80090c6:	b323      	cbz	r3, 8009112 <_strtod_l+0xb5a>
 80090c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80090cc:	d821      	bhi.n	8009112 <_strtod_l+0xb5a>
 80090ce:	a328      	add	r3, pc, #160	@ (adr r3, 8009170 <_strtod_l+0xbb8>)
 80090d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d4:	4630      	mov	r0, r6
 80090d6:	4639      	mov	r1, r7
 80090d8:	f7f7 fd1a 	bl	8000b10 <__aeabi_dcmple>
 80090dc:	b1a0      	cbz	r0, 8009108 <_strtod_l+0xb50>
 80090de:	4639      	mov	r1, r7
 80090e0:	4630      	mov	r0, r6
 80090e2:	f7f7 fd71 	bl	8000bc8 <__aeabi_d2uiz>
 80090e6:	2801      	cmp	r0, #1
 80090e8:	bf38      	it	cc
 80090ea:	2001      	movcc	r0, #1
 80090ec:	f7f7 fa1a 	bl	8000524 <__aeabi_ui2d>
 80090f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090f2:	4606      	mov	r6, r0
 80090f4:	460f      	mov	r7, r1
 80090f6:	b9fb      	cbnz	r3, 8009138 <_strtod_l+0xb80>
 80090f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80090fc:	9014      	str	r0, [sp, #80]	@ 0x50
 80090fe:	9315      	str	r3, [sp, #84]	@ 0x54
 8009100:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009104:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009108:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800910a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800910e:	1b5b      	subs	r3, r3, r5
 8009110:	9311      	str	r3, [sp, #68]	@ 0x44
 8009112:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009116:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800911a:	f7ff f8f1 	bl	8008300 <__ulp>
 800911e:	4650      	mov	r0, sl
 8009120:	ec53 2b10 	vmov	r2, r3, d0
 8009124:	4659      	mov	r1, fp
 8009126:	f7f7 fa77 	bl	8000618 <__aeabi_dmul>
 800912a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800912e:	f7f7 f8bd 	bl	80002ac <__adddf3>
 8009132:	4682      	mov	sl, r0
 8009134:	468b      	mov	fp, r1
 8009136:	e770      	b.n	800901a <_strtod_l+0xa62>
 8009138:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800913c:	e7e0      	b.n	8009100 <_strtod_l+0xb48>
 800913e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009178 <_strtod_l+0xbc0>)
 8009140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009144:	f7f7 fcda 	bl	8000afc <__aeabi_dcmplt>
 8009148:	e798      	b.n	800907c <_strtod_l+0xac4>
 800914a:	2300      	movs	r3, #0
 800914c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800914e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009150:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009152:	6013      	str	r3, [r2, #0]
 8009154:	f7ff ba6d 	b.w	8008632 <_strtod_l+0x7a>
 8009158:	2a65      	cmp	r2, #101	@ 0x65
 800915a:	f43f ab66 	beq.w	800882a <_strtod_l+0x272>
 800915e:	2a45      	cmp	r2, #69	@ 0x45
 8009160:	f43f ab63 	beq.w	800882a <_strtod_l+0x272>
 8009164:	2301      	movs	r3, #1
 8009166:	f7ff bb9e 	b.w	80088a6 <_strtod_l+0x2ee>
 800916a:	bf00      	nop
 800916c:	f3af 8000 	nop.w
 8009170:	ffc00000 	.word	0xffc00000
 8009174:	41dfffff 	.word	0x41dfffff
 8009178:	94a03595 	.word	0x94a03595
 800917c:	3fcfffff 	.word	0x3fcfffff

08009180 <_strtod_r>:
 8009180:	4b01      	ldr	r3, [pc, #4]	@ (8009188 <_strtod_r+0x8>)
 8009182:	f7ff ba19 	b.w	80085b8 <_strtod_l>
 8009186:	bf00      	nop
 8009188:	20000070 	.word	0x20000070

0800918c <_strtol_l.constprop.0>:
 800918c:	2b24      	cmp	r3, #36	@ 0x24
 800918e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009192:	4686      	mov	lr, r0
 8009194:	4690      	mov	r8, r2
 8009196:	d801      	bhi.n	800919c <_strtol_l.constprop.0+0x10>
 8009198:	2b01      	cmp	r3, #1
 800919a:	d106      	bne.n	80091aa <_strtol_l.constprop.0+0x1e>
 800919c:	f7fd fdba 	bl	8006d14 <__errno>
 80091a0:	2316      	movs	r3, #22
 80091a2:	6003      	str	r3, [r0, #0]
 80091a4:	2000      	movs	r0, #0
 80091a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091aa:	4834      	ldr	r0, [pc, #208]	@ (800927c <_strtol_l.constprop.0+0xf0>)
 80091ac:	460d      	mov	r5, r1
 80091ae:	462a      	mov	r2, r5
 80091b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80091b4:	5d06      	ldrb	r6, [r0, r4]
 80091b6:	f016 0608 	ands.w	r6, r6, #8
 80091ba:	d1f8      	bne.n	80091ae <_strtol_l.constprop.0+0x22>
 80091bc:	2c2d      	cmp	r4, #45	@ 0x2d
 80091be:	d12d      	bne.n	800921c <_strtol_l.constprop.0+0x90>
 80091c0:	782c      	ldrb	r4, [r5, #0]
 80091c2:	2601      	movs	r6, #1
 80091c4:	1c95      	adds	r5, r2, #2
 80091c6:	f033 0210 	bics.w	r2, r3, #16
 80091ca:	d109      	bne.n	80091e0 <_strtol_l.constprop.0+0x54>
 80091cc:	2c30      	cmp	r4, #48	@ 0x30
 80091ce:	d12a      	bne.n	8009226 <_strtol_l.constprop.0+0x9a>
 80091d0:	782a      	ldrb	r2, [r5, #0]
 80091d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80091d6:	2a58      	cmp	r2, #88	@ 0x58
 80091d8:	d125      	bne.n	8009226 <_strtol_l.constprop.0+0x9a>
 80091da:	786c      	ldrb	r4, [r5, #1]
 80091dc:	2310      	movs	r3, #16
 80091de:	3502      	adds	r5, #2
 80091e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80091e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80091e8:	2200      	movs	r2, #0
 80091ea:	fbbc f9f3 	udiv	r9, ip, r3
 80091ee:	4610      	mov	r0, r2
 80091f0:	fb03 ca19 	mls	sl, r3, r9, ip
 80091f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80091f8:	2f09      	cmp	r7, #9
 80091fa:	d81b      	bhi.n	8009234 <_strtol_l.constprop.0+0xa8>
 80091fc:	463c      	mov	r4, r7
 80091fe:	42a3      	cmp	r3, r4
 8009200:	dd27      	ble.n	8009252 <_strtol_l.constprop.0+0xc6>
 8009202:	1c57      	adds	r7, r2, #1
 8009204:	d007      	beq.n	8009216 <_strtol_l.constprop.0+0x8a>
 8009206:	4581      	cmp	r9, r0
 8009208:	d320      	bcc.n	800924c <_strtol_l.constprop.0+0xc0>
 800920a:	d101      	bne.n	8009210 <_strtol_l.constprop.0+0x84>
 800920c:	45a2      	cmp	sl, r4
 800920e:	db1d      	blt.n	800924c <_strtol_l.constprop.0+0xc0>
 8009210:	fb00 4003 	mla	r0, r0, r3, r4
 8009214:	2201      	movs	r2, #1
 8009216:	f815 4b01 	ldrb.w	r4, [r5], #1
 800921a:	e7eb      	b.n	80091f4 <_strtol_l.constprop.0+0x68>
 800921c:	2c2b      	cmp	r4, #43	@ 0x2b
 800921e:	bf04      	itt	eq
 8009220:	782c      	ldrbeq	r4, [r5, #0]
 8009222:	1c95      	addeq	r5, r2, #2
 8009224:	e7cf      	b.n	80091c6 <_strtol_l.constprop.0+0x3a>
 8009226:	2b00      	cmp	r3, #0
 8009228:	d1da      	bne.n	80091e0 <_strtol_l.constprop.0+0x54>
 800922a:	2c30      	cmp	r4, #48	@ 0x30
 800922c:	bf0c      	ite	eq
 800922e:	2308      	moveq	r3, #8
 8009230:	230a      	movne	r3, #10
 8009232:	e7d5      	b.n	80091e0 <_strtol_l.constprop.0+0x54>
 8009234:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009238:	2f19      	cmp	r7, #25
 800923a:	d801      	bhi.n	8009240 <_strtol_l.constprop.0+0xb4>
 800923c:	3c37      	subs	r4, #55	@ 0x37
 800923e:	e7de      	b.n	80091fe <_strtol_l.constprop.0+0x72>
 8009240:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009244:	2f19      	cmp	r7, #25
 8009246:	d804      	bhi.n	8009252 <_strtol_l.constprop.0+0xc6>
 8009248:	3c57      	subs	r4, #87	@ 0x57
 800924a:	e7d8      	b.n	80091fe <_strtol_l.constprop.0+0x72>
 800924c:	f04f 32ff 	mov.w	r2, #4294967295
 8009250:	e7e1      	b.n	8009216 <_strtol_l.constprop.0+0x8a>
 8009252:	1c53      	adds	r3, r2, #1
 8009254:	d108      	bne.n	8009268 <_strtol_l.constprop.0+0xdc>
 8009256:	2322      	movs	r3, #34	@ 0x22
 8009258:	f8ce 3000 	str.w	r3, [lr]
 800925c:	4660      	mov	r0, ip
 800925e:	f1b8 0f00 	cmp.w	r8, #0
 8009262:	d0a0      	beq.n	80091a6 <_strtol_l.constprop.0+0x1a>
 8009264:	1e69      	subs	r1, r5, #1
 8009266:	e006      	b.n	8009276 <_strtol_l.constprop.0+0xea>
 8009268:	b106      	cbz	r6, 800926c <_strtol_l.constprop.0+0xe0>
 800926a:	4240      	negs	r0, r0
 800926c:	f1b8 0f00 	cmp.w	r8, #0
 8009270:	d099      	beq.n	80091a6 <_strtol_l.constprop.0+0x1a>
 8009272:	2a00      	cmp	r2, #0
 8009274:	d1f6      	bne.n	8009264 <_strtol_l.constprop.0+0xd8>
 8009276:	f8c8 1000 	str.w	r1, [r8]
 800927a:	e794      	b.n	80091a6 <_strtol_l.constprop.0+0x1a>
 800927c:	0800b481 	.word	0x0800b481

08009280 <_strtol_r>:
 8009280:	f7ff bf84 	b.w	800918c <_strtol_l.constprop.0>

08009284 <__ssputs_r>:
 8009284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009288:	688e      	ldr	r6, [r1, #8]
 800928a:	461f      	mov	r7, r3
 800928c:	42be      	cmp	r6, r7
 800928e:	680b      	ldr	r3, [r1, #0]
 8009290:	4682      	mov	sl, r0
 8009292:	460c      	mov	r4, r1
 8009294:	4690      	mov	r8, r2
 8009296:	d82d      	bhi.n	80092f4 <__ssputs_r+0x70>
 8009298:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800929c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80092a0:	d026      	beq.n	80092f0 <__ssputs_r+0x6c>
 80092a2:	6965      	ldr	r5, [r4, #20]
 80092a4:	6909      	ldr	r1, [r1, #16]
 80092a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092aa:	eba3 0901 	sub.w	r9, r3, r1
 80092ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092b2:	1c7b      	adds	r3, r7, #1
 80092b4:	444b      	add	r3, r9
 80092b6:	106d      	asrs	r5, r5, #1
 80092b8:	429d      	cmp	r5, r3
 80092ba:	bf38      	it	cc
 80092bc:	461d      	movcc	r5, r3
 80092be:	0553      	lsls	r3, r2, #21
 80092c0:	d527      	bpl.n	8009312 <__ssputs_r+0x8e>
 80092c2:	4629      	mov	r1, r5
 80092c4:	f7fe fc1c 	bl	8007b00 <_malloc_r>
 80092c8:	4606      	mov	r6, r0
 80092ca:	b360      	cbz	r0, 8009326 <__ssputs_r+0xa2>
 80092cc:	6921      	ldr	r1, [r4, #16]
 80092ce:	464a      	mov	r2, r9
 80092d0:	f000 fa18 	bl	8009704 <memcpy>
 80092d4:	89a3      	ldrh	r3, [r4, #12]
 80092d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80092da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092de:	81a3      	strh	r3, [r4, #12]
 80092e0:	6126      	str	r6, [r4, #16]
 80092e2:	6165      	str	r5, [r4, #20]
 80092e4:	444e      	add	r6, r9
 80092e6:	eba5 0509 	sub.w	r5, r5, r9
 80092ea:	6026      	str	r6, [r4, #0]
 80092ec:	60a5      	str	r5, [r4, #8]
 80092ee:	463e      	mov	r6, r7
 80092f0:	42be      	cmp	r6, r7
 80092f2:	d900      	bls.n	80092f6 <__ssputs_r+0x72>
 80092f4:	463e      	mov	r6, r7
 80092f6:	6820      	ldr	r0, [r4, #0]
 80092f8:	4632      	mov	r2, r6
 80092fa:	4641      	mov	r1, r8
 80092fc:	f000 f9c6 	bl	800968c <memmove>
 8009300:	68a3      	ldr	r3, [r4, #8]
 8009302:	1b9b      	subs	r3, r3, r6
 8009304:	60a3      	str	r3, [r4, #8]
 8009306:	6823      	ldr	r3, [r4, #0]
 8009308:	4433      	add	r3, r6
 800930a:	6023      	str	r3, [r4, #0]
 800930c:	2000      	movs	r0, #0
 800930e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009312:	462a      	mov	r2, r5
 8009314:	f000 fd89 	bl	8009e2a <_realloc_r>
 8009318:	4606      	mov	r6, r0
 800931a:	2800      	cmp	r0, #0
 800931c:	d1e0      	bne.n	80092e0 <__ssputs_r+0x5c>
 800931e:	6921      	ldr	r1, [r4, #16]
 8009320:	4650      	mov	r0, sl
 8009322:	f7fe fb79 	bl	8007a18 <_free_r>
 8009326:	230c      	movs	r3, #12
 8009328:	f8ca 3000 	str.w	r3, [sl]
 800932c:	89a3      	ldrh	r3, [r4, #12]
 800932e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009332:	81a3      	strh	r3, [r4, #12]
 8009334:	f04f 30ff 	mov.w	r0, #4294967295
 8009338:	e7e9      	b.n	800930e <__ssputs_r+0x8a>
	...

0800933c <_svfiprintf_r>:
 800933c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009340:	4698      	mov	r8, r3
 8009342:	898b      	ldrh	r3, [r1, #12]
 8009344:	061b      	lsls	r3, r3, #24
 8009346:	b09d      	sub	sp, #116	@ 0x74
 8009348:	4607      	mov	r7, r0
 800934a:	460d      	mov	r5, r1
 800934c:	4614      	mov	r4, r2
 800934e:	d510      	bpl.n	8009372 <_svfiprintf_r+0x36>
 8009350:	690b      	ldr	r3, [r1, #16]
 8009352:	b973      	cbnz	r3, 8009372 <_svfiprintf_r+0x36>
 8009354:	2140      	movs	r1, #64	@ 0x40
 8009356:	f7fe fbd3 	bl	8007b00 <_malloc_r>
 800935a:	6028      	str	r0, [r5, #0]
 800935c:	6128      	str	r0, [r5, #16]
 800935e:	b930      	cbnz	r0, 800936e <_svfiprintf_r+0x32>
 8009360:	230c      	movs	r3, #12
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	f04f 30ff 	mov.w	r0, #4294967295
 8009368:	b01d      	add	sp, #116	@ 0x74
 800936a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800936e:	2340      	movs	r3, #64	@ 0x40
 8009370:	616b      	str	r3, [r5, #20]
 8009372:	2300      	movs	r3, #0
 8009374:	9309      	str	r3, [sp, #36]	@ 0x24
 8009376:	2320      	movs	r3, #32
 8009378:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800937c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009380:	2330      	movs	r3, #48	@ 0x30
 8009382:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009520 <_svfiprintf_r+0x1e4>
 8009386:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800938a:	f04f 0901 	mov.w	r9, #1
 800938e:	4623      	mov	r3, r4
 8009390:	469a      	mov	sl, r3
 8009392:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009396:	b10a      	cbz	r2, 800939c <_svfiprintf_r+0x60>
 8009398:	2a25      	cmp	r2, #37	@ 0x25
 800939a:	d1f9      	bne.n	8009390 <_svfiprintf_r+0x54>
 800939c:	ebba 0b04 	subs.w	fp, sl, r4
 80093a0:	d00b      	beq.n	80093ba <_svfiprintf_r+0x7e>
 80093a2:	465b      	mov	r3, fp
 80093a4:	4622      	mov	r2, r4
 80093a6:	4629      	mov	r1, r5
 80093a8:	4638      	mov	r0, r7
 80093aa:	f7ff ff6b 	bl	8009284 <__ssputs_r>
 80093ae:	3001      	adds	r0, #1
 80093b0:	f000 80a7 	beq.w	8009502 <_svfiprintf_r+0x1c6>
 80093b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093b6:	445a      	add	r2, fp
 80093b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80093ba:	f89a 3000 	ldrb.w	r3, [sl]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	f000 809f 	beq.w	8009502 <_svfiprintf_r+0x1c6>
 80093c4:	2300      	movs	r3, #0
 80093c6:	f04f 32ff 	mov.w	r2, #4294967295
 80093ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093ce:	f10a 0a01 	add.w	sl, sl, #1
 80093d2:	9304      	str	r3, [sp, #16]
 80093d4:	9307      	str	r3, [sp, #28]
 80093d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80093da:	931a      	str	r3, [sp, #104]	@ 0x68
 80093dc:	4654      	mov	r4, sl
 80093de:	2205      	movs	r2, #5
 80093e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093e4:	484e      	ldr	r0, [pc, #312]	@ (8009520 <_svfiprintf_r+0x1e4>)
 80093e6:	f7f6 ff03 	bl	80001f0 <memchr>
 80093ea:	9a04      	ldr	r2, [sp, #16]
 80093ec:	b9d8      	cbnz	r0, 8009426 <_svfiprintf_r+0xea>
 80093ee:	06d0      	lsls	r0, r2, #27
 80093f0:	bf44      	itt	mi
 80093f2:	2320      	movmi	r3, #32
 80093f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80093f8:	0711      	lsls	r1, r2, #28
 80093fa:	bf44      	itt	mi
 80093fc:	232b      	movmi	r3, #43	@ 0x2b
 80093fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009402:	f89a 3000 	ldrb.w	r3, [sl]
 8009406:	2b2a      	cmp	r3, #42	@ 0x2a
 8009408:	d015      	beq.n	8009436 <_svfiprintf_r+0xfa>
 800940a:	9a07      	ldr	r2, [sp, #28]
 800940c:	4654      	mov	r4, sl
 800940e:	2000      	movs	r0, #0
 8009410:	f04f 0c0a 	mov.w	ip, #10
 8009414:	4621      	mov	r1, r4
 8009416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800941a:	3b30      	subs	r3, #48	@ 0x30
 800941c:	2b09      	cmp	r3, #9
 800941e:	d94b      	bls.n	80094b8 <_svfiprintf_r+0x17c>
 8009420:	b1b0      	cbz	r0, 8009450 <_svfiprintf_r+0x114>
 8009422:	9207      	str	r2, [sp, #28]
 8009424:	e014      	b.n	8009450 <_svfiprintf_r+0x114>
 8009426:	eba0 0308 	sub.w	r3, r0, r8
 800942a:	fa09 f303 	lsl.w	r3, r9, r3
 800942e:	4313      	orrs	r3, r2
 8009430:	9304      	str	r3, [sp, #16]
 8009432:	46a2      	mov	sl, r4
 8009434:	e7d2      	b.n	80093dc <_svfiprintf_r+0xa0>
 8009436:	9b03      	ldr	r3, [sp, #12]
 8009438:	1d19      	adds	r1, r3, #4
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	9103      	str	r1, [sp, #12]
 800943e:	2b00      	cmp	r3, #0
 8009440:	bfbb      	ittet	lt
 8009442:	425b      	neglt	r3, r3
 8009444:	f042 0202 	orrlt.w	r2, r2, #2
 8009448:	9307      	strge	r3, [sp, #28]
 800944a:	9307      	strlt	r3, [sp, #28]
 800944c:	bfb8      	it	lt
 800944e:	9204      	strlt	r2, [sp, #16]
 8009450:	7823      	ldrb	r3, [r4, #0]
 8009452:	2b2e      	cmp	r3, #46	@ 0x2e
 8009454:	d10a      	bne.n	800946c <_svfiprintf_r+0x130>
 8009456:	7863      	ldrb	r3, [r4, #1]
 8009458:	2b2a      	cmp	r3, #42	@ 0x2a
 800945a:	d132      	bne.n	80094c2 <_svfiprintf_r+0x186>
 800945c:	9b03      	ldr	r3, [sp, #12]
 800945e:	1d1a      	adds	r2, r3, #4
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	9203      	str	r2, [sp, #12]
 8009464:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009468:	3402      	adds	r4, #2
 800946a:	9305      	str	r3, [sp, #20]
 800946c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009530 <_svfiprintf_r+0x1f4>
 8009470:	7821      	ldrb	r1, [r4, #0]
 8009472:	2203      	movs	r2, #3
 8009474:	4650      	mov	r0, sl
 8009476:	f7f6 febb 	bl	80001f0 <memchr>
 800947a:	b138      	cbz	r0, 800948c <_svfiprintf_r+0x150>
 800947c:	9b04      	ldr	r3, [sp, #16]
 800947e:	eba0 000a 	sub.w	r0, r0, sl
 8009482:	2240      	movs	r2, #64	@ 0x40
 8009484:	4082      	lsls	r2, r0
 8009486:	4313      	orrs	r3, r2
 8009488:	3401      	adds	r4, #1
 800948a:	9304      	str	r3, [sp, #16]
 800948c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009490:	4824      	ldr	r0, [pc, #144]	@ (8009524 <_svfiprintf_r+0x1e8>)
 8009492:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009496:	2206      	movs	r2, #6
 8009498:	f7f6 feaa 	bl	80001f0 <memchr>
 800949c:	2800      	cmp	r0, #0
 800949e:	d036      	beq.n	800950e <_svfiprintf_r+0x1d2>
 80094a0:	4b21      	ldr	r3, [pc, #132]	@ (8009528 <_svfiprintf_r+0x1ec>)
 80094a2:	bb1b      	cbnz	r3, 80094ec <_svfiprintf_r+0x1b0>
 80094a4:	9b03      	ldr	r3, [sp, #12]
 80094a6:	3307      	adds	r3, #7
 80094a8:	f023 0307 	bic.w	r3, r3, #7
 80094ac:	3308      	adds	r3, #8
 80094ae:	9303      	str	r3, [sp, #12]
 80094b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b2:	4433      	add	r3, r6
 80094b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80094b6:	e76a      	b.n	800938e <_svfiprintf_r+0x52>
 80094b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80094bc:	460c      	mov	r4, r1
 80094be:	2001      	movs	r0, #1
 80094c0:	e7a8      	b.n	8009414 <_svfiprintf_r+0xd8>
 80094c2:	2300      	movs	r3, #0
 80094c4:	3401      	adds	r4, #1
 80094c6:	9305      	str	r3, [sp, #20]
 80094c8:	4619      	mov	r1, r3
 80094ca:	f04f 0c0a 	mov.w	ip, #10
 80094ce:	4620      	mov	r0, r4
 80094d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094d4:	3a30      	subs	r2, #48	@ 0x30
 80094d6:	2a09      	cmp	r2, #9
 80094d8:	d903      	bls.n	80094e2 <_svfiprintf_r+0x1a6>
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d0c6      	beq.n	800946c <_svfiprintf_r+0x130>
 80094de:	9105      	str	r1, [sp, #20]
 80094e0:	e7c4      	b.n	800946c <_svfiprintf_r+0x130>
 80094e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80094e6:	4604      	mov	r4, r0
 80094e8:	2301      	movs	r3, #1
 80094ea:	e7f0      	b.n	80094ce <_svfiprintf_r+0x192>
 80094ec:	ab03      	add	r3, sp, #12
 80094ee:	9300      	str	r3, [sp, #0]
 80094f0:	462a      	mov	r2, r5
 80094f2:	4b0e      	ldr	r3, [pc, #56]	@ (800952c <_svfiprintf_r+0x1f0>)
 80094f4:	a904      	add	r1, sp, #16
 80094f6:	4638      	mov	r0, r7
 80094f8:	f7fc fcc8 	bl	8005e8c <_printf_float>
 80094fc:	1c42      	adds	r2, r0, #1
 80094fe:	4606      	mov	r6, r0
 8009500:	d1d6      	bne.n	80094b0 <_svfiprintf_r+0x174>
 8009502:	89ab      	ldrh	r3, [r5, #12]
 8009504:	065b      	lsls	r3, r3, #25
 8009506:	f53f af2d 	bmi.w	8009364 <_svfiprintf_r+0x28>
 800950a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800950c:	e72c      	b.n	8009368 <_svfiprintf_r+0x2c>
 800950e:	ab03      	add	r3, sp, #12
 8009510:	9300      	str	r3, [sp, #0]
 8009512:	462a      	mov	r2, r5
 8009514:	4b05      	ldr	r3, [pc, #20]	@ (800952c <_svfiprintf_r+0x1f0>)
 8009516:	a904      	add	r1, sp, #16
 8009518:	4638      	mov	r0, r7
 800951a:	f7fc ff4f 	bl	80063bc <_printf_i>
 800951e:	e7ed      	b.n	80094fc <_svfiprintf_r+0x1c0>
 8009520:	0800b581 	.word	0x0800b581
 8009524:	0800b58b 	.word	0x0800b58b
 8009528:	08005e8d 	.word	0x08005e8d
 800952c:	08009285 	.word	0x08009285
 8009530:	0800b587 	.word	0x0800b587

08009534 <__sflush_r>:
 8009534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800953c:	0716      	lsls	r6, r2, #28
 800953e:	4605      	mov	r5, r0
 8009540:	460c      	mov	r4, r1
 8009542:	d454      	bmi.n	80095ee <__sflush_r+0xba>
 8009544:	684b      	ldr	r3, [r1, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	dc02      	bgt.n	8009550 <__sflush_r+0x1c>
 800954a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800954c:	2b00      	cmp	r3, #0
 800954e:	dd48      	ble.n	80095e2 <__sflush_r+0xae>
 8009550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009552:	2e00      	cmp	r6, #0
 8009554:	d045      	beq.n	80095e2 <__sflush_r+0xae>
 8009556:	2300      	movs	r3, #0
 8009558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800955c:	682f      	ldr	r7, [r5, #0]
 800955e:	6a21      	ldr	r1, [r4, #32]
 8009560:	602b      	str	r3, [r5, #0]
 8009562:	d030      	beq.n	80095c6 <__sflush_r+0x92>
 8009564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009566:	89a3      	ldrh	r3, [r4, #12]
 8009568:	0759      	lsls	r1, r3, #29
 800956a:	d505      	bpl.n	8009578 <__sflush_r+0x44>
 800956c:	6863      	ldr	r3, [r4, #4]
 800956e:	1ad2      	subs	r2, r2, r3
 8009570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009572:	b10b      	cbz	r3, 8009578 <__sflush_r+0x44>
 8009574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009576:	1ad2      	subs	r2, r2, r3
 8009578:	2300      	movs	r3, #0
 800957a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800957c:	6a21      	ldr	r1, [r4, #32]
 800957e:	4628      	mov	r0, r5
 8009580:	47b0      	blx	r6
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	d106      	bne.n	8009596 <__sflush_r+0x62>
 8009588:	6829      	ldr	r1, [r5, #0]
 800958a:	291d      	cmp	r1, #29
 800958c:	d82b      	bhi.n	80095e6 <__sflush_r+0xb2>
 800958e:	4a2a      	ldr	r2, [pc, #168]	@ (8009638 <__sflush_r+0x104>)
 8009590:	410a      	asrs	r2, r1
 8009592:	07d6      	lsls	r6, r2, #31
 8009594:	d427      	bmi.n	80095e6 <__sflush_r+0xb2>
 8009596:	2200      	movs	r2, #0
 8009598:	6062      	str	r2, [r4, #4]
 800959a:	04d9      	lsls	r1, r3, #19
 800959c:	6922      	ldr	r2, [r4, #16]
 800959e:	6022      	str	r2, [r4, #0]
 80095a0:	d504      	bpl.n	80095ac <__sflush_r+0x78>
 80095a2:	1c42      	adds	r2, r0, #1
 80095a4:	d101      	bne.n	80095aa <__sflush_r+0x76>
 80095a6:	682b      	ldr	r3, [r5, #0]
 80095a8:	b903      	cbnz	r3, 80095ac <__sflush_r+0x78>
 80095aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80095ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095ae:	602f      	str	r7, [r5, #0]
 80095b0:	b1b9      	cbz	r1, 80095e2 <__sflush_r+0xae>
 80095b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095b6:	4299      	cmp	r1, r3
 80095b8:	d002      	beq.n	80095c0 <__sflush_r+0x8c>
 80095ba:	4628      	mov	r0, r5
 80095bc:	f7fe fa2c 	bl	8007a18 <_free_r>
 80095c0:	2300      	movs	r3, #0
 80095c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80095c4:	e00d      	b.n	80095e2 <__sflush_r+0xae>
 80095c6:	2301      	movs	r3, #1
 80095c8:	4628      	mov	r0, r5
 80095ca:	47b0      	blx	r6
 80095cc:	4602      	mov	r2, r0
 80095ce:	1c50      	adds	r0, r2, #1
 80095d0:	d1c9      	bne.n	8009566 <__sflush_r+0x32>
 80095d2:	682b      	ldr	r3, [r5, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d0c6      	beq.n	8009566 <__sflush_r+0x32>
 80095d8:	2b1d      	cmp	r3, #29
 80095da:	d001      	beq.n	80095e0 <__sflush_r+0xac>
 80095dc:	2b16      	cmp	r3, #22
 80095de:	d11e      	bne.n	800961e <__sflush_r+0xea>
 80095e0:	602f      	str	r7, [r5, #0]
 80095e2:	2000      	movs	r0, #0
 80095e4:	e022      	b.n	800962c <__sflush_r+0xf8>
 80095e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095ea:	b21b      	sxth	r3, r3
 80095ec:	e01b      	b.n	8009626 <__sflush_r+0xf2>
 80095ee:	690f      	ldr	r7, [r1, #16]
 80095f0:	2f00      	cmp	r7, #0
 80095f2:	d0f6      	beq.n	80095e2 <__sflush_r+0xae>
 80095f4:	0793      	lsls	r3, r2, #30
 80095f6:	680e      	ldr	r6, [r1, #0]
 80095f8:	bf08      	it	eq
 80095fa:	694b      	ldreq	r3, [r1, #20]
 80095fc:	600f      	str	r7, [r1, #0]
 80095fe:	bf18      	it	ne
 8009600:	2300      	movne	r3, #0
 8009602:	eba6 0807 	sub.w	r8, r6, r7
 8009606:	608b      	str	r3, [r1, #8]
 8009608:	f1b8 0f00 	cmp.w	r8, #0
 800960c:	dde9      	ble.n	80095e2 <__sflush_r+0xae>
 800960e:	6a21      	ldr	r1, [r4, #32]
 8009610:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009612:	4643      	mov	r3, r8
 8009614:	463a      	mov	r2, r7
 8009616:	4628      	mov	r0, r5
 8009618:	47b0      	blx	r6
 800961a:	2800      	cmp	r0, #0
 800961c:	dc08      	bgt.n	8009630 <__sflush_r+0xfc>
 800961e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009626:	81a3      	strh	r3, [r4, #12]
 8009628:	f04f 30ff 	mov.w	r0, #4294967295
 800962c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009630:	4407      	add	r7, r0
 8009632:	eba8 0800 	sub.w	r8, r8, r0
 8009636:	e7e7      	b.n	8009608 <__sflush_r+0xd4>
 8009638:	dfbffffe 	.word	0xdfbffffe

0800963c <_fflush_r>:
 800963c:	b538      	push	{r3, r4, r5, lr}
 800963e:	690b      	ldr	r3, [r1, #16]
 8009640:	4605      	mov	r5, r0
 8009642:	460c      	mov	r4, r1
 8009644:	b913      	cbnz	r3, 800964c <_fflush_r+0x10>
 8009646:	2500      	movs	r5, #0
 8009648:	4628      	mov	r0, r5
 800964a:	bd38      	pop	{r3, r4, r5, pc}
 800964c:	b118      	cbz	r0, 8009656 <_fflush_r+0x1a>
 800964e:	6a03      	ldr	r3, [r0, #32]
 8009650:	b90b      	cbnz	r3, 8009656 <_fflush_r+0x1a>
 8009652:	f7fd fa73 	bl	8006b3c <__sinit>
 8009656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d0f3      	beq.n	8009646 <_fflush_r+0xa>
 800965e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009660:	07d0      	lsls	r0, r2, #31
 8009662:	d404      	bmi.n	800966e <_fflush_r+0x32>
 8009664:	0599      	lsls	r1, r3, #22
 8009666:	d402      	bmi.n	800966e <_fflush_r+0x32>
 8009668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800966a:	f7fd fb7e 	bl	8006d6a <__retarget_lock_acquire_recursive>
 800966e:	4628      	mov	r0, r5
 8009670:	4621      	mov	r1, r4
 8009672:	f7ff ff5f 	bl	8009534 <__sflush_r>
 8009676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009678:	07da      	lsls	r2, r3, #31
 800967a:	4605      	mov	r5, r0
 800967c:	d4e4      	bmi.n	8009648 <_fflush_r+0xc>
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	059b      	lsls	r3, r3, #22
 8009682:	d4e1      	bmi.n	8009648 <_fflush_r+0xc>
 8009684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009686:	f7fd fb71 	bl	8006d6c <__retarget_lock_release_recursive>
 800968a:	e7dd      	b.n	8009648 <_fflush_r+0xc>

0800968c <memmove>:
 800968c:	4288      	cmp	r0, r1
 800968e:	b510      	push	{r4, lr}
 8009690:	eb01 0402 	add.w	r4, r1, r2
 8009694:	d902      	bls.n	800969c <memmove+0x10>
 8009696:	4284      	cmp	r4, r0
 8009698:	4623      	mov	r3, r4
 800969a:	d807      	bhi.n	80096ac <memmove+0x20>
 800969c:	1e43      	subs	r3, r0, #1
 800969e:	42a1      	cmp	r1, r4
 80096a0:	d008      	beq.n	80096b4 <memmove+0x28>
 80096a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096aa:	e7f8      	b.n	800969e <memmove+0x12>
 80096ac:	4402      	add	r2, r0
 80096ae:	4601      	mov	r1, r0
 80096b0:	428a      	cmp	r2, r1
 80096b2:	d100      	bne.n	80096b6 <memmove+0x2a>
 80096b4:	bd10      	pop	{r4, pc}
 80096b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096be:	e7f7      	b.n	80096b0 <memmove+0x24>

080096c0 <strncmp>:
 80096c0:	b510      	push	{r4, lr}
 80096c2:	b16a      	cbz	r2, 80096e0 <strncmp+0x20>
 80096c4:	3901      	subs	r1, #1
 80096c6:	1884      	adds	r4, r0, r2
 80096c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096cc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80096d0:	429a      	cmp	r2, r3
 80096d2:	d103      	bne.n	80096dc <strncmp+0x1c>
 80096d4:	42a0      	cmp	r0, r4
 80096d6:	d001      	beq.n	80096dc <strncmp+0x1c>
 80096d8:	2a00      	cmp	r2, #0
 80096da:	d1f5      	bne.n	80096c8 <strncmp+0x8>
 80096dc:	1ad0      	subs	r0, r2, r3
 80096de:	bd10      	pop	{r4, pc}
 80096e0:	4610      	mov	r0, r2
 80096e2:	e7fc      	b.n	80096de <strncmp+0x1e>

080096e4 <_sbrk_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	4d06      	ldr	r5, [pc, #24]	@ (8009700 <_sbrk_r+0x1c>)
 80096e8:	2300      	movs	r3, #0
 80096ea:	4604      	mov	r4, r0
 80096ec:	4608      	mov	r0, r1
 80096ee:	602b      	str	r3, [r5, #0]
 80096f0:	f7f8 fb22 	bl	8001d38 <_sbrk>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_sbrk_r+0x1a>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_sbrk_r+0x1a>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	20000838 	.word	0x20000838

08009704 <memcpy>:
 8009704:	440a      	add	r2, r1
 8009706:	4291      	cmp	r1, r2
 8009708:	f100 33ff 	add.w	r3, r0, #4294967295
 800970c:	d100      	bne.n	8009710 <memcpy+0xc>
 800970e:	4770      	bx	lr
 8009710:	b510      	push	{r4, lr}
 8009712:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009716:	f803 4f01 	strb.w	r4, [r3, #1]!
 800971a:	4291      	cmp	r1, r2
 800971c:	d1f9      	bne.n	8009712 <memcpy+0xe>
 800971e:	bd10      	pop	{r4, pc}

08009720 <nan>:
 8009720:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009728 <nan+0x8>
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	00000000 	.word	0x00000000
 800972c:	7ff80000 	.word	0x7ff80000

08009730 <__assert_func>:
 8009730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009732:	4614      	mov	r4, r2
 8009734:	461a      	mov	r2, r3
 8009736:	4b09      	ldr	r3, [pc, #36]	@ (800975c <__assert_func+0x2c>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4605      	mov	r5, r0
 800973c:	68d8      	ldr	r0, [r3, #12]
 800973e:	b954      	cbnz	r4, 8009756 <__assert_func+0x26>
 8009740:	4b07      	ldr	r3, [pc, #28]	@ (8009760 <__assert_func+0x30>)
 8009742:	461c      	mov	r4, r3
 8009744:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009748:	9100      	str	r1, [sp, #0]
 800974a:	462b      	mov	r3, r5
 800974c:	4905      	ldr	r1, [pc, #20]	@ (8009764 <__assert_func+0x34>)
 800974e:	f000 fba7 	bl	8009ea0 <fiprintf>
 8009752:	f000 fbb7 	bl	8009ec4 <abort>
 8009756:	4b04      	ldr	r3, [pc, #16]	@ (8009768 <__assert_func+0x38>)
 8009758:	e7f4      	b.n	8009744 <__assert_func+0x14>
 800975a:	bf00      	nop
 800975c:	20000020 	.word	0x20000020
 8009760:	0800b5d5 	.word	0x0800b5d5
 8009764:	0800b5a7 	.word	0x0800b5a7
 8009768:	0800b59a 	.word	0x0800b59a

0800976c <_calloc_r>:
 800976c:	b570      	push	{r4, r5, r6, lr}
 800976e:	fba1 5402 	umull	r5, r4, r1, r2
 8009772:	b93c      	cbnz	r4, 8009784 <_calloc_r+0x18>
 8009774:	4629      	mov	r1, r5
 8009776:	f7fe f9c3 	bl	8007b00 <_malloc_r>
 800977a:	4606      	mov	r6, r0
 800977c:	b928      	cbnz	r0, 800978a <_calloc_r+0x1e>
 800977e:	2600      	movs	r6, #0
 8009780:	4630      	mov	r0, r6
 8009782:	bd70      	pop	{r4, r5, r6, pc}
 8009784:	220c      	movs	r2, #12
 8009786:	6002      	str	r2, [r0, #0]
 8009788:	e7f9      	b.n	800977e <_calloc_r+0x12>
 800978a:	462a      	mov	r2, r5
 800978c:	4621      	mov	r1, r4
 800978e:	f7fd fa6e 	bl	8006c6e <memset>
 8009792:	e7f5      	b.n	8009780 <_calloc_r+0x14>

08009794 <rshift>:
 8009794:	6903      	ldr	r3, [r0, #16]
 8009796:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800979a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800979e:	ea4f 1261 	mov.w	r2, r1, asr #5
 80097a2:	f100 0414 	add.w	r4, r0, #20
 80097a6:	dd45      	ble.n	8009834 <rshift+0xa0>
 80097a8:	f011 011f 	ands.w	r1, r1, #31
 80097ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80097b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80097b4:	d10c      	bne.n	80097d0 <rshift+0x3c>
 80097b6:	f100 0710 	add.w	r7, r0, #16
 80097ba:	4629      	mov	r1, r5
 80097bc:	42b1      	cmp	r1, r6
 80097be:	d334      	bcc.n	800982a <rshift+0x96>
 80097c0:	1a9b      	subs	r3, r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	1eea      	subs	r2, r5, #3
 80097c6:	4296      	cmp	r6, r2
 80097c8:	bf38      	it	cc
 80097ca:	2300      	movcc	r3, #0
 80097cc:	4423      	add	r3, r4
 80097ce:	e015      	b.n	80097fc <rshift+0x68>
 80097d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80097d4:	f1c1 0820 	rsb	r8, r1, #32
 80097d8:	40cf      	lsrs	r7, r1
 80097da:	f105 0e04 	add.w	lr, r5, #4
 80097de:	46a1      	mov	r9, r4
 80097e0:	4576      	cmp	r6, lr
 80097e2:	46f4      	mov	ip, lr
 80097e4:	d815      	bhi.n	8009812 <rshift+0x7e>
 80097e6:	1a9a      	subs	r2, r3, r2
 80097e8:	0092      	lsls	r2, r2, #2
 80097ea:	3a04      	subs	r2, #4
 80097ec:	3501      	adds	r5, #1
 80097ee:	42ae      	cmp	r6, r5
 80097f0:	bf38      	it	cc
 80097f2:	2200      	movcc	r2, #0
 80097f4:	18a3      	adds	r3, r4, r2
 80097f6:	50a7      	str	r7, [r4, r2]
 80097f8:	b107      	cbz	r7, 80097fc <rshift+0x68>
 80097fa:	3304      	adds	r3, #4
 80097fc:	1b1a      	subs	r2, r3, r4
 80097fe:	42a3      	cmp	r3, r4
 8009800:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009804:	bf08      	it	eq
 8009806:	2300      	moveq	r3, #0
 8009808:	6102      	str	r2, [r0, #16]
 800980a:	bf08      	it	eq
 800980c:	6143      	streq	r3, [r0, #20]
 800980e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009812:	f8dc c000 	ldr.w	ip, [ip]
 8009816:	fa0c fc08 	lsl.w	ip, ip, r8
 800981a:	ea4c 0707 	orr.w	r7, ip, r7
 800981e:	f849 7b04 	str.w	r7, [r9], #4
 8009822:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009826:	40cf      	lsrs	r7, r1
 8009828:	e7da      	b.n	80097e0 <rshift+0x4c>
 800982a:	f851 cb04 	ldr.w	ip, [r1], #4
 800982e:	f847 cf04 	str.w	ip, [r7, #4]!
 8009832:	e7c3      	b.n	80097bc <rshift+0x28>
 8009834:	4623      	mov	r3, r4
 8009836:	e7e1      	b.n	80097fc <rshift+0x68>

08009838 <__hexdig_fun>:
 8009838:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800983c:	2b09      	cmp	r3, #9
 800983e:	d802      	bhi.n	8009846 <__hexdig_fun+0xe>
 8009840:	3820      	subs	r0, #32
 8009842:	b2c0      	uxtb	r0, r0
 8009844:	4770      	bx	lr
 8009846:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800984a:	2b05      	cmp	r3, #5
 800984c:	d801      	bhi.n	8009852 <__hexdig_fun+0x1a>
 800984e:	3847      	subs	r0, #71	@ 0x47
 8009850:	e7f7      	b.n	8009842 <__hexdig_fun+0xa>
 8009852:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009856:	2b05      	cmp	r3, #5
 8009858:	d801      	bhi.n	800985e <__hexdig_fun+0x26>
 800985a:	3827      	subs	r0, #39	@ 0x27
 800985c:	e7f1      	b.n	8009842 <__hexdig_fun+0xa>
 800985e:	2000      	movs	r0, #0
 8009860:	4770      	bx	lr
	...

08009864 <__gethex>:
 8009864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009868:	b085      	sub	sp, #20
 800986a:	468a      	mov	sl, r1
 800986c:	9302      	str	r3, [sp, #8]
 800986e:	680b      	ldr	r3, [r1, #0]
 8009870:	9001      	str	r0, [sp, #4]
 8009872:	4690      	mov	r8, r2
 8009874:	1c9c      	adds	r4, r3, #2
 8009876:	46a1      	mov	r9, r4
 8009878:	f814 0b01 	ldrb.w	r0, [r4], #1
 800987c:	2830      	cmp	r0, #48	@ 0x30
 800987e:	d0fa      	beq.n	8009876 <__gethex+0x12>
 8009880:	eba9 0303 	sub.w	r3, r9, r3
 8009884:	f1a3 0b02 	sub.w	fp, r3, #2
 8009888:	f7ff ffd6 	bl	8009838 <__hexdig_fun>
 800988c:	4605      	mov	r5, r0
 800988e:	2800      	cmp	r0, #0
 8009890:	d168      	bne.n	8009964 <__gethex+0x100>
 8009892:	49a0      	ldr	r1, [pc, #640]	@ (8009b14 <__gethex+0x2b0>)
 8009894:	2201      	movs	r2, #1
 8009896:	4648      	mov	r0, r9
 8009898:	f7ff ff12 	bl	80096c0 <strncmp>
 800989c:	4607      	mov	r7, r0
 800989e:	2800      	cmp	r0, #0
 80098a0:	d167      	bne.n	8009972 <__gethex+0x10e>
 80098a2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80098a6:	4626      	mov	r6, r4
 80098a8:	f7ff ffc6 	bl	8009838 <__hexdig_fun>
 80098ac:	2800      	cmp	r0, #0
 80098ae:	d062      	beq.n	8009976 <__gethex+0x112>
 80098b0:	4623      	mov	r3, r4
 80098b2:	7818      	ldrb	r0, [r3, #0]
 80098b4:	2830      	cmp	r0, #48	@ 0x30
 80098b6:	4699      	mov	r9, r3
 80098b8:	f103 0301 	add.w	r3, r3, #1
 80098bc:	d0f9      	beq.n	80098b2 <__gethex+0x4e>
 80098be:	f7ff ffbb 	bl	8009838 <__hexdig_fun>
 80098c2:	fab0 f580 	clz	r5, r0
 80098c6:	096d      	lsrs	r5, r5, #5
 80098c8:	f04f 0b01 	mov.w	fp, #1
 80098cc:	464a      	mov	r2, r9
 80098ce:	4616      	mov	r6, r2
 80098d0:	3201      	adds	r2, #1
 80098d2:	7830      	ldrb	r0, [r6, #0]
 80098d4:	f7ff ffb0 	bl	8009838 <__hexdig_fun>
 80098d8:	2800      	cmp	r0, #0
 80098da:	d1f8      	bne.n	80098ce <__gethex+0x6a>
 80098dc:	498d      	ldr	r1, [pc, #564]	@ (8009b14 <__gethex+0x2b0>)
 80098de:	2201      	movs	r2, #1
 80098e0:	4630      	mov	r0, r6
 80098e2:	f7ff feed 	bl	80096c0 <strncmp>
 80098e6:	2800      	cmp	r0, #0
 80098e8:	d13f      	bne.n	800996a <__gethex+0x106>
 80098ea:	b944      	cbnz	r4, 80098fe <__gethex+0x9a>
 80098ec:	1c74      	adds	r4, r6, #1
 80098ee:	4622      	mov	r2, r4
 80098f0:	4616      	mov	r6, r2
 80098f2:	3201      	adds	r2, #1
 80098f4:	7830      	ldrb	r0, [r6, #0]
 80098f6:	f7ff ff9f 	bl	8009838 <__hexdig_fun>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	d1f8      	bne.n	80098f0 <__gethex+0x8c>
 80098fe:	1ba4      	subs	r4, r4, r6
 8009900:	00a7      	lsls	r7, r4, #2
 8009902:	7833      	ldrb	r3, [r6, #0]
 8009904:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009908:	2b50      	cmp	r3, #80	@ 0x50
 800990a:	d13e      	bne.n	800998a <__gethex+0x126>
 800990c:	7873      	ldrb	r3, [r6, #1]
 800990e:	2b2b      	cmp	r3, #43	@ 0x2b
 8009910:	d033      	beq.n	800997a <__gethex+0x116>
 8009912:	2b2d      	cmp	r3, #45	@ 0x2d
 8009914:	d034      	beq.n	8009980 <__gethex+0x11c>
 8009916:	1c71      	adds	r1, r6, #1
 8009918:	2400      	movs	r4, #0
 800991a:	7808      	ldrb	r0, [r1, #0]
 800991c:	f7ff ff8c 	bl	8009838 <__hexdig_fun>
 8009920:	1e43      	subs	r3, r0, #1
 8009922:	b2db      	uxtb	r3, r3
 8009924:	2b18      	cmp	r3, #24
 8009926:	d830      	bhi.n	800998a <__gethex+0x126>
 8009928:	f1a0 0210 	sub.w	r2, r0, #16
 800992c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009930:	f7ff ff82 	bl	8009838 <__hexdig_fun>
 8009934:	f100 3cff 	add.w	ip, r0, #4294967295
 8009938:	fa5f fc8c 	uxtb.w	ip, ip
 800993c:	f1bc 0f18 	cmp.w	ip, #24
 8009940:	f04f 030a 	mov.w	r3, #10
 8009944:	d91e      	bls.n	8009984 <__gethex+0x120>
 8009946:	b104      	cbz	r4, 800994a <__gethex+0xe6>
 8009948:	4252      	negs	r2, r2
 800994a:	4417      	add	r7, r2
 800994c:	f8ca 1000 	str.w	r1, [sl]
 8009950:	b1ed      	cbz	r5, 800998e <__gethex+0x12a>
 8009952:	f1bb 0f00 	cmp.w	fp, #0
 8009956:	bf0c      	ite	eq
 8009958:	2506      	moveq	r5, #6
 800995a:	2500      	movne	r5, #0
 800995c:	4628      	mov	r0, r5
 800995e:	b005      	add	sp, #20
 8009960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009964:	2500      	movs	r5, #0
 8009966:	462c      	mov	r4, r5
 8009968:	e7b0      	b.n	80098cc <__gethex+0x68>
 800996a:	2c00      	cmp	r4, #0
 800996c:	d1c7      	bne.n	80098fe <__gethex+0x9a>
 800996e:	4627      	mov	r7, r4
 8009970:	e7c7      	b.n	8009902 <__gethex+0x9e>
 8009972:	464e      	mov	r6, r9
 8009974:	462f      	mov	r7, r5
 8009976:	2501      	movs	r5, #1
 8009978:	e7c3      	b.n	8009902 <__gethex+0x9e>
 800997a:	2400      	movs	r4, #0
 800997c:	1cb1      	adds	r1, r6, #2
 800997e:	e7cc      	b.n	800991a <__gethex+0xb6>
 8009980:	2401      	movs	r4, #1
 8009982:	e7fb      	b.n	800997c <__gethex+0x118>
 8009984:	fb03 0002 	mla	r0, r3, r2, r0
 8009988:	e7ce      	b.n	8009928 <__gethex+0xc4>
 800998a:	4631      	mov	r1, r6
 800998c:	e7de      	b.n	800994c <__gethex+0xe8>
 800998e:	eba6 0309 	sub.w	r3, r6, r9
 8009992:	3b01      	subs	r3, #1
 8009994:	4629      	mov	r1, r5
 8009996:	2b07      	cmp	r3, #7
 8009998:	dc0a      	bgt.n	80099b0 <__gethex+0x14c>
 800999a:	9801      	ldr	r0, [sp, #4]
 800999c:	f7fe f93c 	bl	8007c18 <_Balloc>
 80099a0:	4604      	mov	r4, r0
 80099a2:	b940      	cbnz	r0, 80099b6 <__gethex+0x152>
 80099a4:	4b5c      	ldr	r3, [pc, #368]	@ (8009b18 <__gethex+0x2b4>)
 80099a6:	4602      	mov	r2, r0
 80099a8:	21e4      	movs	r1, #228	@ 0xe4
 80099aa:	485c      	ldr	r0, [pc, #368]	@ (8009b1c <__gethex+0x2b8>)
 80099ac:	f7ff fec0 	bl	8009730 <__assert_func>
 80099b0:	3101      	adds	r1, #1
 80099b2:	105b      	asrs	r3, r3, #1
 80099b4:	e7ef      	b.n	8009996 <__gethex+0x132>
 80099b6:	f100 0a14 	add.w	sl, r0, #20
 80099ba:	2300      	movs	r3, #0
 80099bc:	4655      	mov	r5, sl
 80099be:	469b      	mov	fp, r3
 80099c0:	45b1      	cmp	r9, r6
 80099c2:	d337      	bcc.n	8009a34 <__gethex+0x1d0>
 80099c4:	f845 bb04 	str.w	fp, [r5], #4
 80099c8:	eba5 050a 	sub.w	r5, r5, sl
 80099cc:	10ad      	asrs	r5, r5, #2
 80099ce:	6125      	str	r5, [r4, #16]
 80099d0:	4658      	mov	r0, fp
 80099d2:	f7fe fa13 	bl	8007dfc <__hi0bits>
 80099d6:	016d      	lsls	r5, r5, #5
 80099d8:	f8d8 6000 	ldr.w	r6, [r8]
 80099dc:	1a2d      	subs	r5, r5, r0
 80099de:	42b5      	cmp	r5, r6
 80099e0:	dd54      	ble.n	8009a8c <__gethex+0x228>
 80099e2:	1bad      	subs	r5, r5, r6
 80099e4:	4629      	mov	r1, r5
 80099e6:	4620      	mov	r0, r4
 80099e8:	f7fe fda7 	bl	800853a <__any_on>
 80099ec:	4681      	mov	r9, r0
 80099ee:	b178      	cbz	r0, 8009a10 <__gethex+0x1ac>
 80099f0:	1e6b      	subs	r3, r5, #1
 80099f2:	1159      	asrs	r1, r3, #5
 80099f4:	f003 021f 	and.w	r2, r3, #31
 80099f8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80099fc:	f04f 0901 	mov.w	r9, #1
 8009a00:	fa09 f202 	lsl.w	r2, r9, r2
 8009a04:	420a      	tst	r2, r1
 8009a06:	d003      	beq.n	8009a10 <__gethex+0x1ac>
 8009a08:	454b      	cmp	r3, r9
 8009a0a:	dc36      	bgt.n	8009a7a <__gethex+0x216>
 8009a0c:	f04f 0902 	mov.w	r9, #2
 8009a10:	4629      	mov	r1, r5
 8009a12:	4620      	mov	r0, r4
 8009a14:	f7ff febe 	bl	8009794 <rshift>
 8009a18:	442f      	add	r7, r5
 8009a1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a1e:	42bb      	cmp	r3, r7
 8009a20:	da42      	bge.n	8009aa8 <__gethex+0x244>
 8009a22:	9801      	ldr	r0, [sp, #4]
 8009a24:	4621      	mov	r1, r4
 8009a26:	f7fe f937 	bl	8007c98 <_Bfree>
 8009a2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	6013      	str	r3, [r2, #0]
 8009a30:	25a3      	movs	r5, #163	@ 0xa3
 8009a32:	e793      	b.n	800995c <__gethex+0xf8>
 8009a34:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009a38:	2a2e      	cmp	r2, #46	@ 0x2e
 8009a3a:	d012      	beq.n	8009a62 <__gethex+0x1fe>
 8009a3c:	2b20      	cmp	r3, #32
 8009a3e:	d104      	bne.n	8009a4a <__gethex+0x1e6>
 8009a40:	f845 bb04 	str.w	fp, [r5], #4
 8009a44:	f04f 0b00 	mov.w	fp, #0
 8009a48:	465b      	mov	r3, fp
 8009a4a:	7830      	ldrb	r0, [r6, #0]
 8009a4c:	9303      	str	r3, [sp, #12]
 8009a4e:	f7ff fef3 	bl	8009838 <__hexdig_fun>
 8009a52:	9b03      	ldr	r3, [sp, #12]
 8009a54:	f000 000f 	and.w	r0, r0, #15
 8009a58:	4098      	lsls	r0, r3
 8009a5a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009a5e:	3304      	adds	r3, #4
 8009a60:	e7ae      	b.n	80099c0 <__gethex+0x15c>
 8009a62:	45b1      	cmp	r9, r6
 8009a64:	d8ea      	bhi.n	8009a3c <__gethex+0x1d8>
 8009a66:	492b      	ldr	r1, [pc, #172]	@ (8009b14 <__gethex+0x2b0>)
 8009a68:	9303      	str	r3, [sp, #12]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	4630      	mov	r0, r6
 8009a6e:	f7ff fe27 	bl	80096c0 <strncmp>
 8009a72:	9b03      	ldr	r3, [sp, #12]
 8009a74:	2800      	cmp	r0, #0
 8009a76:	d1e1      	bne.n	8009a3c <__gethex+0x1d8>
 8009a78:	e7a2      	b.n	80099c0 <__gethex+0x15c>
 8009a7a:	1ea9      	subs	r1, r5, #2
 8009a7c:	4620      	mov	r0, r4
 8009a7e:	f7fe fd5c 	bl	800853a <__any_on>
 8009a82:	2800      	cmp	r0, #0
 8009a84:	d0c2      	beq.n	8009a0c <__gethex+0x1a8>
 8009a86:	f04f 0903 	mov.w	r9, #3
 8009a8a:	e7c1      	b.n	8009a10 <__gethex+0x1ac>
 8009a8c:	da09      	bge.n	8009aa2 <__gethex+0x23e>
 8009a8e:	1b75      	subs	r5, r6, r5
 8009a90:	4621      	mov	r1, r4
 8009a92:	9801      	ldr	r0, [sp, #4]
 8009a94:	462a      	mov	r2, r5
 8009a96:	f7fe fb17 	bl	80080c8 <__lshift>
 8009a9a:	1b7f      	subs	r7, r7, r5
 8009a9c:	4604      	mov	r4, r0
 8009a9e:	f100 0a14 	add.w	sl, r0, #20
 8009aa2:	f04f 0900 	mov.w	r9, #0
 8009aa6:	e7b8      	b.n	8009a1a <__gethex+0x1b6>
 8009aa8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009aac:	42bd      	cmp	r5, r7
 8009aae:	dd6f      	ble.n	8009b90 <__gethex+0x32c>
 8009ab0:	1bed      	subs	r5, r5, r7
 8009ab2:	42ae      	cmp	r6, r5
 8009ab4:	dc34      	bgt.n	8009b20 <__gethex+0x2bc>
 8009ab6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	d022      	beq.n	8009b04 <__gethex+0x2a0>
 8009abe:	2b03      	cmp	r3, #3
 8009ac0:	d024      	beq.n	8009b0c <__gethex+0x2a8>
 8009ac2:	2b01      	cmp	r3, #1
 8009ac4:	d115      	bne.n	8009af2 <__gethex+0x28e>
 8009ac6:	42ae      	cmp	r6, r5
 8009ac8:	d113      	bne.n	8009af2 <__gethex+0x28e>
 8009aca:	2e01      	cmp	r6, #1
 8009acc:	d10b      	bne.n	8009ae6 <__gethex+0x282>
 8009ace:	9a02      	ldr	r2, [sp, #8]
 8009ad0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009ad4:	6013      	str	r3, [r2, #0]
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	6123      	str	r3, [r4, #16]
 8009ada:	f8ca 3000 	str.w	r3, [sl]
 8009ade:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ae0:	2562      	movs	r5, #98	@ 0x62
 8009ae2:	601c      	str	r4, [r3, #0]
 8009ae4:	e73a      	b.n	800995c <__gethex+0xf8>
 8009ae6:	1e71      	subs	r1, r6, #1
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f7fe fd26 	bl	800853a <__any_on>
 8009aee:	2800      	cmp	r0, #0
 8009af0:	d1ed      	bne.n	8009ace <__gethex+0x26a>
 8009af2:	9801      	ldr	r0, [sp, #4]
 8009af4:	4621      	mov	r1, r4
 8009af6:	f7fe f8cf 	bl	8007c98 <_Bfree>
 8009afa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009afc:	2300      	movs	r3, #0
 8009afe:	6013      	str	r3, [r2, #0]
 8009b00:	2550      	movs	r5, #80	@ 0x50
 8009b02:	e72b      	b.n	800995c <__gethex+0xf8>
 8009b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1f3      	bne.n	8009af2 <__gethex+0x28e>
 8009b0a:	e7e0      	b.n	8009ace <__gethex+0x26a>
 8009b0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1dd      	bne.n	8009ace <__gethex+0x26a>
 8009b12:	e7ee      	b.n	8009af2 <__gethex+0x28e>
 8009b14:	0800b428 	.word	0x0800b428
 8009b18:	0800b2c1 	.word	0x0800b2c1
 8009b1c:	0800b5d6 	.word	0x0800b5d6
 8009b20:	1e6f      	subs	r7, r5, #1
 8009b22:	f1b9 0f00 	cmp.w	r9, #0
 8009b26:	d130      	bne.n	8009b8a <__gethex+0x326>
 8009b28:	b127      	cbz	r7, 8009b34 <__gethex+0x2d0>
 8009b2a:	4639      	mov	r1, r7
 8009b2c:	4620      	mov	r0, r4
 8009b2e:	f7fe fd04 	bl	800853a <__any_on>
 8009b32:	4681      	mov	r9, r0
 8009b34:	117a      	asrs	r2, r7, #5
 8009b36:	2301      	movs	r3, #1
 8009b38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009b3c:	f007 071f 	and.w	r7, r7, #31
 8009b40:	40bb      	lsls	r3, r7
 8009b42:	4213      	tst	r3, r2
 8009b44:	4629      	mov	r1, r5
 8009b46:	4620      	mov	r0, r4
 8009b48:	bf18      	it	ne
 8009b4a:	f049 0902 	orrne.w	r9, r9, #2
 8009b4e:	f7ff fe21 	bl	8009794 <rshift>
 8009b52:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009b56:	1b76      	subs	r6, r6, r5
 8009b58:	2502      	movs	r5, #2
 8009b5a:	f1b9 0f00 	cmp.w	r9, #0
 8009b5e:	d047      	beq.n	8009bf0 <__gethex+0x38c>
 8009b60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	d015      	beq.n	8009b94 <__gethex+0x330>
 8009b68:	2b03      	cmp	r3, #3
 8009b6a:	d017      	beq.n	8009b9c <__gethex+0x338>
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	d109      	bne.n	8009b84 <__gethex+0x320>
 8009b70:	f019 0f02 	tst.w	r9, #2
 8009b74:	d006      	beq.n	8009b84 <__gethex+0x320>
 8009b76:	f8da 3000 	ldr.w	r3, [sl]
 8009b7a:	ea49 0903 	orr.w	r9, r9, r3
 8009b7e:	f019 0f01 	tst.w	r9, #1
 8009b82:	d10e      	bne.n	8009ba2 <__gethex+0x33e>
 8009b84:	f045 0510 	orr.w	r5, r5, #16
 8009b88:	e032      	b.n	8009bf0 <__gethex+0x38c>
 8009b8a:	f04f 0901 	mov.w	r9, #1
 8009b8e:	e7d1      	b.n	8009b34 <__gethex+0x2d0>
 8009b90:	2501      	movs	r5, #1
 8009b92:	e7e2      	b.n	8009b5a <__gethex+0x2f6>
 8009b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b96:	f1c3 0301 	rsb	r3, r3, #1
 8009b9a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d0f0      	beq.n	8009b84 <__gethex+0x320>
 8009ba2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009ba6:	f104 0314 	add.w	r3, r4, #20
 8009baa:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009bae:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009bb2:	f04f 0c00 	mov.w	ip, #0
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009bc0:	d01b      	beq.n	8009bfa <__gethex+0x396>
 8009bc2:	3201      	adds	r2, #1
 8009bc4:	6002      	str	r2, [r0, #0]
 8009bc6:	2d02      	cmp	r5, #2
 8009bc8:	f104 0314 	add.w	r3, r4, #20
 8009bcc:	d13c      	bne.n	8009c48 <__gethex+0x3e4>
 8009bce:	f8d8 2000 	ldr.w	r2, [r8]
 8009bd2:	3a01      	subs	r2, #1
 8009bd4:	42b2      	cmp	r2, r6
 8009bd6:	d109      	bne.n	8009bec <__gethex+0x388>
 8009bd8:	1171      	asrs	r1, r6, #5
 8009bda:	2201      	movs	r2, #1
 8009bdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009be0:	f006 061f 	and.w	r6, r6, #31
 8009be4:	fa02 f606 	lsl.w	r6, r2, r6
 8009be8:	421e      	tst	r6, r3
 8009bea:	d13a      	bne.n	8009c62 <__gethex+0x3fe>
 8009bec:	f045 0520 	orr.w	r5, r5, #32
 8009bf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bf2:	601c      	str	r4, [r3, #0]
 8009bf4:	9b02      	ldr	r3, [sp, #8]
 8009bf6:	601f      	str	r7, [r3, #0]
 8009bf8:	e6b0      	b.n	800995c <__gethex+0xf8>
 8009bfa:	4299      	cmp	r1, r3
 8009bfc:	f843 cc04 	str.w	ip, [r3, #-4]
 8009c00:	d8d9      	bhi.n	8009bb6 <__gethex+0x352>
 8009c02:	68a3      	ldr	r3, [r4, #8]
 8009c04:	459b      	cmp	fp, r3
 8009c06:	db17      	blt.n	8009c38 <__gethex+0x3d4>
 8009c08:	6861      	ldr	r1, [r4, #4]
 8009c0a:	9801      	ldr	r0, [sp, #4]
 8009c0c:	3101      	adds	r1, #1
 8009c0e:	f7fe f803 	bl	8007c18 <_Balloc>
 8009c12:	4681      	mov	r9, r0
 8009c14:	b918      	cbnz	r0, 8009c1e <__gethex+0x3ba>
 8009c16:	4b1a      	ldr	r3, [pc, #104]	@ (8009c80 <__gethex+0x41c>)
 8009c18:	4602      	mov	r2, r0
 8009c1a:	2184      	movs	r1, #132	@ 0x84
 8009c1c:	e6c5      	b.n	80099aa <__gethex+0x146>
 8009c1e:	6922      	ldr	r2, [r4, #16]
 8009c20:	3202      	adds	r2, #2
 8009c22:	f104 010c 	add.w	r1, r4, #12
 8009c26:	0092      	lsls	r2, r2, #2
 8009c28:	300c      	adds	r0, #12
 8009c2a:	f7ff fd6b 	bl	8009704 <memcpy>
 8009c2e:	4621      	mov	r1, r4
 8009c30:	9801      	ldr	r0, [sp, #4]
 8009c32:	f7fe f831 	bl	8007c98 <_Bfree>
 8009c36:	464c      	mov	r4, r9
 8009c38:	6923      	ldr	r3, [r4, #16]
 8009c3a:	1c5a      	adds	r2, r3, #1
 8009c3c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009c40:	6122      	str	r2, [r4, #16]
 8009c42:	2201      	movs	r2, #1
 8009c44:	615a      	str	r2, [r3, #20]
 8009c46:	e7be      	b.n	8009bc6 <__gethex+0x362>
 8009c48:	6922      	ldr	r2, [r4, #16]
 8009c4a:	455a      	cmp	r2, fp
 8009c4c:	dd0b      	ble.n	8009c66 <__gethex+0x402>
 8009c4e:	2101      	movs	r1, #1
 8009c50:	4620      	mov	r0, r4
 8009c52:	f7ff fd9f 	bl	8009794 <rshift>
 8009c56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c5a:	3701      	adds	r7, #1
 8009c5c:	42bb      	cmp	r3, r7
 8009c5e:	f6ff aee0 	blt.w	8009a22 <__gethex+0x1be>
 8009c62:	2501      	movs	r5, #1
 8009c64:	e7c2      	b.n	8009bec <__gethex+0x388>
 8009c66:	f016 061f 	ands.w	r6, r6, #31
 8009c6a:	d0fa      	beq.n	8009c62 <__gethex+0x3fe>
 8009c6c:	4453      	add	r3, sl
 8009c6e:	f1c6 0620 	rsb	r6, r6, #32
 8009c72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009c76:	f7fe f8c1 	bl	8007dfc <__hi0bits>
 8009c7a:	42b0      	cmp	r0, r6
 8009c7c:	dbe7      	blt.n	8009c4e <__gethex+0x3ea>
 8009c7e:	e7f0      	b.n	8009c62 <__gethex+0x3fe>
 8009c80:	0800b2c1 	.word	0x0800b2c1

08009c84 <L_shift>:
 8009c84:	f1c2 0208 	rsb	r2, r2, #8
 8009c88:	0092      	lsls	r2, r2, #2
 8009c8a:	b570      	push	{r4, r5, r6, lr}
 8009c8c:	f1c2 0620 	rsb	r6, r2, #32
 8009c90:	6843      	ldr	r3, [r0, #4]
 8009c92:	6804      	ldr	r4, [r0, #0]
 8009c94:	fa03 f506 	lsl.w	r5, r3, r6
 8009c98:	432c      	orrs	r4, r5
 8009c9a:	40d3      	lsrs	r3, r2
 8009c9c:	6004      	str	r4, [r0, #0]
 8009c9e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009ca2:	4288      	cmp	r0, r1
 8009ca4:	d3f4      	bcc.n	8009c90 <L_shift+0xc>
 8009ca6:	bd70      	pop	{r4, r5, r6, pc}

08009ca8 <__match>:
 8009ca8:	b530      	push	{r4, r5, lr}
 8009caa:	6803      	ldr	r3, [r0, #0]
 8009cac:	3301      	adds	r3, #1
 8009cae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cb2:	b914      	cbnz	r4, 8009cba <__match+0x12>
 8009cb4:	6003      	str	r3, [r0, #0]
 8009cb6:	2001      	movs	r0, #1
 8009cb8:	bd30      	pop	{r4, r5, pc}
 8009cba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cbe:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009cc2:	2d19      	cmp	r5, #25
 8009cc4:	bf98      	it	ls
 8009cc6:	3220      	addls	r2, #32
 8009cc8:	42a2      	cmp	r2, r4
 8009cca:	d0f0      	beq.n	8009cae <__match+0x6>
 8009ccc:	2000      	movs	r0, #0
 8009cce:	e7f3      	b.n	8009cb8 <__match+0x10>

08009cd0 <__hexnan>:
 8009cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cd4:	680b      	ldr	r3, [r1, #0]
 8009cd6:	6801      	ldr	r1, [r0, #0]
 8009cd8:	115e      	asrs	r6, r3, #5
 8009cda:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009cde:	f013 031f 	ands.w	r3, r3, #31
 8009ce2:	b087      	sub	sp, #28
 8009ce4:	bf18      	it	ne
 8009ce6:	3604      	addne	r6, #4
 8009ce8:	2500      	movs	r5, #0
 8009cea:	1f37      	subs	r7, r6, #4
 8009cec:	4682      	mov	sl, r0
 8009cee:	4690      	mov	r8, r2
 8009cf0:	9301      	str	r3, [sp, #4]
 8009cf2:	f846 5c04 	str.w	r5, [r6, #-4]
 8009cf6:	46b9      	mov	r9, r7
 8009cf8:	463c      	mov	r4, r7
 8009cfa:	9502      	str	r5, [sp, #8]
 8009cfc:	46ab      	mov	fp, r5
 8009cfe:	784a      	ldrb	r2, [r1, #1]
 8009d00:	1c4b      	adds	r3, r1, #1
 8009d02:	9303      	str	r3, [sp, #12]
 8009d04:	b342      	cbz	r2, 8009d58 <__hexnan+0x88>
 8009d06:	4610      	mov	r0, r2
 8009d08:	9105      	str	r1, [sp, #20]
 8009d0a:	9204      	str	r2, [sp, #16]
 8009d0c:	f7ff fd94 	bl	8009838 <__hexdig_fun>
 8009d10:	2800      	cmp	r0, #0
 8009d12:	d151      	bne.n	8009db8 <__hexnan+0xe8>
 8009d14:	9a04      	ldr	r2, [sp, #16]
 8009d16:	9905      	ldr	r1, [sp, #20]
 8009d18:	2a20      	cmp	r2, #32
 8009d1a:	d818      	bhi.n	8009d4e <__hexnan+0x7e>
 8009d1c:	9b02      	ldr	r3, [sp, #8]
 8009d1e:	459b      	cmp	fp, r3
 8009d20:	dd13      	ble.n	8009d4a <__hexnan+0x7a>
 8009d22:	454c      	cmp	r4, r9
 8009d24:	d206      	bcs.n	8009d34 <__hexnan+0x64>
 8009d26:	2d07      	cmp	r5, #7
 8009d28:	dc04      	bgt.n	8009d34 <__hexnan+0x64>
 8009d2a:	462a      	mov	r2, r5
 8009d2c:	4649      	mov	r1, r9
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f7ff ffa8 	bl	8009c84 <L_shift>
 8009d34:	4544      	cmp	r4, r8
 8009d36:	d952      	bls.n	8009dde <__hexnan+0x10e>
 8009d38:	2300      	movs	r3, #0
 8009d3a:	f1a4 0904 	sub.w	r9, r4, #4
 8009d3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009d42:	f8cd b008 	str.w	fp, [sp, #8]
 8009d46:	464c      	mov	r4, r9
 8009d48:	461d      	mov	r5, r3
 8009d4a:	9903      	ldr	r1, [sp, #12]
 8009d4c:	e7d7      	b.n	8009cfe <__hexnan+0x2e>
 8009d4e:	2a29      	cmp	r2, #41	@ 0x29
 8009d50:	d157      	bne.n	8009e02 <__hexnan+0x132>
 8009d52:	3102      	adds	r1, #2
 8009d54:	f8ca 1000 	str.w	r1, [sl]
 8009d58:	f1bb 0f00 	cmp.w	fp, #0
 8009d5c:	d051      	beq.n	8009e02 <__hexnan+0x132>
 8009d5e:	454c      	cmp	r4, r9
 8009d60:	d206      	bcs.n	8009d70 <__hexnan+0xa0>
 8009d62:	2d07      	cmp	r5, #7
 8009d64:	dc04      	bgt.n	8009d70 <__hexnan+0xa0>
 8009d66:	462a      	mov	r2, r5
 8009d68:	4649      	mov	r1, r9
 8009d6a:	4620      	mov	r0, r4
 8009d6c:	f7ff ff8a 	bl	8009c84 <L_shift>
 8009d70:	4544      	cmp	r4, r8
 8009d72:	d936      	bls.n	8009de2 <__hexnan+0x112>
 8009d74:	f1a8 0204 	sub.w	r2, r8, #4
 8009d78:	4623      	mov	r3, r4
 8009d7a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009d7e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009d82:	429f      	cmp	r7, r3
 8009d84:	d2f9      	bcs.n	8009d7a <__hexnan+0xaa>
 8009d86:	1b3b      	subs	r3, r7, r4
 8009d88:	f023 0303 	bic.w	r3, r3, #3
 8009d8c:	3304      	adds	r3, #4
 8009d8e:	3401      	adds	r4, #1
 8009d90:	3e03      	subs	r6, #3
 8009d92:	42b4      	cmp	r4, r6
 8009d94:	bf88      	it	hi
 8009d96:	2304      	movhi	r3, #4
 8009d98:	4443      	add	r3, r8
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	f843 2b04 	str.w	r2, [r3], #4
 8009da0:	429f      	cmp	r7, r3
 8009da2:	d2fb      	bcs.n	8009d9c <__hexnan+0xcc>
 8009da4:	683b      	ldr	r3, [r7, #0]
 8009da6:	b91b      	cbnz	r3, 8009db0 <__hexnan+0xe0>
 8009da8:	4547      	cmp	r7, r8
 8009daa:	d128      	bne.n	8009dfe <__hexnan+0x12e>
 8009dac:	2301      	movs	r3, #1
 8009dae:	603b      	str	r3, [r7, #0]
 8009db0:	2005      	movs	r0, #5
 8009db2:	b007      	add	sp, #28
 8009db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db8:	3501      	adds	r5, #1
 8009dba:	2d08      	cmp	r5, #8
 8009dbc:	f10b 0b01 	add.w	fp, fp, #1
 8009dc0:	dd06      	ble.n	8009dd0 <__hexnan+0x100>
 8009dc2:	4544      	cmp	r4, r8
 8009dc4:	d9c1      	bls.n	8009d4a <__hexnan+0x7a>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	f844 3c04 	str.w	r3, [r4, #-4]
 8009dcc:	2501      	movs	r5, #1
 8009dce:	3c04      	subs	r4, #4
 8009dd0:	6822      	ldr	r2, [r4, #0]
 8009dd2:	f000 000f 	and.w	r0, r0, #15
 8009dd6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009dda:	6020      	str	r0, [r4, #0]
 8009ddc:	e7b5      	b.n	8009d4a <__hexnan+0x7a>
 8009dde:	2508      	movs	r5, #8
 8009de0:	e7b3      	b.n	8009d4a <__hexnan+0x7a>
 8009de2:	9b01      	ldr	r3, [sp, #4]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d0dd      	beq.n	8009da4 <__hexnan+0xd4>
 8009de8:	f1c3 0320 	rsb	r3, r3, #32
 8009dec:	f04f 32ff 	mov.w	r2, #4294967295
 8009df0:	40da      	lsrs	r2, r3
 8009df2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009df6:	4013      	ands	r3, r2
 8009df8:	f846 3c04 	str.w	r3, [r6, #-4]
 8009dfc:	e7d2      	b.n	8009da4 <__hexnan+0xd4>
 8009dfe:	3f04      	subs	r7, #4
 8009e00:	e7d0      	b.n	8009da4 <__hexnan+0xd4>
 8009e02:	2004      	movs	r0, #4
 8009e04:	e7d5      	b.n	8009db2 <__hexnan+0xe2>

08009e06 <__ascii_mbtowc>:
 8009e06:	b082      	sub	sp, #8
 8009e08:	b901      	cbnz	r1, 8009e0c <__ascii_mbtowc+0x6>
 8009e0a:	a901      	add	r1, sp, #4
 8009e0c:	b142      	cbz	r2, 8009e20 <__ascii_mbtowc+0x1a>
 8009e0e:	b14b      	cbz	r3, 8009e24 <__ascii_mbtowc+0x1e>
 8009e10:	7813      	ldrb	r3, [r2, #0]
 8009e12:	600b      	str	r3, [r1, #0]
 8009e14:	7812      	ldrb	r2, [r2, #0]
 8009e16:	1e10      	subs	r0, r2, #0
 8009e18:	bf18      	it	ne
 8009e1a:	2001      	movne	r0, #1
 8009e1c:	b002      	add	sp, #8
 8009e1e:	4770      	bx	lr
 8009e20:	4610      	mov	r0, r2
 8009e22:	e7fb      	b.n	8009e1c <__ascii_mbtowc+0x16>
 8009e24:	f06f 0001 	mvn.w	r0, #1
 8009e28:	e7f8      	b.n	8009e1c <__ascii_mbtowc+0x16>

08009e2a <_realloc_r>:
 8009e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e2e:	4680      	mov	r8, r0
 8009e30:	4615      	mov	r5, r2
 8009e32:	460c      	mov	r4, r1
 8009e34:	b921      	cbnz	r1, 8009e40 <_realloc_r+0x16>
 8009e36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009e3a:	4611      	mov	r1, r2
 8009e3c:	f7fd be60 	b.w	8007b00 <_malloc_r>
 8009e40:	b92a      	cbnz	r2, 8009e4e <_realloc_r+0x24>
 8009e42:	f7fd fde9 	bl	8007a18 <_free_r>
 8009e46:	2400      	movs	r4, #0
 8009e48:	4620      	mov	r0, r4
 8009e4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e4e:	f000 f840 	bl	8009ed2 <_malloc_usable_size_r>
 8009e52:	4285      	cmp	r5, r0
 8009e54:	4606      	mov	r6, r0
 8009e56:	d802      	bhi.n	8009e5e <_realloc_r+0x34>
 8009e58:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009e5c:	d8f4      	bhi.n	8009e48 <_realloc_r+0x1e>
 8009e5e:	4629      	mov	r1, r5
 8009e60:	4640      	mov	r0, r8
 8009e62:	f7fd fe4d 	bl	8007b00 <_malloc_r>
 8009e66:	4607      	mov	r7, r0
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d0ec      	beq.n	8009e46 <_realloc_r+0x1c>
 8009e6c:	42b5      	cmp	r5, r6
 8009e6e:	462a      	mov	r2, r5
 8009e70:	4621      	mov	r1, r4
 8009e72:	bf28      	it	cs
 8009e74:	4632      	movcs	r2, r6
 8009e76:	f7ff fc45 	bl	8009704 <memcpy>
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4640      	mov	r0, r8
 8009e7e:	f7fd fdcb 	bl	8007a18 <_free_r>
 8009e82:	463c      	mov	r4, r7
 8009e84:	e7e0      	b.n	8009e48 <_realloc_r+0x1e>

08009e86 <__ascii_wctomb>:
 8009e86:	4603      	mov	r3, r0
 8009e88:	4608      	mov	r0, r1
 8009e8a:	b141      	cbz	r1, 8009e9e <__ascii_wctomb+0x18>
 8009e8c:	2aff      	cmp	r2, #255	@ 0xff
 8009e8e:	d904      	bls.n	8009e9a <__ascii_wctomb+0x14>
 8009e90:	228a      	movs	r2, #138	@ 0x8a
 8009e92:	601a      	str	r2, [r3, #0]
 8009e94:	f04f 30ff 	mov.w	r0, #4294967295
 8009e98:	4770      	bx	lr
 8009e9a:	700a      	strb	r2, [r1, #0]
 8009e9c:	2001      	movs	r0, #1
 8009e9e:	4770      	bx	lr

08009ea0 <fiprintf>:
 8009ea0:	b40e      	push	{r1, r2, r3}
 8009ea2:	b503      	push	{r0, r1, lr}
 8009ea4:	4601      	mov	r1, r0
 8009ea6:	ab03      	add	r3, sp, #12
 8009ea8:	4805      	ldr	r0, [pc, #20]	@ (8009ec0 <fiprintf+0x20>)
 8009eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eae:	6800      	ldr	r0, [r0, #0]
 8009eb0:	9301      	str	r3, [sp, #4]
 8009eb2:	f000 f83f 	bl	8009f34 <_vfiprintf_r>
 8009eb6:	b002      	add	sp, #8
 8009eb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ebc:	b003      	add	sp, #12
 8009ebe:	4770      	bx	lr
 8009ec0:	20000020 	.word	0x20000020

08009ec4 <abort>:
 8009ec4:	b508      	push	{r3, lr}
 8009ec6:	2006      	movs	r0, #6
 8009ec8:	f000 fa08 	bl	800a2dc <raise>
 8009ecc:	2001      	movs	r0, #1
 8009ece:	f7f7 feba 	bl	8001c46 <_exit>

08009ed2 <_malloc_usable_size_r>:
 8009ed2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ed6:	1f18      	subs	r0, r3, #4
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	bfbc      	itt	lt
 8009edc:	580b      	ldrlt	r3, [r1, r0]
 8009ede:	18c0      	addlt	r0, r0, r3
 8009ee0:	4770      	bx	lr

08009ee2 <__sfputc_r>:
 8009ee2:	6893      	ldr	r3, [r2, #8]
 8009ee4:	3b01      	subs	r3, #1
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	b410      	push	{r4}
 8009eea:	6093      	str	r3, [r2, #8]
 8009eec:	da08      	bge.n	8009f00 <__sfputc_r+0x1e>
 8009eee:	6994      	ldr	r4, [r2, #24]
 8009ef0:	42a3      	cmp	r3, r4
 8009ef2:	db01      	blt.n	8009ef8 <__sfputc_r+0x16>
 8009ef4:	290a      	cmp	r1, #10
 8009ef6:	d103      	bne.n	8009f00 <__sfputc_r+0x1e>
 8009ef8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009efc:	f000 b932 	b.w	800a164 <__swbuf_r>
 8009f00:	6813      	ldr	r3, [r2, #0]
 8009f02:	1c58      	adds	r0, r3, #1
 8009f04:	6010      	str	r0, [r2, #0]
 8009f06:	7019      	strb	r1, [r3, #0]
 8009f08:	4608      	mov	r0, r1
 8009f0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f0e:	4770      	bx	lr

08009f10 <__sfputs_r>:
 8009f10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f12:	4606      	mov	r6, r0
 8009f14:	460f      	mov	r7, r1
 8009f16:	4614      	mov	r4, r2
 8009f18:	18d5      	adds	r5, r2, r3
 8009f1a:	42ac      	cmp	r4, r5
 8009f1c:	d101      	bne.n	8009f22 <__sfputs_r+0x12>
 8009f1e:	2000      	movs	r0, #0
 8009f20:	e007      	b.n	8009f32 <__sfputs_r+0x22>
 8009f22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f26:	463a      	mov	r2, r7
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f7ff ffda 	bl	8009ee2 <__sfputc_r>
 8009f2e:	1c43      	adds	r3, r0, #1
 8009f30:	d1f3      	bne.n	8009f1a <__sfputs_r+0xa>
 8009f32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f34 <_vfiprintf_r>:
 8009f34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f38:	460d      	mov	r5, r1
 8009f3a:	b09d      	sub	sp, #116	@ 0x74
 8009f3c:	4614      	mov	r4, r2
 8009f3e:	4698      	mov	r8, r3
 8009f40:	4606      	mov	r6, r0
 8009f42:	b118      	cbz	r0, 8009f4c <_vfiprintf_r+0x18>
 8009f44:	6a03      	ldr	r3, [r0, #32]
 8009f46:	b90b      	cbnz	r3, 8009f4c <_vfiprintf_r+0x18>
 8009f48:	f7fc fdf8 	bl	8006b3c <__sinit>
 8009f4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f4e:	07d9      	lsls	r1, r3, #31
 8009f50:	d405      	bmi.n	8009f5e <_vfiprintf_r+0x2a>
 8009f52:	89ab      	ldrh	r3, [r5, #12]
 8009f54:	059a      	lsls	r2, r3, #22
 8009f56:	d402      	bmi.n	8009f5e <_vfiprintf_r+0x2a>
 8009f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f5a:	f7fc ff06 	bl	8006d6a <__retarget_lock_acquire_recursive>
 8009f5e:	89ab      	ldrh	r3, [r5, #12]
 8009f60:	071b      	lsls	r3, r3, #28
 8009f62:	d501      	bpl.n	8009f68 <_vfiprintf_r+0x34>
 8009f64:	692b      	ldr	r3, [r5, #16]
 8009f66:	b99b      	cbnz	r3, 8009f90 <_vfiprintf_r+0x5c>
 8009f68:	4629      	mov	r1, r5
 8009f6a:	4630      	mov	r0, r6
 8009f6c:	f000 f938 	bl	800a1e0 <__swsetup_r>
 8009f70:	b170      	cbz	r0, 8009f90 <_vfiprintf_r+0x5c>
 8009f72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f74:	07dc      	lsls	r4, r3, #31
 8009f76:	d504      	bpl.n	8009f82 <_vfiprintf_r+0x4e>
 8009f78:	f04f 30ff 	mov.w	r0, #4294967295
 8009f7c:	b01d      	add	sp, #116	@ 0x74
 8009f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f82:	89ab      	ldrh	r3, [r5, #12]
 8009f84:	0598      	lsls	r0, r3, #22
 8009f86:	d4f7      	bmi.n	8009f78 <_vfiprintf_r+0x44>
 8009f88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009f8a:	f7fc feef 	bl	8006d6c <__retarget_lock_release_recursive>
 8009f8e:	e7f3      	b.n	8009f78 <_vfiprintf_r+0x44>
 8009f90:	2300      	movs	r3, #0
 8009f92:	9309      	str	r3, [sp, #36]	@ 0x24
 8009f94:	2320      	movs	r3, #32
 8009f96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009f9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f9e:	2330      	movs	r3, #48	@ 0x30
 8009fa0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a150 <_vfiprintf_r+0x21c>
 8009fa4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009fa8:	f04f 0901 	mov.w	r9, #1
 8009fac:	4623      	mov	r3, r4
 8009fae:	469a      	mov	sl, r3
 8009fb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fb4:	b10a      	cbz	r2, 8009fba <_vfiprintf_r+0x86>
 8009fb6:	2a25      	cmp	r2, #37	@ 0x25
 8009fb8:	d1f9      	bne.n	8009fae <_vfiprintf_r+0x7a>
 8009fba:	ebba 0b04 	subs.w	fp, sl, r4
 8009fbe:	d00b      	beq.n	8009fd8 <_vfiprintf_r+0xa4>
 8009fc0:	465b      	mov	r3, fp
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	4629      	mov	r1, r5
 8009fc6:	4630      	mov	r0, r6
 8009fc8:	f7ff ffa2 	bl	8009f10 <__sfputs_r>
 8009fcc:	3001      	adds	r0, #1
 8009fce:	f000 80a7 	beq.w	800a120 <_vfiprintf_r+0x1ec>
 8009fd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fd4:	445a      	add	r2, fp
 8009fd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fd8:	f89a 3000 	ldrb.w	r3, [sl]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f000 809f 	beq.w	800a120 <_vfiprintf_r+0x1ec>
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8009fe8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fec:	f10a 0a01 	add.w	sl, sl, #1
 8009ff0:	9304      	str	r3, [sp, #16]
 8009ff2:	9307      	str	r3, [sp, #28]
 8009ff4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009ff8:	931a      	str	r3, [sp, #104]	@ 0x68
 8009ffa:	4654      	mov	r4, sl
 8009ffc:	2205      	movs	r2, #5
 8009ffe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a002:	4853      	ldr	r0, [pc, #332]	@ (800a150 <_vfiprintf_r+0x21c>)
 800a004:	f7f6 f8f4 	bl	80001f0 <memchr>
 800a008:	9a04      	ldr	r2, [sp, #16]
 800a00a:	b9d8      	cbnz	r0, 800a044 <_vfiprintf_r+0x110>
 800a00c:	06d1      	lsls	r1, r2, #27
 800a00e:	bf44      	itt	mi
 800a010:	2320      	movmi	r3, #32
 800a012:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a016:	0713      	lsls	r3, r2, #28
 800a018:	bf44      	itt	mi
 800a01a:	232b      	movmi	r3, #43	@ 0x2b
 800a01c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a020:	f89a 3000 	ldrb.w	r3, [sl]
 800a024:	2b2a      	cmp	r3, #42	@ 0x2a
 800a026:	d015      	beq.n	800a054 <_vfiprintf_r+0x120>
 800a028:	9a07      	ldr	r2, [sp, #28]
 800a02a:	4654      	mov	r4, sl
 800a02c:	2000      	movs	r0, #0
 800a02e:	f04f 0c0a 	mov.w	ip, #10
 800a032:	4621      	mov	r1, r4
 800a034:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a038:	3b30      	subs	r3, #48	@ 0x30
 800a03a:	2b09      	cmp	r3, #9
 800a03c:	d94b      	bls.n	800a0d6 <_vfiprintf_r+0x1a2>
 800a03e:	b1b0      	cbz	r0, 800a06e <_vfiprintf_r+0x13a>
 800a040:	9207      	str	r2, [sp, #28]
 800a042:	e014      	b.n	800a06e <_vfiprintf_r+0x13a>
 800a044:	eba0 0308 	sub.w	r3, r0, r8
 800a048:	fa09 f303 	lsl.w	r3, r9, r3
 800a04c:	4313      	orrs	r3, r2
 800a04e:	9304      	str	r3, [sp, #16]
 800a050:	46a2      	mov	sl, r4
 800a052:	e7d2      	b.n	8009ffa <_vfiprintf_r+0xc6>
 800a054:	9b03      	ldr	r3, [sp, #12]
 800a056:	1d19      	adds	r1, r3, #4
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	9103      	str	r1, [sp, #12]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	bfbb      	ittet	lt
 800a060:	425b      	neglt	r3, r3
 800a062:	f042 0202 	orrlt.w	r2, r2, #2
 800a066:	9307      	strge	r3, [sp, #28]
 800a068:	9307      	strlt	r3, [sp, #28]
 800a06a:	bfb8      	it	lt
 800a06c:	9204      	strlt	r2, [sp, #16]
 800a06e:	7823      	ldrb	r3, [r4, #0]
 800a070:	2b2e      	cmp	r3, #46	@ 0x2e
 800a072:	d10a      	bne.n	800a08a <_vfiprintf_r+0x156>
 800a074:	7863      	ldrb	r3, [r4, #1]
 800a076:	2b2a      	cmp	r3, #42	@ 0x2a
 800a078:	d132      	bne.n	800a0e0 <_vfiprintf_r+0x1ac>
 800a07a:	9b03      	ldr	r3, [sp, #12]
 800a07c:	1d1a      	adds	r2, r3, #4
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	9203      	str	r2, [sp, #12]
 800a082:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a086:	3402      	adds	r4, #2
 800a088:	9305      	str	r3, [sp, #20]
 800a08a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a160 <_vfiprintf_r+0x22c>
 800a08e:	7821      	ldrb	r1, [r4, #0]
 800a090:	2203      	movs	r2, #3
 800a092:	4650      	mov	r0, sl
 800a094:	f7f6 f8ac 	bl	80001f0 <memchr>
 800a098:	b138      	cbz	r0, 800a0aa <_vfiprintf_r+0x176>
 800a09a:	9b04      	ldr	r3, [sp, #16]
 800a09c:	eba0 000a 	sub.w	r0, r0, sl
 800a0a0:	2240      	movs	r2, #64	@ 0x40
 800a0a2:	4082      	lsls	r2, r0
 800a0a4:	4313      	orrs	r3, r2
 800a0a6:	3401      	adds	r4, #1
 800a0a8:	9304      	str	r3, [sp, #16]
 800a0aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0ae:	4829      	ldr	r0, [pc, #164]	@ (800a154 <_vfiprintf_r+0x220>)
 800a0b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a0b4:	2206      	movs	r2, #6
 800a0b6:	f7f6 f89b 	bl	80001f0 <memchr>
 800a0ba:	2800      	cmp	r0, #0
 800a0bc:	d03f      	beq.n	800a13e <_vfiprintf_r+0x20a>
 800a0be:	4b26      	ldr	r3, [pc, #152]	@ (800a158 <_vfiprintf_r+0x224>)
 800a0c0:	bb1b      	cbnz	r3, 800a10a <_vfiprintf_r+0x1d6>
 800a0c2:	9b03      	ldr	r3, [sp, #12]
 800a0c4:	3307      	adds	r3, #7
 800a0c6:	f023 0307 	bic.w	r3, r3, #7
 800a0ca:	3308      	adds	r3, #8
 800a0cc:	9303      	str	r3, [sp, #12]
 800a0ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0d0:	443b      	add	r3, r7
 800a0d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0d4:	e76a      	b.n	8009fac <_vfiprintf_r+0x78>
 800a0d6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0da:	460c      	mov	r4, r1
 800a0dc:	2001      	movs	r0, #1
 800a0de:	e7a8      	b.n	800a032 <_vfiprintf_r+0xfe>
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	3401      	adds	r4, #1
 800a0e4:	9305      	str	r3, [sp, #20]
 800a0e6:	4619      	mov	r1, r3
 800a0e8:	f04f 0c0a 	mov.w	ip, #10
 800a0ec:	4620      	mov	r0, r4
 800a0ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0f2:	3a30      	subs	r2, #48	@ 0x30
 800a0f4:	2a09      	cmp	r2, #9
 800a0f6:	d903      	bls.n	800a100 <_vfiprintf_r+0x1cc>
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d0c6      	beq.n	800a08a <_vfiprintf_r+0x156>
 800a0fc:	9105      	str	r1, [sp, #20]
 800a0fe:	e7c4      	b.n	800a08a <_vfiprintf_r+0x156>
 800a100:	fb0c 2101 	mla	r1, ip, r1, r2
 800a104:	4604      	mov	r4, r0
 800a106:	2301      	movs	r3, #1
 800a108:	e7f0      	b.n	800a0ec <_vfiprintf_r+0x1b8>
 800a10a:	ab03      	add	r3, sp, #12
 800a10c:	9300      	str	r3, [sp, #0]
 800a10e:	462a      	mov	r2, r5
 800a110:	4b12      	ldr	r3, [pc, #72]	@ (800a15c <_vfiprintf_r+0x228>)
 800a112:	a904      	add	r1, sp, #16
 800a114:	4630      	mov	r0, r6
 800a116:	f7fb feb9 	bl	8005e8c <_printf_float>
 800a11a:	4607      	mov	r7, r0
 800a11c:	1c78      	adds	r0, r7, #1
 800a11e:	d1d6      	bne.n	800a0ce <_vfiprintf_r+0x19a>
 800a120:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a122:	07d9      	lsls	r1, r3, #31
 800a124:	d405      	bmi.n	800a132 <_vfiprintf_r+0x1fe>
 800a126:	89ab      	ldrh	r3, [r5, #12]
 800a128:	059a      	lsls	r2, r3, #22
 800a12a:	d402      	bmi.n	800a132 <_vfiprintf_r+0x1fe>
 800a12c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a12e:	f7fc fe1d 	bl	8006d6c <__retarget_lock_release_recursive>
 800a132:	89ab      	ldrh	r3, [r5, #12]
 800a134:	065b      	lsls	r3, r3, #25
 800a136:	f53f af1f 	bmi.w	8009f78 <_vfiprintf_r+0x44>
 800a13a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a13c:	e71e      	b.n	8009f7c <_vfiprintf_r+0x48>
 800a13e:	ab03      	add	r3, sp, #12
 800a140:	9300      	str	r3, [sp, #0]
 800a142:	462a      	mov	r2, r5
 800a144:	4b05      	ldr	r3, [pc, #20]	@ (800a15c <_vfiprintf_r+0x228>)
 800a146:	a904      	add	r1, sp, #16
 800a148:	4630      	mov	r0, r6
 800a14a:	f7fc f937 	bl	80063bc <_printf_i>
 800a14e:	e7e4      	b.n	800a11a <_vfiprintf_r+0x1e6>
 800a150:	0800b581 	.word	0x0800b581
 800a154:	0800b58b 	.word	0x0800b58b
 800a158:	08005e8d 	.word	0x08005e8d
 800a15c:	08009f11 	.word	0x08009f11
 800a160:	0800b587 	.word	0x0800b587

0800a164 <__swbuf_r>:
 800a164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a166:	460e      	mov	r6, r1
 800a168:	4614      	mov	r4, r2
 800a16a:	4605      	mov	r5, r0
 800a16c:	b118      	cbz	r0, 800a176 <__swbuf_r+0x12>
 800a16e:	6a03      	ldr	r3, [r0, #32]
 800a170:	b90b      	cbnz	r3, 800a176 <__swbuf_r+0x12>
 800a172:	f7fc fce3 	bl	8006b3c <__sinit>
 800a176:	69a3      	ldr	r3, [r4, #24]
 800a178:	60a3      	str	r3, [r4, #8]
 800a17a:	89a3      	ldrh	r3, [r4, #12]
 800a17c:	071a      	lsls	r2, r3, #28
 800a17e:	d501      	bpl.n	800a184 <__swbuf_r+0x20>
 800a180:	6923      	ldr	r3, [r4, #16]
 800a182:	b943      	cbnz	r3, 800a196 <__swbuf_r+0x32>
 800a184:	4621      	mov	r1, r4
 800a186:	4628      	mov	r0, r5
 800a188:	f000 f82a 	bl	800a1e0 <__swsetup_r>
 800a18c:	b118      	cbz	r0, 800a196 <__swbuf_r+0x32>
 800a18e:	f04f 37ff 	mov.w	r7, #4294967295
 800a192:	4638      	mov	r0, r7
 800a194:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a196:	6823      	ldr	r3, [r4, #0]
 800a198:	6922      	ldr	r2, [r4, #16]
 800a19a:	1a98      	subs	r0, r3, r2
 800a19c:	6963      	ldr	r3, [r4, #20]
 800a19e:	b2f6      	uxtb	r6, r6
 800a1a0:	4283      	cmp	r3, r0
 800a1a2:	4637      	mov	r7, r6
 800a1a4:	dc05      	bgt.n	800a1b2 <__swbuf_r+0x4e>
 800a1a6:	4621      	mov	r1, r4
 800a1a8:	4628      	mov	r0, r5
 800a1aa:	f7ff fa47 	bl	800963c <_fflush_r>
 800a1ae:	2800      	cmp	r0, #0
 800a1b0:	d1ed      	bne.n	800a18e <__swbuf_r+0x2a>
 800a1b2:	68a3      	ldr	r3, [r4, #8]
 800a1b4:	3b01      	subs	r3, #1
 800a1b6:	60a3      	str	r3, [r4, #8]
 800a1b8:	6823      	ldr	r3, [r4, #0]
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	6022      	str	r2, [r4, #0]
 800a1be:	701e      	strb	r6, [r3, #0]
 800a1c0:	6962      	ldr	r2, [r4, #20]
 800a1c2:	1c43      	adds	r3, r0, #1
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	d004      	beq.n	800a1d2 <__swbuf_r+0x6e>
 800a1c8:	89a3      	ldrh	r3, [r4, #12]
 800a1ca:	07db      	lsls	r3, r3, #31
 800a1cc:	d5e1      	bpl.n	800a192 <__swbuf_r+0x2e>
 800a1ce:	2e0a      	cmp	r6, #10
 800a1d0:	d1df      	bne.n	800a192 <__swbuf_r+0x2e>
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	4628      	mov	r0, r5
 800a1d6:	f7ff fa31 	bl	800963c <_fflush_r>
 800a1da:	2800      	cmp	r0, #0
 800a1dc:	d0d9      	beq.n	800a192 <__swbuf_r+0x2e>
 800a1de:	e7d6      	b.n	800a18e <__swbuf_r+0x2a>

0800a1e0 <__swsetup_r>:
 800a1e0:	b538      	push	{r3, r4, r5, lr}
 800a1e2:	4b29      	ldr	r3, [pc, #164]	@ (800a288 <__swsetup_r+0xa8>)
 800a1e4:	4605      	mov	r5, r0
 800a1e6:	6818      	ldr	r0, [r3, #0]
 800a1e8:	460c      	mov	r4, r1
 800a1ea:	b118      	cbz	r0, 800a1f4 <__swsetup_r+0x14>
 800a1ec:	6a03      	ldr	r3, [r0, #32]
 800a1ee:	b90b      	cbnz	r3, 800a1f4 <__swsetup_r+0x14>
 800a1f0:	f7fc fca4 	bl	8006b3c <__sinit>
 800a1f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1f8:	0719      	lsls	r1, r3, #28
 800a1fa:	d422      	bmi.n	800a242 <__swsetup_r+0x62>
 800a1fc:	06da      	lsls	r2, r3, #27
 800a1fe:	d407      	bmi.n	800a210 <__swsetup_r+0x30>
 800a200:	2209      	movs	r2, #9
 800a202:	602a      	str	r2, [r5, #0]
 800a204:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a208:	81a3      	strh	r3, [r4, #12]
 800a20a:	f04f 30ff 	mov.w	r0, #4294967295
 800a20e:	e033      	b.n	800a278 <__swsetup_r+0x98>
 800a210:	0758      	lsls	r0, r3, #29
 800a212:	d512      	bpl.n	800a23a <__swsetup_r+0x5a>
 800a214:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a216:	b141      	cbz	r1, 800a22a <__swsetup_r+0x4a>
 800a218:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a21c:	4299      	cmp	r1, r3
 800a21e:	d002      	beq.n	800a226 <__swsetup_r+0x46>
 800a220:	4628      	mov	r0, r5
 800a222:	f7fd fbf9 	bl	8007a18 <_free_r>
 800a226:	2300      	movs	r3, #0
 800a228:	6363      	str	r3, [r4, #52]	@ 0x34
 800a22a:	89a3      	ldrh	r3, [r4, #12]
 800a22c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a230:	81a3      	strh	r3, [r4, #12]
 800a232:	2300      	movs	r3, #0
 800a234:	6063      	str	r3, [r4, #4]
 800a236:	6923      	ldr	r3, [r4, #16]
 800a238:	6023      	str	r3, [r4, #0]
 800a23a:	89a3      	ldrh	r3, [r4, #12]
 800a23c:	f043 0308 	orr.w	r3, r3, #8
 800a240:	81a3      	strh	r3, [r4, #12]
 800a242:	6923      	ldr	r3, [r4, #16]
 800a244:	b94b      	cbnz	r3, 800a25a <__swsetup_r+0x7a>
 800a246:	89a3      	ldrh	r3, [r4, #12]
 800a248:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a24c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a250:	d003      	beq.n	800a25a <__swsetup_r+0x7a>
 800a252:	4621      	mov	r1, r4
 800a254:	4628      	mov	r0, r5
 800a256:	f000 f883 	bl	800a360 <__smakebuf_r>
 800a25a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a25e:	f013 0201 	ands.w	r2, r3, #1
 800a262:	d00a      	beq.n	800a27a <__swsetup_r+0x9a>
 800a264:	2200      	movs	r2, #0
 800a266:	60a2      	str	r2, [r4, #8]
 800a268:	6962      	ldr	r2, [r4, #20]
 800a26a:	4252      	negs	r2, r2
 800a26c:	61a2      	str	r2, [r4, #24]
 800a26e:	6922      	ldr	r2, [r4, #16]
 800a270:	b942      	cbnz	r2, 800a284 <__swsetup_r+0xa4>
 800a272:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a276:	d1c5      	bne.n	800a204 <__swsetup_r+0x24>
 800a278:	bd38      	pop	{r3, r4, r5, pc}
 800a27a:	0799      	lsls	r1, r3, #30
 800a27c:	bf58      	it	pl
 800a27e:	6962      	ldrpl	r2, [r4, #20]
 800a280:	60a2      	str	r2, [r4, #8]
 800a282:	e7f4      	b.n	800a26e <__swsetup_r+0x8e>
 800a284:	2000      	movs	r0, #0
 800a286:	e7f7      	b.n	800a278 <__swsetup_r+0x98>
 800a288:	20000020 	.word	0x20000020

0800a28c <_raise_r>:
 800a28c:	291f      	cmp	r1, #31
 800a28e:	b538      	push	{r3, r4, r5, lr}
 800a290:	4605      	mov	r5, r0
 800a292:	460c      	mov	r4, r1
 800a294:	d904      	bls.n	800a2a0 <_raise_r+0x14>
 800a296:	2316      	movs	r3, #22
 800a298:	6003      	str	r3, [r0, #0]
 800a29a:	f04f 30ff 	mov.w	r0, #4294967295
 800a29e:	bd38      	pop	{r3, r4, r5, pc}
 800a2a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a2a2:	b112      	cbz	r2, 800a2aa <_raise_r+0x1e>
 800a2a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2a8:	b94b      	cbnz	r3, 800a2be <_raise_r+0x32>
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	f000 f830 	bl	800a310 <_getpid_r>
 800a2b0:	4622      	mov	r2, r4
 800a2b2:	4601      	mov	r1, r0
 800a2b4:	4628      	mov	r0, r5
 800a2b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2ba:	f000 b817 	b.w	800a2ec <_kill_r>
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	d00a      	beq.n	800a2d8 <_raise_r+0x4c>
 800a2c2:	1c59      	adds	r1, r3, #1
 800a2c4:	d103      	bne.n	800a2ce <_raise_r+0x42>
 800a2c6:	2316      	movs	r3, #22
 800a2c8:	6003      	str	r3, [r0, #0]
 800a2ca:	2001      	movs	r0, #1
 800a2cc:	e7e7      	b.n	800a29e <_raise_r+0x12>
 800a2ce:	2100      	movs	r1, #0
 800a2d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	4798      	blx	r3
 800a2d8:	2000      	movs	r0, #0
 800a2da:	e7e0      	b.n	800a29e <_raise_r+0x12>

0800a2dc <raise>:
 800a2dc:	4b02      	ldr	r3, [pc, #8]	@ (800a2e8 <raise+0xc>)
 800a2de:	4601      	mov	r1, r0
 800a2e0:	6818      	ldr	r0, [r3, #0]
 800a2e2:	f7ff bfd3 	b.w	800a28c <_raise_r>
 800a2e6:	bf00      	nop
 800a2e8:	20000020 	.word	0x20000020

0800a2ec <_kill_r>:
 800a2ec:	b538      	push	{r3, r4, r5, lr}
 800a2ee:	4d07      	ldr	r5, [pc, #28]	@ (800a30c <_kill_r+0x20>)
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	4604      	mov	r4, r0
 800a2f4:	4608      	mov	r0, r1
 800a2f6:	4611      	mov	r1, r2
 800a2f8:	602b      	str	r3, [r5, #0]
 800a2fa:	f7f7 fc94 	bl	8001c26 <_kill>
 800a2fe:	1c43      	adds	r3, r0, #1
 800a300:	d102      	bne.n	800a308 <_kill_r+0x1c>
 800a302:	682b      	ldr	r3, [r5, #0]
 800a304:	b103      	cbz	r3, 800a308 <_kill_r+0x1c>
 800a306:	6023      	str	r3, [r4, #0]
 800a308:	bd38      	pop	{r3, r4, r5, pc}
 800a30a:	bf00      	nop
 800a30c:	20000838 	.word	0x20000838

0800a310 <_getpid_r>:
 800a310:	f7f7 bc81 	b.w	8001c16 <_getpid>

0800a314 <__swhatbuf_r>:
 800a314:	b570      	push	{r4, r5, r6, lr}
 800a316:	460c      	mov	r4, r1
 800a318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a31c:	2900      	cmp	r1, #0
 800a31e:	b096      	sub	sp, #88	@ 0x58
 800a320:	4615      	mov	r5, r2
 800a322:	461e      	mov	r6, r3
 800a324:	da0d      	bge.n	800a342 <__swhatbuf_r+0x2e>
 800a326:	89a3      	ldrh	r3, [r4, #12]
 800a328:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a32c:	f04f 0100 	mov.w	r1, #0
 800a330:	bf14      	ite	ne
 800a332:	2340      	movne	r3, #64	@ 0x40
 800a334:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a338:	2000      	movs	r0, #0
 800a33a:	6031      	str	r1, [r6, #0]
 800a33c:	602b      	str	r3, [r5, #0]
 800a33e:	b016      	add	sp, #88	@ 0x58
 800a340:	bd70      	pop	{r4, r5, r6, pc}
 800a342:	466a      	mov	r2, sp
 800a344:	f000 f848 	bl	800a3d8 <_fstat_r>
 800a348:	2800      	cmp	r0, #0
 800a34a:	dbec      	blt.n	800a326 <__swhatbuf_r+0x12>
 800a34c:	9901      	ldr	r1, [sp, #4]
 800a34e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a352:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a356:	4259      	negs	r1, r3
 800a358:	4159      	adcs	r1, r3
 800a35a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a35e:	e7eb      	b.n	800a338 <__swhatbuf_r+0x24>

0800a360 <__smakebuf_r>:
 800a360:	898b      	ldrh	r3, [r1, #12]
 800a362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a364:	079d      	lsls	r5, r3, #30
 800a366:	4606      	mov	r6, r0
 800a368:	460c      	mov	r4, r1
 800a36a:	d507      	bpl.n	800a37c <__smakebuf_r+0x1c>
 800a36c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a370:	6023      	str	r3, [r4, #0]
 800a372:	6123      	str	r3, [r4, #16]
 800a374:	2301      	movs	r3, #1
 800a376:	6163      	str	r3, [r4, #20]
 800a378:	b003      	add	sp, #12
 800a37a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a37c:	ab01      	add	r3, sp, #4
 800a37e:	466a      	mov	r2, sp
 800a380:	f7ff ffc8 	bl	800a314 <__swhatbuf_r>
 800a384:	9f00      	ldr	r7, [sp, #0]
 800a386:	4605      	mov	r5, r0
 800a388:	4639      	mov	r1, r7
 800a38a:	4630      	mov	r0, r6
 800a38c:	f7fd fbb8 	bl	8007b00 <_malloc_r>
 800a390:	b948      	cbnz	r0, 800a3a6 <__smakebuf_r+0x46>
 800a392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a396:	059a      	lsls	r2, r3, #22
 800a398:	d4ee      	bmi.n	800a378 <__smakebuf_r+0x18>
 800a39a:	f023 0303 	bic.w	r3, r3, #3
 800a39e:	f043 0302 	orr.w	r3, r3, #2
 800a3a2:	81a3      	strh	r3, [r4, #12]
 800a3a4:	e7e2      	b.n	800a36c <__smakebuf_r+0xc>
 800a3a6:	89a3      	ldrh	r3, [r4, #12]
 800a3a8:	6020      	str	r0, [r4, #0]
 800a3aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3ae:	81a3      	strh	r3, [r4, #12]
 800a3b0:	9b01      	ldr	r3, [sp, #4]
 800a3b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a3b6:	b15b      	cbz	r3, 800a3d0 <__smakebuf_r+0x70>
 800a3b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3bc:	4630      	mov	r0, r6
 800a3be:	f000 f81d 	bl	800a3fc <_isatty_r>
 800a3c2:	b128      	cbz	r0, 800a3d0 <__smakebuf_r+0x70>
 800a3c4:	89a3      	ldrh	r3, [r4, #12]
 800a3c6:	f023 0303 	bic.w	r3, r3, #3
 800a3ca:	f043 0301 	orr.w	r3, r3, #1
 800a3ce:	81a3      	strh	r3, [r4, #12]
 800a3d0:	89a3      	ldrh	r3, [r4, #12]
 800a3d2:	431d      	orrs	r5, r3
 800a3d4:	81a5      	strh	r5, [r4, #12]
 800a3d6:	e7cf      	b.n	800a378 <__smakebuf_r+0x18>

0800a3d8 <_fstat_r>:
 800a3d8:	b538      	push	{r3, r4, r5, lr}
 800a3da:	4d07      	ldr	r5, [pc, #28]	@ (800a3f8 <_fstat_r+0x20>)
 800a3dc:	2300      	movs	r3, #0
 800a3de:	4604      	mov	r4, r0
 800a3e0:	4608      	mov	r0, r1
 800a3e2:	4611      	mov	r1, r2
 800a3e4:	602b      	str	r3, [r5, #0]
 800a3e6:	f7f7 fc7e 	bl	8001ce6 <_fstat>
 800a3ea:	1c43      	adds	r3, r0, #1
 800a3ec:	d102      	bne.n	800a3f4 <_fstat_r+0x1c>
 800a3ee:	682b      	ldr	r3, [r5, #0]
 800a3f0:	b103      	cbz	r3, 800a3f4 <_fstat_r+0x1c>
 800a3f2:	6023      	str	r3, [r4, #0]
 800a3f4:	bd38      	pop	{r3, r4, r5, pc}
 800a3f6:	bf00      	nop
 800a3f8:	20000838 	.word	0x20000838

0800a3fc <_isatty_r>:
 800a3fc:	b538      	push	{r3, r4, r5, lr}
 800a3fe:	4d06      	ldr	r5, [pc, #24]	@ (800a418 <_isatty_r+0x1c>)
 800a400:	2300      	movs	r3, #0
 800a402:	4604      	mov	r4, r0
 800a404:	4608      	mov	r0, r1
 800a406:	602b      	str	r3, [r5, #0]
 800a408:	f7f7 fc7d 	bl	8001d06 <_isatty>
 800a40c:	1c43      	adds	r3, r0, #1
 800a40e:	d102      	bne.n	800a416 <_isatty_r+0x1a>
 800a410:	682b      	ldr	r3, [r5, #0]
 800a412:	b103      	cbz	r3, 800a416 <_isatty_r+0x1a>
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	bd38      	pop	{r3, r4, r5, pc}
 800a418:	20000838 	.word	0x20000838

0800a41c <_init>:
 800a41c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41e:	bf00      	nop
 800a420:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a422:	bc08      	pop	{r3}
 800a424:	469e      	mov	lr, r3
 800a426:	4770      	bx	lr

0800a428 <_fini>:
 800a428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a42a:	bf00      	nop
 800a42c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a42e:	bc08      	pop	{r3}
 800a430:	469e      	mov	lr, r3
 800a432:	4770      	bx	lr
