{
  "design": {
    "design_info": {
      "boundary_crc": "0x32449D7179CFA6CC",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../RVfpga_test.gen/sources_1/bd/interconnect",
      "name": "interconnect",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "s01_couplers": {
          "s01_data_fifo": ""
        },
        "s02_couplers": {
          "s02_data_fifo": ""
        },
        "s03_couplers": {
          "s03_data_fifo": ""
        },
        "s04_couplers": {
          "s04_data_fifo": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "axi_vip_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "interface_ports": {
      "io": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "interconnect_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "7",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        },
        "memory_map_ref": "io",
        "port_maps": {
          "AWADDR": {
            "physical_name": "io_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "io_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "io_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "io_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "io_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "io_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "io_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "io_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "io_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "io_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "io_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "io_wdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "io_wstrb",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "io_wlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "io_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "io_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "io_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "io_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "io_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "io_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "io_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "io_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "io_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "io_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "io_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "io_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "io_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "io_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "io_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "io_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "io_rdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "io_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "io_rlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "io_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "io_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARID": {
            "physical_name": "io_arid",
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "AWID": {
            "physical_name": "io_awid",
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "BID": {
            "physical_name": "io_bid",
            "direction": "I",
            "left": "6",
            "right": "0"
          },
          "RID": {
            "physical_name": "io_rid",
            "direction": "I",
            "left": "6",
            "right": "0"
          }
        }
      },
      "lsu": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "interconnect_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "lsu",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "lsu_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "lsu_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "lsu_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "lsu_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "lsu_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "lsu_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "lsu_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "lsu_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "lsu_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "lsu_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "lsu_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "lsu_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "lsu_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "lsu_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "lsu_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "lsu_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "lsu_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "lsu_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "lsu_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "lsu_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "lsu_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "lsu_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "lsu_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "lsu_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "lsu_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "lsu_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "lsu_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "lsu_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "lsu_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "lsu_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "lsu_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "lsu_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "lsu_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "lsu_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "lsu_rready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "lsu_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "lsu_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "lsu_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "lsu_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "ifu": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "interconnect_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "3"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_ONLY"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "ifu",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "ifu_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "ifu_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "ifu_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "ifu_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "ifu_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "ifu_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "ifu_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "ifu_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "ifu_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "ifu_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "ifu_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "ifu_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "ifu_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "ifu_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "ifu_rready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "ifu_arid",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "ifu_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "ifu_rid",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "sb": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "interconnect_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "1"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "sb",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "sb_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "sb_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "sb_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "sb_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "sb_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "sb_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "sb_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "sb_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "sb_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "sb_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "sb_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "sb_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "sb_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "sb_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "sb_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "sb_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "sb_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "sb_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "sb_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "sb_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "sb_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "sb_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "sb_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "sb_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "sb_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "sb_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "sb_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "sb_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "sb_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "sb_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "sb_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "sb_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "sb_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "sb_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "sb_rready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "sb_arid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWID": {
            "physical_name": "sb_awid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "sb_bid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "sb_rid",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "accel_mem": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "interconnect_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "accel_mem",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "port_maps": {
          "AWADDR": {
            "physical_name": "accel_mem_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "accel_mem_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "accel_mem_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "accel_mem_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "accel_mem_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "accel_mem_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "accel_mem_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "accel_mem_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "accel_mem_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "accel_mem_awvalid",
            "direction": "I"
          },
          "AWREADY": {
            "physical_name": "accel_mem_awready",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "accel_mem_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "accel_mem_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "accel_mem_wlast",
            "direction": "I"
          },
          "WVALID": {
            "physical_name": "accel_mem_wvalid",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "accel_mem_wready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "accel_mem_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "accel_mem_bvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "accel_mem_bready",
            "direction": "I"
          },
          "ARADDR": {
            "physical_name": "accel_mem_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "accel_mem_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "accel_mem_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "accel_mem_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "accel_mem_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "accel_mem_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "accel_mem_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "accel_mem_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "accel_mem_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "accel_mem_arvalid",
            "direction": "I"
          },
          "ARREADY": {
            "physical_name": "accel_mem_arready",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "accel_mem_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "accel_mem_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "accel_mem_rlast",
            "direction": "O"
          },
          "RVALID": {
            "physical_name": "accel_mem_rvalid",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "accel_mem_rready",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "accel_mem_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "accel_mem_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "accel_mem_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "accel_mem_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "accel_ctrl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "interconnect_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_LOCK": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0",
            "value_src": "default_prop"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "const_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "ip_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "ip_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "accel_ctrl",
        "port_maps": {
          "AWADDR": {
            "physical_name": "accel_ctrl_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "accel_ctrl_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "accel_ctrl_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "accel_ctrl_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "accel_ctrl_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "accel_ctrl_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "accel_ctrl_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "accel_ctrl_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "accel_ctrl_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "accel_ctrl_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "accel_ctrl_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "accel_ctrl_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "accel_ctrl_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "accel_ctrl_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "accel_ctrl_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "accel_ctrl_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "accel_ctrl_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "accel_ctrl_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "accel_ctrl_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "io:lsu:ifu:sb:accel_mem:accel_ctrl"
          },
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I"
      },
      "rsta_busy": {
        "direction": "O"
      }
    },
    "components": {
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\interconnect_axi_interconnect_0_0\\interconnect_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "interconnect_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "5"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S04_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          },
          "XBAR_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S04_ARESETN"
              }
            }
          },
          "S04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "interconnect_xbar_0",
            "xci_path": "ip\\interconnect_xbar_0\\interconnect_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64"
              },
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "5"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "S02_ARB_PRIORITY": {
                "value": "0"
              },
              "S03_ARB_PRIORITY": {
                "value": "0"
              },
              "S04_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "S03_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "S04_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "interconnect_s00_data_fifo_0",
                "xci_path": "ip\\interconnect_s00_data_fifo_0\\interconnect_s00_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "interconnect_s01_data_fifo_0",
                "xci_path": "ip\\interconnect_s01_data_fifo_0\\interconnect_s01_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/s01_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s01_data_fifo/S_AXI"
                ]
              },
              "s01_data_fifo_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s01_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s01_data_fifo/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "interconnect_s02_data_fifo_0",
                "xci_path": "ip\\interconnect_s02_data_fifo_0\\interconnect_s02_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/s02_couplers/s02_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s02_data_fifo/S_AXI"
                ]
              },
              "s02_data_fifo_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s02_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s02_data_fifo/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "interconnect_s03_data_fifo_0",
                "xci_path": "ip\\interconnect_s03_data_fifo_0\\interconnect_s03_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/s03_couplers/s03_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s03_couplers_to_s03_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s03_data_fifo/S_AXI"
                ]
              },
              "s03_data_fifo_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s03_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s03_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s03_data_fifo/aresetn"
                ]
              }
            }
          },
          "s04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s04_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "xci_name": "interconnect_s04_data_fifo_0",
                "xci_path": "ip\\interconnect_s04_data_fifo_0\\interconnect_s04_data_fifo_0.xci",
                "inst_hier_path": "axi_interconnect_0/s04_couplers/s04_data_fifo",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s04_couplers_to_s04_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s04_data_fifo/S_AXI"
                ]
              },
              "s04_data_fifo_to_s04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s04_data_fifo/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s04_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s04_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s04_couplers": {
            "interface_ports": [
              "S04_AXI",
              "s04_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "s04_couplers_to_xbar": {
            "interface_ports": [
              "s04_couplers/M_AXI",
              "xbar/S04_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s02_couplers/S_ACLK",
              "s03_couplers/S_ACLK",
              "s04_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "s04_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s02_couplers/S_ARESETN",
              "s03_couplers/S_ARESETN",
              "s04_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "s04_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "interconnect_axi_vip_0_0",
        "xci_path": "ip\\interconnect_axi_vip_0_0\\interconnect_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "interconnect_axi_bram_ctrl_0_0",
        "xci_path": "ip\\interconnect_axi_bram_ctrl_0_0\\interconnect_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "64"
          },
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "interconnect_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\interconnect_axi_bram_ctrl_0_bram_0\\interconnect_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram"
      }
    },
    "interface_nets": {
      "S00_AXI_0_1": {
        "interface_ports": [
          "ifu",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "S01_AXI_0_1": {
        "interface_ports": [
          "lsu",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "S02_AXI_0_1": {
        "interface_ports": [
          "sb",
          "axi_interconnect_0/S02_AXI"
        ]
      },
      "S03_AXI_0_1": {
        "interface_ports": [
          "accel_mem",
          "axi_interconnect_0/S03_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "io",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "accel_ctrl",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "axi_interconnect_0/S04_AXI"
        ]
      }
    },
    "nets": {
      "ACLK_0_1": {
        "ports": [
          "clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_interconnect_0/S02_ACLK",
          "axi_interconnect_0/S03_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/S04_ACLK",
          "axi_vip_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "ARESETN_0_1": {
        "ports": [
          "rst",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_interconnect_0/S02_ARESETN",
          "axi_interconnect_0/S03_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/S04_ARESETN",
          "axi_vip_0/aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      },
      "axi_bram_ctrl_0_bram_rsta_busy": {
        "ports": [
          "axi_bram_ctrl_0_bram/rsta_busy",
          "rsta_busy"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "lsu": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_accel_ctrl_Reg": {
                "address_block": "/accel_ctrl/Reg",
                "offset": "0x10000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_io_Reg": {
                "address_block": "/io/Reg",
                "offset": "0x80000000",
                "range": "16K"
              }
            }
          },
          "ifu": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_accel_ctrl_Reg": {
                "address_block": "/accel_ctrl/Reg",
                "offset": "0x10000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_io_Reg": {
                "address_block": "/io/Reg",
                "offset": "0x80000000",
                "range": "16K"
              }
            }
          },
          "sb": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_accel_ctrl_Reg": {
                "address_block": "/accel_ctrl/Reg",
                "offset": "0x10000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_io_Reg": {
                "address_block": "/io/Reg",
                "offset": "0x80000000",
                "range": "16K"
              }
            }
          },
          "accel_mem": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_accel_ctrl_Reg": {
                "address_block": "/accel_ctrl/Reg",
                "offset": "0x10000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_io_Reg": {
                "address_block": "/io/Reg",
                "offset": "0x80000000",
                "range": "16K"
              }
            }
          }
        },
        "memory_maps": {
          "accel_ctrl": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "io": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_accel_ctrl_Reg": {
                "address_block": "/accel_ctrl/Reg",
                "offset": "0x10000000",
                "range": "4K"
              },
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "8K"
              },
              "SEG_io_Reg": {
                "address_block": "/io/Reg",
                "offset": "0x80000000",
                "range": "16K"
              }
            }
          }
        }
      }
    }
  }
}