<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ABGABE LN: CMSIS/device/stm32f030x6.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ABGABE LN
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f030x6_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f030x6.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f030x6_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifndef __STM32F030x6_H</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define __STM32F030x6_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga905517438930a3f13cbc632e52990534">   67</a></span>&#160;<span class="preprocessor">#define __CM0_REV                 0 </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   68</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT             0 </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   69</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          2 </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   70</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0     </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   86</a></span>&#160;<span class="preprocessor">typedef enum</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;{</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/******  Cortex-M0 Processor Exceptions Numbers **************************************************************/</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a>                    = -5,     </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/******  STM32F0 specific Interrupt Numbers ******************************************************************/</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 2,      </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 3,      </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 4,      </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a>                = 5,      </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a>                = 6,      </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a>               = 7,      </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 9,      </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a>        = 10,     </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a>        = 11,     </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 12,     </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a>    = 13,     </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 14,     </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 16,     </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>                  = 19,     </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a>                  = 21,     </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a>                  = 22,     </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>                   = 23,     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 25,     </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 27      </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm0_8h.html">core_cm0.h</a>&quot;</span>            <span class="comment">/* Cortex-M0 processor and core peripherals */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f0xx_8h.html">system_stm32f0xx.h</a>&quot;</span>    <span class="comment">/* STM32F0xx System Header */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  134</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  136</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  137</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;          </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  138</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  139</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;        </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  140</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;        </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">  141</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">SMPR</a>;         </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  142</a></span>&#160;       uint32_t <a class="code" href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;    </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  143</a></span>&#160;       uint32_t <a class="code" href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;    </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  144</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;           </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">  145</a></span>&#160;       uint32_t <a class="code" href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;    </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">  146</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">CHSELR</a>;       </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a49083e2b5eda616f714b3fd18136d680">  147</a></span>&#160;       uint32_t RESERVED4[5]; </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  148</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;           </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html">  151</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  153</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          </div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  160</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  162</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;          </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">  163</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">IDR</a>;         </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">  164</a></span>&#160;  uint8_t       <a class="code" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;   </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">  165</a></span>&#160;  uint16_t      <a class="code" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;   </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  166</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  167</a></span>&#160;  uint32_t      <a class="code" href="struct_c_r_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;   </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">  168</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">INIT</a>;        </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ac900907caebb5bcfa72c64c9d26656ae">  169</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#ac900907caebb5bcfa72c64c9d26656ae">RESERVED3</a>;   </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  176</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;{</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  178</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;       </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  179</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">  180</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</a>;       </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">  181</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</a>;       </div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  188</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  190</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;          </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">  191</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">CNDTR</a>;        </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">  192</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;         </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">  193</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;         </div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  196</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  198</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;          </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">  199</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;         </div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  206</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  208</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;          </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">  209</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;          </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">  210</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">RTSR</a>;         </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">  211</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;         </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">  212</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;        </div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">  213</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;           </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  219</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  221</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;          </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  222</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;         </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  223</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;      </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  224</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  225</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;           </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">  226</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">AR</a>;           </div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ad21eb922f00d583e80943def27a0f05c">  227</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ad21eb922f00d583e80943def27a0f05c">RESERVED</a>;     </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">  228</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">OBR</a>;          </div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">  229</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">WRPR</a>;         </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html">  235</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#ae708f301b866ad2a81ed39efba639aab">  237</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#ae708f301b866ad2a81ed39efba639aab">RDP</a>;          </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a67442d4e459bba2c40fa62914d78ec1e">  238</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#a67442d4e459bba2c40fa62914d78ec1e">USER</a>;         </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#ac91ac63aaf885d7290d9903fc5bd9515">  239</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#ac91ac63aaf885d7290d9903fc5bd9515">DATA0</a>;        </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a4fc75d06d435365a28ac018fdc0730cf">  240</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#a4fc75d06d435365a28ac018fdc0730cf">DATA1</a>;        </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#ad43c7a196f0eef88b3038383c4f7d903">  241</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#ad43c7a196f0eef88b3038383c4f7d903">WRP0</a>;         </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html">  248</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;{</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">  250</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">MODER</a>;        </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">  251</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">OTYPER</a>;       </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">  252</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">OSPEEDR</a>;      </div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">  253</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">PUPDR</a>;        </div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">  254</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;          </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">  255</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;          </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">  256</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;         </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">  257</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;         </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a7100354be30ab2f2248e2c3e94ace993">  258</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];       </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">  259</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;          </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html">  266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">  268</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">CFGR1</a>;       </div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a0e5030971ec1bfd3101f83f546493c83">  269</a></span>&#160;       uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#a0e5030971ec1bfd3101f83f546493c83">RESERVED</a>;    </div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#af18ed332be387d38ef90cccdfd3f78fc">  270</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];   </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  271</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;       </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;} <a class="code" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  278</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;{</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  280</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;          </div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  281</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;          </div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  282</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;     </div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  283</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;     </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">  284</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;  </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">  285</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>; </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  286</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;      </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  287</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;      </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">  288</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;     </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  289</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;     </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  290</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;     </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html">  297</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">  299</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;   </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">  300</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;   </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">  301</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;  </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  302</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">  303</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">WINR</a>; </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html">  310</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;{</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  312</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">  313</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;  </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html">  320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  322</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;            </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  323</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;       </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">  324</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a>;        </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">  325</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;   </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">  326</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;   </div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">  327</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a>;     </div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">  328</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;    </div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">  329</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;    </div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">  330</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;       </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  331</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;        </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">  332</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">AHBRSTR</a>;    </div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  333</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;      </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">  334</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">CFGR3</a>;      </div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#afdfa307571967afb1d97943e982b6586">  335</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  341</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;{</div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">  343</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a>;         </div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  344</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  345</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;         </div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  346</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;        </div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">  347</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a>;       </div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  348</a></span>&#160;       uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;  </div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  349</a></span>&#160;       uint32_t <a class="code" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;  </div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">  350</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a>;     </div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">  351</a></span>&#160;       uint32_t <a class="code" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;  </div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">  352</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a>;        </div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">  353</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a>;        </div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">  354</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a>;     </div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">  355</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a>;       </div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">  356</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a>;       </div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">  357</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a>;      </div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">  358</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a>;       </div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">  359</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">TAFCR</a>;      </div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">  360</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a>;   </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  367</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;{</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">  369</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;        </div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">  370</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;        </div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  371</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;         </div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  372</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;         </div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">  373</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">CRCPR</a>;      </div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">  374</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">RXCRCR</a>;     </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">  375</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">TXCRCR</a>;     </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">  376</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">I2SCFGR</a>;    </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;{</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">  384</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;          </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">  385</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;          </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">  386</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">SMCR</a>;         </div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">  387</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">DIER</a>;         </div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  388</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;           </div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">  389</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">EGR</a>;          </div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">  390</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">CCMR1</a>;        </div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">  391</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">CCMR2</a>;        </div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">  392</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">CCER</a>;         </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  393</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;          </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">  394</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">PSC</a>;          </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  395</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;          </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">  396</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">RCR</a>;             </div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">  397</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;         </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">  398</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;         </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">  399</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;         </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">  400</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;         </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">  401</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">BDTR</a>;            </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">  402</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;          </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">  403</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">DMAR</a>;            </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  404</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;           </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html">  411</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;{</div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">  413</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;    </div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">  414</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;    </div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">  415</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">CR3</a>;    </div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">  416</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;    </div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">  417</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">GTPR</a>;   </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">  418</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">RTOR</a>;   </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">  419</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">RQR</a>;    </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  420</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;    </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  421</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;    </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ac3397c07a89d7e7c051e37b6d628fdbb">  422</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ac3397c07a89d7e7c051e37b6d628fdbb">RDR</a>;    </div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">  423</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;  </div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#ad6e9b50601cf364203668775f3f9032b">  424</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#ad6e9b50601cf364203668775f3f9032b">TDR</a>;    </div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">  425</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;  </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html">  431</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  433</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;   </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">  434</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;  </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  435</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;   </div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  446</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000U)              </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  447</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END       ((uint32_t)0x08007FFFU) </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  448</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000U)              </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  449</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000U)              </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define APBPERIPH_BASE        PERIPH_BASE</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000)</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46">  454</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x08000000)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APBPERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define TIM14_BASE            (APBPERIPH_BASE + 0x00002000)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define RTC_BASE              (APBPERIPH_BASE + 0x00002800)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APBPERIPH_BASE + 0x00002C00)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APBPERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APBPERIPH_BASE + 0x00005400)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define PWR_BASE              (APBPERIPH_BASE + 0x00007000)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SYSCFG_BASE           (APBPERIPH_BASE + 0x00010000)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APBPERIPH_BASE + 0x00010400)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APBPERIPH_BASE + 0x00012400)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ADC_BASE              (APBPERIPH_BASE + 0x00012708)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define TIM1_BASE             (APBPERIPH_BASE + 0x00012C00)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APBPERIPH_BASE + 0x00013000)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define USART1_BASE           (APBPERIPH_BASE + 0x00013800)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define TIM16_BASE            (APBPERIPH_BASE + 0x00014400)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define TIM17_BASE            (APBPERIPH_BASE + 0x00014800)</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  473</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE           (APBPERIPH_BASE + 0x00015800)</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (DMA1_BASE + 0x00000008)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (DMA1_BASE + 0x0000001C)</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (DMA1_BASE + 0x00000030)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (DMA1_BASE + 0x00000044)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (DMA1_BASE + 0x00000058)</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  484</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  485</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800U)       </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  486</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        ((uint32_t)0x1FFFF7CCU)       </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  487</a></span>&#160;<span class="preprocessor">#define UID_BASE              ((uint32_t)0x1FFFF7ACU)       </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e">  488</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000)</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (AHB2PERIPH_BASE + 0x00000000)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (AHB2PERIPH_BASE + 0x00000400)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (AHB2PERIPH_BASE + 0x00000800)</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (AHB2PERIPH_BASE + 0x00000C00)</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (AHB2PERIPH_BASE + 0x00001400)</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC_BASE)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define ADC                 ((ADC_Common_TypeDef *) ADC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/*                         Peripheral Registers Bits Definition               */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/********************  Bits definition for ADC_ISR register  ******************/</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Pos         (0U)                                         </span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd">  567</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY_Msk         (0x1U &lt;&lt; ADC_ISR_ADRDY_Pos)                  </span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8">  568</a></span>&#160;<span class="preprocessor">#define ADC_ISR_ADRDY             ADC_ISR_ADRDY_Msk                            </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Pos         (1U)                                         </span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b">  570</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP_Msk         (0x1U &lt;&lt; ADC_ISR_EOSMP_Pos)                  </span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11">  571</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOSMP             ADC_ISR_EOSMP_Msk                            </span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Pos           (2U)                                         </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a">  573</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC_Msk           (0x1U &lt;&lt; ADC_ISR_EOC_Pos)                    </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550">  574</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOC               ADC_ISR_EOC_Msk                              </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Pos           (3U)                                         </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9">  576</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS_Msk           (0x1U &lt;&lt; ADC_ISR_EOS_Pos)                    </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50">  577</a></span>&#160;<span class="preprocessor">#define ADC_ISR_EOS               ADC_ISR_EOS_Msk                              </span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Pos           (4U)                                         </span></div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081">  579</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR_Msk           (0x1U &lt;&lt; ADC_ISR_OVR_Pos)                    </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61">  580</a></span>&#160;<span class="preprocessor">#define ADC_ISR_OVR               ADC_ISR_OVR_Msk                              </span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Pos          (7U)                                         </span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18">  582</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1_Msk          (0x1U &lt;&lt; ADC_ISR_AWD1_Pos)                   </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239">  583</a></span>&#160;<span class="preprocessor">#define ADC_ISR_AWD1              ADC_ISR_AWD1_Msk                             </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define ADC_ISR_AWD             (ADC_ISR_AWD1)</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define ADC_ISR_EOSEQ           (ADC_ISR_EOS)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/********************  Bits definition for ADC_IER register  ******************/</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Pos       (0U)                                         </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6">  591</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE_Msk       (0x1U &lt;&lt; ADC_IER_ADRDYIE_Pos)                </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b">  592</a></span>&#160;<span class="preprocessor">#define ADC_IER_ADRDYIE           ADC_IER_ADRDYIE_Msk                          </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Pos       (1U)                                         </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8">  594</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE_Msk       (0x1U &lt;&lt; ADC_IER_EOSMPIE_Pos)                </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138">  595</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSMPIE           ADC_IER_EOSMPIE_Msk                          </span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Pos         (2U)                                         </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687">  597</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE_Msk         (0x1U &lt;&lt; ADC_IER_EOCIE_Pos)                  </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985">  598</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOCIE             ADC_IER_EOCIE_Msk                            </span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Pos         (3U)                                         </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763">  600</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE_Msk         (0x1U &lt;&lt; ADC_IER_EOSIE_Pos)                  </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d">  601</a></span>&#160;<span class="preprocessor">#define ADC_IER_EOSIE             ADC_IER_EOSIE_Msk                            </span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Pos         (4U)                                         </span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4">  603</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE_Msk         (0x1U &lt;&lt; ADC_IER_OVRIE_Pos)                  </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107">  604</a></span>&#160;<span class="preprocessor">#define ADC_IER_OVRIE             ADC_IER_OVRIE_Msk                            </span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Pos        (7U)                                         </span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4">  606</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE_Msk        (0x1U &lt;&lt; ADC_IER_AWD1IE_Pos)                 </span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69">  607</a></span>&#160;<span class="preprocessor">#define ADC_IER_AWD1IE            ADC_IER_AWD1IE_Msk                           </span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define ADC_IER_AWDIE           (ADC_IER_AWD1IE)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define ADC_IER_EOSEQIE         (ADC_IER_EOSIE)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/********************  Bits definition for ADC_CR register  *******************/</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Pos           (0U)                                         </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d">  615</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN_Msk           (0x1U &lt;&lt; ADC_CR_ADEN_Pos)                    </span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">  616</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADEN               ADC_CR_ADEN_Msk                              </span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Pos          (1U)                                         </span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335">  618</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS_Msk          (0x1U &lt;&lt; ADC_CR_ADDIS_Pos)                   </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">  619</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADDIS              ADC_CR_ADDIS_Msk                             </span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Pos        (2U)                                         </span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3">  621</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART_Msk        (0x1U &lt;&lt; ADC_CR_ADSTART_Pos)                 </span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">  622</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTART            ADC_CR_ADSTART_Msk                           </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Pos          (4U)                                         </span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8">  624</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP_Msk          (0x1U &lt;&lt; ADC_CR_ADSTP_Pos)                   </span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">  625</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADSTP              ADC_CR_ADSTP_Msk                             </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Pos          (31U)                                        </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279">  627</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL_Msk          (0x1U &lt;&lt; ADC_CR_ADCAL_Pos)                   </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">  628</a></span>&#160;<span class="preprocessor">#define ADC_CR_ADCAL              ADC_CR_ADCAL_Msk                             </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bits definition for ADC_CFGR1 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Pos       (0U)                                         </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f5b4a43c49576c2cf94ee945f1bf1a">  632</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN_Msk       (0x1U &lt;&lt; ADC_CFGR1_DMAEN_Pos)                </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1466dacc8afdc2a11ed1d10720834c0f">  633</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMAEN           ADC_CFGR1_DMAEN_Msk                          </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Pos      (1U)                                         </span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a2d12984ea98654c3ba5ee3dbde924">  635</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG_Msk      (0x1U &lt;&lt; ADC_CFGR1_DMACFG_Pos)               </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab698a32d964b2c094ba4d42931c21068">  636</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DMACFG          ADC_CFGR1_DMACFG_Msk                         </span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Pos     (2U)                                         </span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga414db6f840ab53499a7ccca07ea07bec">  638</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR_Msk     (0x1U &lt;&lt; ADC_CFGR1_SCANDIR_Pos)              </span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga138c4d67e5735326ffc922409f3fc8f4">  639</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_SCANDIR         ADC_CFGR1_SCANDIR_Msk                        </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Pos         (3U)                                         </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa236546999710afa33d9210b96723489">  642</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_Msk         (0x3U &lt;&lt; ADC_CFGR1_RES_Pos)                  </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5676c559f66561a86e6236ba803f98">  643</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES             ADC_CFGR1_RES_Msk                            </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa09ba21ff2817d7633982748c7afe8ff">  644</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_0           (0x1U &lt;&lt; ADC_CFGR1_RES_Pos)                  </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3540c4cec0b318ccc71dfa1317b4f659">  645</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_RES_1           (0x2U &lt;&lt; ADC_CFGR1_RES_Pos)                  </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Pos       (5U)                                         </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa426b1457baaefc8d6e9eedd0f4f9b4b">  648</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN_Msk       (0x1U &lt;&lt; ADC_CFGR1_ALIGN_Pos)                </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d91913f0fe8acb7a07de52505a1fa7">  649</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_ALIGN           ADC_CFGR1_ALIGN_Msk                          </span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Pos      (6U)                                         </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5bf4fd10475fc722aaa40e42c2e57ee">  652</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_Msk      (0x7U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01460f832e7bd04e150f86425aa922dd">  653</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL          ADC_CFGR1_EXTSEL_Msk                         </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b23e26a7ff780ae4a913f9eb3c4fafb">  654</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_0        (0x1U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd08752ec8996d12b0dbf1b555f4a67f">  655</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_1        (0x2U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf417f2e3a6ca8d741d074fc2734e3b9d">  656</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTSEL_2        (0x4U &lt;&lt; ADC_CFGR1_EXTSEL_Pos)               </span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Pos       (10U)                                        </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d8e6d4b42e73e1d753b1340dc76499">  659</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_Msk       (0x3U &lt;&lt; ADC_CFGR1_EXTEN_Pos)                </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc48e957d935d791a767c763b9225832">  660</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN           ADC_CFGR1_EXTEN_Msk                          </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bd587c78699a50b76f5e33f867285c2">  661</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_0         (0x1U &lt;&lt; ADC_CFGR1_EXTEN_Pos)                </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf280aa8043f44ba5af39f6d9381169a1">  662</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_EXTEN_1         (0x2U &lt;&lt; ADC_CFGR1_EXTEN_Pos)                </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Pos      (12U)                                        </span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e34c3acc2cc1cca03427bd9fabb53a3">  665</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD_Msk      (0x1U &lt;&lt; ADC_CFGR1_OVRMOD_Pos)               </span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd980c2b24383afb370bfe69860064f">  666</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_OVRMOD          ADC_CFGR1_OVRMOD_Msk                         </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Pos        (13U)                                        </span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599ae2f682f21f719d888080fee9fdc0">  668</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT_Msk        (0x1U &lt;&lt; ADC_CFGR1_CONT_Pos)                 </span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68ef1ef5f97552db10e8a4303eb0a2">  669</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_CONT            ADC_CFGR1_CONT_Msk                           </span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Pos        (14U)                                        </span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea3149a99b68b2ac694e1875a74e312e">  671</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT_Msk        (0x1U &lt;&lt; ADC_CFGR1_WAIT_Pos)                 </span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fe986e2a65282b01053839f8c0877a3">  672</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_WAIT            ADC_CFGR1_WAIT_Msk                           </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Pos      (15U)                                        </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224daf2e65e108b177316de51f1c4128">  674</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF_Msk      (0x1U &lt;&lt; ADC_CFGR1_AUTOFF_Pos)               </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff56271bc473179a89b075fda664512">  675</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTOFF          ADC_CFGR1_AUTOFF_Msk                         </span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Pos      (16U)                                        </span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdbef648fff668b8ef05c1f4453fbc26">  677</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN_Msk      (0x1U &lt;&lt; ADC_CFGR1_DISCEN_Pos)               </span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae26a4779335193192049e1d58e3b2718">  678</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_DISCEN          ADC_CFGR1_DISCEN_Msk                         </span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Pos     (22U)                                        </span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bfc565e78991b785ab151925d49983e">  681</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL_Msk     (0x1U &lt;&lt; ADC_CFGR1_AWD1SGL_Pos)              </span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697af08860622dd7b88c9d3038456ba5">  682</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1SGL         ADC_CFGR1_AWD1SGL_Msk                        </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN_Pos      (23U)                                        </span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44dced71b82895b090a7fb69ebe2caf">  684</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN_Msk      (0x1U &lt;&lt; ADC_CFGR1_AWD1EN_Pos)               </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9773f646ed95db8219dc935e15bffa5">  685</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1EN          ADC_CFGR1_AWD1EN_Msk                         </span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_Pos      (26U)                                        </span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39dac7fe90fe780d6751f0ba461df49b">  688</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_Msk      (0x1FU &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806d97ed9f53a934977b9cf445358c2">  689</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH          ADC_CFGR1_AWD1CH_Msk                         </span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c83c3b6679def98fbf913d63349fb3b">  690</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_0        (0x01U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1ba31e1f4b86c28064b65207c93aebb">  691</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_1        (0x02U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17bc65dbcb2831367b0ba9ae576d399">  692</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_2        (0x04U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a4d73c4e0f2618a3f96ed466ae21de">  693</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_3        (0x08U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bcca7b89fce298d3556714882f6e78">  694</a></span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWD1CH_4        (0x10U &lt;&lt; ADC_CFGR1_AWD1CH_Pos)              </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AUTDLY        (ADC_CFGR1_WAIT)</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDSGL        (ADC_CFGR1_AWD1SGL)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDEN         (ADC_CFGR1_AWD1EN)</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH         (ADC_CFGR1_AWD1CH)</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_0       (ADC_CFGR1_AWD1CH_0)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_1       (ADC_CFGR1_AWD1CH_1)</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_2       (ADC_CFGR1_AWD1CH_2)</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_3       (ADC_CFGR1_AWD1CH_3)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define ADC_CFGR1_AWDCH_4       (ADC_CFGR1_AWD1CH_4)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/*******************  Bits definition for ADC_CFGR2 register  *****************/</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Pos      (30U)                                        </span></div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53371bbd6f4a55732ba953e91cb83e0c">  709</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_Msk      (0x3U &lt;&lt; ADC_CFGR2_CKMODE_Pos)               </span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5821334c58af9ea7fa1205c1459f5a3a">  710</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE          ADC_CFGR2_CKMODE_Msk                         </span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd8d90fdb7639030c0816d24f27cad4b">  711</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_1        (0x2U &lt;&lt; ADC_CFGR2_CKMODE_Pos)               </span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8603cb9fe211cb7cda8b29049dcde908">  712</a></span>&#160;<span class="preprocessor">#define ADC_CFGR2_CKMODE_0        (0x1U &lt;&lt; ADC_CFGR2_CKMODE_Pos)               </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd2fcfbed5ce42f548598253e2760be">  715</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR2_JITOFFDIV4   (ADC_CFGR2_CKMODE_1)   </span></div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8f696c99b9b4addf75b47035223e0d1">  716</a></span>&#160;<span class="preprocessor">#define  ADC_CFGR2_JITOFFDIV2   (ADC_CFGR2_CKMODE_0)   </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Pos          (0U)                                         </span></div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d11cd6cdfa801c872dd0948b437d43b">  720</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_Msk          (0x7U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceac2124a2a41388f9f5e5c2c310a27e">  721</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP              ADC_SMPR_SMP_Msk                             </span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694f8b1e1e5410a1a60484f4857b8b2d">  722</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_0            (0x1U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab57bf329f4bf7c460f3666ea37dc7221">  723</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_1            (0x2U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga046d9b1e209acb9e7152db85c8b7bcce">  724</a></span>&#160;<span class="preprocessor">#define ADC_SMPR_SMP_2            (0x4U &lt;&lt; ADC_SMPR_SMP_Pos)                   </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b01bfd0523da47456ba831cc68dc95">  727</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR         (ADC_SMPR_SMP)         </span></div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec9cd8ff8dfaf9d4abd8151d213cae78">  728</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_0       (ADC_SMPR_SMP_0)       </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f428f0a1aa53d93766479a36951db97">  729</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_1       (ADC_SMPR_SMP_1)       </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefffe59508c4f2748446371e9b791add">  730</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMPR_2       (ADC_SMPR_SMP_2)       </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_TR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Pos           (0U)                                         </span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545">  734</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_Msk           (0xFFFU &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">  735</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1               ADC_TR1_LT1_Msk                              </span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9">  736</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_0             (0x001U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e">  737</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_1             (0x002U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1">  738</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_2             (0x004U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be">  739</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_3             (0x008U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04">  740</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_4             (0x010U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa">  741</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_5             (0x020U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c">  742</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_6             (0x040U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902">  743</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_7             (0x080U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8">  744</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_8             (0x100U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09">  745</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_9             (0x200U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0">  746</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_10            (0x400U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a">  747</a></span>&#160;<span class="preprocessor">#define ADC_TR1_LT1_11            (0x800U &lt;&lt; ADC_TR1_LT1_Pos)                  </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Pos           (16U)                                        </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7">  750</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_Msk           (0xFFFU &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">  751</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1               ADC_TR1_HT1_Msk                              </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8">  752</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_0             (0x001U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2">  753</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_1             (0x002U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a">  754</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_2             (0x004U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2">  755</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_3             (0x008U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a">  756</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_4             (0x010U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5">  757</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_5             (0x020U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a">  758</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_6             (0x040U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91">  759</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_7             (0x080U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0">  760</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_8             (0x100U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512">  761</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_9             (0x200U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8">  762</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_10            (0x400U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114">  763</a></span>&#160;<span class="preprocessor">#define ADC_TR1_HT1_11            (0x800U &lt;&lt; ADC_TR1_HT1_Pos)                  </span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define  ADC_TR_HT              (ADC_TR1_HT1)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define  ADC_TR_LT              (ADC_TR1_LT1)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define  ADC_HTR_HT             (ADC_TR1_HT1)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define  ADC_LTR_LT             (ADC_TR1_LT1)</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/******************  Bit definition for ADC_CHSELR register  ******************/</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Pos      (0U)                                         </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b59d55fef67e80101e5c2a1772ec50d">  773</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL_Msk      (0x7FFFFU &lt;&lt; ADC_CHSELR_CHSEL_Pos)           </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca21fba6d475be2101310ee709e3434">  774</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL          ADC_CHSELR_CHSEL_Msk                         </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Pos    (18U)                                        </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1c98512c1e24e5f71c5da63e304573">  776</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL18_Pos)             </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8056645767f844ce037f2a45fdb54ca6">  777</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL18        ADC_CHSELR_CHSEL18_Msk                       </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Pos    (17U)                                        </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b46d6cc9802bd5df7500709d562bc3d">  779</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL17_Pos)             </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0461a534becec3c117d67abeb386b4">  780</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL17        ADC_CHSELR_CHSEL17_Msk                       </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Pos    (16U)                                        </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91cd489db1657f1ae26345e3ebcaa162">  782</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL16_Pos)             </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfc51c25f28841ceffb83ba992d07c5">  783</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL16        ADC_CHSELR_CHSEL16_Msk                       </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Pos    (15U)                                        </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12f2987b60396f53ee2968a18fbfbf06">  785</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL15_Pos)             </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab84928f30f310c5995fda17d09356caa">  786</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL15        ADC_CHSELR_CHSEL15_Msk                       </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Pos    (14U)                                        </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f6c6ae7886562fb1ee5c74e5dcebcf">  788</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL14_Pos)             </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b84d83a703faf41021f5aed1b08d1f">  789</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL14        ADC_CHSELR_CHSEL14_Msk                       </span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Pos    (13U)                                        </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24f05a1fce3fb5a476a3d6a1efa7e0f5">  791</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL13_Pos)             </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9615a92dc5d719eda04efc0fbcc2274">  792</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL13        ADC_CHSELR_CHSEL13_Msk                       </span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Pos    (12U)                                        </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga066545b519da65f4dee67b20ddd43bcd">  794</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL12_Pos)             </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835b5a1068e5b4746a61a637831a6add">  795</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL12        ADC_CHSELR_CHSEL12_Msk                       </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Pos    (11U)                                        </span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad672dcfeb5d382e77dc94d280d77f2c3">  797</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL11_Pos)             </span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c74cdf4888bb431e36aa8f636c66e75">  798</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL11        ADC_CHSELR_CHSEL11_Msk                       </span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Pos    (10U)                                        </span></div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c09f86005172696eaeb796fcffd041">  800</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10_Msk    (0x1U &lt;&lt; ADC_CHSELR_CHSEL10_Pos)             </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6252eddc09ac86f0ba2fc34e9973b52">  801</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL10        ADC_CHSELR_CHSEL10_Msk                       </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Pos     (9U)                                         </span></div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab06703614fbccb72f2abc8a1a3d80647">  803</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL9_Pos)              </span></div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfdf93021c4aa68f312f6f58c437091">  804</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL9         ADC_CHSELR_CHSEL9_Msk                        </span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Pos     (8U)                                         </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga148cef813445cc4506d6f89fb0409156">  806</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL8_Pos)              </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01e1d27f5eba18a59660d7b32611f068">  807</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL8         ADC_CHSELR_CHSEL8_Msk                        </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Pos     (7U)                                         </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac566c041a57836d75b217dcf2466f5f8">  809</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL7_Pos)              </span></div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f9b146cfe8e9ca180676f8e9af40b8b">  810</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL7         ADC_CHSELR_CHSEL7_Msk                        </span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Pos     (6U)                                         </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9627edf91b62eb894a5d713898aeb84b">  812</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL6_Pos)              </span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dbf486a3f4f0d1fa4b2fb3fc6a875ae">  813</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL6         ADC_CHSELR_CHSEL6_Msk                        </span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Pos     (5U)                                         </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c246993f940904e9c44cbdabba150e1">  815</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL5_Pos)              </span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bb861455b1d4bcfc419e7a5d76655ec">  816</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL5         ADC_CHSELR_CHSEL5_Msk                        </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Pos     (4U)                                         </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b66d105354c14511b62cb75fd8117">  818</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL4_Pos)              </span></div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71a9b3ba55c541de0fd39ce647ba619">  819</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL4         ADC_CHSELR_CHSEL4_Msk                        </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Pos     (3U)                                         </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a4437436d6391d03ea0b46605164b5">  821</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL3_Pos)              </span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697a712147bfa61fd786ae5ce3ca2bfa">  822</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL3         ADC_CHSELR_CHSEL3_Msk                        </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Pos     (2U)                                         </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d705d015fd20a8e5328ed49d6fcc355">  824</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL2_Pos)              </span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga828269a978a7bee65fc836de87b422d7">  825</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL2         ADC_CHSELR_CHSEL2_Msk                        </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Pos     (1U)                                         </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb6189343dc80a0b0f88c27cbcd8188">  827</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL1_Pos)              </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617214deca9d2d1fe358e7012de53b7">  828</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL1         ADC_CHSELR_CHSEL1_Msk                        </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Pos     (0U)                                         </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bfc56437a61398d433d775549c7d7e">  830</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0_Msk     (0x1U &lt;&lt; ADC_CHSELR_CHSEL0_Pos)              </span></div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab167e83ae3042f3041d4da630d58ccc6">  831</a></span>&#160;<span class="preprocessor">#define ADC_CHSELR_CHSEL0         ADC_CHSELR_CHSEL0_Msk                        </span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos           (0U)                                         </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">  835</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk           (0xFFFFU &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">  836</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA               ADC_DR_DATA_Msk                              </span></div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939e7a0780b9759e6c3f344553797101">  837</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_0             (0x0001U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae696f0e147022ffcb55785e4fb7878">  838</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_1             (0x0002U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc56241e0b3ab0798a981b14d3e302f">  839</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_2             (0x0004U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab730b1087788f3ab18ec6145d84597d3">  840</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_3             (0x0008U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f3f982a8420ece922b3f8684226307c">  841</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_4             (0x0010U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6596f4834f2dd7e2604d4492135a4e3">  842</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_5             (0x0020U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c27e67b6170a6873797fbf7e5c337fe">  843</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_6             (0x0040U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0869cc00218b560ced2a4cf19770e5">  844</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_7             (0x0080U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00d8950acc2211570da7c927ae77886b">  845</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_8             (0x0100U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5ec727a1d5e3c082f49cead8dfac6aa">  846</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_9             (0x0200U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2b611b9e68b09cf5a4f08cc0935b52">  847</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_10            (0x0400U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d8797443083b98d499e701de0c86ff">  848</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_11            (0x0800U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bfab758993417e28973d15df01d2186">  849</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_12            (0x1000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8172b28fabb7022660cc1779da9547f0">  850</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_13            (0x2000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae936291a38f1ecda447e0bf63c3a4e96">  851</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_14            (0x4000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac59822569482aa21059cbb6b706fb8c0">  852</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_15            (0x8000U &lt;&lt; ADC_DR_DATA_Pos)                 </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="comment">/*************************  ADC Common registers  *****************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Pos        (22U)                                        </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9">  857</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN_Msk        (0x1U &lt;&lt; ADC_CCR_VREFEN_Pos)                 </span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">  858</a></span>&#160;<span class="preprocessor">#define ADC_CCR_VREFEN            ADC_CCR_VREFEN_Msk                           </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Pos          (23U)                                        </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070">  860</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN_Msk          (0x1U &lt;&lt; ADC_CCR_TSEN_Pos)                   </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">  861</a></span>&#160;<span class="preprocessor">#define ADC_CCR_TSEN              ADC_CCR_TSEN_Msk                             </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos            (0U)                                          </span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">  871</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk            (0xFFFFFFFFU &lt;&lt; CRC_DR_DR_Pos)                </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">  872</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                CRC_DR_DR_Msk                                 </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">  875</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR              ((uint8_t)0xFFU)                              </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos         (0U)                                          </span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">  879</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk         (0x1U &lt;&lt; CRC_CR_RESET_Pos)                    </span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">  880</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET             CRC_CR_RESET_Msk                              </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Pos        (5U)                                          </span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf06f0d41ead26a009a4dd09129f2fd5f">  882</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_Msk        (0x3U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5a6e8ab7464ff35f1e5f424b76c15a">  883</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN            CRC_CR_REV_IN_Msk                             </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fda6ff4d3290ee41e59a13e2e8037b">  884</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_0          (0x1U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffd71a81205713ba49123a7c4e7a7ef">  885</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_IN_1          (0x2U &lt;&lt; CRC_CR_REV_IN_Pos)                   </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Pos       (7U)                                          </span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2af78df77ce172d08e399e34c5ded959">  887</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT_Msk       (0x1U &lt;&lt; CRC_CR_REV_OUT_Pos)                  </span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d72fcad54fe50ab75d2895d6e155f7">  888</a></span>&#160;<span class="preprocessor">#define CRC_CR_REV_OUT           CRC_CR_REV_OUT_Msk                            </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_INIT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Pos        (0U)                                          </span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ebf0e8c81cc54aeb79c3489b5ebf542">  892</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT_Msk        (0xFFFFFFFFU &lt;&lt; CRC_INIT_INIT_Pos)            </span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35e084536ff8919f5cd2a88ea86d8b2">  893</a></span>&#160;<span class="preprocessor">#define CRC_INIT_INIT            CRC_INIT_INIT_Msk                             </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*                           Debug MCU (DBGMCU)                               */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)                      </span></div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">  903</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFU &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">  904</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk  </span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)                     </span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">  907</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFU &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">  908</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk  </span></div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">  909</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0                       (0x0001U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">  910</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1                       (0x0002U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">  911</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2                       (0x0004U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">  912</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3                       (0x0008U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">  913</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4                       (0x0010U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">  914</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5                       (0x0020U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">  915</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6                       (0x0040U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">  916</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7                       (0x0080U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">  917</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8                       (0x0100U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">  918</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9                       (0x0200U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">  919</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10                      (0x0400U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">  920</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11                      (0x0800U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">  921</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12                      (0x1000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">  922</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13                      (0x2000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">  923</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14                      (0x4000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">  924</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15                      (0x8000U &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)                      </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">  928</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1U &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">  929</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk    </span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)                      </span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">  931</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1U &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">  932</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk </span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB1_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)                      </span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab210ab764b68711904243c0d11631b8">  936</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) </span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fea6834f4ef9fc6b403cd079a001cec">  937</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos            (8U)                      </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeec836ee0ced45ad06aa4b025f13987e">  939</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) </span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd3acb3e632c74e326da7016073c7871">  940</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM14_STOP                DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)                     </span></div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a">  942</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e20246d389229ff46006b405bb56b1d">  943</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)                     </span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4">  945</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49d5e849185d09ee6c7594512ffe88">  946</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)                     </span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa">  948</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada8989cb96dd5d6dbdaaf16e1f127c6a">  949</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk </span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)                     </span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604">  951</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1U &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83fb5d62c6e6fa1c2fd06084528404e">  952</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_APB2_FZ register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (11U)                     </span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169">  956</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eb7be194b6ffb258b9e9f5ed08a931e">  957</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos            (17U)                     </span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46191a9439df1148711e1621967e1e99">  959</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos) </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d13128d2d698508c1b5f1a4d1fa48c">  960</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM16_STOP                DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos            (18U)                     </span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e208179baf503990210bf56a4abb38">  962</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk            (0x1U &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos) </span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e155f1b61cdbe5d873eb00ecbe3265">  963</a></span>&#160;<span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM17_STOP                DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/*                           DMA Controller (DMA)                             */</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos       (0U)                                            </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">  972</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk       (0x1U &lt;&lt; DMA_ISR_GIF1_Pos)                      </span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">  973</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1           DMA_ISR_GIF1_Msk                                </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos      (1U)                                            </span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">  975</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF1_Pos)                     </span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">  976</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1          DMA_ISR_TCIF1_Msk                               </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos      (2U)                                            </span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">  978</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF1_Pos)                     </span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">  979</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1          DMA_ISR_HTIF1_Msk                               </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos      (3U)                                            </span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">  981</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF1_Pos)                     </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">  982</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1          DMA_ISR_TEIF1_Msk                               </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos       (4U)                                            </span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">  984</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk       (0x1U &lt;&lt; DMA_ISR_GIF2_Pos)                      </span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">  985</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2           DMA_ISR_GIF2_Msk                                </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos      (5U)                                            </span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">  987</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF2_Pos)                     </span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">  988</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2          DMA_ISR_TCIF2_Msk                               </span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos      (6U)                                            </span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">  990</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF2_Pos)                     </span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">  991</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2          DMA_ISR_HTIF2_Msk                               </span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos      (7U)                                            </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">  993</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF2_Pos)                     </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">  994</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2          DMA_ISR_TEIF2_Msk                               </span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos       (8U)                                            </span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">  996</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk       (0x1U &lt;&lt; DMA_ISR_GIF3_Pos)                      </span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">  997</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3           DMA_ISR_GIF3_Msk                                </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos      (9U)                                            </span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">  999</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF3_Pos)                     </span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 1000</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3          DMA_ISR_TCIF3_Msk                               </span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos      (10U)                                           </span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 1002</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF3_Pos)                     </span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 1003</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3          DMA_ISR_HTIF3_Msk                               </span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos      (11U)                                           </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 1005</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF3_Pos)                     </span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 1006</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3          DMA_ISR_TEIF3_Msk                               </span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos       (12U)                                           </span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 1008</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk       (0x1U &lt;&lt; DMA_ISR_GIF4_Pos)                      </span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 1009</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4           DMA_ISR_GIF4_Msk                                </span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos      (13U)                                           </span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 1011</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF4_Pos)                     </span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 1012</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4          DMA_ISR_TCIF4_Msk                               </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos      (14U)                                           </span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 1014</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF4_Pos)                     </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 1015</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4          DMA_ISR_HTIF4_Msk                               </span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos      (15U)                                           </span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 1017</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF4_Pos)                     </span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 1018</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4          DMA_ISR_TEIF4_Msk                               </span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos       (16U)                                           </span></div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 1020</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk       (0x1U &lt;&lt; DMA_ISR_GIF5_Pos)                      </span></div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 1021</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5           DMA_ISR_GIF5_Msk                                </span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos      (17U)                                           </span></div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 1023</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk      (0x1U &lt;&lt; DMA_ISR_TCIF5_Pos)                     </span></div><div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 1024</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5          DMA_ISR_TCIF5_Msk                               </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos      (18U)                                           </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 1026</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk      (0x1U &lt;&lt; DMA_ISR_HTIF5_Pos)                     </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 1027</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5          DMA_ISR_HTIF5_Msk                               </span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos      (19U)                                           </span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 1029</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk      (0x1U &lt;&lt; DMA_ISR_TEIF5_Pos)                     </span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 1030</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5          DMA_ISR_TEIF5_Msk                               </span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos     (0U)                                            </span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 1034</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF1_Pos)                    </span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 1035</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1         DMA_IFCR_CGIF1_Msk                              </span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos    (1U)                                            </span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 1037</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF1_Pos)                   </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 1038</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1        DMA_IFCR_CTCIF1_Msk                             </span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos    (2U)                                            </span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 1040</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF1_Pos)                   </span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 1041</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1        DMA_IFCR_CHTIF1_Msk                             </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos    (3U)                                            </span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 1043</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF1_Pos)                   </span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 1044</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1        DMA_IFCR_CTEIF1_Msk                             </span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos     (4U)                                            </span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 1046</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF2_Pos)                    </span></div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 1047</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2         DMA_IFCR_CGIF2_Msk                              </span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos    (5U)                                            </span></div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 1049</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF2_Pos)                   </span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 1050</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2        DMA_IFCR_CTCIF2_Msk                             </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos    (6U)                                            </span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 1052</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF2_Pos)                   </span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 1053</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2        DMA_IFCR_CHTIF2_Msk                             </span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos    (7U)                                            </span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 1055</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF2_Pos)                   </span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 1056</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2        DMA_IFCR_CTEIF2_Msk                             </span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos     (8U)                                            </span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 1058</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF3_Pos)                    </span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 1059</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3         DMA_IFCR_CGIF3_Msk                              </span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos    (9U)                                            </span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 1061</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF3_Pos)                   </span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 1062</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3        DMA_IFCR_CTCIF3_Msk                             </span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos    (10U)                                           </span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 1064</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF3_Pos)                   </span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 1065</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3        DMA_IFCR_CHTIF3_Msk                             </span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos    (11U)                                           </span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 1067</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF3_Pos)                   </span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 1068</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3        DMA_IFCR_CTEIF3_Msk                             </span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos     (12U)                                           </span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 1070</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF4_Pos)                    </span></div><div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 1071</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4         DMA_IFCR_CGIF4_Msk                              </span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos    (13U)                                           </span></div><div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 1073</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF4_Pos)                   </span></div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 1074</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4        DMA_IFCR_CTCIF4_Msk                             </span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos    (14U)                                           </span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 1076</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF4_Pos)                   </span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 1077</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4        DMA_IFCR_CHTIF4_Msk                             </span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos    (15U)                                           </span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 1079</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF4_Pos)                   </span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 1080</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4        DMA_IFCR_CTEIF4_Msk                             </span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos     (16U)                                           </span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 1082</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk     (0x1U &lt;&lt; DMA_IFCR_CGIF5_Pos)                    </span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 1083</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5         DMA_IFCR_CGIF5_Msk                              </span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos    (17U)                                           </span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 1085</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CTCIF5_Pos)                   </span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 1086</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5        DMA_IFCR_CTCIF5_Msk                             </span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos    (18U)                                           </span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 1088</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CHTIF5_Pos)                   </span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 1089</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5        DMA_IFCR_CHTIF5_Msk                             </span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos    (19U)                                           </span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 1091</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk    (0x1U &lt;&lt; DMA_IFCR_CTEIF5_Pos)                   </span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 1092</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5        DMA_IFCR_CTEIF5_Msk                             </span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos         (0U)                                            </span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 1096</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk         (0x1U &lt;&lt; DMA_CCR_EN_Pos)                        </span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 1097</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN             DMA_CCR_EN_Msk                                  </span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos       (1U)                                            </span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 1099</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk       (0x1U &lt;&lt; DMA_CCR_TCIE_Pos)                      </span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 1100</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE           DMA_CCR_TCIE_Msk                                </span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos       (2U)                                            </span></div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 1102</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk       (0x1U &lt;&lt; DMA_CCR_HTIE_Pos)                      </span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 1103</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE           DMA_CCR_HTIE_Msk                                </span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos       (3U)                                            </span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 1105</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk       (0x1U &lt;&lt; DMA_CCR_TEIE_Pos)                      </span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 1106</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE           DMA_CCR_TEIE_Msk                                </span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos        (4U)                                            </span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 1108</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk        (0x1U &lt;&lt; DMA_CCR_DIR_Pos)                       </span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 1109</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR            DMA_CCR_DIR_Msk                                 </span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos       (5U)                                            </span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 1111</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk       (0x1U &lt;&lt; DMA_CCR_CIRC_Pos)                      </span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 1112</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC           DMA_CCR_CIRC_Msk                                </span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos       (6U)                                            </span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 1114</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk       (0x1U &lt;&lt; DMA_CCR_PINC_Pos)                      </span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 1115</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC           DMA_CCR_PINC_Msk                                </span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos       (7U)                                            </span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 1117</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk       (0x1U &lt;&lt; DMA_CCR_MINC_Pos)                      </span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 1118</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC           DMA_CCR_MINC_Msk                                </span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos      (8U)                                            </span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 1121</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk      (0x3U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 1122</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE          DMA_CCR_PSIZE_Msk                               </span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 1123</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0        (0x1U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 1124</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1        (0x2U &lt;&lt; DMA_CCR_PSIZE_Pos)                     </span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos      (10U)                                           </span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 1127</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk      (0x3U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 1128</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE          DMA_CCR_MSIZE_Msk                               </span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 1129</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0        (0x1U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 1130</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1        (0x2U &lt;&lt; DMA_CCR_MSIZE_Pos)                     </span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos         (12U)                                           </span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 1133</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk         (0x3U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 1134</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL             DMA_CCR_PL_Msk                                  </span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 1135</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0           (0x1U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 1136</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1           (0x2U &lt;&lt; DMA_CCR_PL_Pos)                        </span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos    (14U)                                           </span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 1139</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk    (0x1U &lt;&lt; DMA_CCR_MEM2MEM_Pos)                   </span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 1140</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM        DMA_CCR_MEM2MEM_Msk                             </span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos      (0U)                                            </span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 1144</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk      (0xFFFFU &lt;&lt; DMA_CNDTR_NDT_Pos)                  </span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 1145</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT          DMA_CNDTR_NDT_Msk                               </span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos        (0U)                                            </span></div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 1149</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk        (0xFFFFFFFFU &lt;&lt; DMA_CPAR_PA_Pos)                </span></div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 1150</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA            DMA_CPAR_PA_Msk                                 </span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos        (0U)                                            </span></div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 1154</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk        (0xFFFFFFFFU &lt;&lt; DMA_CMAR_MA_Pos)                </span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 1155</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA            DMA_CMAR_MA_Msk                                 </span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment">/*                 External Interrupt/Event Controller (EXTI)                 */</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos          (0U)                                         </span></div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 1164</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk          (0x1U &lt;&lt; EXTI_IMR_MR0_Pos)                   </span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 1165</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             </span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos          (1U)                                         </span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 1167</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk          (0x1U &lt;&lt; EXTI_IMR_MR1_Pos)                   </span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1168</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             </span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos          (2U)                                         </span></div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 1170</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk          (0x1U &lt;&lt; EXTI_IMR_MR2_Pos)                   </span></div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1171</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             </span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos          (3U)                                         </span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 1173</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk          (0x1U &lt;&lt; EXTI_IMR_MR3_Pos)                   </span></div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1174</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             </span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos          (4U)                                         </span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 1176</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk          (0x1U &lt;&lt; EXTI_IMR_MR4_Pos)                   </span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 1177</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             </span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos          (5U)                                         </span></div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 1179</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk          (0x1U &lt;&lt; EXTI_IMR_MR5_Pos)                   </span></div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1180</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             </span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos          (6U)                                         </span></div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 1182</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk          (0x1U &lt;&lt; EXTI_IMR_MR6_Pos)                   </span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1183</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             </span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos          (7U)                                         </span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 1185</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk          (0x1U &lt;&lt; EXTI_IMR_MR7_Pos)                   </span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 1186</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             </span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos          (8U)                                         </span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 1188</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk          (0x1U &lt;&lt; EXTI_IMR_MR8_Pos)                   </span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1189</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             </span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos          (9U)                                         </span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 1191</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk          (0x1U &lt;&lt; EXTI_IMR_MR9_Pos)                   </span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1192</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             </span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos         (10U)                                        </span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 1194</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk         (0x1U &lt;&lt; EXTI_IMR_MR10_Pos)                  </span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1195</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos         (11U)                                        </span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 1197</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk         (0x1U &lt;&lt; EXTI_IMR_MR11_Pos)                  </span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1198</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos         (12U)                                        </span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 1200</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk         (0x1U &lt;&lt; EXTI_IMR_MR12_Pos)                  </span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 1201</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            </span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos         (13U)                                        </span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 1203</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk         (0x1U &lt;&lt; EXTI_IMR_MR13_Pos)                  </span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1204</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            </span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos         (14U)                                        </span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 1206</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk         (0x1U &lt;&lt; EXTI_IMR_MR14_Pos)                  </span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 1207</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            </span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos         (15U)                                        </span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 1209</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk         (0x1U &lt;&lt; EXTI_IMR_MR15_Pos)                  </span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1210</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            </span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos         (17U)                                        </span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 1212</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk         (0x1U &lt;&lt; EXTI_IMR_MR17_Pos)                  </span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 1213</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            </span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos         (18U)                                        </span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 1215</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk         (0x1U &lt;&lt; EXTI_IMR_MR18_Pos)                  </span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 1216</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            </span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Pos         (19U)                                        </span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 1218</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19_Msk         (0x1U &lt;&lt; EXTI_IMR_MR19_Pos)                  </span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1219</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            </span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Pos         (23U)                                        </span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5"> 1221</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23_Msk         (0x1U &lt;&lt; EXTI_IMR_MR23_Pos)                  </span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 1222</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR23             EXTI_IMR_MR23_Msk                            </span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM19 EXTI_IMR_MR19</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM23 EXTI_IMR_MR23</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Pos           (0U)                                         </span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1247</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM_Msk           (0x8EFFFFU &lt;&lt; EXTI_IMR_IM_Pos)               </span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1248</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              </span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_EMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos          (0U)                                         </span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 1253</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk          (0x1U &lt;&lt; EXTI_EMR_MR0_Pos)                   </span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1254</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             </span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos          (1U)                                         </span></div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 1256</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk          (0x1U &lt;&lt; EXTI_EMR_MR1_Pos)                   </span></div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1257</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             </span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos          (2U)                                         </span></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 1259</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk          (0x1U &lt;&lt; EXTI_EMR_MR2_Pos)                   </span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1260</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             </span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos          (3U)                                         </span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 1262</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk          (0x1U &lt;&lt; EXTI_EMR_MR3_Pos)                   </span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 1263</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             </span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos          (4U)                                         </span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 1265</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk          (0x1U &lt;&lt; EXTI_EMR_MR4_Pos)                   </span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 1266</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             </span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos          (5U)                                         </span></div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 1268</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk          (0x1U &lt;&lt; EXTI_EMR_MR5_Pos)                   </span></div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 1269</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             </span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos          (6U)                                         </span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 1271</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk          (0x1U &lt;&lt; EXTI_EMR_MR6_Pos)                   </span></div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1272</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             </span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos          (7U)                                         </span></div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 1274</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk          (0x1U &lt;&lt; EXTI_EMR_MR7_Pos)                   </span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 1275</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             </span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos          (8U)                                         </span></div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 1277</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk          (0x1U &lt;&lt; EXTI_EMR_MR8_Pos)                   </span></div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1278</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos          (9U)                                         </span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 1280</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk          (0x1U &lt;&lt; EXTI_EMR_MR9_Pos)                   </span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 1281</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos         (10U)                                        </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 1283</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk         (0x1U &lt;&lt; EXTI_EMR_MR10_Pos)                  </span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 1284</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            </span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos         (11U)                                        </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 1286</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk         (0x1U &lt;&lt; EXTI_EMR_MR11_Pos)                  </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 1287</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            </span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos         (12U)                                        </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 1289</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk         (0x1U &lt;&lt; EXTI_EMR_MR12_Pos)                  </span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 1290</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            </span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos         (13U)                                        </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 1292</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk         (0x1U &lt;&lt; EXTI_EMR_MR13_Pos)                  </span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 1293</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            </span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos         (14U)                                        </span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 1295</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk         (0x1U &lt;&lt; EXTI_EMR_MR14_Pos)                  </span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 1296</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            </span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos         (15U)                                        </span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 1298</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk         (0x1U &lt;&lt; EXTI_EMR_MR15_Pos)                  </span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 1299</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            </span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos         (17U)                                        </span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 1301</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk         (0x1U &lt;&lt; EXTI_EMR_MR17_Pos)                  </span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 1302</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            </span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos         (18U)                                        </span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 1304</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk         (0x1U &lt;&lt; EXTI_EMR_MR18_Pos)                  </span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 1305</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            </span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Pos         (19U)                                        </span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 1307</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19_Msk         (0x1U &lt;&lt; EXTI_EMR_MR19_Pos)                  </span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 1308</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            </span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Pos         (23U)                                        </span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6"> 1310</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23_Msk         (0x1U &lt;&lt; EXTI_EMR_MR23_Pos)                  </span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 1311</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR23             EXTI_EMR_MR23_Msk                            </span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM19 EXTI_EMR_MR19</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM23 EXTI_EMR_MR23</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_RTSR register  ******************/</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos         (0U)                                         </span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 1337</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR0_Pos)                  </span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 1338</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            </span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos         (1U)                                         </span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 1340</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR1_Pos)                  </span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 1341</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            </span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos         (2U)                                         </span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 1343</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR2_Pos)                  </span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 1344</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            </span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos         (3U)                                         </span></div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 1346</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR3_Pos)                  </span></div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 1347</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            </span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos         (4U)                                         </span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 1349</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR4_Pos)                  </span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 1350</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            </span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos         (5U)                                         </span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 1352</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR5_Pos)                  </span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 1353</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            </span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos         (6U)                                         </span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 1355</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR6_Pos)                  </span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 1356</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            </span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos         (7U)                                         </span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 1358</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR7_Pos)                  </span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 1359</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            </span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos         (8U)                                         </span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 1361</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR8_Pos)                  </span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 1362</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            </span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos         (9U)                                         </span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 1364</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk         (0x1U &lt;&lt; EXTI_RTSR_TR9_Pos)                  </span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 1365</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            </span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos        (10U)                                        </span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 1367</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR10_Pos)                 </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 1368</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           </span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos        (11U)                                        </span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 1370</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR11_Pos)                 </span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 1371</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           </span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos        (12U)                                        </span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 1373</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR12_Pos)                 </span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 1374</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           </span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos        (13U)                                        </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 1376</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR13_Pos)                 </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 1377</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           </span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos        (14U)                                        </span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 1379</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR14_Pos)                 </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 1380</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           </span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos        (15U)                                        </span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 1382</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR15_Pos)                 </span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 1383</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           </span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos        (16U)                                        </span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 1385</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR16_Pos)                 </span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 1386</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           </span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos        (17U)                                        </span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 1388</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR17_Pos)                 </span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 1389</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           </span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Pos        (19U)                                        </span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 1391</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19_Msk        (0x1U &lt;&lt; EXTI_RTSR_TR19_Pos)                 </span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 1392</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           </span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define EXTI_RTSR_RT19 EXTI_RTSR_TR19</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_FTSR register *******************/</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos         (0U)                                         </span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 1417</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR0_Pos)                  </span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 1418</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            </span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos         (1U)                                         </span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 1420</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR1_Pos)                  </span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 1421</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            </span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos         (2U)                                         </span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 1423</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR2_Pos)                  </span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 1424</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            </span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos         (3U)                                         </span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 1426</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR3_Pos)                  </span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 1427</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            </span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos         (4U)                                         </span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 1429</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR4_Pos)                  </span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 1430</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            </span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos         (5U)                                         </span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 1432</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR5_Pos)                  </span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 1433</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            </span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos         (6U)                                         </span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 1435</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR6_Pos)                  </span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 1436</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            </span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos         (7U)                                         </span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 1438</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR7_Pos)                  </span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 1439</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            </span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos         (8U)                                         </span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 1441</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR8_Pos)                  </span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 1442</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            </span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos         (9U)                                         </span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 1444</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk         (0x1U &lt;&lt; EXTI_FTSR_TR9_Pos)                  </span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 1445</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            </span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos        (10U)                                        </span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 1447</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR10_Pos)                 </span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 1448</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           </span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos        (11U)                                        </span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 1450</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR11_Pos)                 </span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 1451</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           </span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos        (12U)                                        </span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 1453</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR12_Pos)                 </span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 1454</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           </span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos        (13U)                                        </span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 1456</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR13_Pos)                 </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 1457</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           </span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos        (14U)                                        </span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 1459</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR14_Pos)                 </span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 1460</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           </span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos        (15U)                                        </span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 1462</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR15_Pos)                 </span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 1463</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos        (16U)                                        </span></div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 1465</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR16_Pos)                 </span></div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 1466</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           </span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos        (17U)                                        </span></div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 1468</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR17_Pos)                 </span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 1469</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           </span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Pos        (19U)                                        </span></div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 1471</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19_Msk        (0x1U &lt;&lt; EXTI_FTSR_TR19_Pos)                 </span></div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 1472</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           </span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define EXTI_FTSR_FT19 EXTI_FTSR_TR19</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/******************* Bit definition for EXTI_SWIER register *******************/</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos     (0U)                                         </span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 1497</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER0_Pos)              </span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 1498</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        </span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos     (1U)                                         </span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 1500</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER1_Pos)              </span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 1501</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        </span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos     (2U)                                         </span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 1503</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER2_Pos)              </span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 1504</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        </span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos     (3U)                                         </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 1506</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER3_Pos)              </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 1507</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        </span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos     (4U)                                         </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 1509</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER4_Pos)              </span></div><div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 1510</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        </span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos     (5U)                                         </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 1512</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER5_Pos)              </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 1513</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        </span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos     (6U)                                         </span></div><div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 1515</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER6_Pos)              </span></div><div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 1516</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        </span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos     (7U)                                         </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 1518</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER7_Pos)              </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 1519</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        </span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos     (8U)                                         </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 1521</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER8_Pos)              </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 1522</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        </span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos     (9U)                                         </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 1524</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk     (0x1U &lt;&lt; EXTI_SWIER_SWIER9_Pos)              </span></div><div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 1525</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        </span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos    (10U)                                        </span></div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 1527</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER10_Pos)             </span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 1528</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos    (11U)                                        </span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 1530</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER11_Pos)             </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 1531</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       </span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos    (12U)                                        </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 1533</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER12_Pos)             </span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 1534</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos    (13U)                                        </span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 1536</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER13_Pos)             </span></div><div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 1537</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       </span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos    (14U)                                        </span></div><div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 1539</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER14_Pos)             </span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 1540</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       </span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos    (15U)                                        </span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 1542</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER15_Pos)             </span></div><div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 1543</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos    (16U)                                        </span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 1545</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER16_Pos)             </span></div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 1546</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos    (17U)                                        </span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 1548</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER17_Pos)             </span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 1549</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       </span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos    (19U)                                        </span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 1551</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk    (0x1U &lt;&lt; EXTI_SWIER_SWIER19_Pos)             </span></div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 1552</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       </span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWI19 EXTI_SWIER_SWIER19</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">/******************  Bit definition for EXTI_PR register  *********************/</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos           (0U)                                         </span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 1577</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk           (0x1U &lt;&lt; EXTI_PR_PR0_Pos)                    </span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 1578</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              </span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos           (1U)                                         </span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 1580</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk           (0x1U &lt;&lt; EXTI_PR_PR1_Pos)                    </span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 1581</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              </span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos           (2U)                                         </span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 1583</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk           (0x1U &lt;&lt; EXTI_PR_PR2_Pos)                    </span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 1584</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              </span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos           (3U)                                         </span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 1586</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk           (0x1U &lt;&lt; EXTI_PR_PR3_Pos)                    </span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 1587</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              </span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos           (4U)                                         </span></div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 1589</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk           (0x1U &lt;&lt; EXTI_PR_PR4_Pos)                    </span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 1590</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              </span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos           (5U)                                         </span></div><div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 1592</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk           (0x1U &lt;&lt; EXTI_PR_PR5_Pos)                    </span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 1593</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              </span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos           (6U)                                         </span></div><div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 1595</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk           (0x1U &lt;&lt; EXTI_PR_PR6_Pos)                    </span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 1596</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              </span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos           (7U)                                         </span></div><div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 1598</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk           (0x1U &lt;&lt; EXTI_PR_PR7_Pos)                    </span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 1599</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              </span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos           (8U)                                         </span></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 1601</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk           (0x1U &lt;&lt; EXTI_PR_PR8_Pos)                    </span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 1602</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              </span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos           (9U)                                         </span></div><div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 1604</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk           (0x1U &lt;&lt; EXTI_PR_PR9_Pos)                    </span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 1605</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              </span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos          (10U)                                        </span></div><div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 1607</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk          (0x1U &lt;&lt; EXTI_PR_PR10_Pos)                   </span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 1608</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             </span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos          (11U)                                        </span></div><div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 1610</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk          (0x1U &lt;&lt; EXTI_PR_PR11_Pos)                   </span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 1611</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             </span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos          (12U)                                        </span></div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 1613</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk          (0x1U &lt;&lt; EXTI_PR_PR12_Pos)                   </span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 1614</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             </span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos          (13U)                                        </span></div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 1616</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk          (0x1U &lt;&lt; EXTI_PR_PR13_Pos)                   </span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 1617</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             </span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos          (14U)                                        </span></div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 1619</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk          (0x1U &lt;&lt; EXTI_PR_PR14_Pos)                   </span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 1620</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             </span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos          (15U)                                        </span></div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 1622</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk          (0x1U &lt;&lt; EXTI_PR_PR15_Pos)                   </span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 1623</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             </span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos          (16U)                                        </span></div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 1625</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk          (0x1U &lt;&lt; EXTI_PR_PR16_Pos)                   </span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 1626</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             </span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos          (17U)                                        </span></div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 1628</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk          (0x1U &lt;&lt; EXTI_PR_PR17_Pos)                   </span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 1629</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             </span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Pos          (19U)                                        </span></div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 1631</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19_Msk          (0x1U &lt;&lt; EXTI_PR_PR19_Pos)                   </span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 1632</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="comment">/* References Defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF0 EXTI_PR_PR0</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF1 EXTI_PR_PR1</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF2 EXTI_PR_PR2</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF3 EXTI_PR_PR3</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF4 EXTI_PR_PR4</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF5 EXTI_PR_PR5</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF6 EXTI_PR_PR6</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF7 EXTI_PR_PR7</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF8 EXTI_PR_PR8</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF9 EXTI_PR_PR9</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF10 EXTI_PR_PR10</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF11 EXTI_PR_PR11</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF12 EXTI_PR_PR12</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF13 EXTI_PR_PR13</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF14 EXTI_PR_PR14</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF15 EXTI_PR_PR15</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF16 EXTI_PR_PR16</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF17 EXTI_PR_PR17</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">#define EXTI_PR_PIF19 EXTI_PR_PR19</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos             (0U)                                 </span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 1663</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk             (0x1U &lt;&lt; FLASH_ACR_LATENCY_Pos)      </span></div><div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 1664</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                 FLASH_ACR_LATENCY_Msk                </span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Pos              (4U)                                 </span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9"> 1667</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Msk              (0x1U &lt;&lt; FLASH_ACR_PRFTBE_Pos)       </span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 1668</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE                  FLASH_ACR_PRFTBE_Msk                 </span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Pos              (5U)                                 </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a"> 1670</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Msk              (0x1U &lt;&lt; FLASH_ACR_PRFTBS_Pos)       </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 1671</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS                  FLASH_ACR_PRFTBS_Msk                 </span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Pos              (0U)                                 </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e"> 1675</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Msk              (0xFFFFFFFFU &lt;&lt; FLASH_KEYR_FKEYR_Pos) </span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 1676</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR                  FLASH_KEYR_FKEYR_Msk                 </span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos         (0U)                                 </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 1680</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk         (0xFFFFFFFFU &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 1681</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR             FLASH_OPTKEYR_OPTKEYR_Msk            </span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  FLASH Keys  **********************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">#define FLASH_KEY1_Pos                    (0U)                                 </span></div><div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338"> 1685</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1_Msk                    (0x45670123U &lt;&lt; FLASH_KEY1_Pos)      </span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 1686</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1                        FLASH_KEY1_Msk                       </span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">#define FLASH_KEY2_Pos                    (0U)                                 </span></div><div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd"> 1688</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2_Msk                    (0xCDEF89ABU &lt;&lt; FLASH_KEY2_Pos)      </span></div><div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 1689</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2                        FLASH_KEY2_Msk                       </span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1_Pos                 (0U)                                 </span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1_Msk                 (0x45670123U &lt;&lt; FLASH_OPTKEY1_Pos)   </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0cf4f4e013c23b519f056ee79602d61"> 1694</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY1                     FLASH_OPTKEY1_Msk                    </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 1695</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2_Pos                 (0U)                                 </span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2_Msk                 (0xCDEF89ABU &lt;&lt; FLASH_OPTKEY2_Pos)   </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771257103ce3be5b7190e42c51853cdd"> 1697</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEY2                     FLASH_OPTKEY2_Msk                    </span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos                  (0U)                                 </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk                  (0x1U &lt;&lt; FLASH_SR_BSY_Pos)           </span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                      FLASH_SR_BSY_Msk                     </span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 1704</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Pos                (2U)                                 </span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 1705</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Msk                (0x1U &lt;&lt; FLASH_SR_PGERR_Pos)         </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR                    FLASH_SR_PGERR_Msk                   </span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714"> 1707</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Pos             (4U)                                 </span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 1708</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Msk             (0x1U &lt;&lt; FLASH_SR_WRPRTERR_Pos)      </span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR                 FLASH_SR_WRPRTERR_Msk                </span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7"> 1710</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos                  (5U)                                 </span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5"> 1711</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk                  (0x1U &lt;&lt; FLASH_SR_EOP_Pos)           </span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                      FLASH_SR_EOP_Msk                     </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 1713</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPERR                     FLASH_SR_WRPRTERR             </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf6f52f59b01530928d747cf32bd4d01"> 1715</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                   (0U)                                 </span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                   (0x1U &lt;&lt; FLASH_CR_PG_Pos)            </span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define FLASH_CR_PG                       FLASH_CR_PG_Msk                      </span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 1719</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Pos                  (1U)                                 </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 1720</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Msk                  (0x1U &lt;&lt; FLASH_CR_PER_Pos)           </span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define FLASH_CR_PER                      FLASH_CR_PER_Msk                     </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 1722</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos                  (2U)                                 </span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 1723</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk                  (0x1U &lt;&lt; FLASH_CR_MER_Pos)           </span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define FLASH_CR_MER                      FLASH_CR_MER_Msk                     </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 1725</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Pos                (4U)                                 </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 1726</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Msk                (0x1U &lt;&lt; FLASH_CR_OPTPG_Pos)         </span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG                    FLASH_CR_OPTPG_Msk                   </span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195"> 1728</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Pos                (5U)                                 </span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 1729</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Msk                (0x1U &lt;&lt; FLASH_CR_OPTER_Pos)         </span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER                    FLASH_CR_OPTER_Msk                   </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef"> 1731</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos                 (6U)                                 </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 1732</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk                 (0x1U &lt;&lt; FLASH_CR_STRT_Pos)          </span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                     FLASH_CR_STRT_Msk                    </span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 1734</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos                 (7U)                                 </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 1735</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk                 (0x1U &lt;&lt; FLASH_CR_LOCK_Pos)          </span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                     FLASH_CR_LOCK_Msk                    </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 1737</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Pos               (9U)                                 </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 1738</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Msk               (0x1U &lt;&lt; FLASH_CR_OPTWRE_Pos)        </span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE                   FLASH_CR_OPTWRE_Msk                  </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390"> 1740</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Pos                (10U)                                </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 1741</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Msk                (0x1U &lt;&lt; FLASH_CR_ERRIE_Pos)         </span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE                    FLASH_CR_ERRIE_Msk                   </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 1743</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos                (12U)                                </span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 1744</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk                (0x1U &lt;&lt; FLASH_CR_EOPIE_Pos)         </span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                    FLASH_CR_EOPIE_Msk                   </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 1746</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Pos           (13U)                                </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 1747</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH_Msk           (0x1U &lt;&lt; FLASH_CR_OBL_LAUNCH_Pos)    </span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define FLASH_CR_OBL_LAUNCH               FLASH_CR_OBL_LAUNCH_Msk              </span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39d20c1cf47080881d5c054146e8863"> 1750</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Pos                  (0U)                                 </span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Msk                  (0xFFFFFFFFU &lt;&lt; FLASH_AR_FAR_Pos)    </span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR                      FLASH_AR_FAR_Msk                     </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 1755</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Pos              (0U)                                 </span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Msk              (0x1U &lt;&lt; FLASH_OBR_OPTERR_Pos)       </span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR                  FLASH_OBR_OPTERR_Msk                 </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"> 1759</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1_Pos              (1U)                                 </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 1760</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1_Msk              (0x1U &lt;&lt; FLASH_OBR_RDPRT1_Pos)       </span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT1                  FLASH_OBR_RDPRT1_Msk                 </span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa56f3a136d0c35c98d98ae5a6c6bb0dc"> 1762</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2_Pos              (2U)                                 </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1987d73729b5b293d3f5dce12083700"> 1763</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2_Msk              (0x1U &lt;&lt; FLASH_OBR_RDPRT2_Pos)       </span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT2                  FLASH_OBR_RDPRT2_Msk                 </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga082dadf65a17879022887aaf1b2d10e6"> 1766</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos                (8U)                                 </span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk                (0x77U &lt;&lt; FLASH_OBR_USER_Pos)        </span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER                    FLASH_OBR_USER_Msk                   </span></div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1"> 1769</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos             (8U)                                 </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 1770</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk             (0x1U &lt;&lt; FLASH_OBR_IWDG_SW_Pos)      </span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW                 FLASH_OBR_IWDG_SW_Msk                </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e"> 1772</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos           (9U)                                 </span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 1773</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk           (0x1U &lt;&lt; FLASH_OBR_nRST_STOP_Pos)    </span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP               FLASH_OBR_nRST_STOP_Msk              </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb"> 1775</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos          (10U)                                </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 1776</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk          (0x1U &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)   </span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY              FLASH_OBR_nRST_STDBY_Msk             </span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98"> 1778</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Pos              (12U)                                </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 1779</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1_Msk              (0x1U &lt;&lt; FLASH_OBR_nBOOT1_Pos)       </span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define FLASH_OBR_nBOOT1                  FLASH_OBR_nBOOT1_Msk                 </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d2aa4ddcbebc64931028e5a3cf23cc"> 1781</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Pos        (13U)                                </span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ebc84ae17c1bd9ca7a31f0439f85ae"> 1782</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR_Msk        (0x1U &lt;&lt; FLASH_OBR_VDDA_MONITOR_Pos) </span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_MONITOR            FLASH_OBR_VDDA_MONITOR_Msk           </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9521be1f729c3fcd0242cdcfb5ee09"> 1784</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK_Pos    (14U)                                </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace7279dfeb50e357393a3270d816879f"> 1785</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK_Msk    (0x1U &lt;&lt; FLASH_OBR_RAM_PARITY_CHECK_Pos) </span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define FLASH_OBR_RAM_PARITY_CHECK        FLASH_OBR_RAM_PARITY_CHECK_Msk       </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e02206d647737909af16869f58ccef"> 1787</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Pos               (16U)                                </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga480034fa68984d8e717e4648896d29a6"> 1788</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Msk               (0xFFU &lt;&lt; FLASH_OBR_DATA0_Pos)       </span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0                   FLASH_OBR_DATA0_Msk                  </span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8"> 1790</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Pos               (24U)                                </span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf"> 1791</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Msk               (0xFFU &lt;&lt; FLASH_OBR_DATA1_Pos)       </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1                   FLASH_OBR_DATA1_Msk                  </span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9"> 1794</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old BOOT1 bit definition, maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define FLASH_OBR_BOOT1                      FLASH_OBR_nBOOT1</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* Old OBR_VDDA bit definition, maintained for legacy purpose */</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor">#define FLASH_OBR_VDDA_ANALOG                FLASH_OBR_VDDA_MONITOR</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos                (0U)                                 </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk                (0xFFFFU &lt;&lt; FLASH_WRPR_WRP_Pos)      </span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP                    FLASH_WRPR_WRP_Msk                   </span></div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 1805</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">/******************  Bit definition for OB_RDP register  **********************/</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Pos       (0U)                                              </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">#define OB_RDP_RDP_Msk       (0xFFU &lt;&lt; OB_RDP_RDP_Pos)                         </span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">#define OB_RDP_RDP           OB_RDP_RDP_Msk                                    </span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf"> 1811</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Pos      (8U)                                              </span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c"> 1812</a></span>&#160;<span class="preprocessor">#define OB_RDP_nRDP_Msk      (0xFFU &lt;&lt; OB_RDP_nRDP_Pos)                        </span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define OB_RDP_nRDP          OB_RDP_nRDP_Msk                                   </span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd"> 1815</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_USER register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">#define OB_USER_USER_Pos     (16U)                                             </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#define OB_USER_USER_Msk     (0xFFU &lt;&lt; OB_USER_USER_Pos)                       </span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define OB_USER_USER         OB_USER_USER_Msk                                  </span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e"> 1819</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Pos    (24U)                                             </span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43"> 1820</a></span>&#160;<span class="preprocessor">#define OB_USER_nUSER_Msk    (0xFFU &lt;&lt; OB_USER_nUSER_Pos)                      </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">#define OB_USER_nUSER        OB_USER_nUSER_Msk                                 </span></div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b"> 1823</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for OB_WRP0 register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Pos     (0U)                                              </span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0_Msk     (0xFFU &lt;&lt; OB_WRP0_WRP0_Pos)                       </span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">#define OB_WRP0_WRP0         OB_WRP0_WRP0_Msk                                  </span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079"> 1827</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Pos    (8U)                                              </span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99"> 1828</a></span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0_Msk    (0xFFU &lt;&lt; OB_WRP0_nWRP0_Pos)                      </span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">#define OB_WRP0_nWRP0        OB_WRP0_nWRP0_Msk                                 </span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1"> 1831</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">/*                       General Purpose IOs (GPIO)                           */</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_MODER register  *****************/</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Pos           (0U)                                   </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER0_Pos)        </span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0               GPIO_MODER_MODER0_Msk                  </span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 1840</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_0             (0x1U &lt;&lt; GPIO_MODER_MODER0_Pos)        </span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER0_1             (0x2U &lt;&lt; GPIO_MODER_MODER0_Pos)        </span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 1842</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Pos           (2U)                                   </span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 1843</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER1_Pos)        </span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1               GPIO_MODER_MODER1_Msk                  </span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 1845</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_0             (0x1U &lt;&lt; GPIO_MODER_MODER1_Pos)        </span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER1_1             (0x2U &lt;&lt; GPIO_MODER_MODER1_Pos)        </span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 1847</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Pos           (4U)                                   </span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 1848</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER2_Pos)        </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2               GPIO_MODER_MODER2_Msk                  </span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 1850</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_0             (0x1U &lt;&lt; GPIO_MODER_MODER2_Pos)        </span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER2_1             (0x2U &lt;&lt; GPIO_MODER_MODER2_Pos)        </span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 1852</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Pos           (6U)                                   </span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 1853</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER3_Pos)        </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3               GPIO_MODER_MODER3_Msk                  </span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 1855</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_0             (0x1U &lt;&lt; GPIO_MODER_MODER3_Pos)        </span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER3_1             (0x2U &lt;&lt; GPIO_MODER_MODER3_Pos)        </span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 1857</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Pos           (8U)                                   </span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 1858</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER4_Pos)        </span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4               GPIO_MODER_MODER4_Msk                  </span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 1860</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_0             (0x1U &lt;&lt; GPIO_MODER_MODER4_Pos)        </span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER4_1             (0x2U &lt;&lt; GPIO_MODER_MODER4_Pos)        </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 1862</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Pos           (10U)                                  </span></div><div class="line"><a name="l01863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 1863</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER5_Pos)        </span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5               GPIO_MODER_MODER5_Msk                  </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 1865</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_0             (0x1U &lt;&lt; GPIO_MODER_MODER5_Pos)        </span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER5_1             (0x2U &lt;&lt; GPIO_MODER_MODER5_Pos)        </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 1867</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Pos           (12U)                                  </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 1868</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER6_Pos)        </span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6               GPIO_MODER_MODER6_Msk                  </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 1870</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_0             (0x1U &lt;&lt; GPIO_MODER_MODER6_Pos)        </span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER6_1             (0x2U &lt;&lt; GPIO_MODER_MODER6_Pos)        </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 1872</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Pos           (14U)                                  </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 1873</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER7_Pos)        </span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7               GPIO_MODER_MODER7_Msk                  </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 1875</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_0             (0x1U &lt;&lt; GPIO_MODER_MODER7_Pos)        </span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER7_1             (0x2U &lt;&lt; GPIO_MODER_MODER7_Pos)        </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 1877</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Pos           (16U)                                  </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 1878</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER8_Pos)        </span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8               GPIO_MODER_MODER8_Msk                  </span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 1880</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_0             (0x1U &lt;&lt; GPIO_MODER_MODER8_Pos)        </span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER8_1             (0x2U &lt;&lt; GPIO_MODER_MODER8_Pos)        </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 1882</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Pos           (18U)                                  </span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 1883</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_Msk           (0x3U &lt;&lt; GPIO_MODER_MODER9_Pos)        </span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9               GPIO_MODER_MODER9_Msk                  </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 1885</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_0             (0x1U &lt;&lt; GPIO_MODER_MODER9_Pos)        </span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER9_1             (0x2U &lt;&lt; GPIO_MODER_MODER9_Pos)        </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 1887</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Pos          (20U)                                  </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 1888</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER10_Pos)       </span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10              GPIO_MODER_MODER10_Msk                 </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 1890</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_0            (0x1U &lt;&lt; GPIO_MODER_MODER10_Pos)       </span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER10_1            (0x2U &lt;&lt; GPIO_MODER_MODER10_Pos)       </span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 1892</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Pos          (22U)                                  </span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 1893</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER11_Pos)       </span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11              GPIO_MODER_MODER11_Msk                 </span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 1895</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_0            (0x1U &lt;&lt; GPIO_MODER_MODER11_Pos)       </span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER11_1            (0x2U &lt;&lt; GPIO_MODER_MODER11_Pos)       </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 1897</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Pos          (24U)                                  </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 1898</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER12_Pos)       </span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12              GPIO_MODER_MODER12_Msk                 </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 1900</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_0            (0x1U &lt;&lt; GPIO_MODER_MODER12_Pos)       </span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER12_1            (0x2U &lt;&lt; GPIO_MODER_MODER12_Pos)       </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 1902</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Pos          (26U)                                  </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 1903</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER13_Pos)       </span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13              GPIO_MODER_MODER13_Msk                 </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 1905</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_0            (0x1U &lt;&lt; GPIO_MODER_MODER13_Pos)       </span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER13_1            (0x2U &lt;&lt; GPIO_MODER_MODER13_Pos)       </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 1907</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Pos          (28U)                                  </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 1908</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER14_Pos)       </span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14              GPIO_MODER_MODER14_Msk                 </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 1910</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_0            (0x1U &lt;&lt; GPIO_MODER_MODER14_Pos)       </span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER14_1            (0x2U &lt;&lt; GPIO_MODER_MODER14_Pos)       </span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 1912</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Pos          (30U)                                  </span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 1913</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_Msk          (0x3U &lt;&lt; GPIO_MODER_MODER15_Pos)       </span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15              GPIO_MODER_MODER15_Msk                 </span></div><div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 1915</a></span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_0            (0x1U &lt;&lt; GPIO_MODER_MODER15_Pos)       </span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define GPIO_MODER_MODER15_1            (0x2U &lt;&lt; GPIO_MODER_MODER15_Pos)       </span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 1918</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_OTYPER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_0                (0x00000001U)                          </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_1                (0x00000002U)                          </span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_2                (0x00000004U)                          </span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_3                (0x00000008U)                          </span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_4                (0x00000010U)                          </span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_5                (0x00000020U)                          </span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_6                (0x00000040U)                          </span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_7                (0x00000080U)                          </span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_8                (0x00000100U)                          </span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_9                (0x00000200U)                          </span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_10               (0x00000400U)                          </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_11               (0x00000800U)                          </span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_12               (0x00001000U)                          </span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_13               (0x00002000U)                          </span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_14               (0x00004000U)                          </span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define GPIO_OTYPER_OT_15               (0x00008000U)                          </span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">/****************  Bit definition for GPIO_OSPEEDR register  ******************/</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_Pos       (0U)                                   </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)    </span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0           GPIO_OSPEEDR_OSPEEDR0_Msk              </span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d99cb61cdaa26f0afb480358f1b8abb"> 1940</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)    </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR0_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR0_Pos)    </span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c333e59b15dbb1626188a593c69be6"> 1942</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_Pos       (2U)                                   </span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf33d0e8954f223763a717be4bfda61c6"> 1943</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)    </span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1           GPIO_OSPEEDR_OSPEEDR1_Msk              </span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0174516d0f29df04c11061a4524337e"> 1945</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)    </span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR1_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR1_Pos)    </span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce8d609fb04613ac3b1001036cb8b96"> 1947</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_Pos       (4U)                                   </span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad590e4202b9ebb7b4dc6e09eae08b7e2"> 1948</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)    </span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2           GPIO_OSPEEDR_OSPEEDR2_Msk              </span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffa659a5e4db1c2fe0a8731241373122"> 1950</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)    </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR2_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR2_Pos)    </span></div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4545caca1ebf16671fda1af72c33421"> 1952</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_Pos       (6U)                                   </span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf60aafefadd8ca2d301b872da219e4"> 1953</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)    </span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3           GPIO_OSPEEDR_OSPEEDR3_Msk              </span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ad1b671251e4e4793ebd499bc25d3"> 1955</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)    </span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR3_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR3_Pos)    </span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf58614d8866fd704ec9e4795ab182ba"> 1957</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_Pos       (8U)                                   </span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a11cb6c7a3566535e372ddc4f6f61"> 1958</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)    </span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4           GPIO_OSPEEDR_OSPEEDR4_Msk              </span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e149664b22af6849ee53e8c7dd828c"> 1960</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)    </span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR4_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR4_Pos)    </span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67281f129f5a76484a16fa95f6885be0"> 1962</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_Pos       (10U)                                  </span></div><div class="line"><a name="l01963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf053fe6cdc9c1c20159ea5ef2f30ea5"> 1963</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)    </span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5           GPIO_OSPEEDR_OSPEEDR5_Msk              </span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2ddf9bf246451b057f73b356f3caea"> 1965</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)    </span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR5_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR5_Pos)    </span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec7bbb4c5f40f3747875636a2605a4b"> 1967</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_Pos       (12U)                                  </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aedf6f63df6c7c658d0f6588f8cc4b0"> 1968</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)    </span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6           GPIO_OSPEEDR_OSPEEDR6_Msk              </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26455d1b7e9b0dd798755a2005149c8d"> 1970</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)    </span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR6_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR6_Pos)    </span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8a1b076822f7b3d78523b19d802bdfd"> 1972</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_Pos       (14U)                                  </span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d5c406c7cafa2f439a94a6c1d659ac"> 1973</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)    </span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7           GPIO_OSPEEDR_OSPEEDR7_Msk              </span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa321c7a3b240b327111fc9c0cef7e37b"> 1975</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)    </span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR7_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR7_Pos)    </span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe25c683b88b197dd9228b2ffa26bcd"> 1977</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_Pos       (16U)                                  </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1355fc1ce2896093d1ef140ebc27f295"> 1978</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)    </span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8           GPIO_OSPEEDR_OSPEEDR8_Msk              </span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6692664776fd8a4d2222ffb890d04592"> 1980</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)    </span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR8_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR8_Pos)    </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabd51c866c2dbb155cc0adbbcc0a80a2"> 1982</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_Pos       (18U)                                  </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b2e87f85ef7c455009292155183f86"> 1983</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_Msk       (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)    </span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9           GPIO_OSPEEDR_OSPEEDR9_Msk              </span></div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13876cc5bde08c8380fd3ac73a103d81"> 1985</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_0         (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)    </span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR9_1         (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR9_Pos)    </span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a0a1a6e43e8ec4b287ca05b12e620c"> 1987</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_Pos      (20U)                                  </span></div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf792700ca60a66748e2f747dc3e486a7"> 1988</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)   </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10          GPIO_OSPEEDR_OSPEEDR10_Msk             </span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07091f437a3cb824e9de124e17398c84"> 1990</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)   </span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR10_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR10_Pos)   </span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03b9d216080b225051fcad35a56e9efd"> 1992</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_Pos      (22U)                                  </span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5abf2516db49bfdce84e57f06c3640f3"> 1993</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)   </span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11          GPIO_OSPEEDR_OSPEEDR11_Msk             </span></div><div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf839b4b37b993fd87890d5fc1158a451"> 1995</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)   </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR11_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR11_Pos)   </span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab458cbe032c9f97543b6a7e0e269c37e"> 1997</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_Pos      (24U)                                  </span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c523b82e98f3e8fa7fa815b8ac1acb"> 1998</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)   </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12          GPIO_OSPEEDR_OSPEEDR12_Msk             </span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8193e997c7128b854ae5b89dc6923f2"> 2000</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)   </span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR12_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR12_Pos)   </span></div><div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cd66090764f3078c98af46e027050c"> 2002</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_Pos      (26U)                                  </span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37c734ffcbaf2ed7d59a915e807be16"> 2003</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)   </span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13          GPIO_OSPEEDR_OSPEEDR13_Msk             </span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e2deb29b8b72c7dcb2b9e72c804088"> 2005</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)   </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR13_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR13_Pos)   </span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2eaf8f9861c939db6c38409d7aadbd6"> 2007</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_Pos      (28U)                                  </span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae953b52cc0f8a54d5f528f3216c793"> 2008</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)   </span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14          GPIO_OSPEEDR_OSPEEDR14_Msk             </span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e55ade8781c9282c5f003b88f64454"> 2010</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)   </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR14_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR14_Pos)   </span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0aa874ce3e83515deb520ab242851f6"> 2012</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_Pos      (30U)                                  </span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c348d5cabedac86f6d70aa00c3352ea"> 2013</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_Msk      (0x3U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)   </span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15          GPIO_OSPEEDR_OSPEEDR15_Msk             </span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437b5a7e48ac3e63ea0574179c9cc447"> 2015</a></span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_0        (0x1U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)   </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDR_OSPEEDR15_1        (0x2U &lt;&lt; GPIO_OSPEEDR_OSPEEDR15_Pos)   </span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8324dacb10556d4cef99309a72d5da7"> 2018</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition for GPIO_OSPEEDR register maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0     GPIO_OSPEEDR_OSPEEDR0</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0   GPIO_OSPEEDR_OSPEEDR0_0</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1   GPIO_OSPEEDR_OSPEEDR0_1</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1     GPIO_OSPEEDR_OSPEEDR1</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0   GPIO_OSPEEDR_OSPEEDR1_0</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1   GPIO_OSPEEDR_OSPEEDR1_1</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2     GPIO_OSPEEDR_OSPEEDR2</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0   GPIO_OSPEEDR_OSPEEDR2_0</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1   GPIO_OSPEEDR_OSPEEDR2_1</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3     GPIO_OSPEEDR_OSPEEDR3</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0   GPIO_OSPEEDR_OSPEEDR3_0</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1   GPIO_OSPEEDR_OSPEEDR3_1</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4     GPIO_OSPEEDR_OSPEEDR4</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0   GPIO_OSPEEDR_OSPEEDR4_0</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1   GPIO_OSPEEDR_OSPEEDR4_1</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5     GPIO_OSPEEDR_OSPEEDR5</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0   GPIO_OSPEEDR_OSPEEDR5_0</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1   GPIO_OSPEEDR_OSPEEDR5_1</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6     GPIO_OSPEEDR_OSPEEDR6</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0   GPIO_OSPEEDR_OSPEEDR6_0</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1   GPIO_OSPEEDR_OSPEEDR6_1</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7     GPIO_OSPEEDR_OSPEEDR7</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0   GPIO_OSPEEDR_OSPEEDR7_0</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1   GPIO_OSPEEDR_OSPEEDR7_1</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8     GPIO_OSPEEDR_OSPEEDR8</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0   GPIO_OSPEEDR_OSPEEDR8_0</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1   GPIO_OSPEEDR_OSPEEDR8_1</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9     GPIO_OSPEEDR_OSPEEDR9</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0   GPIO_OSPEEDR_OSPEEDR9_0</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1   GPIO_OSPEEDR_OSPEEDR9_1</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10    GPIO_OSPEEDR_OSPEEDR10</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0  GPIO_OSPEEDR_OSPEEDR10_0</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1  GPIO_OSPEEDR_OSPEEDR10_1</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11    GPIO_OSPEEDR_OSPEEDR11</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0  GPIO_OSPEEDR_OSPEEDR11_0</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1  GPIO_OSPEEDR_OSPEEDR11_1</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12    GPIO_OSPEEDR_OSPEEDR12</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0  GPIO_OSPEEDR_OSPEEDR12_0</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1  GPIO_OSPEEDR_OSPEEDR12_1</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13    GPIO_OSPEEDR_OSPEEDR13</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0  GPIO_OSPEEDR_OSPEEDR13_0</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1  GPIO_OSPEEDR_OSPEEDR13_1</span></div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14    GPIO_OSPEEDR_OSPEEDR14</span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0  GPIO_OSPEEDR_OSPEEDR14_0</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1  GPIO_OSPEEDR_OSPEEDR14_1</span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15    GPIO_OSPEEDR_OSPEEDR15</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0  GPIO_OSPEEDR_OSPEEDR15_0</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1  GPIO_OSPEEDR_OSPEEDR15_1</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_PUPDR register ******************/</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Pos           (0U)                                   </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)        </span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0               GPIO_PUPDR_PUPDR0_Msk                  </span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb01551efcb3ad1b1e755da93167eac5"> 2072</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)        </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR0_Pos)        </span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90ce7d30e6ae0b2faca4a6861ecc4cc6"> 2074</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Pos           (2U)                                   </span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafce37884b3fefd13f415d3d0e86cba54"> 2075</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)        </span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1               GPIO_PUPDR_PUPDR1_Msk                  </span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe88d4645ceb71ec8a26b329d021e41"> 2077</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)        </span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR1_Pos)        </span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf102b1b4f826fdc1febfeaf42a7d8a7f"> 2079</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Pos           (4U)                                   </span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e13010f729b9a9555c1af45ee42bf7"> 2080</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)        </span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2               GPIO_PUPDR_PUPDR2_Msk                  </span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae23b8431c20a5d525d5201b25c35783"> 2082</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)        </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR2_Pos)        </span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae53f1f88362bc9d12367842b2c41ac5f"> 2084</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Pos           (6U)                                   </span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00c76742cc343b8be0aef2b7a552b21"> 2085</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)        </span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3               GPIO_PUPDR_PUPDR3_Msk                  </span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403a661b8ff6c3e96373107bd4d3f638"> 2087</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)        </span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR3_Pos)        </span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"> 2089</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Pos           (8U)                                   </span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd409075d0271cfcf5f2a382f55af83"> 2090</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)        </span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4               GPIO_PUPDR_PUPDR4_Msk                  </span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81478ef271cd93f7d2a9bb9b6f676502"> 2092</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)        </span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR4_Pos)        </span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaa42ab206386a753e8d57b76761d787"> 2094</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Pos           (10U)                                  </span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7c19b72c8d4ebff81d9e7a6bb292d9e"> 2095</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)        </span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5               GPIO_PUPDR_PUPDR5_Msk                  </span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0944d79af9a53030939a732c03bff434"> 2097</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)        </span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR5_Pos)        </span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407f836cfe9440c0a9346bae50593324"> 2099</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Pos           (12U)                                  </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e969eee59eb13d03cecb10296f3cba3"> 2100</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)        </span></div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6               GPIO_PUPDR_PUPDR6_Msk                  </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff349c9d9641fd4ff6c96a4ed39c377d"> 2102</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)        </span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR6_Pos)        </span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa74c5941b0d588bfd8334c97dd16871e"> 2104</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Pos           (14U)                                  </span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fe57689233ae16b9b38b3db0f8b31b"> 2105</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)        </span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7               GPIO_PUPDR_PUPDR7_Msk                  </span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5ab27eceaadf3e3fe5c234f9ab07f0"> 2107</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)        </span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR7_Pos)        </span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b75312f187bed2ef764a0f244b8cd1b"> 2109</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Pos           (16U)                                  </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284ea60cb769d74a000af43ddebfdbeb"> 2110</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)        </span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8               GPIO_PUPDR_PUPDR8_Msk                  </span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb779534ca337c5ffcd104edb9498c59"> 2112</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)        </span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR8_Pos)        </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76b3b97a4a27a8bb2e942c0f95f7af31"> 2114</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Pos           (18U)                                  </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9963e91e82f1059ec170793cbf32986"> 2115</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_Msk           (0x3U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)        </span></div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9               GPIO_PUPDR_PUPDR9_Msk                  </span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028e07660ed6d05c4c6e3d9ca4b53c19"> 2117</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0             (0x1U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)        </span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1             (0x2U &lt;&lt; GPIO_PUPDR_PUPDR9_Pos)        </span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45a4501a9b4ff20e5404a97031e02537"> 2119</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Pos          (20U)                                  </span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef8b9bad1bc1bb219f6b51bb12c48e67"> 2120</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)       </span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10              GPIO_PUPDR_PUPDR10_Msk                 </span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad588e530ee6e5166fd35e9d43b295287"> 2122</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)       </span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR10_Pos)       </span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fd34cdbc389ee49f5a9bf1271d7dd9"> 2124</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Pos          (22U)                                  </span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ac8e25da27d1b6c97647fd18b3a335"> 2125</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)       </span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11              GPIO_PUPDR_PUPDR11_Msk                 </span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00eeaff07aa3953cc3a0628a899bcc5"> 2127</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)       </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR11_Pos)       </span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18b3ea6ccb52b072cb19d6677b610831"> 2129</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Pos          (24U)                                  </span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a3508e309b9acfa99c3a4301dfb0d8"> 2130</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)       </span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12              GPIO_PUPDR_PUPDR12_Msk                 </span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62c65d49ff368d3af4d63d22d73b93b"> 2132</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)       </span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR12_Pos)       </span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0cd6d85037a7ae0d19806a7dc428a0"> 2134</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Pos          (26U)                                  </span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b8f9029d8703782110e118fd6ccdb"> 2135</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)       </span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13              GPIO_PUPDR_PUPDR13_Msk                 </span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6594a39f94b19dc5c37ed4b8356c62a6"> 2137</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)       </span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR13_Pos)       </span></div><div class="line"><a name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29eccc9daf15c787ebfc26af3fb3194"> 2139</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Pos          (28U)                                  </span></div><div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80eddbf0106ccf71413851269315125d"> 2140</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)       </span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14              GPIO_PUPDR_PUPDR14_Msk                 </span></div><div class="line"><a name="l02142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab87e440c08acd4837c821d82ff02c9b6"> 2142</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)       </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR14_Pos)       </span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8521ddc4fa71b57540b61ec7803e77f"> 2144</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Pos          (30U)                                  </span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5bcc6307af9a6e5f578dfcb4fda49b3"> 2145</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_Msk          (0x3U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)       </span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15              GPIO_PUPDR_PUPDR15_Msk                 </span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69922e19cb85abfd0cad889a0d4c08e1"> 2147</a></span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0            (0x1U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)       </span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1            (0x2U &lt;&lt; GPIO_PUPDR_PUPDR15_Pos)       </span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d827196cbbdebdf82554c8c04a1db6f"> 2150</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_IDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define GPIO_IDR_0                      (0x00000001U)                          </span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define GPIO_IDR_1                      (0x00000002U)                          </span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define GPIO_IDR_2                      (0x00000004U)                          </span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define GPIO_IDR_3                      (0x00000008U)                          </span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define GPIO_IDR_4                      (0x00000010U)                          </span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define GPIO_IDR_5                      (0x00000020U)                          </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define GPIO_IDR_6                      (0x00000040U)                          </span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define GPIO_IDR_7                      (0x00000080U)                          </span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define GPIO_IDR_8                      (0x00000100U)                          </span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define GPIO_IDR_9                      (0x00000200U)                          </span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define GPIO_IDR_10                     (0x00000400U)                          </span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define GPIO_IDR_11                     (0x00000800U)                          </span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define GPIO_IDR_12                     (0x00001000U)                          </span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define GPIO_IDR_13                     (0x00002000U)                          </span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define GPIO_IDR_14                     (0x00004000U)                          </span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define GPIO_IDR_15                     (0x00008000U)                          </span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="comment">/******************  Bit definition for GPIO_ODR register  ********************/</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define GPIO_ODR_0                      (0x00000001U)                          </span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define GPIO_ODR_1                      (0x00000002U)                          </span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define GPIO_ODR_2                      (0x00000004U)                          </span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define GPIO_ODR_3                      (0x00000008U)                          </span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define GPIO_ODR_4                      (0x00000010U)                          </span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define GPIO_ODR_5                      (0x00000020U)                          </span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define GPIO_ODR_6                      (0x00000040U)                          </span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define GPIO_ODR_7                      (0x00000080U)                          </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define GPIO_ODR_8                      (0x00000100U)                          </span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define GPIO_ODR_9                      (0x00000200U)                          </span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#define GPIO_ODR_10                     (0x00000400U)                          </span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define GPIO_ODR_11                     (0x00000800U)                          </span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define GPIO_ODR_12                     (0x00001000U)                          </span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define GPIO_ODR_13                     (0x00002000U)                          </span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define GPIO_ODR_14                     (0x00004000U)                          </span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define GPIO_ODR_15                     (0x00008000U)                          </span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BSRR register  ********************/</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_0                  (0x00000001U)                          </span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_1                  (0x00000002U)                          </span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_2                  (0x00000004U)                          </span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_3                  (0x00000008U)                          </span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_4                  (0x00000010U)                          </span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_5                  (0x00000020U)                          </span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_6                  (0x00000040U)                          </span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_7                  (0x00000080U)                          </span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_8                  (0x00000100U)                          </span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_9                  (0x00000200U)                          </span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_10                 (0x00000400U)                          </span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_11                 (0x00000800U)                          </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_12                 (0x00001000U)                          </span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_13                 (0x00002000U)                          </span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_14                 (0x00004000U)                          </span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS_15                 (0x00008000U)                          </span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_0                  (0x00010000U)                          </span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_1                  (0x00020000U)                          </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_2                  (0x00040000U)                          </span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_3                  (0x00080000U)                          </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_4                  (0x00100000U)                          </span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_5                  (0x00200000U)                          </span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_6                  (0x00400000U)                          </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_7                  (0x00800000U)                          </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_8                  (0x01000000U)                          </span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_9                  (0x02000000U)                          </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_10                 (0x04000000U)                          </span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_11                 (0x08000000U)                          </span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_12                 (0x10000000U)                          </span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_13                 (0x20000000U)                          </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_14                 (0x40000000U)                          </span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR_15                 (0x80000000U)                          </span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="comment">/****************** Bit definition for GPIO_LCKR register  ********************/</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos              (0U)                                   </span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK0_Pos)           </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                  GPIO_LCKR_LCK0_Msk                     </span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2224</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos              (1U)                                   </span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK1_Pos)           </span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                  GPIO_LCKR_LCK1_Msk                     </span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 2227</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos              (2U)                                   </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK2_Pos)           </span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                  GPIO_LCKR_LCK2_Msk                     </span></div><div class="line"><a name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 2230</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos              (3U)                                   </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK3_Pos)           </span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                  GPIO_LCKR_LCK3_Msk                     </span></div><div class="line"><a name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 2233</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos              (4U)                                   </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK4_Pos)           </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                  GPIO_LCKR_LCK4_Msk                     </span></div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 2236</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos              (5U)                                   </span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK5_Pos)           </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                  GPIO_LCKR_LCK5_Msk                     </span></div><div class="line"><a name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 2239</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos              (6U)                                   </span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK6_Pos)           </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                  GPIO_LCKR_LCK6_Msk                     </span></div><div class="line"><a name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 2242</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos              (7U)                                   </span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK7_Pos)           </span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                  GPIO_LCKR_LCK7_Msk                     </span></div><div class="line"><a name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 2245</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos              (8U)                                   </span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK8_Pos)           </span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                  GPIO_LCKR_LCK8_Msk                     </span></div><div class="line"><a name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 2248</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos              (9U)                                   </span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCK9_Pos)           </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                  GPIO_LCKR_LCK9_Msk                     </span></div><div class="line"><a name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 2251</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos             (10U)                                  </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK10_Pos)          </span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                 GPIO_LCKR_LCK10_Msk                    </span></div><div class="line"><a name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 2254</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos             (11U)                                  </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK11_Pos)          </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                 GPIO_LCKR_LCK11_Msk                    </span></div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 2257</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos             (12U)                                  </span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK12_Pos)          </span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                 GPIO_LCKR_LCK12_Msk                    </span></div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 2260</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos             (13U)                                  </span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK13_Pos)          </span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                 GPIO_LCKR_LCK13_Msk                    </span></div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 2263</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos             (14U)                                  </span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK14_Pos)          </span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                 GPIO_LCKR_LCK14_Msk                    </span></div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 2266</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos             (15U)                                  </span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk             (0x1U &lt;&lt; GPIO_LCKR_LCK15_Pos)          </span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                 GPIO_LCKR_LCK15_Msk                    </span></div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 2269</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos              (16U)                                  </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk              (0x1U &lt;&lt; GPIO_LCKR_LCKK_Pos)           </span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                  GPIO_LCKR_LCKK_Msk                     </span></div><div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 2272</a></span>&#160;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRL register  ********************/</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Pos             (0U)                                   </span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL0_Pos)          </span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL0                 GPIO_AFRL_AFRL0_Msk                    </span></div><div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f315a9807c36a14ec498f6348168345"> 2277</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Pos             (4U)                                   </span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL1_Pos)          </span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL1                 GPIO_AFRL_AFRL1_Msk                    </span></div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5b659d9fb907a21c2d3afe5fb19f10"> 2280</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Pos             (8U)                                   </span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL2_Pos)          </span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL2                 GPIO_AFRL_AFRL2_Msk                    </span></div><div class="line"><a name="l02283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7636c00ff48f6ecebeea4564326e210"> 2283</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Pos             (12U)                                  </span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL3_Pos)          </span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL3                 GPIO_AFRL_AFRL3_Msk                    </span></div><div class="line"><a name="l02286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76cba0d408062489c28df042dcd30210"> 2286</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Pos             (16U)                                  </span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL4_Pos)          </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL4                 GPIO_AFRL_AFRL4_Msk                    </span></div><div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d16b4d7f2c4dd126fc8f6c94b47bd92"> 2289</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Pos             (20U)                                  </span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL5_Pos)          </span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL5                 GPIO_AFRL_AFRL5_Msk                    </span></div><div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2afa964b91f1fe6945b482897e1b0d82"> 2292</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Pos             (24U)                                  </span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL6_Pos)          </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL6                 GPIO_AFRL_AFRL6_Msk                    </span></div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga329563a3d4a838301576e55ba129a60d"> 2295</a></span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Pos             (28U)                                  </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7_Msk             (0xFU &lt;&lt; GPIO_AFRL_AFRL7_Pos)          </span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define GPIO_AFRL_AFRL7                 GPIO_AFRL_AFRL7_Msk                    </span></div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268f85d9983cfb7bdcdd92040ab8b2f7"> 2298</a></span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="comment">/****************** Bit definition for GPIO_AFRH register  ********************/</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Pos             (0U)                                   </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH0_Pos)          </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH0                 GPIO_AFRH_AFRH0_Msk                    </span></div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ce41fe5d385ec28bb04dcc7a40f946"> 2303</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Pos             (4U)                                   </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH1_Pos)          </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH1                 GPIO_AFRH_AFRH1_Msk                    </span></div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae312de282238e1fe17c1a1c44e0bf56f"> 2306</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Pos             (8U)                                   </span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH2_Pos)          </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH2                 GPIO_AFRH_AFRH2_Msk                    </span></div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5135a001e76392c0b606c76ef665fe"> 2309</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Pos             (12U)                                  </span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH3_Pos)          </span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH3                 GPIO_AFRH_AFRH3_Msk                    </span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104c8bf9e1c968cad76a228785ed9c4e"> 2312</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Pos             (16U)                                  </span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH4_Pos)          </span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH4                 GPIO_AFRH_AFRH4_Msk                    </span></div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68b80f05acb0194c873ad020d2796ed4"> 2315</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Pos             (20U)                                  </span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH5_Pos)          </span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH5                 GPIO_AFRH_AFRH5_Msk                    </span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe0ed08fe7fe25ee03a39b6e319fbd1"> 2318</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Pos             (24U)                                  </span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH6_Pos)          </span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH6                 GPIO_AFRH_AFRH6_Msk                    </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4298c4f07553fceb14ea59fdd7d453f6"> 2321</a></span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Pos             (28U)                                  </span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7_Msk             (0xFU &lt;&lt; GPIO_AFRH_AFRH7_Pos)          </span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define GPIO_AFRH_AFRH7                 GPIO_AFRH_AFRH7_Msk                    </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga042ad530db56232aa7f0116154e55e07"> 2324</a></span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">/****************** Bit definition for GPIO_BRR register  *********************/</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_0                   (0x00000001U)                          </span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_1                   (0x00000002U)                          </span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_2                   (0x00000004U)                          </span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_3                   (0x00000008U)                          </span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_4                   (0x00000010U)                          </span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_5                   (0x00000020U)                          </span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_6                   (0x00000040U)                          </span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_7                   (0x00000080U)                          </span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_8                   (0x00000100U)                          </span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_9                   (0x00000200U)                          </span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_10                  (0x00000400U)                          </span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_11                  (0x00000800U)                          </span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_12                  (0x00001000U)                          </span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_13                  (0x00002000U)                          </span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_14                  (0x00004000U)                          </span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR_15                  (0x00008000U)                          </span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="comment">/*                   Inter-integrated Circuit Interface (I2C)                 */</span></div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos               (0U)                                      </span></div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk               (0x1U &lt;&lt; I2C_CR1_PE_Pos)                  </span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="preprocessor">#define I2C_CR1_PE                   I2C_CR1_PE_Msk                            </span></div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 2353</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Pos             (1U)                                      </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 2354</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE_Msk             (0x1U &lt;&lt; I2C_CR1_TXIE_Pos)                </span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">#define I2C_CR1_TXIE                 I2C_CR1_TXIE_Msk                          </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74"> 2356</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Pos             (2U)                                      </span></div><div class="line"><a name="l02357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4"> 2357</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE_Msk             (0x1U &lt;&lt; I2C_CR1_RXIE_Pos)                </span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">#define I2C_CR1_RXIE                 I2C_CR1_RXIE_Msk                          </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32"> 2359</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Pos           (3U)                                      </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80"> 2360</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE_Msk           (0x1U &lt;&lt; I2C_CR1_ADDRIE_Pos)              </span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define I2C_CR1_ADDRIE               I2C_CR1_ADDRIE_Msk                        </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f"> 2362</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Pos           (4U)                                      </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec"> 2363</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE_Msk           (0x1U &lt;&lt; I2C_CR1_NACKIE_Pos)              </span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define I2C_CR1_NACKIE               I2C_CR1_NACKIE_Msk                        </span></div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4"> 2365</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Pos           (5U)                                      </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18"> 2366</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE_Msk           (0x1U &lt;&lt; I2C_CR1_STOPIE_Pos)              </span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">#define I2C_CR1_STOPIE               I2C_CR1_STOPIE_Msk                        </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3"> 2368</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Pos             (6U)                                      </span></div><div class="line"><a name="l02369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166"> 2369</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE_Msk             (0x1U &lt;&lt; I2C_CR1_TCIE_Pos)                </span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">#define I2C_CR1_TCIE                 I2C_CR1_TCIE_Msk                          </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b"> 2371</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Pos            (7U)                                      </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f"> 2372</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE_Msk            (0x1U &lt;&lt; I2C_CR1_ERRIE_Pos)               </span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define I2C_CR1_ERRIE                I2C_CR1_ERRIE_Msk                         </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41"> 2374</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Pos              (8U)                                      </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956"> 2375</a></span>&#160;<span class="preprocessor">#define I2C_CR1_DNF_Msk              (0xFU &lt;&lt; I2C_CR1_DNF_Pos)                 </span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define I2C_CR1_DNF                  I2C_CR1_DNF_Msk                           </span></div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933"> 2377</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Pos           (12U)                                     </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6"> 2378</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF_Msk           (0x1U &lt;&lt; I2C_CR1_ANFOFF_Pos)              </span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define I2C_CR1_ANFOFF               I2C_CR1_ANFOFF_Msk                        </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9"> 2380</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos            (13U)                                     </span></div><div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289"> 2381</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk            (0x1U &lt;&lt; I2C_CR1_SWRST_Pos)               </span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                I2C_CR1_SWRST_Msk                         </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 2383</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Pos          (14U)                                     </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 2384</a></span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN_Msk          (0x1U &lt;&lt; I2C_CR1_TXDMAEN_Pos)             </span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define I2C_CR1_TXDMAEN              I2C_CR1_TXDMAEN_Msk                       </span></div><div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef"> 2386</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Pos          (15U)                                     </span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650"> 2387</a></span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN_Msk          (0x1U &lt;&lt; I2C_CR1_RXDMAEN_Pos)             </span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define I2C_CR1_RXDMAEN              I2C_CR1_RXDMAEN_Msk                       </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4"> 2389</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Pos              (16U)                                     </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea"> 2390</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SBC_Msk              (0x1U &lt;&lt; I2C_CR1_SBC_Pos)                 </span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define I2C_CR1_SBC                  I2C_CR1_SBC_Msk                           </span></div><div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8"> 2392</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos        (17U)                                     </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2"> 2393</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk        (0x1U &lt;&lt; I2C_CR1_NOSTRETCH_Pos)           </span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH            I2C_CR1_NOSTRETCH_Msk                     </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 2395</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Pos             (19U)                                     </span></div><div class="line"><a name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 2396</a></span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN_Msk             (0x1U &lt;&lt; I2C_CR1_GCEN_Pos)                </span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define I2C_CR1_GCEN                 I2C_CR1_GCEN_Msk                          </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162"> 2398</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Pos           (20U)                                     </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c"> 2399</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN_Msk           (0x1U &lt;&lt; I2C_CR1_SMBHEN_Pos)              </span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBHEN               I2C_CR1_SMBHEN_Msk                        </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c"> 2401</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Pos           (21U)                                     </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b"> 2402</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN_Msk           (0x1U &lt;&lt; I2C_CR1_SMBDEN_Pos)              </span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBDEN               I2C_CR1_SMBDEN_Msk                        </span></div><div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb"> 2404</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Pos          (22U)                                     </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263"> 2405</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN_Msk          (0x1U &lt;&lt; I2C_CR1_ALERTEN_Pos)             </span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERTEN              I2C_CR1_ALERTEN_Msk                       </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99"> 2407</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Pos            (23U)                                     </span></div><div class="line"><a name="l02408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762"> 2408</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN_Msk            (0x1U &lt;&lt; I2C_CR1_PECEN_Pos)               </span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define I2C_CR1_PECEN                I2C_CR1_PECEN_Msk                         </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5"> 2411</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Pos             (0U)                                      </span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD_Msk             (0x3FFU &lt;&lt; I2C_CR2_SADD_Pos)              </span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define I2C_CR2_SADD                 I2C_CR2_SADD_Msk                          </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186"> 2415</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Pos           (10U)                                     </span></div><div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c"> 2416</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN_Msk           (0x1U &lt;&lt; I2C_CR2_RD_WRN_Pos)              </span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define I2C_CR2_RD_WRN               I2C_CR2_RD_WRN_Msk                        </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61"> 2418</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Pos            (11U)                                     </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697"> 2419</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10_Msk            (0x1U &lt;&lt; I2C_CR2_ADD10_Pos)               </span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define I2C_CR2_ADD10                I2C_CR2_ADD10_Msk                         </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57"> 2421</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Pos          (12U)                                     </span></div><div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674"> 2422</a></span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R_Msk          (0x1U &lt;&lt; I2C_CR2_HEAD10R_Pos)             </span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define I2C_CR2_HEAD10R              I2C_CR2_HEAD10R_Msk                       </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db"> 2424</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Pos            (13U)                                     </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377"> 2425</a></span>&#160;<span class="preprocessor">#define I2C_CR2_START_Msk            (0x1U &lt;&lt; I2C_CR2_START_Pos)               </span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define I2C_CR2_START                I2C_CR2_START_Msk                         </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3"> 2427</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Pos             (14U)                                     </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478"> 2428</a></span>&#160;<span class="preprocessor">#define I2C_CR2_STOP_Msk             (0x1U &lt;&lt; I2C_CR2_STOP_Pos)                </span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define I2C_CR2_STOP                 I2C_CR2_STOP_Msk                          </span></div><div class="line"><a name="l02430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be"> 2430</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Pos             (15U)                                     </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2"> 2431</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NACK_Msk             (0x1U &lt;&lt; I2C_CR2_NACK_Pos)                </span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define I2C_CR2_NACK                 I2C_CR2_NACK_Msk                          </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1"> 2433</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Pos           (16U)                                     </span></div><div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f"> 2434</a></span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES_Msk           (0xFFU &lt;&lt; I2C_CR2_NBYTES_Pos)             </span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define I2C_CR2_NBYTES               I2C_CR2_NBYTES_Msk                        </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc"> 2436</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Pos           (24U)                                     </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69"> 2437</a></span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD_Msk           (0x1U &lt;&lt; I2C_CR2_RELOAD_Pos)              </span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define I2C_CR2_RELOAD               I2C_CR2_RELOAD_Msk                        </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2"> 2439</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Pos          (25U)                                     </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb"> 2440</a></span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND_Msk          (0x1U &lt;&lt; I2C_CR2_AUTOEND_Pos)             </span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define I2C_CR2_AUTOEND              I2C_CR2_AUTOEND_Msk                       </span></div><div class="line"><a name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57"> 2442</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Pos          (26U)                                     </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54"> 2443</a></span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE_Msk          (0x1U &lt;&lt; I2C_CR2_PECBYTE_Pos)             </span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define I2C_CR2_PECBYTE              I2C_CR2_PECBYTE_Msk                       </span></div><div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7"> 2446</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Pos             (0U)                                      </span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1_Msk             (0x3FFU &lt;&lt; I2C_OAR1_OA1_Pos)              </span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1                 I2C_OAR1_OA1_Msk                          </span></div><div class="line"><a name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731"> 2450</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Pos         (10U)                                     </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f"> 2451</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE_Msk         (0x1U &lt;&lt; I2C_OAR1_OA1MODE_Pos)            </span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1MODE             I2C_OAR1_OA1MODE_Msk                      </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90"> 2453</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Pos           (15U)                                     </span></div><div class="line"><a name="l02454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09"> 2454</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN_Msk           (0x1U &lt;&lt; I2C_OAR1_OA1EN_Pos)              </span></div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define I2C_OAR1_OA1EN               I2C_OAR1_OA1EN_Msk                        </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552"> 2457</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Pos             (1U)                                      </span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2_Msk             (0x7FU &lt;&lt; I2C_OAR2_OA2_Pos)               </span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2                 I2C_OAR2_OA2_Msk                          </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d"> 2461</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Pos          (8U)                                      </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2"> 2462</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK_Msk          (0x7U &lt;&lt; I2C_OAR2_OA2MSK_Pos)             </span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MSK              I2C_OAR2_OA2MSK_Msk                       </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb"> 2464</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2NOMASK           (0x00000000U)                             </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5"> 2465</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Pos       (8U)                                      </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6"> 2466</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK01_Pos)          </span></div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK01           I2C_OAR2_OA2MASK01_Msk                    </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7"> 2468</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Pos       (9U)                                      </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900"> 2469</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK02_Pos)          </span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK02           I2C_OAR2_OA2MASK02_Msk                    </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02"> 2471</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Pos       (8U)                                      </span></div><div class="line"><a name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c"> 2472</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03_Msk       (0x3U &lt;&lt; I2C_OAR2_OA2MASK03_Pos)          </span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK03           I2C_OAR2_OA2MASK03_Msk                    </span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a"> 2474</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Pos       (10U)                                     </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473"> 2475</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04_Msk       (0x1U &lt;&lt; I2C_OAR2_OA2MASK04_Pos)          </span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK04           I2C_OAR2_OA2MASK04_Msk                    </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692"> 2477</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Pos       (8U)                                      </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc"> 2478</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05_Msk       (0x5U &lt;&lt; I2C_OAR2_OA2MASK05_Pos)          </span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK05           I2C_OAR2_OA2MASK05_Msk                    </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280"> 2480</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Pos       (9U)                                      </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81"> 2481</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06_Msk       (0x3U &lt;&lt; I2C_OAR2_OA2MASK06_Pos)          </span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK06           I2C_OAR2_OA2MASK06_Msk                    </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552"> 2483</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Pos       (8U)                                      </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe"> 2484</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07_Msk       (0x7U &lt;&lt; I2C_OAR2_OA2MASK07_Pos)          </span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2MASK07           I2C_OAR2_OA2MASK07_Msk                    </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20"> 2486</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Pos           (15U)                                     </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c"> 2487</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN_Msk           (0x1U &lt;&lt; I2C_OAR2_OA2EN_Pos)              </span></div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor">#define I2C_OAR2_OA2EN               I2C_OAR2_OA2EN_Msk                        </span></div><div class="line"><a name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26"> 2490</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Pos         (0U)                                      </span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL_Msk         (0xFFU &lt;&lt; I2C_TIMINGR_SCLL_Pos)           </span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLL             I2C_TIMINGR_SCLL_Msk                      </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781"> 2494</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Pos         (8U)                                      </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20"> 2495</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH_Msk         (0xFFU &lt;&lt; I2C_TIMINGR_SCLH_Pos)           </span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLH             I2C_TIMINGR_SCLH_Msk                      </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142"> 2497</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Pos       (16U)                                     </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df"> 2498</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL_Msk       (0xFU &lt;&lt; I2C_TIMINGR_SDADEL_Pos)          </span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SDADEL           I2C_TIMINGR_SDADEL_Msk                    </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def"> 2500</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Pos       (20U)                                     </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6"> 2501</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL_Msk       (0xFU &lt;&lt; I2C_TIMINGR_SCLDEL_Pos)          </span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_SCLDEL           I2C_TIMINGR_SCLDEL_Msk                    </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7"> 2503</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Pos        (28U)                                     </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0"> 2504</a></span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC_Msk        (0xFU &lt;&lt; I2C_TIMINGR_PRESC_Pos)           </span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">#define I2C_TIMINGR_PRESC            I2C_TIMINGR_PRESC_Msk                     </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7"> 2507</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Pos    (0U)                                      </span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTA_Pos)     </span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTA        I2C_TIMEOUTR_TIMEOUTA_Msk                 </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075"> 2511</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Pos       (12U)                                     </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453"> 2512</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE_Msk       (0x1U &lt;&lt; I2C_TIMEOUTR_TIDLE_Pos)          </span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIDLE           I2C_TIMEOUTR_TIDLE_Msk                    </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7"> 2514</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Pos    (15U)                                     </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2"> 2515</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN_Msk    (0x1U &lt;&lt; I2C_TIMEOUTR_TIMOUTEN_Pos)       </span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMOUTEN        I2C_TIMEOUTR_TIMOUTEN_Msk                 </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda"> 2517</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Pos    (16U)                                     </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542"> 2518</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFU &lt;&lt; I2C_TIMEOUTR_TIMEOUTB_Pos)     </span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TIMEOUTB        I2C_TIMEOUTR_TIMEOUTB_Msk                 </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6"> 2520</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Pos      (31U)                                     </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6"> 2521</a></span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN_Msk      (0x1U &lt;&lt; I2C_TIMEOUTR_TEXTEN_Pos)         </span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define I2C_TIMEOUTR_TEXTEN          I2C_TIMEOUTR_TEXTEN_Msk                   </span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af"> 2524</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ISR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Pos              (0U)                                      </span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE_Msk              (0x1U &lt;&lt; I2C_ISR_TXE_Pos)                 </span></div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define I2C_ISR_TXE                  I2C_ISR_TXE_Msk                           </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437"> 2528</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Pos             (1U)                                      </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351"> 2529</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS_Msk             (0x1U &lt;&lt; I2C_ISR_TXIS_Pos)                </span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define I2C_ISR_TXIS                 I2C_ISR_TXIS_Msk                          </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b"> 2531</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Pos             (2U)                                      </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5"> 2532</a></span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE_Msk             (0x1U &lt;&lt; I2C_ISR_RXNE_Pos)                </span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define I2C_ISR_RXNE                 I2C_ISR_RXNE_Msk                          </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63"> 2534</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Pos             (3U)                                      </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022"> 2535</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR_Msk             (0x1U &lt;&lt; I2C_ISR_ADDR_Pos)                </span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDR                 I2C_ISR_ADDR_Msk                          </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e"> 2537</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Pos            (4U)                                      </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07"> 2538</a></span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF_Msk            (0x1U &lt;&lt; I2C_ISR_NACKF_Pos)               </span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define I2C_ISR_NACKF                I2C_ISR_NACKF_Msk                         </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3"> 2540</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Pos            (5U)                                      </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77"> 2541</a></span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF_Msk            (0x1U &lt;&lt; I2C_ISR_STOPF_Pos)               </span></div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor">#define I2C_ISR_STOPF                I2C_ISR_STOPF_Msk                         </span></div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008"> 2543</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Pos               (6U)                                      </span></div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7"> 2544</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TC_Msk               (0x1U &lt;&lt; I2C_ISR_TC_Pos)                  </span></div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define I2C_ISR_TC                   I2C_ISR_TC_Msk                            </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb"> 2546</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Pos              (7U)                                      </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d"> 2547</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TCR_Msk              (0x1U &lt;&lt; I2C_ISR_TCR_Pos)                 </span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define I2C_ISR_TCR                  I2C_ISR_TCR_Msk                           </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74"> 2549</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Pos             (8U)                                      </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd"> 2550</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BERR_Msk             (0x1U &lt;&lt; I2C_ISR_BERR_Pos)                </span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">#define I2C_ISR_BERR                 I2C_ISR_BERR_Msk                          </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431"> 2552</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Pos             (9U)                                      </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07"> 2553</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO_Msk             (0x1U &lt;&lt; I2C_ISR_ARLO_Pos)                </span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">#define I2C_ISR_ARLO                 I2C_ISR_ARLO_Msk                          </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228"> 2555</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Pos              (10U)                                     </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3"> 2556</a></span>&#160;<span class="preprocessor">#define I2C_ISR_OVR_Msk              (0x1U &lt;&lt; I2C_ISR_OVR_Pos)                 </span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define I2C_ISR_OVR                  I2C_ISR_OVR_Msk                           </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30"> 2558</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Pos           (11U)                                     </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914"> 2559</a></span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR_Msk           (0x1U &lt;&lt; I2C_ISR_PECERR_Pos)              </span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define I2C_ISR_PECERR               I2C_ISR_PECERR_Msk                        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab"> 2561</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Pos          (12U)                                     </span></div><div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281"> 2562</a></span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT_Msk          (0x1U &lt;&lt; I2C_ISR_TIMEOUT_Pos)             </span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define I2C_ISR_TIMEOUT              I2C_ISR_TIMEOUT_Msk                       </span></div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156"> 2564</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Pos            (13U)                                     </span></div><div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574"> 2565</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT_Msk            (0x1U &lt;&lt; I2C_ISR_ALERT_Pos)               </span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define I2C_ISR_ALERT                I2C_ISR_ALERT_Msk                         </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983"> 2567</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Pos             (15U)                                     </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec"> 2568</a></span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY_Msk             (0x1U &lt;&lt; I2C_ISR_BUSY_Pos)                </span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define I2C_ISR_BUSY                 I2C_ISR_BUSY_Msk                          </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf"> 2570</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Pos              (16U)                                     </span></div><div class="line"><a name="l02571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886"> 2571</a></span>&#160;<span class="preprocessor">#define I2C_ISR_DIR_Msk              (0x1U &lt;&lt; I2C_ISR_DIR_Pos)                 </span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define I2C_ISR_DIR                  I2C_ISR_DIR_Msk                           </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f"> 2573</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Pos          (17U)                                     </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa"> 2574</a></span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE_Msk          (0x7FU &lt;&lt; I2C_ISR_ADDCODE_Pos)            </span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define I2C_ISR_ADDCODE              I2C_ISR_ADDCODE_Msk                       </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80"> 2577</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_ICR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Pos           (3U)                                      </span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF_Msk           (0x1U &lt;&lt; I2C_ICR_ADDRCF_Pos)              </span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define I2C_ICR_ADDRCF               I2C_ICR_ADDRCF_Msk                        </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c"> 2581</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Pos           (4U)                                      </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92"> 2582</a></span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF_Msk           (0x1U &lt;&lt; I2C_ICR_NACKCF_Pos)              </span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define I2C_ICR_NACKCF               I2C_ICR_NACKCF_Msk                        </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495"> 2584</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Pos           (5U)                                      </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472"> 2585</a></span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF_Msk           (0x1U &lt;&lt; I2C_ICR_STOPCF_Pos)              </span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define I2C_ICR_STOPCF               I2C_ICR_STOPCF_Msk                        </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38"> 2587</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Pos           (8U)                                      </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f"> 2588</a></span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF_Msk           (0x1U &lt;&lt; I2C_ICR_BERRCF_Pos)              </span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define I2C_ICR_BERRCF               I2C_ICR_BERRCF_Msk                        </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be"> 2590</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Pos           (9U)                                      </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416"> 2591</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF_Msk           (0x1U &lt;&lt; I2C_ICR_ARLOCF_Pos)              </span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define I2C_ICR_ARLOCF               I2C_ICR_ARLOCF_Msk                        </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89"> 2593</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Pos            (10U)                                     </span></div><div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d"> 2594</a></span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF_Msk            (0x1U &lt;&lt; I2C_ICR_OVRCF_Pos)               </span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define I2C_ICR_OVRCF                I2C_ICR_OVRCF_Msk                         </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc"> 2596</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Pos            (11U)                                     </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021"> 2597</a></span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF_Msk            (0x1U &lt;&lt; I2C_ICR_PECCF_Pos)               </span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define I2C_ICR_PECCF                I2C_ICR_PECCF_Msk                         </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734"> 2599</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Pos         (12U)                                     </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d"> 2600</a></span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF_Msk         (0x1U &lt;&lt; I2C_ICR_TIMOUTCF_Pos)            </span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">#define I2C_ICR_TIMOUTCF             I2C_ICR_TIMOUTCF_Msk                      </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69"> 2602</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Pos          (13U)                                     </span></div><div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136"> 2603</a></span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF_Msk          (0x1U &lt;&lt; I2C_ICR_ALERTCF_Pos)             </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define I2C_ICR_ALERTCF              I2C_ICR_ALERTCF_Msk                       </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3"> 2606</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_PECR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Pos             (0U)                                      </span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC_Msk             (0xFFU &lt;&lt; I2C_PECR_PEC_Pos)               </span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define I2C_PECR_PEC                 I2C_PECR_PEC_Msk                          </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89"> 2611</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Pos          (0U)                                      </span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA_Msk          (0xFFU &lt;&lt; I2C_RXDR_RXDATA_Pos)            </span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define I2C_RXDR_RXDATA              I2C_RXDR_RXDATA_Msk                       </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff"> 2616</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TXDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Pos          (0U)                                      </span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA_Msk          (0xFFU &lt;&lt; I2C_TXDR_TXDATA_Pos)            </span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define I2C_TXDR_TXDATA              I2C_TXDR_TXDATA_Msk                       </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787"> 2621</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                        */</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  *******************/</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos      (0U)                                              </span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk      (0xFFFFU &lt;&lt; IWDG_KR_KEY_Pos)                      </span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY          IWDG_KR_KEY_Msk                                   </span></div><div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 2631</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos       (0U)                                              </span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk       (0x7U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define IWDG_PR_PR           IWDG_PR_PR_Msk                                    </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 2635</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0         (0x1U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 2636</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1         (0x2U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 2637</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2         (0x4U &lt;&lt; IWDG_PR_PR_Pos)                          </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 2639</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos      (0U)                                              </span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk      (0xFFFU &lt;&lt; IWDG_RLR_RL_Pos)                       </span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL          IWDG_RLR_RL_Msk                                   </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 2644</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos      (0U)                                              </span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk      (0x1U &lt;&lt; IWDG_SR_PVU_Pos)                         </span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU          IWDG_SR_PVU_Msk                                   </span></div><div class="line"><a name="l02648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 2648</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos      (1U)                                              </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 2649</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk      (0x1U &lt;&lt; IWDG_SR_RVU_Pos)                         </span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU          IWDG_SR_RVU_Msk                                   </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 2651</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Pos      (2U)                                              </span></div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 2652</a></span>&#160;<span class="preprocessor">#define IWDG_SR_WVU_Msk      (0x1U &lt;&lt; IWDG_SR_WVU_Pos)                         </span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define IWDG_SR_WVU          IWDG_SR_WVU_Msk                                   </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5"> 2655</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_KR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Pos    (0U)                                              </span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN_Msk    (0xFFFU &lt;&lt; IWDG_WINR_WIN_Pos)                     </span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define IWDG_WINR_WIN        IWDG_WINR_WIN_Msk                                 </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d"> 2660</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">/*                          Power Control (PWR)                              */</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  *******************/</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos            (0U)                                        </span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk            (0x1U &lt;&lt; PWR_CR_LPDS_Pos)                   </span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS                PWR_CR_LPDS_Msk                             </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 2673</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos            (1U)                                        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 2674</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk            (0x1U &lt;&lt; PWR_CR_PDDS_Pos)                   </span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                PWR_CR_PDDS_Msk                             </span></div><div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 2676</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos            (2U)                                        </span></div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 2677</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk            (0x1U &lt;&lt; PWR_CR_CWUF_Pos)                   </span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                PWR_CR_CWUF_Msk                             </span></div><div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 2679</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos            (3U)                                        </span></div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 2680</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk            (0x1U &lt;&lt; PWR_CR_CSBF_Pos)                   </span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                PWR_CR_CSBF_Msk                             </span></div><div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 2682</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos             (8U)                                        </span></div><div class="line"><a name="l02683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 2683</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk             (0x1U &lt;&lt; PWR_CR_DBP_Pos)                    </span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define PWR_CR_DBP                 PWR_CR_DBP_Msk                              </span></div><div class="line"><a name="l02686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 2686</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos            (0U)                                        </span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk            (0x1U &lt;&lt; PWR_CSR_WUF_Pos)                   </span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                PWR_CSR_WUF_Msk                             </span></div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 2690</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos            (1U)                                        </span></div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 2691</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk            (0x1U &lt;&lt; PWR_CSR_SBF_Pos)                   </span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                PWR_CSR_SBF_Msk                             </span></div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 2694</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Pos          (8U)                                        </span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP1_Pos)                 </span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP1              PWR_CSR_EWUP1_Msk                           </span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 2697</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Pos          (9U)                                        </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 2698</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2_Msk          (0x1U &lt;&lt; PWR_CSR_EWUP2_Pos)                 </span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP2              PWR_CSR_EWUP2_Msk                           </span></div><div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 2701</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">/*                         Reset and Clock Control                           */</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  *******************/</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                         (0U)                          </span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                         (0x1U &lt;&lt; RCC_CR_HSION_Pos)    </span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define RCC_CR_HSION                             RCC_CR_HSION_Msk              </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 2714</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                        (1U)                          </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 2715</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                        (0x1U &lt;&lt; RCC_CR_HSIRDY_Pos)   </span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                            RCC_CR_HSIRDY_Msk             </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 2718</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                       (3U)                          </span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                       (0x1FU &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                           RCC_CR_HSITRIM_Msk            </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 2721</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_0                         (0x01U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 2722</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_1                         (0x02U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 2723</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_2                         (0x04U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 2724</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_3                         (0x08U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 2725</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_4                         (0x10U &lt;&lt; RCC_CR_HSITRIM_Pos) </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 2727</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                        (8U)                          </span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                        (0xFFU &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                            RCC_CR_HSICAL_Msk             </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 2730</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_0                          (0x01U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 2731</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_1                          (0x02U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 2732</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_2                          (0x04U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 2733</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_3                          (0x08U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 2734</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_4                          (0x10U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 2735</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_5                          (0x20U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 2736</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_6                          (0x40U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 2737</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_7                          (0x80U &lt;&lt; RCC_CR_HSICAL_Pos)  </span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 2739</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                         (16U)                         </span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                         (0x1U &lt;&lt; RCC_CR_HSEON_Pos)    </span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                             RCC_CR_HSEON_Msk              </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 2742</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                        (17U)                         </span></div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 2743</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                        (0x1U &lt;&lt; RCC_CR_HSERDY_Pos)   </span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                            RCC_CR_HSERDY_Msk             </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 2745</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                        (18U)                         </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 2746</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                        (0x1U &lt;&lt; RCC_CR_HSEBYP_Pos)   </span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                            RCC_CR_HSEBYP_Msk             </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 2748</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                         (19U)                         </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 2749</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                         (0x1U &lt;&lt; RCC_CR_CSSON_Pos)    </span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                             RCC_CR_CSSON_Msk              </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 2751</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                         (24U)                         </span></div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 2752</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                         (0x1U &lt;&lt; RCC_CR_PLLON_Pos)    </span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                             RCC_CR_PLLON_Msk              </span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 2754</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                        (25U)                         </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 2755</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                        (0x1U &lt;&lt; RCC_CR_PLLRDY_Pos)   </span></div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                            RCC_CR_PLLRDY_Msk             </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 2758</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for RCC_CFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                          (0U)                          </span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                          (0x3U &lt;&lt; RCC_CFGR_SW_Pos)     </span></div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 2762</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                              RCC_CFGR_SW_Msk               </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 2763</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                            (0x1U &lt;&lt; RCC_CFGR_SW_Pos)     </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 2764</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                            (0x2U &lt;&lt; RCC_CFGR_SW_Pos)     </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 2766</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                          (0x00000000U)                 </span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                          (0x00000001U)                 </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 2768</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                          (0x00000002U)                 </span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                         (2U)                          </span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                         (0x3U &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                             RCC_CFGR_SWS_Msk              </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 2774</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                           (0x1U &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 2775</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                           (0x2U &lt;&lt; RCC_CFGR_SWS_Pos)    </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 2777</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                         (0x00000000U)                 </span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                         (0x00000004U)                 </span></div><div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 2779</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                         (0x00000008U)                 </span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                        (4U)                          </span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                        (0xFU &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                            RCC_CFGR_HPRE_Msk             </span></div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 2785</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                          (0x1U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 2786</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                          (0x2U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 2787</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                          (0x4U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 2788</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                          (0x8U &lt;&lt; RCC_CFGR_HPRE_Pos)   </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 2790</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                       (0x00000000U)                 </span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                       (0x00000080U)                 </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 2792</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                       (0x00000090U)                 </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 2793</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                       (0x000000A0U)                 </span></div><div class="line"><a name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 2794</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                      (0x000000B0U)                 </span></div><div class="line"><a name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 2795</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                      (0x000000C0U)                 </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 2796</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                     (0x000000D0U)                 </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 2797</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                     (0x000000E0U)                 </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 2798</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                     (0x000000F0U)                 </span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_Pos                        (8U)                          </span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_Msk                        (0x7U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE                            RCC_CFGR_PPRE_Msk             </span></div><div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e"> 2804</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_0                          (0x1U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9"> 2805</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_1                          (0x2U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad"> 2806</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_2                          (0x4U &lt;&lt; RCC_CFGR_PPRE_Pos)   </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8"> 2808</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV1                       (0x00000000U)                 </span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2_Pos                   (10U)                         </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449"> 2810</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2_Msk                   (0x1U &lt;&lt; RCC_CFGR_PPRE_DIV2_Pos) </span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV2                       RCC_CFGR_PPRE_DIV2_Msk        </span></div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff"> 2812</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4_Pos                   (8U)                          </span></div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888"> 2813</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4_Msk                   (0x5U &lt;&lt; RCC_CFGR_PPRE_DIV4_Pos) </span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV4                       RCC_CFGR_PPRE_DIV4_Msk        </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0"> 2815</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8_Pos                   (9U)                          </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7"> 2816</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8_Msk                   (0x3U &lt;&lt; RCC_CFGR_PPRE_DIV8_Pos) </span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV8                       RCC_CFGR_PPRE_DIV8_Msk        </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107"> 2818</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16_Pos                  (8U)                          </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2"> 2819</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16_Msk                  (0x7U &lt;&lt; RCC_CFGR_PPRE_DIV16_Pos) </span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE_DIV16                      RCC_CFGR_PPRE_DIV16_Msk       </span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Pos                      (14U)                         </span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Msk                      (0x1U &lt;&lt; RCC_CFGR_ADCPRE_Pos) </span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE                          RCC_CFGR_ADCPRE_Msk           </span></div><div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 2827</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV2                     (0x00000000U)                 </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV4                     (0x00004000U)                 </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 2830</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                      (16U)                         </span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                      (0x1U &lt;&lt; RCC_CFGR_PLLSRC_Pos) </span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                          RCC_CFGR_PLLSRC_Msk           </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 2833</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSI_DIV2                 (0x00000000U)                 </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 2834</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_HSE_PREDIV               (0x00010000U)                 </span></div><div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579"> 2836</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Pos                    (17U)                         </span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Msk                    (0x1U &lt;&lt; RCC_CFGR_PLLXTPRE_Pos) </span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE                        RCC_CFGR_PLLXTPRE_Msk         </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a"> 2839</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1        (0x00000000U)                 </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 2840</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2        (0x00020000U)                 </span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Pos                      (18U)                         </span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_Msk                      (0xFU &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL                          RCC_CFGR_PLLMUL_Msk           </span></div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65"> 2846</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_0                        (0x1U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309"> 2847</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_1                        (0x2U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3"> 2848</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_2                        (0x4U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393"> 2849</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL_3                        (0x8U &lt;&lt; RCC_CFGR_PLLMUL_Pos) </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a"> 2851</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL2                         (0x00000000U)                 </span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL3                         (0x00040000U)                 </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f"> 2853</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL4                         (0x00080000U)                 </span></div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b"> 2854</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL5                         (0x000C0000U)                 </span></div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae"> 2855</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL6                         (0x00100000U)                 </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93"> 2856</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL7                         (0x00140000U)                 </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7"> 2857</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL8                         (0x00180000U)                 </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5"> 2858</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL9                         (0x001C0000U)                 </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16"> 2859</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL10                        (0x00200000U)                 </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918"> 2860</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL11                        (0x00240000U)                 </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e"> 2861</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL12                        (0x00280000U)                 </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8"> 2862</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL13                        (0x002C0000U)                 </span></div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392"> 2863</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL14                        (0x00300000U)                 </span></div><div class="line"><a name="l02864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c"> 2864</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL15                        (0x00340000U)                 </span></div><div class="line"><a name="l02865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96"> 2865</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMUL16                        (0x00380000U)                 </span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Pos                         (24U)                         </span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Msk                         (0xFU &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO                             RCC_CFGR_MCO_Msk              </span></div><div class="line"><a name="l02871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736"> 2871</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_0                           (0x1U &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l02872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 2872</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_1                           (0x2U &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l02873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 2873</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_2                           (0x4U &lt;&lt; RCC_CFGR_MCO_Pos)    </span></div><div class="line"><a name="l02875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 2875</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK                     (0x00000000U)                 </span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI14                       (0x01000000U)                 </span></div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 2877</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSI                         (0x02000000U)                 </span></div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a"> 2878</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_LSE                         (0x03000000U)                 </span></div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a"> 2879</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                      (0x04000000U)                 </span></div><div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd"> 2880</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                         (0x05000000U)                 </span></div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 2881</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                         (0x06000000U)                 </span></div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 2882</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLL                         (0x07000000U)                 </span></div><div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 2884</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Pos                      (28U)                         </span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_Msk                      (0x7U &lt;&lt; RCC_CFGR_MCOPRE_Pos) </span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE                          RCC_CFGR_MCOPRE_Msk           </span></div><div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831"> 2887</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV1                     (0x00000000U)                 </span></div><div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10"> 2888</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV2                     (0x10000000U)                 </span></div><div class="line"><a name="l02889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd"> 2889</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV4                     (0x20000000U)                 </span></div><div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659"> 2890</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV8                     (0x30000000U)                 </span></div><div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd"> 2891</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV16                    (0x40000000U)                 </span></div><div class="line"><a name="l02892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4"> 2892</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV32                    (0x50000000U)                 </span></div><div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf"> 2893</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV64                    (0x60000000U)                 </span></div><div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816"> 2894</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOPRE_DIV128                   (0x70000000U)                 </span></div><div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70"> 2896</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Pos                    (31U)                         </span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV_Msk                    (0x1U &lt;&lt; RCC_CFGR_PLLNODIV_Pos) </span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLNODIV                        RCC_CFGR_PLLNODIV_Msk         </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0"> 2900</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Reference defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI14                RCC_CFGR_MCO_HSI14</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSI                  RCC_CFGR_MCO_LSI</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_LSE                  RCC_CFGR_MCO_LSE</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLL</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                      (0U)                          </span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_LSIRDYF_Pos) </span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                          RCC_CIR_LSIRDYF_Msk           </span></div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 2918</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                      (1U)                          </span></div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 2919</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_LSERDYF_Pos) </span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                          RCC_CIR_LSERDYF_Msk           </span></div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 2921</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                      (2U)                          </span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 2922</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_HSIRDYF_Pos) </span></div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                          RCC_CIR_HSIRDYF_Msk           </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 2924</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                      (3U)                          </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 2925</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_HSERDYF_Pos) </span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                          RCC_CIR_HSERDYF_Msk           </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 2927</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                      (4U)                          </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 2928</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                      (0x1U &lt;&lt; RCC_CIR_PLLRDYF_Pos) </span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                          RCC_CIR_PLLRDYF_Msk           </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 2930</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF_Pos                    (5U)                          </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 2931</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF_Msk                    (0x1U &lt;&lt; RCC_CIR_HSI14RDYF_Pos) </span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYF                        RCC_CIR_HSI14RDYF_Msk         </span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd"> 2933</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                         (7U)                          </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6"> 2934</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                         (0x1U &lt;&lt; RCC_CIR_CSSF_Pos)    </span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                             RCC_CIR_CSSF_Msk              </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 2936</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos                     (8U)                          </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 2937</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_LSIRDYIE_Pos) </span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                         RCC_CIR_LSIRDYIE_Msk          </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 2939</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos                     (9U)                          </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 2940</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_LSERDYIE_Pos) </span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                         RCC_CIR_LSERDYIE_Msk          </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 2942</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos                     (10U)                         </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 2943</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_HSIRDYIE_Pos) </span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                         RCC_CIR_HSIRDYIE_Msk          </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 2945</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos                     (11U)                         </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 2946</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_HSERDYIE_Pos) </span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                         RCC_CIR_HSERDYIE_Msk          </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 2948</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos                     (12U)                         </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 2949</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk                     (0x1U &lt;&lt; RCC_CIR_PLLRDYIE_Pos) </span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                         RCC_CIR_PLLRDYIE_Msk          </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 2951</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE_Pos                   (13U)                         </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 2952</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE_Msk                   (0x1U &lt;&lt; RCC_CIR_HSI14RDYIE_Pos) </span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYIE                       RCC_CIR_HSI14RDYIE_Msk        </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422"> 2954</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                      (16U)                         </span></div><div class="line"><a name="l02955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4"> 2955</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_LSIRDYC_Pos) </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                          RCC_CIR_LSIRDYC_Msk           </span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 2957</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                      (17U)                         </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 2958</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_LSERDYC_Pos) </span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                          RCC_CIR_LSERDYC_Msk           </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 2960</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                      (18U)                         </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 2961</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_HSIRDYC_Pos) </span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                          RCC_CIR_HSIRDYC_Msk           </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 2963</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                      (19U)                         </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 2964</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_HSERDYC_Pos) </span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                          RCC_CIR_HSERDYC_Msk           </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 2966</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                      (20U)                         </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 2967</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                      (0x1U &lt;&lt; RCC_CIR_PLLRDYC_Pos) </span></div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                          RCC_CIR_PLLRDYC_Msk           </span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 2969</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC_Pos                    (21U)                         </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 2970</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC_Msk                    (0x1U &lt;&lt; RCC_CIR_HSI14RDYC_Pos) </span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;<span class="preprocessor">#define RCC_CIR_HSI14RDYC                        RCC_CIR_HSI14RDYC_Msk         </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf"> 2972</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                         (23U)                         </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12"> 2973</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                         (0x1U &lt;&lt; RCC_CIR_CSSC_Pos)    </span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                             RCC_CIR_CSSC_Msk              </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 2976</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos               (0U)                          </span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk               (0x1U &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST                   RCC_APB2RSTR_SYSCFGRST_Msk    </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 2980</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos                  (9U)                          </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d"> 2981</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk                  (0x1U &lt;&lt; RCC_APB2RSTR_ADCRST_Pos) </span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADCRST                      RCC_APB2RSTR_ADCRST_Msk       </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 2983</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos                 (11U)                         </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67"> 2984</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk                 (0x1U &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos) </span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                     RCC_APB2RSTR_TIM1RST_Msk      </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 2986</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos                 (12U)                         </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 2987</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk                 (0x1U &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                     RCC_APB2RSTR_SPI1RST_Msk      </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 2989</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos               (14U)                         </span></div><div class="line"><a name="l02990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 2990</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk               (0x1U &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST                   RCC_APB2RSTR_USART1RST_Msk    </span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 2992</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Pos                (17U)                         </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 2993</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST_Msk                (0x1U &lt;&lt; RCC_APB2RSTR_TIM16RST_Pos) </span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM16RST                    RCC_APB2RSTR_TIM16RST_Msk     </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283"> 2995</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Pos                (18U)                         </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2"> 2996</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST_Msk                (0x1U &lt;&lt; RCC_APB2RSTR_TIM17RST_Pos) </span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM17RST                    RCC_APB2RSTR_TIM17RST_Msk     </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be"> 2998</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST_Pos               (22U)                         </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1"> 2999</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST_Msk               (0x1U &lt;&lt; RCC_APB2RSTR_DBGMCURST_Pos) </span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_DBGMCURST                   RCC_APB2RSTR_DBGMCURST_Msk    </span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                RCC_APB2RSTR_ADCRST          </span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  ****************/</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos                 (1U)                          </span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos) </span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                     RCC_APB1RSTR_TIM3RST_Msk      </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 3009</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Pos                (8U)                          </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 3010</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST_Msk                (0x1U &lt;&lt; RCC_APB1RSTR_TIM14RST_Pos) </span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14RST                    RCC_APB1RSTR_TIM14RST_Msk     </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a"> 3012</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos                 (11U)                         </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002"> 3013</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                     RCC_APB1RSTR_WWDGRST_Msk      </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 3015</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos                 (21U)                         </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 3016</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk                 (0x1U &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos) </span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                     RCC_APB1RSTR_I2C1RST_Msk      </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 3018</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos                  (28U)                         </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 3019</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk                  (0x1U &lt;&lt; RCC_APB1RSTR_PWRRST_Pos) </span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                      RCC_APB1RSTR_PWRRST_Msk       </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 3022</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for RCC_AHBENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Pos                     (0U)                          </span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN_Msk                     (0x1U &lt;&lt; RCC_AHBENR_DMAEN_Pos) </span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMAEN                         RCC_AHBENR_DMAEN_Msk          </span></div><div class="line"><a name="l03026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112"> 3026</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Pos                    (2U)                          </span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6"> 3027</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Msk                    (0x1U &lt;&lt; RCC_AHBENR_SRAMEN_Pos) </span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN                        RCC_AHBENR_SRAMEN_Msk         </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff"> 3029</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos                   (4U)                          </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 3030</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_FLITFEN_Pos) </span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN                       RCC_AHBENR_FLITFEN_Msk        </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9"> 3032</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos                     (6U)                          </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 3033</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk                     (0x1U &lt;&lt; RCC_AHBENR_CRCEN_Pos) </span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                         RCC_AHBENR_CRCEN_Msk          </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 3035</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Pos                   (17U)                         </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 3036</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOAEN_Pos) </span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOAEN                       RCC_AHBENR_GPIOAEN_Msk        </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb"> 3038</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Pos                   (18U)                         </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619"> 3039</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOBEN_Pos) </span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOBEN                       RCC_AHBENR_GPIOBEN_Msk        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d"> 3041</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Pos                   (19U)                         </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec"> 3042</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOCEN_Pos) </span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOCEN                       RCC_AHBENR_GPIOCEN_Msk        </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d"> 3044</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Pos                   (20U)                         </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b"> 3045</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIODEN_Pos) </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIODEN                       RCC_AHBENR_GPIODEN_Msk        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5"> 3047</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Pos                   (22U)                         </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890"> 3048</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN_Msk                   (0x1U &lt;&lt; RCC_AHBENR_GPIOFEN_Pos) </span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define RCC_AHBENR_GPIOFEN                       RCC_AHBENR_GPIOFEN_Msk        </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39"> 3051</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   RCC_AHBENR_DMAEN        </span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define  RCC_AHBENR_TSEN                     RCC_AHBENR_TSCEN        </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a"> 3055</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB2ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN_Pos             (0U)                          </span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN_Msk             (0x1U &lt;&lt; RCC_APB2ENR_SYSCFGCOMPEN_Pos) </span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGCOMPEN                 RCC_APB2ENR_SYSCFGCOMPEN_Msk  </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83"> 3059</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Pos                    (9U)                          </span></div><div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f"> 3060</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN_Msk                    (0x1U &lt;&lt; RCC_APB2ENR_ADCEN_Pos) </span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADCEN                        RCC_APB2ENR_ADCEN_Msk         </span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88"> 3062</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos                   (11U)                         </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261"> 3063</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk                   (0x1U &lt;&lt; RCC_APB2ENR_TIM1EN_Pos) </span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                       RCC_APB2ENR_TIM1EN_Msk        </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 3065</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos                   (12U)                         </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 3066</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk                   (0x1U &lt;&lt; RCC_APB2ENR_SPI1EN_Pos) </span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                       RCC_APB2ENR_SPI1EN_Msk        </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 3068</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos                 (14U)                         </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 3069</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk                 (0x1U &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                     RCC_APB2ENR_USART1EN_Msk      </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 3071</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Pos                  (17U)                         </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 3072</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN_Msk                  (0x1U &lt;&lt; RCC_APB2ENR_TIM16EN_Pos) </span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM16EN                      RCC_APB2ENR_TIM16EN_Msk       </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4"> 3074</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Pos                  (18U)                         </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910"> 3075</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN_Msk                  (0x1U &lt;&lt; RCC_APB2ENR_TIM17EN_Pos) </span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM17EN                      RCC_APB2ENR_TIM17EN_Msk       </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d"> 3077</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN_Pos                 (22U)                         </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c"> 3078</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN_Msk                 (0x1U &lt;&lt; RCC_APB2ENR_DBGMCUEN_Pos) </span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_DBGMCUEN                     RCC_APB2ENR_DBGMCUEN_Msk      </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8"> 3081</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SYSCFGEN                RCC_APB2ENR_SYSCFGCOMPEN        </span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  RCC_APB2ENR_ADCEN               </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 3085</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for RCC_APB1ENR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos                   (1U)                          </span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_TIM3EN_Pos) </span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                       RCC_APB1ENR_TIM3EN_Msk        </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 3089</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Pos                  (8U)                          </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 3090</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN_Msk                  (0x1U &lt;&lt; RCC_APB1ENR_TIM14EN_Pos) </span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM14EN                      RCC_APB1ENR_TIM14EN_Msk       </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951"> 3092</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos                   (11U)                         </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799"> 3093</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_WWDGEN_Pos) </span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                       RCC_APB1ENR_WWDGEN_Msk        </span></div><div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 3095</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos                   (21U)                         </span></div><div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 3096</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk                   (0x1U &lt;&lt; RCC_APB1ENR_I2C1EN_Pos) </span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                       RCC_APB1ENR_I2C1EN_Msk        </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 3098</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos                    (28U)                         </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 3099</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk                    (0x1U &lt;&lt; RCC_APB1ENR_PWREN_Pos) </span></div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                        RCC_APB1ENR_PWREN_Msk         </span></div><div class="line"><a name="l03102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 3102</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_BDCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                       (0U)                          </span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                       (0x1U &lt;&lt; RCC_BDCR_LSEON_Pos)  </span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                           RCC_BDCR_LSEON_Msk            </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 3106</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                      (1U)                          </span></div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 3107</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                      (0x1U &lt;&lt; RCC_BDCR_LSERDY_Pos) </span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                          RCC_BDCR_LSERDY_Msk           </span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 3109</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                      (2U)                          </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 3110</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                      (0x1U &lt;&lt; RCC_BDCR_LSEBYP_Pos) </span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                          RCC_BDCR_LSEBYP_Msk           </span></div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 3113</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Pos                      (3U)                          </span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_Msk                      (0x3U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV                          RCC_BDCR_LSEDRV_Msk           </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6"> 3116</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_0                        (0x1U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c"> 3117</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEDRV_1                        (0x2U &lt;&lt; RCC_BDCR_LSEDRV_Pos) </span></div><div class="line"><a name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e"> 3119</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                      (8U)                          </span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                      (0x3U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                          RCC_BDCR_RTCSEL_Msk           </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 3122</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                        (0x1U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 3123</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                        (0x2U &lt;&lt; RCC_BDCR_RTCSEL_Pos) </span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NOCLOCK                  (0x00000000U)                 </span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE                      (0x00000100U)                 </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 3128</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI                      (0x00000200U)                 </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 3129</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE                      (0x00000300U)                 </span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 3131</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                       (15U)                         </span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                       (0x1U &lt;&lt; RCC_BDCR_RTCEN_Pos)  </span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                           RCC_BDCR_RTCEN_Msk            </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 3134</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                       (16U)                         </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 3135</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                       (0x1U &lt;&lt; RCC_BDCR_BDRST_Pos)  </span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                           RCC_BDCR_BDRST_Msk            </span></div><div class="line"><a name="l03138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 3138</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                        (0U)                          </span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                        (0x1U &lt;&lt; RCC_CSR_LSION_Pos)   </span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                            RCC_CSR_LSION_Msk             </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 3142</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                       (1U)                          </span></div><div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 3143</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                       (0x1U &lt;&lt; RCC_CSR_LSIRDY_Pos)  </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                           RCC_CSR_LSIRDY_Msk            </span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 3145</a></span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF_Pos                   (23U)                         </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 3146</a></span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF_Msk                   (0x1U &lt;&lt; RCC_CSR_V18PWRRSTF_Pos) </span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define RCC_CSR_V18PWRRSTF                       RCC_CSR_V18PWRRSTF_Msk        </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3"> 3148</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                         (24U)                         </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf"> 3149</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                         (0x1U &lt;&lt; RCC_CSR_RMVF_Pos)    </span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                             RCC_CSR_RMVF_Msk              </span></div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 3151</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Pos                      (25U)                         </span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 3152</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_OBLRSTF_Pos) </span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF                          RCC_CSR_OBLRSTF_Msk           </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d"> 3154</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                      (26U)                         </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef"> 3155</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_PINRSTF_Pos) </span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                          RCC_CSR_PINRSTF_Msk           </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 3157</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                      (27U)                         </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 3158</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_PORRSTF_Pos) </span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                          RCC_CSR_PORRSTF_Msk           </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 3160</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                      (28U)                         </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 3161</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                      (0x1U &lt;&lt; RCC_CSR_SFTRSTF_Pos) </span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                          RCC_CSR_SFTRSTF_Msk           </span></div><div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 3163</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                     (29U)                         </span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 3164</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                     (0x1U &lt;&lt; RCC_CSR_IWDGRSTF_Pos) </span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                         RCC_CSR_IWDGRSTF_Msk          </span></div><div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 3166</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                     (30U)                         </span></div><div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 3167</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                     (0x1U &lt;&lt; RCC_CSR_WWDGRSTF_Pos) </span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                         RCC_CSR_WWDGRSTF_Msk          </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 3169</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                     (31U)                         </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 3170</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                     (0x1U &lt;&lt; RCC_CSR_LPWRRSTF_Pos) </span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                         RCC_CSR_LPWRRSTF_Msk          </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 3173</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Old Bit definition maintained for legacy purpose */</span><span class="preprocessor"></span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define  RCC_CSR_OBL                         RCC_CSR_OBLRSTF        </span></div><div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5"> 3176</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Pos                 (17U)                         </span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOARST_Pos) </span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOARST                     RCC_AHBRSTR_GPIOARST_Msk      </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29"> 3180</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Pos                 (18U)                         </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407"> 3181</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOBRST_Pos) </span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOBRST                     RCC_AHBRSTR_GPIOBRST_Msk      </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88"> 3183</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Pos                 (19U)                         </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035"> 3184</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOCRST_Pos) </span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOCRST                     RCC_AHBRSTR_GPIOCRST_Msk      </span></div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1"> 3186</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Pos                 (20U)                         </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa"> 3187</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIODRST_Pos) </span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIODRST                     RCC_AHBRSTR_GPIODRST_Msk      </span></div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe"> 3189</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Pos                 (22U)                         </span></div><div class="line"><a name="l03190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77"> 3190</a></span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST_Msk                 (0x1U &lt;&lt; RCC_AHBRSTR_GPIOFRST_Pos) </span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define RCC_AHBRSTR_GPIOFRST                     RCC_AHBRSTR_GPIOFRST_Msk      </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86"> 3193</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Pos                     (0U)                          </span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_Msk                     (0xFU &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3"> 3197</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV                         RCC_CFGR2_PREDIV_Msk          </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b"> 3198</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_0                       (0x1U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074"> 3199</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_1                       (0x2U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372"> 3200</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_2                       (0x4U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df"> 3201</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_3                       (0x8U &lt;&lt; RCC_CFGR2_PREDIV_Pos) </span></div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72"> 3203</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV1                    (0x00000000U)                 </span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV2                    (0x00000001U)                 </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a"> 3205</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV3                    (0x00000002U)                 </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1"> 3206</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV4                    (0x00000003U)                 </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26"> 3207</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV5                    (0x00000004U)                 </span></div><div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681"> 3208</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV6                    (0x00000005U)                 </span></div><div class="line"><a name="l03209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0"> 3209</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV7                    (0x00000006U)                 </span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6"> 3210</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV8                    (0x00000007U)                 </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185"> 3211</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV9                    (0x00000008U)                 </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b"> 3212</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV10                   (0x00000009U)                 </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f"> 3213</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV11                   (0x0000000AU)                 </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445"> 3214</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV12                   (0x0000000BU)                 </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69"> 3215</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV13                   (0x0000000CU)                 </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0"> 3216</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV14                   (0x0000000DU)                 </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45"> 3217</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV15                   (0x0000000EU)                 </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc"> 3218</a></span>&#160;<span class="preprocessor">#define RCC_CFGR2_PREDIV_DIV16                   (0x0000000FU)                 </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e"> 3220</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Pos                   (0U)                          </span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_Msk                   (0x3U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div><div class="line"><a name="l03224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763"> 3224</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW                       RCC_CFGR3_USART1SW_Msk        </span></div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8"> 3225</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_0                     (0x1U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div><div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407"> 3226</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_1                     (0x2U &lt;&lt; RCC_CFGR3_USART1SW_Pos) </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0"> 3228</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_PCLK                  (0x00000000U)                 </span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_SYSCLK                (0x00000001U)                 </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08"> 3230</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_LSE                   (0x00000002U)                 </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2"> 3231</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_USART1SW_HSI                   (0x00000003U)                 </span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Pos                     (4U)                          </span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_Msk                     (0x1U &lt;&lt; RCC_CFGR3_I2C1SW_Pos) </span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW                         RCC_CFGR3_I2C1SW_Msk          </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070"> 3238</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_HSI                     (0x00000000U)                 </span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Pos              (4U)                          </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc"> 3240</a></span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK_Msk              (0x1U &lt;&lt; RCC_CFGR3_I2C1SW_SYSCLK_Pos) </span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define RCC_CFGR3_I2C1SW_SYSCLK                  RCC_CFGR3_I2C1SW_SYSCLK_Msk   </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3"> 3243</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON_Pos                      (0U)                          </span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON_Msk                      (0x1U &lt;&lt; RCC_CR2_HSI14ON_Pos) </span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14ON                          RCC_CR2_HSI14ON_Msk           </span></div><div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517"> 3247</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY_Pos                     (1U)                          </span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e"> 3248</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY_Msk                     (0x1U &lt;&lt; RCC_CR2_HSI14RDY_Pos) </span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14RDY                         RCC_CR2_HSI14RDY_Msk          </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2"> 3250</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS_Pos                     (2U)                          </span></div><div class="line"><a name="l03251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04"> 3251</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS_Msk                     (0x1U &lt;&lt; RCC_CR2_HSI14DIS_Pos) </span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14DIS                         RCC_CR2_HSI14DIS_Msk          </span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276"> 3253</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_Pos                    (3U)                          </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4"> 3254</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM_Msk                    (0x1FU &lt;&lt; RCC_CR2_HSI14TRIM_Pos) </span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14TRIM                        RCC_CR2_HSI14TRIM_Msk         </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436"> 3256</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL_Pos                     (8U)                          </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a"> 3257</a></span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL_Msk                     (0xFFU &lt;&lt; RCC_CR2_HSI14CAL_Pos) </span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define RCC_CR2_HSI14CAL                         RCC_CR2_HSI14CAL_Msk          </span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb"> 3260</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">/*                           Real-Time Clock (RTC)                           */</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">* @brief Specific device feature definitions  (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define RTC_TAMPER1_SUPPORT  </span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define RTC_TAMPER2_SUPPORT  </span></div><div class="line"><a name="l03271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 3271</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Pos                (22U)                                     </span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define RTC_TR_PM_Msk                (0x1U &lt;&lt; RTC_TR_PM_Pos)                   </span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define RTC_TR_PM                    RTC_TR_PM_Msk                             </span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 3275</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_Pos                (20U)                                     </span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define RTC_TR_HT_Msk                (0x3U &lt;&lt; RTC_TR_HT_Pos)                   </span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define RTC_TR_HT                    RTC_TR_HT_Msk                             </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 3278</a></span>&#160;<span class="preprocessor">#define RTC_TR_HT_0                  (0x1U &lt;&lt; RTC_TR_HT_Pos)                   </span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define RTC_TR_HT_1                  (0x2U &lt;&lt; RTC_TR_HT_Pos)                   </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 3280</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Pos                (16U)                                     </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 3281</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_Msk                (0xFU &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define RTC_TR_HU                    RTC_TR_HU_Msk                             </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 3283</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_0                  (0x1U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define RTC_TR_HU_1                  (0x2U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 3285</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_2                  (0x4U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 3286</a></span>&#160;<span class="preprocessor">#define RTC_TR_HU_3                  (0x8U &lt;&lt; RTC_TR_HU_Pos)                   </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 3287</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Pos               (12U)                                     </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 3288</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_Msk               (0x7U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define RTC_TR_MNT                   RTC_TR_MNT_Msk                            </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 3290</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_0                 (0x1U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define RTC_TR_MNT_1                 (0x2U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 3292</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNT_2                 (0x4U &lt;&lt; RTC_TR_MNT_Pos)                  </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 3293</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Pos               (8U)                                      </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 3294</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_Msk               (0xFU &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define RTC_TR_MNU                   RTC_TR_MNU_Msk                            </span></div><div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 3296</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_0                 (0x1U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define RTC_TR_MNU_1                 (0x2U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 3298</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_2                 (0x4U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 3299</a></span>&#160;<span class="preprocessor">#define RTC_TR_MNU_3                 (0x8U &lt;&lt; RTC_TR_MNU_Pos)                  </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 3300</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Pos                (4U)                                      </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 3301</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_Msk                (0x7U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define RTC_TR_ST                    RTC_TR_ST_Msk                             </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 3303</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_0                  (0x1U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define RTC_TR_ST_1                  (0x2U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 3305</a></span>&#160;<span class="preprocessor">#define RTC_TR_ST_2                  (0x4U &lt;&lt; RTC_TR_ST_Pos)                   </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 3306</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Pos                (0U)                                      </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 3307</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_Msk                (0xFU &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define RTC_TR_SU                    RTC_TR_SU_Msk                             </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 3309</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_0                  (0x1U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define RTC_TR_SU_1                  (0x2U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 3311</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_2                  (0x4U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 3312</a></span>&#160;<span class="preprocessor">#define RTC_TR_SU_3                  (0x8U &lt;&lt; RTC_TR_SU_Pos)                   </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 3314</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_DR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Pos                (20U)                                     </span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define RTC_DR_YT_Msk                (0xFU &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">#define RTC_DR_YT                    RTC_DR_YT_Msk                             </span></div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 3318</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_0                  (0x1U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define RTC_DR_YT_1                  (0x2U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 3320</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_2                  (0x4U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 3321</a></span>&#160;<span class="preprocessor">#define RTC_DR_YT_3                  (0x8U &lt;&lt; RTC_DR_YT_Pos)                   </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 3322</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Pos                (16U)                                     </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 3323</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_Msk                (0xFU &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">#define RTC_DR_YU                    RTC_DR_YU_Msk                             </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 3325</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_0                  (0x1U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define RTC_DR_YU_1                  (0x2U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 3327</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_2                  (0x4U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 3328</a></span>&#160;<span class="preprocessor">#define RTC_DR_YU_3                  (0x8U &lt;&lt; RTC_DR_YU_Pos)                   </span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 3329</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Pos               (13U)                                     </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 3330</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_Msk               (0x7U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define RTC_DR_WDU                   RTC_DR_WDU_Msk                            </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 3332</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_0                 (0x1U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define RTC_DR_WDU_1                 (0x2U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 3334</a></span>&#160;<span class="preprocessor">#define RTC_DR_WDU_2                 (0x4U &lt;&lt; RTC_DR_WDU_Pos)                  </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 3335</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Pos                (12U)                                     </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 3336</a></span>&#160;<span class="preprocessor">#define RTC_DR_MT_Msk                (0x1U &lt;&lt; RTC_DR_MT_Pos)                   </span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define RTC_DR_MT                    RTC_DR_MT_Msk                             </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 3338</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_Pos                (8U)                                      </span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define RTC_DR_MU_Msk                (0xFU &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define RTC_DR_MU                    RTC_DR_MU_Msk                             </span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 3341</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_0                  (0x1U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define RTC_DR_MU_1                  (0x2U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 3343</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_2                  (0x4U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 3344</a></span>&#160;<span class="preprocessor">#define RTC_DR_MU_3                  (0x8U &lt;&lt; RTC_DR_MU_Pos)                   </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 3345</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Pos                (4U)                                      </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 3346</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_Msk                (0x3U &lt;&lt; RTC_DR_DT_Pos)                   </span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define RTC_DR_DT                    RTC_DR_DT_Msk                             </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 3348</a></span>&#160;<span class="preprocessor">#define RTC_DR_DT_0                  (0x1U &lt;&lt; RTC_DR_DT_Pos)                   </span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define RTC_DR_DT_1                  (0x2U &lt;&lt; RTC_DR_DT_Pos)                   </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 3350</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Pos                (0U)                                      </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 3351</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_Msk                (0xFU &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define RTC_DR_DU                    RTC_DR_DU_Msk                             </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 3353</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_0                  (0x1U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define RTC_DR_DU_1                  (0x2U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 3355</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_2                  (0x4U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 3356</a></span>&#160;<span class="preprocessor">#define RTC_DR_DU_3                  (0x8U &lt;&lt; RTC_DR_DU_Pos)                   </span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 3358</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_CR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Pos               (23U)                                     </span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define RTC_CR_COE_Msk               (0x1U &lt;&lt; RTC_CR_COE_Pos)                  </span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define RTC_CR_COE                   RTC_CR_COE_Msk                            </span></div><div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 3362</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Pos              (21U)                                     </span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_Msk              (0x3U &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL                  RTC_CR_OSEL_Msk                           </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 3365</a></span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_0                (0x1U &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">#define RTC_CR_OSEL_1                (0x2U &lt;&lt; RTC_CR_OSEL_Pos)                 </span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 3367</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Pos               (20U)                                     </span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 3368</a></span>&#160;<span class="preprocessor">#define RTC_CR_POL_Msk               (0x1U &lt;&lt; RTC_CR_POL_Pos)                  </span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">#define RTC_CR_POL                   RTC_CR_POL_Msk                            </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 3370</a></span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Pos             (19U)                                     </span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL_Msk             (0x1U &lt;&lt; RTC_CR_COSEL_Pos)                </span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define RTC_CR_COSEL                 RTC_CR_COSEL_Msk                          </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 3373</a></span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Pos               (18U)                                     </span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define RTC_CR_BCK_Msk               (0x1U &lt;&lt; RTC_CR_BCK_Pos)                  </span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define RTC_CR_BCK                   RTC_CR_BCK_Msk                            </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d97bd24d58dc469d3992a68a457a02"> 3376</a></span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Pos             (17U)                                     </span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H_Msk             (0x1U &lt;&lt; RTC_CR_SUB1H_Pos)                </span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define RTC_CR_SUB1H                 RTC_CR_SUB1H_Msk                          </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 3379</a></span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Pos             (16U)                                     </span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H_Msk             (0x1U &lt;&lt; RTC_CR_ADD1H_Pos)                </span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define RTC_CR_ADD1H                 RTC_CR_ADD1H_Msk                          </span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 3382</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Pos              (15U)                                     </span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE_Msk              (0x1U &lt;&lt; RTC_CR_TSIE_Pos)                 </span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define RTC_CR_TSIE                  RTC_CR_TSIE_Msk                           </span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 3385</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Pos            (12U)                                     </span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE_Msk            (0x1U &lt;&lt; RTC_CR_ALRAIE_Pos)               </span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAIE                RTC_CR_ALRAIE_Msk                         </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 3388</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Pos               (11U)                                     </span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define RTC_CR_TSE_Msk               (0x1U &lt;&lt; RTC_CR_TSE_Pos)                  </span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define RTC_CR_TSE                   RTC_CR_TSE_Msk                            </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 3391</a></span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Pos             (8U)                                      </span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE_Msk             (0x1U &lt;&lt; RTC_CR_ALRAE_Pos)                </span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define RTC_CR_ALRAE                 RTC_CR_ALRAE_Msk                          </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 3394</a></span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Pos               (6U)                                      </span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define RTC_CR_FMT_Msk               (0x1U &lt;&lt; RTC_CR_FMT_Pos)                  </span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define RTC_CR_FMT                   RTC_CR_FMT_Msk                            </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 3397</a></span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Pos           (5U)                                      </span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD_Msk           (0x1U &lt;&lt; RTC_CR_BYPSHAD_Pos)              </span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define RTC_CR_BYPSHAD               RTC_CR_BYPSHAD_Msk                        </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 3400</a></span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Pos           (4U)                                      </span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON_Msk           (0x1U &lt;&lt; RTC_CR_REFCKON_Pos)              </span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define RTC_CR_REFCKON               RTC_CR_REFCKON_Msk                        </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 3403</a></span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Pos            (3U)                                      </span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE_Msk            (0x1U &lt;&lt; RTC_CR_TSEDGE_Pos)               </span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define RTC_CR_TSEDGE                RTC_CR_TSEDGE_Msk                         </span></div><div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 3406</a></span>&#160;</div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">/********************  Bits definition for RTC_ISR register  *****************/</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Pos          (16U)                                     </span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF_Msk          (0x1U &lt;&lt; RTC_ISR_RECALPF_Pos)             </span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#define RTC_ISR_RECALPF              RTC_ISR_RECALPF_Msk                       </span></div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 3411</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Pos           (14U)                                     </span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F_Msk           (0x1U &lt;&lt; RTC_ISR_TAMP2F_Pos)              </span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP2F               RTC_ISR_TAMP2F_Msk                        </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 3414</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Pos           (13U)                                     </span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F_Msk           (0x1U &lt;&lt; RTC_ISR_TAMP1F_Pos)              </span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define RTC_ISR_TAMP1F               RTC_ISR_TAMP1F_Msk                        </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 3417</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Pos            (12U)                                     </span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF_Msk            (0x1U &lt;&lt; RTC_ISR_TSOVF_Pos)               </span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define RTC_ISR_TSOVF                RTC_ISR_TSOVF_Msk                         </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 3420</a></span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Pos              (11U)                                     </span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF_Msk              (0x1U &lt;&lt; RTC_ISR_TSF_Pos)                 </span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define RTC_ISR_TSF                  RTC_ISR_TSF_Msk                           </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 3423</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Pos            (8U)                                      </span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF_Msk            (0x1U &lt;&lt; RTC_ISR_ALRAF_Pos)               </span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAF                RTC_ISR_ALRAF_Msk                         </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 3426</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Pos             (7U)                                      </span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT_Msk             (0x1U &lt;&lt; RTC_ISR_INIT_Pos)                </span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define RTC_ISR_INIT                 RTC_ISR_INIT_Msk                          </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 3429</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Pos            (6U)                                      </span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF_Msk            (0x1U &lt;&lt; RTC_ISR_INITF_Pos)               </span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define RTC_ISR_INITF                RTC_ISR_INITF_Msk                         </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 3432</a></span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Pos              (5U)                                      </span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF_Msk              (0x1U &lt;&lt; RTC_ISR_RSF_Pos)                 </span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">#define RTC_ISR_RSF                  RTC_ISR_RSF_Msk                           </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 3435</a></span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Pos            (4U)                                      </span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS_Msk            (0x1U &lt;&lt; RTC_ISR_INITS_Pos)               </span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#define RTC_ISR_INITS                RTC_ISR_INITS_Msk                         </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 3438</a></span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Pos             (3U)                                      </span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF_Msk             (0x1U &lt;&lt; RTC_ISR_SHPF_Pos)                </span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">#define RTC_ISR_SHPF                 RTC_ISR_SHPF_Msk                          </span></div><div class="line"><a name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 3441</a></span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Pos           (0U)                                      </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF_Msk           (0x1U &lt;&lt; RTC_ISR_ALRAWF_Pos)              </span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define RTC_ISR_ALRAWF               RTC_ISR_ALRAWF_Msk                        </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 3444</a></span>&#160;</div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">/********************  Bits definition for RTC_PRER register  ****************/</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos        (16U)                                     </span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk        (0x7FU &lt;&lt; RTC_PRER_PREDIV_A_Pos)          </span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_A            RTC_PRER_PREDIV_A_Msk                     </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 3449</a></span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos        (0U)                                      </span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk        (0x7FFFU &lt;&lt; RTC_PRER_PREDIV_S_Pos)        </span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#define RTC_PRER_PREDIV_S            RTC_PRER_PREDIV_S_Msk                     </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 3452</a></span>&#160;</div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMAR register  **************/</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos          (31U)                                     </span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK4_Pos)             </span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK4              RTC_ALRMAR_MSK4_Msk                       </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 3457</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos         (30U)                                     </span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk         (0x1U &lt;&lt; RTC_ALRMAR_WDSEL_Pos)            </span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_WDSEL             RTC_ALRMAR_WDSEL_Msk                      </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 3460</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Pos            (28U)                                     </span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_Msk            (0x3U &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT                RTC_ALRMAR_DT_Msk                         </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 3463</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_0              (0x1U &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DT_1              (0x2U &lt;&lt; RTC_ALRMAR_DT_Pos)               </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 3465</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Pos            (24U)                                     </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 3466</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU                RTC_ALRMAR_DU_Msk                         </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 3468</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_0              (0x1U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_1              (0x2U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 3470</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_2              (0x4U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 3471</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_DU_3              (0x8U &lt;&lt; RTC_ALRMAR_DU_Pos)               </span></div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 3472</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos          (23U)                                     </span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 3473</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK3_Pos)             </span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK3              RTC_ALRMAR_MSK3_Msk                       </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 3475</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Pos            (22U)                                     </span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM_Msk            (0x1U &lt;&lt; RTC_ALRMAR_PM_Pos)               </span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_PM                RTC_ALRMAR_PM_Msk                         </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 3478</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Pos            (20U)                                     </span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_Msk            (0x3U &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT                RTC_ALRMAR_HT_Msk                         </span></div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 3481</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_0              (0x1U &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HT_1              (0x2U &lt;&lt; RTC_ALRMAR_HT_Pos)               </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 3483</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Pos            (16U)                                     </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 3484</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU                RTC_ALRMAR_HU_Msk                         </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 3486</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_0              (0x1U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_1              (0x2U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 3488</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_2              (0x4U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 3489</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_HU_3              (0x8U &lt;&lt; RTC_ALRMAR_HU_Pos)               </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 3490</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos          (15U)                                     </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 3491</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK2_Pos)             </span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK2              RTC_ALRMAR_MSK2_Msk                       </span></div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 3493</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Pos           (12U)                                     </span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_Msk           (0x7U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT               RTC_ALRMAR_MNT_Msk                        </span></div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 3496</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_0             (0x1U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_1             (0x2U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 3498</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNT_2             (0x4U &lt;&lt; RTC_ALRMAR_MNT_Pos)              </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 3499</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Pos           (8U)                                      </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 3500</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_Msk           (0xFU &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU               RTC_ALRMAR_MNU_Msk                        </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 3502</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_0             (0x1U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_1             (0x2U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 3504</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_2             (0x4U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 3505</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MNU_3             (0x8U &lt;&lt; RTC_ALRMAR_MNU_Pos)              </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 3506</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos          (7U)                                      </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 3507</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk          (0x1U &lt;&lt; RTC_ALRMAR_MSK1_Pos)             </span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_MSK1              RTC_ALRMAR_MSK1_Msk                       </span></div><div class="line"><a name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 3509</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Pos            (4U)                                      </span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_Msk            (0x7U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST                RTC_ALRMAR_ST_Msk                         </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 3512</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_0              (0x1U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_1              (0x2U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 3514</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_ST_2              (0x4U &lt;&lt; RTC_ALRMAR_ST_Pos)               </span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 3515</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Pos            (0U)                                      </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 3516</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_Msk            (0xFU &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU                RTC_ALRMAR_SU_Msk                         </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 3518</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_0              (0x1U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_1              (0x2U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 3520</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_2              (0x4U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 3521</a></span>&#160;<span class="preprocessor">#define RTC_ALRMAR_SU_3              (0x8U &lt;&lt; RTC_ALRMAR_SU_Pos)               </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 3523</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_WPR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Pos              (0U)                                      </span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY_Msk              (0xFFU &lt;&lt; RTC_WPR_KEY_Pos)                </span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define RTC_WPR_KEY                  RTC_WPR_KEY_Msk                           </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 3527</a></span>&#160;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">/********************  Bits definition for RTC_SSR register  *****************/</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Pos               (0U)                                      </span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define RTC_SSR_SS_Msk               (0xFFFFU &lt;&lt; RTC_SSR_SS_Pos)               </span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define RTC_SSR_SS                   RTC_SSR_SS_Msk                            </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 3532</a></span>&#160;</div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="comment">/********************  Bits definition for RTC_SHIFTR register  **************/</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos         (0U)                                      </span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk         (0x7FFFU &lt;&lt; RTC_SHIFTR_SUBFS_Pos)         </span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_SUBFS             RTC_SHIFTR_SUBFS_Msk                      </span></div><div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 3537</a></span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos         (31U)                                     </span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk         (0x1U &lt;&lt; RTC_SHIFTR_ADD1S_Pos)            </span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">#define RTC_SHIFTR_ADD1S             RTC_SHIFTR_ADD1S_Msk                      </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 3540</a></span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="comment">/********************  Bits definition for RTC_TSTR register  ****************/</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Pos              (22U)                                     </span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM_Msk              (0x1U &lt;&lt; RTC_TSTR_PM_Pos)                 </span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define RTC_TSTR_PM                  RTC_TSTR_PM_Msk                           </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 3545</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Pos              (20U)                                     </span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_Msk              (0x3U &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT                  RTC_TSTR_HT_Msk                           </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 3548</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_0                (0x1U &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define RTC_TSTR_HT_1                (0x2U &lt;&lt; RTC_TSTR_HT_Pos)                 </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 3550</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Pos              (16U)                                     </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 3551</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_Msk              (0xFU &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU                  RTC_TSTR_HU_Msk                           </span></div><div class="line"><a name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 3553</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_0                (0x1U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_1                (0x2U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 3555</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_2                (0x4U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 3556</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_HU_3                (0x8U &lt;&lt; RTC_TSTR_HU_Pos)                 </span></div><div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 3557</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Pos             (12U)                                     </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 3558</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_Msk             (0x7U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT                 RTC_TSTR_MNT_Msk                          </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 3560</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_0               (0x1U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_1               (0x2U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 3562</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNT_2               (0x4U &lt;&lt; RTC_TSTR_MNT_Pos)                </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 3563</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Pos             (8U)                                      </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 3564</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_Msk             (0xFU &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU                 RTC_TSTR_MNU_Msk                          </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 3566</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_0               (0x1U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_1               (0x2U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 3568</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_2               (0x4U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 3569</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_MNU_3               (0x8U &lt;&lt; RTC_TSTR_MNU_Pos)                </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 3570</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Pos              (4U)                                      </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 3571</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_Msk              (0x7U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST                  RTC_TSTR_ST_Msk                           </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 3573</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_0                (0x1U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_1                (0x2U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 3575</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_ST_2                (0x4U &lt;&lt; RTC_TSTR_ST_Pos)                 </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 3576</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Pos              (0U)                                      </span></div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 3577</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_Msk              (0xFU &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU                  RTC_TSTR_SU_Msk                           </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 3579</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_0                (0x1U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_1                (0x2U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 3581</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_2                (0x4U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 3582</a></span>&#160;<span class="preprocessor">#define RTC_TSTR_SU_3                (0x8U &lt;&lt; RTC_TSTR_SU_Pos)                 </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 3584</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSDR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Pos             (13U)                                     </span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_Msk             (0x7U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU                 RTC_TSDR_WDU_Msk                          </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 3588</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_0               (0x1U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_1               (0x2U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 3590</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_WDU_2               (0x4U &lt;&lt; RTC_TSDR_WDU_Pos)                </span></div><div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 3591</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Pos              (12U)                                     </span></div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 3592</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MT_Msk              (0x1U &lt;&lt; RTC_TSDR_MT_Pos)                 </span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define RTC_TSDR_MT                  RTC_TSDR_MT_Msk                           </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 3594</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Pos              (8U)                                      </span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_Msk              (0xFU &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU                  RTC_TSDR_MU_Msk                           </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 3597</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_0                (0x1U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_1                (0x2U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 3599</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_2                (0x4U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 3600</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_MU_3                (0x8U &lt;&lt; RTC_TSDR_MU_Pos)                 </span></div><div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 3601</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Pos              (4U)                                      </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 3602</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_Msk              (0x3U &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT                  RTC_TSDR_DT_Msk                           </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 3604</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_0                (0x1U &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define RTC_TSDR_DT_1                (0x2U &lt;&lt; RTC_TSDR_DT_Pos)                 </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 3606</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Pos              (0U)                                      </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 3607</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_Msk              (0xFU &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU                  RTC_TSDR_DU_Msk                           </span></div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 3609</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_0                (0x1U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_1                (0x2U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 3611</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_2                (0x4U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 3612</a></span>&#160;<span class="preprocessor">#define RTC_TSDR_DU_3                (0x8U &lt;&lt; RTC_TSDR_DU_Pos)                 </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 3614</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Pos             (0U)                                      </span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS_Msk             (0xFFFFU &lt;&lt; RTC_TSSSR_SS_Pos)             </span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define RTC_TSSSR_SS                 RTC_TSSSR_SS_Msk                          </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 3618</a></span>&#160;</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="comment">/********************  Bits definition for RTC_CALR register  ****************/</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Pos            (15U)                                     </span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP_Msk            (0x1U &lt;&lt; RTC_CALR_CALP_Pos)               </span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define RTC_CALR_CALP                RTC_CALR_CALP_Msk                         </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 3623</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Pos           (14U)                                     </span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8_Msk           (0x1U &lt;&lt; RTC_CALR_CALW8_Pos)              </span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW8               RTC_CALR_CALW8_Msk                        </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 3626</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Pos          (13U)                                     </span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16_Msk          (0x1U &lt;&lt; RTC_CALR_CALW16_Pos)             </span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define RTC_CALR_CALW16              RTC_CALR_CALW16_Msk                       </span></div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 3629</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Pos            (0U)                                      </span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_Msk            (0x1FFU &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM                RTC_CALR_CALM_Msk                         </span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 3632</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_0              (0x001U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_1              (0x002U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 3634</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_2              (0x004U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 3635</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_3              (0x008U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 3636</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_4              (0x010U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 3637</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_5              (0x020U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 3638</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_6              (0x040U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 3639</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_7              (0x080U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 3640</a></span>&#160;<span class="preprocessor">#define RTC_CALR_CALM_8              (0x100U &lt;&lt; RTC_CALR_CALM_Pos)             </span></div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 3642</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Pos       (23U)                                     </span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE_Msk       (0x1U &lt;&lt; RTC_TAFCR_PC15MODE_Pos)          </span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15MODE           RTC_TAFCR_PC15MODE_Msk                    </span></div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af"> 3646</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Pos      (22U)                                     </span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE_Msk      (0x1U &lt;&lt; RTC_TAFCR_PC15VALUE_Pos)         </span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC15VALUE          RTC_TAFCR_PC15VALUE_Msk                   </span></div><div class="line"><a name="l03649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6"> 3649</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Pos       (21U)                                     </span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE_Msk       (0x1U &lt;&lt; RTC_TAFCR_PC14MODE_Pos)          </span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14MODE           RTC_TAFCR_PC14MODE_Msk                    </span></div><div class="line"><a name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1"> 3652</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Pos      (20U)                                     </span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE_Msk      (0x1U &lt;&lt; RTC_TAFCR_PC14VALUE_Pos)         </span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC14VALUE          RTC_TAFCR_PC14VALUE_Msk                   </span></div><div class="line"><a name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351"> 3655</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Pos       (19U)                                     </span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE_Msk       (0x1U &lt;&lt; RTC_TAFCR_PC13MODE_Pos)          </span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13MODE           RTC_TAFCR_PC13MODE_Msk                    </span></div><div class="line"><a name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42"> 3658</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Pos      (18U)                                     </span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE_Msk      (0x1U &lt;&lt; RTC_TAFCR_PC13VALUE_Pos)         </span></div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define RTC_TAFCR_PC13VALUE          RTC_TAFCR_PC13VALUE_Msk                   </span></div><div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d"> 3661</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos      (15U)                                     </span></div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk      (0x1U &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)         </span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS          RTC_TAFCR_TAMPPUDIS_Msk                   </span></div><div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 3664</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos       (13U)                                     </span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk       (0x3U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH           RTC_TAFCR_TAMPPRCH_Msk                    </span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 3667</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0         (0x1U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1         (0x2U &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)          </span></div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 3669</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos        (11U)                                     </span></div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 3670</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk        (0x3U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT            RTC_TAFCR_TAMPFLT_Msk                     </span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 3672</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0          (0x1U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1          (0x2U &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)           </span></div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 3674</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos       (8U)                                      </span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 3675</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk       (0x7U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ           RTC_TAFCR_TAMPFREQ_Msk                    </span></div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 3677</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0         (0x1U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1         (0x2U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 3679</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2         (0x4U &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)          </span></div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 3680</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos         (7U)                                      </span></div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 3681</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMPTS_Pos)            </span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPTS             RTC_TAFCR_TAMPTS_Msk                      </span></div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 3683</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos       (4U)                                      </span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk       (0x1U &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)          </span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2TRG           RTC_TAFCR_TAMP2TRG_Msk                    </span></div><div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 3686</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos         (3U)                                      </span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMP2E_Pos)            </span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP2E             RTC_TAFCR_TAMP2E_Msk                      </span></div><div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 3689</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos         (2U)                                      </span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMPIE_Pos)            </span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMPIE             RTC_TAFCR_TAMPIE_Msk                      </span></div><div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 3692</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos       (1U)                                      </span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk       (0x1U &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)          </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1TRG           RTC_TAFCR_TAMP1TRG_Msk                    </span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 3695</a></span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos         (0U)                                      </span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk         (0x1U &lt;&lt; RTC_TAFCR_TAMP1E_Pos)            </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define RTC_TAFCR_TAMP1E             RTC_TAFCR_TAMP1E_Msk                      </span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 3698</a></span>&#160;</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="comment">/* Reference defines */</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE               RTC_TAFCR_PC13VALUE</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">/********************  Bits definition for RTC_ALRMASSR register  ************/</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos      (24U)                                     </span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk      (0xFU &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS          RTC_ALRMASSR_MASKSS_Msk                   </span></div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 3706</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0        (0x1U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1        (0x2U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l03708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 3708</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2        (0x4U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 3709</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3        (0x8U &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)         </span></div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 3710</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Pos          (0U)                                      </span></div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 3711</a></span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS_Msk          (0x7FFFU &lt;&lt; RTC_ALRMASSR_SS_Pos)          </span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define RTC_ALRMASSR_SS              RTC_ALRMASSR_SS_Msk                       </span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 3713</a></span>&#160;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">/*                        Serial Peripheral Interface (SPI)                  */</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F0 serie)</span></div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  *******************/</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)                                       </span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1U &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 3729</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)                                       </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 3730</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1U &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 3732</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)                                       </span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 3733</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1U &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 3735</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)                                       </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 3736</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 3738</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                (0x1U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 3739</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                (0x2U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 3740</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                (0x4U &lt;&lt; SPI_CR1_BR_Pos)                   </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 3741</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)                                       </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 3742</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1U &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 3744</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)                                       </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 3745</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1U &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 3747</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)                                       </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 3748</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1U &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 3750</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)                                       </span></div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 3751</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1U &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 3753</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)                                      </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 3754</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1U &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 3756</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Pos            (11U)                                      </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 3757</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL_Msk            (0x1U &lt;&lt; SPI_CR1_CRCL_Pos)                 </span></div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCL                SPI_CR1_CRCL_Msk                           </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33ffaaa88b53e1ca8d7b176d95363b00"> 3759</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)                                      </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c"> 3760</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1U &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 3762</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)                                      </span></div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 3763</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1U &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 3765</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)                                      </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 3766</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1U &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 3768</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)                                      </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 3769</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1U &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 3772</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)                                       </span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div><div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 3776</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)                                       </span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 3777</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1U &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 3779</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)                                       </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 3780</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1U &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 3782</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Pos            (3U)                                       </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 3783</a></span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP_Msk            (0x1U &lt;&lt; SPI_CR2_NSSP_Pos)                 </span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define SPI_CR2_NSSP                SPI_CR2_NSSP_Msk                           </span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1281722c6a39352d7a245ab1d6fd4509"> 3785</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)                                       </span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2"> 3786</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1U &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 3788</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)                                       </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 3789</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1U &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 3791</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)                                       </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 3792</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1U &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 3794</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)                                       </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 3795</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1U &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 3797</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Pos              (8U)                                       </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 3798</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_Msk              (0xFU &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define SPI_CR2_DS                  SPI_CR2_DS_Msk                             </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7db0848da7dbee5d397a27c6f51a865"> 3800</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_0                (0x1U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad72d3bea8f7b00a3aed164205560883e"> 3801</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_1                (0x2U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8b0bd4da867611af0da029844516da"> 3802</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_2                (0x4U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6a617224e715578574d6ecd4218624e"> 3803</a></span>&#160;<span class="preprocessor">#define SPI_CR2_DS_3                (0x8U &lt;&lt; SPI_CR2_DS_Pos)                   </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab568575d59e159d7b607216a02c802"> 3804</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Pos           (12U)                                      </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05715df3b87f83b5caf3509e7b2eb34"> 3805</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH_Msk           (0x1U &lt;&lt; SPI_CR2_FRXTH_Pos)                </span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define SPI_CR2_FRXTH               SPI_CR2_FRXTH_Msk                          </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aeae96a86eaad0ace634241b0de7ce2"> 3807</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Pos          (13U)                                      </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e02994914afef4270508bc3219db477"> 3808</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX_Msk          (0x1U &lt;&lt; SPI_CR2_LDMARX_Pos)               </span></div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMARX              SPI_CR2_LDMARX_Msk                         </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga328a229d4b4e8e5a84f2d2561796e985"> 3810</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Pos          (14U)                                      </span></div><div class="line"><a name="l03811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc"> 3811</a></span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX_Msk          (0x1U &lt;&lt; SPI_CR2_LDMATX_Pos)               </span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="preprocessor">#define SPI_CR2_LDMATX              SPI_CR2_LDMATX_Msk                         </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d"> 3814</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)                                       </span></div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1U &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 3818</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)                                       </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 3819</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1U &lt;&lt; SPI_SR_TXE_Pos)                   </span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;<span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 3821</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)                                       </span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 3822</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1U &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 3824</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)                                       </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 3825</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1U &lt;&lt; SPI_SR_MODF_Pos)                  </span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 3827</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)                                       </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 3828</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1U &lt;&lt; SPI_SR_OVR_Pos)                   </span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 3830</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)                                       </span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 3831</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1U &lt;&lt; SPI_SR_BSY_Pos)                   </span></div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 3833</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)                                       </span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 3834</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1U &lt;&lt; SPI_SR_FRE_Pos)                   </span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 3836</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Pos            (9U)                                       </span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 3837</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_Msk            (0x3U &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL                SPI_SR_FRLVL_Msk                           </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55736e2e0d0d6c79de7ab2de1780f1e1"> 3839</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_0              (0x1U &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665"> 3840</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRLVL_1              (0x2U &lt;&lt; SPI_SR_FRLVL_Pos)                 </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71097020570fca9a40525ab885006c6"> 3841</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Pos            (11U)                                      </span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab005ca7ab6c83b59888e4f6185fd2495"> 3842</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_Msk            (0x3U &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL                SPI_SR_FTLVL_Msk                           </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa15785f5b333e50c39392193acc5f2bd"> 3844</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_0              (0x1U &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17880f1e186033ebc6917c008a623371"> 3845</a></span>&#160;<span class="preprocessor">#define SPI_SR_FTLVL_1              (0x2U &lt;&lt; SPI_SR_FTLVL_Pos)                 </span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaecd73445c075217abe6443b3788d702"> 3847</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos               (0U)                                       </span></div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFFFFFU &lt;&lt; SPI_DR_DR_Pos)             </span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 3852</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)                                       </span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFFFFFU &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)     </span></div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 3857</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFFFFFU &lt;&lt; SPI_RXCRCR_RXCRC_Pos)      </span></div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 3862</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)                                       </span></div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFFFFFU &lt;&lt; SPI_TXCRCR_TXCRC_Pos)      </span></div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 3867</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)                                      </span></div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1U &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 3872</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="comment">/*                       System Configuration (SYSCFG)                       */</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="comment">/*****************  Bit definition for SYSCFG_CFGR1 register  ****************/</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Pos            (0U)                              </span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_Msk            (0x3U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE                SYSCFG_CFGR1_MEM_MODE_Msk           </span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga694e0de710bb2fb84325c555e6c678bd"> 3881</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_0              (0x1U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae844133af99402c342767b0406cb874d"> 3882</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_MEM_MODE_1              (0x2U &lt;&lt; SYSCFG_CFGR1_MEM_MODE_Pos) </span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa51c3dbda77acf522defca9e8b8801a3"> 3884</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Pos             (8U)                              </span></div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP_Msk             (0x1FU &lt;&lt; SYSCFG_CFGR1_DMA_RMP_Pos) </span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_DMA_RMP                 SYSCFG_CFGR1_DMA_RMP_Msk          </span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03379e176407740c9f6e42add0009a28"> 3887</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP_Pos         (8U)                              </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1665274e5a19bf9ca114594e399133db"> 3888</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_ADC_DMA_RMP_Pos) </span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_ADC_DMA_RMP             SYSCFG_CFGR1_ADC_DMA_RMP_Msk      </span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0560f1a8e29e0db3bf4221052b72b6e"> 3890</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos    (9U)                              </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54abc7be3abb562bbd087897e3bc074"> 3891</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk    (0x1U &lt;&lt; SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos) </span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1TX_DMA_RMP        SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk </span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac327de335884d912b2530e33b578b92e"> 3893</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos    (10U)                             </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7367a50bd43ea5a8af81884df48f254"> 3894</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk    (0x1U &lt;&lt; SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos) </span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_USART1RX_DMA_RMP        SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk </span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga830fa400ec90a6bd1e8252115c1aef34"> 3896</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos       (11U)                             </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada73e24f0db4c17bb3ff19c42799fdaf"> 3897</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk       (0x1U &lt;&lt; SYSCFG_CFGR1_TIM16_DMA_RMP_Pos) </span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM16_DMA_RMP           SYSCFG_CFGR1_TIM16_DMA_RMP_Msk    </span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga073c1c3f71bd191102f9a787082df7d8"> 3899</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos       (12U)                             </span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fa1213ab68bcce2a480325814366ff"> 3900</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk       (0x1U &lt;&lt; SYSCFG_CFGR1_TIM17_DMA_RMP_Pos) </span></div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_TIM17_DMA_RMP           SYSCFG_CFGR1_TIM17_DMA_RMP_Msk    </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93eb83f8ea3091f030fdfad3fdae926b"> 3903</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6_Pos         (16U)                             </span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB6_Pos) </span></div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB6             SYSCFG_CFGR1_I2C_FMP_PB6_Msk      </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38a1e574266cf666f68b961dc63077de"> 3906</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7_Pos         (17U)                             </span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cd7909ee96ba91280daff7fac4f76a"> 3907</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB7_Pos) </span></div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB7             SYSCFG_CFGR1_I2C_FMP_PB7_Msk      </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1025dad61e046da011f214cde0491e3c"> 3909</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8_Pos         (18U)                             </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2cd1a2a0ef7012e87fa06c5e8cb05"> 3910</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB8_Pos) </span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB8             SYSCFG_CFGR1_I2C_FMP_PB8_Msk      </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac660f6d79e1b8ba569e6c906ec7feb30"> 3912</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9_Pos         (19U)                             </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df0fd48121dfd545c2e005da130d867"> 3913</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PB9_Pos) </span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PB9             SYSCFG_CFGR1_I2C_FMP_PB9_Msk      </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fdf664525506c71767e545f77ed065a"> 3915</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Pos        (20U)                             </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2ff2bb9e8f061cdc2de4b585f08747"> 3916</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_I2C1_Pos) </span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_I2C1            SYSCFG_CFGR1_I2C_FMP_I2C1_Msk     </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64b6b07ac84962e04a6bd3c4c11f4098"> 3918</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9_Pos         (22U)                             </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a8583f272d6806752311933f61f7dc"> 3919</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9_Msk         (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA9_Pos) </span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA9             SYSCFG_CFGR1_I2C_FMP_PA9_Msk      </span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adb4b115a99461312142658e8618b9e"> 3921</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10_Pos        (23U)                             </span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga397968e4c00d429c3b9645172243151a"> 3922</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10_Msk        (0x1U &lt;&lt; SYSCFG_CFGR1_I2C_FMP_PA10_Pos) </span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR1_I2C_FMP_PA10            SYSCFG_CFGR1_I2C_FMP_PA10_Msk     </span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc8aeac8cb833a850556f905ae0b5028"> 3925</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)                              </span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 3929</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)                              </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 3930</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          </span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 3932</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)                              </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 3933</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          </span></div><div class="line"><a name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 3935</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)                             </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 3936</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          </span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA              (0x00000000U)                     </span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB              (0x00000001U)                     </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 3944</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC              (0x00000002U)                     </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 3945</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PD              (0x00000003U)                     </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 3946</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PF              (0x00000005U)                     </span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA              (0x00000000U)                     </span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB              (0x00000010U)                     </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 3953</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC              (0x00000020U)                     </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 3954</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PD              (0x00000030U)                     </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 3955</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PF              (0x00000050U)                     </span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA              (0x00000000U)                     </span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB              (0x00000100U)                     </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 3962</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC              (0x00000200U)                     </span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 3963</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PD              (0x00000300U)                     </span></div><div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 3964</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PF              (0x00000500U)                     </span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA              (0x00000000U)                     </span></div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB              (0x00001000U)                     </span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 3971</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC              (0x00002000U)                     </span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 3972</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PD              (0x00003000U)                     </span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 3973</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PF              (0x00005000U)                     </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71"> 3975</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)                              </span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 3979</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)                              </span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 3980</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 3982</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)                              </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 3983</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          </span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 3985</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)                             </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 3986</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          </span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA              (0x00000000U)                     </span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB              (0x00000001U)                     </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 3994</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC              (0x00000002U)                     </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 3995</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PD              (0x00000003U)                     </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 3996</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PF              (0x00000005U)                     </span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA              (0x00000000U)                     </span></div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB              (0x00000010U)                     </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 4003</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC              (0x00000020U)                     </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 4004</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PD              (0x00000030U)                     </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 4005</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PF              (0x00000050U)                     </span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA              (0x00000000U)                     </span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB              (0x00000100U)                     </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 4012</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC              (0x00000200U)                     </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 4013</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PD              (0x00000300U)                     </span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 4014</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PF              (0x00000500U)                     </span></div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA              (0x00000000U)                     </span></div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB              (0x00001000U)                     </span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 4021</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC              (0x00002000U)                     </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 4022</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PD              (0x00003000U)                     </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 4023</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PF              (0x00005000U)                     </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4"> 4025</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)                              </span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 4029</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)                              </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 4030</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 4032</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)                              </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 4033</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         </span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 4035</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)                             </span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 4036</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         </span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA              (0x00000000U)                     </span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB              (0x00000001U)                     </span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 4044</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC              (0x00000002U)                     </span></div><div class="line"><a name="l04045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 4045</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PD              (0x00000003U)                     </span></div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 4046</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PF              (0x00000005U)                     </span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA              (0x00000000U)                     </span></div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB              (0x00000010U)                     </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 4054</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC              (0x00000020U)                     </span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 4055</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PD              (0x00000030U)                     </span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 4056</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PF              (0x00000050U)                     </span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA             (0x00000000U)                     </span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB             (0x00000100U)                     </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 4063</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC             (0x00000200U)                     </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 4064</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PD             (0x00000300U)                     </span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 4065</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PF             (0x00000500U)                     </span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA             (0x00000000U)                     </span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB             (0x00001000U)                     </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 4072</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC             (0x00002000U)                     </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 4073</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PD             (0x00003000U)                     </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 4074</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PF             (0x00005000U)                     </span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64"> 4076</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  **************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)                              </span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 4080</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)                              </span></div><div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 4081</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         </span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 4083</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)                              </span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 4084</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         </span></div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 4086</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)                             </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 4087</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFU &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         </span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA             (0x00000000U)                     </span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB             (0x00000001U)                     </span></div><div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 4095</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC             (0x00000002U)                     </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 4096</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PD             (0x00000003U)                     </span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 4097</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PF             (0x00000005U)                     </span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA             (0x00000000U)                     </span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB             (0x00000010U)                     </span></div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 4104</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC             (0x00000020U)                     </span></div><div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 4105</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PD             (0x00000030U)                     </span></div><div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 4106</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PF             (0x00000050U)                     </span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA             (0x00000000U)                     </span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB             (0x00000100U)                     </span></div><div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 4113</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC             (0x00000200U)                     </span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 4114</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PD             (0x00000300U)                     </span></div><div class="line"><a name="l04115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 4115</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PF             (0x00000500U)                     </span></div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA             (0x00000000U)                     </span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB             (0x00001000U)                     </span></div><div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 4122</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC             (0x00002000U)                     </span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 4123</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PD             (0x00003000U)                     </span></div><div class="line"><a name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 4124</a></span>&#160;<span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PF             (0x00005000U)                     </span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54"> 4126</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SYSCFG_CFGR2 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Pos         (0U)                              </span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk         (0x1U &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos) </span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK             SYSCFG_CFGR2_LOCKUP_LOCK_Msk      </span></div><div class="line"><a name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135"> 4130</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos    (1U)                              </span></div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa"> 4131</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk    (0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos) </span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PARITY_LOCK        SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b60bce6feea83836bc5eaa03f2dd435"> 4133</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF_Pos            (8U)                              </span></div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd7c8b11dd3e92a25e50df694b51c8cb"> 4134</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF_Msk            (0x1U &lt;&lt; SYSCFG_CFGR2_SRAM_PEF_Pos) </span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PEF                SYSCFG_CFGR2_SRAM_PEF_Msk         </span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b8a8ebfee1d87fd50b46a4d73511134"> 4136</a></span>&#160;<span class="preprocessor">#define SYSCFG_CFGR2_SRAM_PE                 SYSCFG_CFGR2_SRAM_PEF  </span></div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e1419250d7f87bdae8b2a6d91b5e98"> 4138</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*****************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="comment">/*                               Timers (TIM)                                */</span></div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<span class="comment">/*                                                                           */</span></div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="comment">/*****************************************************************************/</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  *******************/</span></div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)                                         </span></div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1U &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 4147</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)                                         </span></div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 4148</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1U &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 4150</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)                                         </span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 4151</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1U &lt;&lt; TIM_CR1_URS_Pos)                    </span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div><div class="line"><a name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 4153</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)                                         </span></div><div class="line"><a name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 4154</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1U &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 4156</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)                                         </span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 4157</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1U &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 4160</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)                                         </span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 4163</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0             (0x1U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 4164</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1             (0x2U &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 4166</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)                                         </span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1U &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 4170</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)                                         </span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div><div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 4173</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0             (0x1U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 4174</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1             (0x2U &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 4176</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)                                         </span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1U &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 4180</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)                                         </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 4181</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1U &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 4183</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)                                         </span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 4184</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1U &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 4187</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)                                         </span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 4190</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0             (0x1U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 4191</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1             (0x2U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 4192</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2             (0x4U &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 4194</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)                                         </span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1U &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 4197</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)                                         </span></div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 4198</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1U &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 4200</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)                                         </span></div><div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 4201</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div><div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 4203</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)                                        </span></div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 4204</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1U &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 4206</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)                                        </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 4207</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 4209</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)                                        </span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 4210</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1U &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 4212</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)                                        </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 4213</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1U &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 4215</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)                                        </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 4216</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1U &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 4219</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)                                         </span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 4223</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 4224</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 4225</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4U &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 4227</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Pos         (3U)                                         </span></div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS_Msk         (0x1U &lt;&lt; TIM_SMCR_OCCS_Pos)                  </span></div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define TIM_SMCR_OCCS             TIM_SMCR_OCCS_Msk                            </span></div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9"> 4231</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)                                         </span></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 4234</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0             (0x1U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 4235</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1             (0x2U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 4236</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2             (0x4U &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 4238</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)                                         </span></div><div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1U &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 4242</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)                                         </span></div><div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFU &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 4245</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 4246</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 4247</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 4248</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8U &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 4250</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)                                        </span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 4253</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 4254</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2U &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 4256</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)                                        </span></div><div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1U &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div><div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 4259</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)                                        </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 4260</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1U &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div><div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 4263</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)                                         </span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1U &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div><div class="line"><a name="l04267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 4267</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)                                         </span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 4268</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 4270</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)                                         </span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 4271</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 4273</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)                                         </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 4274</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 4276</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)                                         </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 4277</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 4279</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)                                         </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 4280</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1U &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 4282</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)                                         </span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 4283</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1U &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 4285</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)                                         </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 4286</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1U &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 4288</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)                                         </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 4289</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1U &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 4291</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)                                         </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 4292</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 4294</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)                                        </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 4295</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 4297</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)                                        </span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 4298</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 4300</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)                                        </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 4301</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1U &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 4303</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)                                        </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 4304</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1U &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 4306</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)                                        </span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 4307</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1U &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 4310</a></span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)                                         </span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1U &lt;&lt; TIM_SR_UIF_Pos)                     </span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 4314</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)                                         </span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 4315</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1U &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 4317</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)                                         </span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 4318</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1U &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 4320</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)                                         </span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 4321</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1U &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 4323</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)                                         </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 4324</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1U &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 4326</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)                                         </span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 4327</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1U &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 4329</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)                                         </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 4330</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1U &lt;&lt; TIM_SR_TIF_Pos)                     </span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 4332</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)                                         </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 4333</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1U &lt;&lt; TIM_SR_BIF_Pos)                     </span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 4335</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)                                         </span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 4336</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1U &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 4338</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)                                        </span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 4339</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1U &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div><div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 4341</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)                                        </span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 4342</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1U &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 4344</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)                                        </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 4345</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1U &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 4348</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)                                         </span></div><div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1U &lt;&lt; TIM_EGR_UG_Pos)                     </span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 4352</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)                                         </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 4353</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1U &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 4355</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)                                         </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 4356</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1U &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 4358</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)                                         </span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 4359</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1U &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div><div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 4361</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)                                         </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 4362</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1U &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 4364</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)                                         </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 4365</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1U &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 4367</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)                                         </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 4368</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1U &lt;&lt; TIM_EGR_TG_Pos)                     </span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 4370</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)                                         </span></div><div class="line"><a name="l04371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 4371</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1U &lt;&lt; TIM_EGR_BG_Pos)                     </span></div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 4374</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)                                         </span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 4378</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 4379</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2U &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 4381</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)                                         </span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 4384</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)                                         </span></div><div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 4385</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div><div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 4388</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)                                         </span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 4391</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 4392</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 4393</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4U &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 4395</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)                                         </span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 4399</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)                                         </span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 4402</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 4403</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2U &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 4405</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)                                        </span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 4408</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)                                        </span></div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 4409</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 4412</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)                                        </span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 4415</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 4416</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 4417</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4U &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 4419</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)                                        </span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1U &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 4423</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;</div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 4428</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l04429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 4429</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 4431</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)                                         </span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 4434</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l04435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 4435</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 4436</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 4437</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8U &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 4439</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 4442</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 4443</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2U &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 4445</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)                                        </span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFU &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 4448</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 4449</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 4450</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 4451</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8U &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 4453</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)                                         </span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 4457</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 4458</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2U &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 4460</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)                                         </span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 4463</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)                                         </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 4464</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 4467</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)                                         </span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 4470</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 4471</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 4472</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4U &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 4474</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)                                         </span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 4478</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)                                         </span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 4481</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 4482</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2U &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 4484</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)                                        </span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div><div class="line"><a name="l04487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 4487</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)                                        </span></div><div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 4488</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div><div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 4491</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)                                        </span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div><div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 4494</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 4495</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 4496</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4U &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 4498</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)                                        </span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1U &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div><div class="line"><a name="l04502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 4502</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)                                         </span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 4507</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 4508</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div><div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 4510</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)                                         </span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div><div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 4513</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 4514</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 4515</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 4516</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8U &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div><div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 4518</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)                                        </span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div><div class="line"><a name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 4521</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 4522</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2U &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div><div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 4524</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)                                        </span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFU &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div><div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 4527</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 4528</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 4529</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 4530</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8U &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 4532</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)                                         </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1U &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div><div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 4536</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)                                         </span></div><div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 4537</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1U &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div><div class="line"><a name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 4539</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)                                         </span></div><div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 4540</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div><div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 4542</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)                                         </span></div><div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 4543</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 4545</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)                                         </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 4546</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1U &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div><div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 4548</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)                                         </span></div><div class="line"><a name="l04549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 4549</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1U &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div><div class="line"><a name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 4551</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)                                         </span></div><div class="line"><a name="l04552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 4552</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 4554</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)                                         </span></div><div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 4555</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div><div class="line"><a name="l04557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 4557</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)                                         </span></div><div class="line"><a name="l04558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 4558</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1U &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div><div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 4560</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)                                         </span></div><div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 4561</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1U &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 4563</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)                                        </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 4564</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 4566</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)                                        </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 4567</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 4569</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)                                        </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 4570</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1U &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 4572</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)                                        </span></div><div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 4573</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1U &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 4575</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)                                        </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 4576</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1U &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 4579</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)                                         </span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFU &lt;&lt; TIM_CNT_CNT_Pos)             </span></div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 4584</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)                                         </span></div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFU &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div><div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 4589</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)                                         </span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFU &lt;&lt; TIM_ARR_ARR_Pos)             </span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div><div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 4594</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)                                         </span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFU &lt;&lt; TIM_RCR_REP_Pos)                   </span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div><div class="line"><a name="l04599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 4599</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)                                         </span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFU &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 4604</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)                                         </span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFU &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 4609</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)                                         </span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFU &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 4614</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)                                         </span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFU &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 4619</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)                                         </span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFU &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 4623</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 4624</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 4625</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 4626</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 4627</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 4628</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 4629</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 4630</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80U &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 4632</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)                                         </span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 4635</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 4636</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2U &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 4638</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)                                        </span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1U &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 4641</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)                                        </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 4642</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1U &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div><div class="line"><a name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 4644</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)                                        </span></div><div class="line"><a name="l04645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 4645</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1U &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 4647</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)                                        </span></div><div class="line"><a name="l04648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 4648</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1U &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 4650</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)                                        </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 4651</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1U &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 4653</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)                                        </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 4654</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1U &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 4657</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)                                         </span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FU &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 4661</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0             (0x01U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 4662</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1             (0x02U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 4663</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2             (0x04U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 4664</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3             (0x08U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 4665</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4             (0x10U &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div><div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 4667</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)                                         </span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FU &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 4670</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0             (0x01U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 4671</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1             (0x02U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 4672</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2             (0x04U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 4673</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3             (0x08U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 4674</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4             (0x10U &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 4676</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)                                         </span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFU &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 4681</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM14_OR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_Pos      (0U)                                         </span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_Msk      (0x3U &lt;&lt; TIM14_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP          TIM14_OR_TI1_RMP_Msk                         </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c53b500c35df84004fda1864c26b0ed"> 4685</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_0        (0x1U &lt;&lt; TIM14_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c00ee5f19b05fe995bf742ee5f8cad"> 4686</a></span>&#160;<span class="preprocessor">#define TIM14_OR_TI1_RMP_1        (0x2U &lt;&lt; TIM14_OR_TI1_RMP_Pos)               </span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4892ff651a1434afb1981b9d032d8672"> 4688</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="comment">/*      Universal Synchronous Asynchronous Receiver Transmitter (USART)       */</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos              (0U)                                     </span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk              (0x1U &lt;&lt; USART_CR1_UE_Pos)               </span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div><div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 4697</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos              (2U)                                     </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 4698</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk              (0x1U &lt;&lt; USART_CR1_RE_Pos)               </span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 4700</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos              (3U)                                     </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 4701</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk              (0x1U &lt;&lt; USART_CR1_TE_Pos)               </span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div><div class="line"><a name="l04703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 4703</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)                                     </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 4704</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1U &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 4706</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)                                     </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 4707</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1U &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 4709</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)                                     </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 4710</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1U &lt;&lt; USART_CR1_TCIE_Pos)             </span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 4712</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)                                     </span></div><div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 4713</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1U &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 4715</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)                                     </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 4716</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1U &lt;&lt; USART_CR1_PEIE_Pos)             </span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 4718</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos              (9U)                                     </span></div><div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 4719</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk              (0x1U &lt;&lt; USART_CR1_PS_Pos)               </span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 4721</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)                                    </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 4722</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1U &lt;&lt; USART_CR1_PCE_Pos)              </span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 4724</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)                                    </span></div><div class="line"><a name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 4725</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1U &lt;&lt; USART_CR1_WAKE_Pos)             </span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 4727</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos               (12U)                                    </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 4728</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk               (0x1U &lt;&lt; USART_CR1_M_Pos)                </span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 4730</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Pos             (13U)                                    </span></div><div class="line"><a name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 4731</a></span>&#160;<span class="preprocessor">#define USART_CR1_MME_Msk             (0x1U &lt;&lt; USART_CR1_MME_Pos)              </span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define USART_CR1_MME                 USART_CR1_MME_Msk                        </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510"> 4733</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Pos            (14U)                                    </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d"> 4734</a></span>&#160;<span class="preprocessor">#define USART_CR1_CMIE_Msk            (0x1U &lt;&lt; USART_CR1_CMIE_Pos)             </span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define USART_CR1_CMIE                USART_CR1_CMIE_Msk                       </span></div><div class="line"><a name="l04736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93"> 4736</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)                                    </span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa"> 4737</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1U &lt;&lt; USART_CR1_OVER8_Pos)            </span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 4739</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Pos            (16U)                                    </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 4740</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_Msk            (0x1FU &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define USART_CR1_DEDT                USART_CR1_DEDT_Msk                       </span></div><div class="line"><a name="l04742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e"> 4742</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_0              (0x01U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38"> 4743</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_1              (0x02U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142"> 4744</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_2              (0x04U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396"> 4745</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_3              (0x08U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1"> 4746</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEDT_4              (0x10U &lt;&lt; USART_CR1_DEDT_Pos)            </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b"> 4747</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Pos            (21U)                                    </span></div><div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306"> 4748</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_Msk            (0x1FU &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define USART_CR1_DEAT                USART_CR1_DEAT_Msk                       </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7"> 4750</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_0              (0x01U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28"> 4751</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_1              (0x02U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3"> 4752</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_2              (0x04U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097"> 4753</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_3              (0x08U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333"> 4754</a></span>&#160;<span class="preprocessor">#define USART_CR1_DEAT_4              (0x10U &lt;&lt; USART_CR1_DEAT_Pos)            </span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a"> 4755</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Pos           (26U)                                    </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e"> 4756</a></span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE_Msk           (0x1U &lt;&lt; USART_CR1_RTOIE_Pos)            </span></div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="preprocessor">#define USART_CR1_RTOIE               USART_CR1_RTOIE_Msk                      </span></div><div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58"> 4758</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Pos           (27U)                                    </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d"> 4759</a></span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE_Msk           (0x1U &lt;&lt; USART_CR1_EOBIE_Pos)            </span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;<span class="preprocessor">#define USART_CR1_EOBIE               USART_CR1_EOBIE_Msk                      </span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3"> 4762</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Pos           (4U)                                     </span></div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7_Msk           (0x1U &lt;&lt; USART_CR2_ADDM7_Pos)            </span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;<span class="preprocessor">#define USART_CR2_ADDM7               USART_CR2_ADDM7_Msk                      </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a"> 4766</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)                                     </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823"> 4767</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1U &lt;&lt; USART_CR2_LBCL_Pos)             </span></div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 4769</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)                                     </span></div><div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 4770</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1U &lt;&lt; USART_CR2_CPHA_Pos)             </span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 4772</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)                                    </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 4773</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1U &lt;&lt; USART_CR2_CPOL_Pos)             </span></div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 4775</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)                                    </span></div><div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 4776</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1U &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div><div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 4778</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)                                    </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 4779</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div><div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 4781</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0              (0x1U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 4782</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1              (0x2U &lt;&lt; USART_CR2_STOP_Pos)             </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 4783</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Pos            (15U)                                    </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 4784</a></span>&#160;<span class="preprocessor">#define USART_CR2_SWAP_Msk            (0x1U &lt;&lt; USART_CR2_SWAP_Pos)             </span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define USART_CR2_SWAP                USART_CR2_SWAP_Msk                       </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb"> 4786</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Pos           (16U)                                    </span></div><div class="line"><a name="l04787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad"> 4787</a></span>&#160;<span class="preprocessor">#define USART_CR2_RXINV_Msk           (0x1U &lt;&lt; USART_CR2_RXINV_Pos)            </span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="preprocessor">#define USART_CR2_RXINV               USART_CR2_RXINV_Msk                      </span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8"> 4789</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Pos           (17U)                                    </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5"> 4790</a></span>&#160;<span class="preprocessor">#define USART_CR2_TXINV_Msk           (0x1U &lt;&lt; USART_CR2_TXINV_Pos)            </span></div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;<span class="preprocessor">#define USART_CR2_TXINV               USART_CR2_TXINV_Msk                      </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d"> 4792</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Pos         (18U)                                    </span></div><div class="line"><a name="l04793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211"> 4793</a></span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV_Msk         (0x1U &lt;&lt; USART_CR2_DATAINV_Pos)          </span></div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define USART_CR2_DATAINV             USART_CR2_DATAINV_Msk                    </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded"> 4795</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Pos        (19U)                                    </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe"> 4796</a></span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST_Msk        (0x1U &lt;&lt; USART_CR2_MSBFIRST_Pos)         </span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;<span class="preprocessor">#define USART_CR2_MSBFIRST            USART_CR2_MSBFIRST_Msk                   </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f"> 4798</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Pos           (20U)                                    </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812"> 4799</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABREN_Msk           (0x1U &lt;&lt; USART_CR2_ABREN_Pos)            </span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="preprocessor">#define USART_CR2_ABREN               USART_CR2_ABREN_Msk                      </span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47"> 4801</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Pos         (21U)                                    </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a"> 4802</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_Msk         (0x3U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE             USART_CR2_ABRMODE_Msk                    </span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee"> 4804</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_0           (0x1U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be"> 4805</a></span>&#160;<span class="preprocessor">#define USART_CR2_ABRMODE_1           (0x2U &lt;&lt; USART_CR2_ABRMODE_Pos)          </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689"> 4806</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Pos           (23U)                                    </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff"> 4807</a></span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN_Msk           (0x1U &lt;&lt; USART_CR2_RTOEN_Pos)            </span></div><div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;<span class="preprocessor">#define USART_CR2_RTOEN               USART_CR2_RTOEN_Msk                      </span></div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3"> 4809</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos             (24U)                                    </span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca"> 4810</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFFU &lt;&lt; USART_CR2_ADD_Pos)             </span></div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;<span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 4813</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)                                     </span></div><div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1U &lt;&lt; USART_CR3_EIE_Pos)              </span></div><div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;<span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 4817</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)                                     </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 4818</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1U &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 4820</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)                                     </span></div><div class="line"><a name="l04821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 4821</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1U &lt;&lt; USART_CR3_DMAR_Pos)             </span></div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 4823</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)                                     </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 4824</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1U &lt;&lt; USART_CR3_DMAT_Pos)             </span></div><div class="line"><a name="l04825"></a><span class="lineno"> 4825</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 4826</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)                                     </span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 4827</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1U &lt;&lt; USART_CR3_RTSE_Pos)             </span></div><div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 4829</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)                                     </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 4830</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1U &lt;&lt; USART_CR3_CTSE_Pos)             </span></div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 4832</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)                                    </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 4833</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1U &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 4835</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)                                    </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 4836</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1U &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div><div class="line"><a name="l04838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 4838</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Pos          (12U)                                    </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 4839</a></span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS_Msk          (0x1U &lt;&lt; USART_CR3_OVRDIS_Pos)           </span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="preprocessor">#define USART_CR3_OVRDIS              USART_CR3_OVRDIS_Msk                     </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1"> 4841</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Pos            (13U)                                    </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a"> 4842</a></span>&#160;<span class="preprocessor">#define USART_CR3_DDRE_Msk            (0x1U &lt;&lt; USART_CR3_DDRE_Pos)             </span></div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;<span class="preprocessor">#define USART_CR3_DDRE                USART_CR3_DDRE_Msk                       </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7"> 4844</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Pos             (14U)                                    </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753"> 4845</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEM_Msk             (0x1U &lt;&lt; USART_CR3_DEM_Pos)              </span></div><div class="line"><a name="l04846"></a><span class="lineno"> 4846</span>&#160;<span class="preprocessor">#define USART_CR3_DEM                 USART_CR3_DEM_Msk                        </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f"> 4847</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Pos             (15U)                                    </span></div><div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441"> 4848</a></span>&#160;<span class="preprocessor">#define USART_CR3_DEP_Msk             (0x1U &lt;&lt; USART_CR3_DEP_Pos)              </span></div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="preprocessor">#define USART_CR3_DEP                 USART_CR3_DEP_Msk                        </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64"> 4851</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Pos    (0U)                                     </span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION_Msk    (0xFU &lt;&lt; USART_BRR_DIV_FRACTION_Pos)     </span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION        USART_BRR_DIV_FRACTION_Msk               </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406"> 4855</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Pos    (4U)                                     </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e"> 4856</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA_Msk    (0xFFFU &lt;&lt; USART_BRR_DIV_MANTISSA_Pos)   </span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA        USART_BRR_DIV_MANTISSA_Msk               </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2"> 4859</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)                                     </span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFU &lt;&lt; USART_GTPR_PSC_Pos)            </span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 4863</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)                                     </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 4864</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFU &lt;&lt; USART_GTPR_GT_Pos)             </span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RTOR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Pos            (0U)                                     </span></div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO_Msk            (0xFFFFFFU &lt;&lt; USART_RTOR_RTO_Pos)        </span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor">#define USART_RTOR_RTO                USART_RTOR_RTO_Msk                       </span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac"> 4872</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Pos           (24U)                                    </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e"> 4873</a></span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN_Msk           (0xFFU &lt;&lt; USART_RTOR_BLEN_Pos)           </span></div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;<span class="preprocessor">#define USART_RTOR_BLEN               USART_RTOR_BLEN_Msk                      </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d"> 4876</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RQR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Pos           (0U)                                     </span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ_Msk           (0x1U &lt;&lt; USART_RQR_ABRRQ_Pos)            </span></div><div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define USART_RQR_ABRRQ               USART_RQR_ABRRQ_Msk                      </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088"> 4880</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Pos           (1U)                                     </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b"> 4881</a></span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ_Msk           (0x1U &lt;&lt; USART_RQR_SBKRQ_Pos)            </span></div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define USART_RQR_SBKRQ               USART_RQR_SBKRQ_Msk                      </span></div><div class="line"><a name="l04883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f"> 4883</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Pos            (2U)                                     </span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1"> 4884</a></span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ_Msk            (0x1U &lt;&lt; USART_RQR_MMRQ_Pos)             </span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define USART_RQR_MMRQ                USART_RQR_MMRQ_Msk                       </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d"> 4886</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Pos           (3U)                                     </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a"> 4887</a></span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ_Msk           (0x1U &lt;&lt; USART_RQR_RXFRQ_Pos)            </span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define USART_RQR_RXFRQ               USART_RQR_RXFRQ_Msk                      </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a"> 4890</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ISR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Pos              (0U)                                     </span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define USART_ISR_PE_Msk              (0x1U &lt;&lt; USART_ISR_PE_Pos)               </span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define USART_ISR_PE                  USART_ISR_PE_Msk                         </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973"> 4894</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Pos              (1U)                                     </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6"> 4895</a></span>&#160;<span class="preprocessor">#define USART_ISR_FE_Msk              (0x1U &lt;&lt; USART_ISR_FE_Pos)               </span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define USART_ISR_FE                  USART_ISR_FE_Msk                         </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4"> 4897</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Pos              (2U)                                     </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b"> 4898</a></span>&#160;<span class="preprocessor">#define USART_ISR_NE_Msk              (0x1U &lt;&lt; USART_ISR_NE_Pos)               </span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define USART_ISR_NE                  USART_ISR_NE_Msk                         </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3"> 4900</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Pos             (3U)                                     </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8"> 4901</a></span>&#160;<span class="preprocessor">#define USART_ISR_ORE_Msk             (0x1U &lt;&lt; USART_ISR_ORE_Pos)              </span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define USART_ISR_ORE                 USART_ISR_ORE_Msk                        </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542"> 4903</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Pos            (4U)                                     </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542"> 4904</a></span>&#160;<span class="preprocessor">#define USART_ISR_IDLE_Msk            (0x1U &lt;&lt; USART_ISR_IDLE_Pos)             </span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define USART_ISR_IDLE                USART_ISR_IDLE_Msk                       </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1"> 4906</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Pos            (5U)                                     </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627"> 4907</a></span>&#160;<span class="preprocessor">#define USART_ISR_RXNE_Msk            (0x1U &lt;&lt; USART_ISR_RXNE_Pos)             </span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define USART_ISR_RXNE                USART_ISR_RXNE_Msk                       </span></div><div class="line"><a name="l04909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982"> 4909</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Pos              (6U)                                     </span></div><div class="line"><a name="l04910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03"> 4910</a></span>&#160;<span class="preprocessor">#define USART_ISR_TC_Msk              (0x1U &lt;&lt; USART_ISR_TC_Pos)               </span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define USART_ISR_TC                  USART_ISR_TC_Msk                         </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db"> 4912</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Pos             (7U)                                     </span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb"> 4913</a></span>&#160;<span class="preprocessor">#define USART_ISR_TXE_Msk             (0x1U &lt;&lt; USART_ISR_TXE_Pos)              </span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define USART_ISR_TXE                 USART_ISR_TXE_Msk                        </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba"> 4915</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Pos           (9U)                                     </span></div><div class="line"><a name="l04916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab"> 4916</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF_Msk           (0x1U &lt;&lt; USART_ISR_CTSIF_Pos)            </span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define USART_ISR_CTSIF               USART_ISR_CTSIF_Msk                      </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1"> 4918</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Pos             (10U)                                    </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1"> 4919</a></span>&#160;<span class="preprocessor">#define USART_ISR_CTS_Msk             (0x1U &lt;&lt; USART_ISR_CTS_Pos)              </span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define USART_ISR_CTS                 USART_ISR_CTS_Msk                        </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492"> 4921</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Pos            (11U)                                    </span></div><div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c"> 4922</a></span>&#160;<span class="preprocessor">#define USART_ISR_RTOF_Msk            (0x1U &lt;&lt; USART_ISR_RTOF_Pos)             </span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define USART_ISR_RTOF                USART_ISR_RTOF_Msk                       </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981"> 4924</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Pos            (14U)                                    </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8"> 4925</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRE_Msk            (0x1U &lt;&lt; USART_ISR_ABRE_Pos)             </span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define USART_ISR_ABRE                USART_ISR_ABRE_Msk                       </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac"> 4927</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Pos            (15U)                                    </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10"> 4928</a></span>&#160;<span class="preprocessor">#define USART_ISR_ABRF_Msk            (0x1U &lt;&lt; USART_ISR_ABRF_Pos)             </span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define USART_ISR_ABRF                USART_ISR_ABRF_Msk                       </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70"> 4930</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Pos            (16U)                                    </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2"> 4931</a></span>&#160;<span class="preprocessor">#define USART_ISR_BUSY_Msk            (0x1U &lt;&lt; USART_ISR_BUSY_Pos)             </span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define USART_ISR_BUSY                USART_ISR_BUSY_Msk                       </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09"> 4933</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Pos             (17U)                                    </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc"> 4934</a></span>&#160;<span class="preprocessor">#define USART_ISR_CMF_Msk             (0x1U &lt;&lt; USART_ISR_CMF_Pos)              </span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define USART_ISR_CMF                 USART_ISR_CMF_Msk                        </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405"> 4936</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Pos            (18U)                                    </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9"> 4937</a></span>&#160;<span class="preprocessor">#define USART_ISR_SBKF_Msk            (0x1U &lt;&lt; USART_ISR_SBKF_Pos)             </span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define USART_ISR_SBKF                USART_ISR_SBKF_Msk                       </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c"> 4939</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Pos             (19U)                                    </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1"> 4940</a></span>&#160;<span class="preprocessor">#define USART_ISR_RWU_Msk             (0x1U &lt;&lt; USART_ISR_RWU_Pos)              </span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define USART_ISR_RWU                 USART_ISR_RWU_Msk                        </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2"> 4942</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Pos           (21U)                                    </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3"> 4943</a></span>&#160;<span class="preprocessor">#define USART_ISR_TEACK_Msk           (0x1U &lt;&lt; USART_ISR_TEACK_Pos)            </span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define USART_ISR_TEACK               USART_ISR_TEACK_Msk                      </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59"> 4945</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Pos           (22U)                                    </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81"> 4946</a></span>&#160;<span class="preprocessor">#define USART_ISR_REACK_Msk           (0x1U &lt;&lt; USART_ISR_REACK_Pos)            </span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define USART_ISR_REACK               USART_ISR_REACK_Msk                      </span></div><div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5"> 4949</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_ICR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Pos            (0U)                                     </span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define USART_ICR_PECF_Msk            (0x1U &lt;&lt; USART_ICR_PECF_Pos)             </span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define USART_ICR_PECF                USART_ICR_PECF_Msk                       </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d"> 4953</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Pos            (1U)                                     </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411"> 4954</a></span>&#160;<span class="preprocessor">#define USART_ICR_FECF_Msk            (0x1U &lt;&lt; USART_ICR_FECF_Pos)             </span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define USART_ICR_FECF                USART_ICR_FECF_Msk                       </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c"> 4956</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Pos             (2U)                                     </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f"> 4957</a></span>&#160;<span class="preprocessor">#define USART_ICR_NCF_Msk             (0x1U &lt;&lt; USART_ICR_NCF_Pos)              </span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define USART_ICR_NCF                 USART_ICR_NCF_Msk                        </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f"> 4959</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Pos           (3U)                                     </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312"> 4960</a></span>&#160;<span class="preprocessor">#define USART_ICR_ORECF_Msk           (0x1U &lt;&lt; USART_ICR_ORECF_Pos)            </span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define USART_ICR_ORECF               USART_ICR_ORECF_Msk                      </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500"> 4962</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Pos          (4U)                                     </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422"> 4963</a></span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF_Msk          (0x1U &lt;&lt; USART_ICR_IDLECF_Pos)           </span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define USART_ICR_IDLECF              USART_ICR_IDLECF_Msk                     </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8"> 4965</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Pos            (6U)                                     </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760"> 4966</a></span>&#160;<span class="preprocessor">#define USART_ICR_TCCF_Msk            (0x1U &lt;&lt; USART_ICR_TCCF_Pos)             </span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define USART_ICR_TCCF                USART_ICR_TCCF_Msk                       </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410"> 4968</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Pos           (9U)                                     </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250"> 4969</a></span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF_Msk           (0x1U &lt;&lt; USART_ICR_CTSCF_Pos)            </span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define USART_ICR_CTSCF               USART_ICR_CTSCF_Msk                      </span></div><div class="line"><a name="l04971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7"> 4971</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Pos           (11U)                                    </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f"> 4972</a></span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF_Msk           (0x1U &lt;&lt; USART_ICR_RTOCF_Pos)            </span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define USART_ICR_RTOCF               USART_ICR_RTOCF_Msk                      </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820"> 4974</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Pos            (17U)                                    </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3"> 4975</a></span>&#160;<span class="preprocessor">#define USART_ICR_CMCF_Msk            (0x1U &lt;&lt; USART_ICR_CMCF_Pos)             </span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define USART_ICR_CMCF                USART_ICR_CMCF_Msk                       </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be"> 4978</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_RDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define USART_RDR_RDR                 ((uint16_t)0x01FFU)                      </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184"> 4981</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_TDR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define USART_TDR_TDR                 ((uint16_t)0x01FFU)                      </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081"> 4984</a></span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos           (0U)                                           </span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FU &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div><div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 4994</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0             (0x01U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 4995</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1             (0x02U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 4996</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2             (0x04U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 4997</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3             (0x08U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 4998</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4             (0x10U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 4999</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5             (0x20U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 5000</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6             (0x40U &lt;&lt; WWDG_CR_T_Pos)                       </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 5002</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)                                           </span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1U &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 5015</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)                                           </span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FU &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 5019</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0            (0x01U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 5020</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1            (0x02U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 5021</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2            (0x04U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 5022</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3            (0x08U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 5023</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4            (0x10U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 5024</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5            (0x20U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 5025</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6            (0x40U &lt;&lt; WWDG_CFR_W_Pos)                      </span></div><div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 5027</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;</div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)                                           </span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 5039</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 5040</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2U &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 5042</a></span>&#160;<span class="preprocessor"></span><span class="comment">/* Legacy defines */</span><span class="preprocessor"></span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;</div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)                                           </span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1U &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 5050</a></span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)                                           </span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1U &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="preprocessor"></span><span class="comment">/****************************** ADC Instances *********************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC)</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;</div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;                                      </div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="comment">/******************************* DMA Instances ********************************/</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5))</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">/****************************** GPIO Instances ********************************/</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB) || \</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOC) || \</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOD) || \</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOF))</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;                                         </div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE)   (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB))</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;</div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="comment">/****************************** GPIO Lock Instances ***************************/</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == GPIOB))</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="comment">/****************************** I2C Instances *********************************/</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;</div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;</div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;<span class="comment">/****************************** SMBUS Instances *********************************/</span></div><div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE(INSTANCE) ((INSTANCE) == I2C1)</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="comment">/****************************** SPI Instances *********************************/</span></div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPI1)</span></div><div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;</div><div class="line"><a name="l05114"></a><span class="lineno"> 5114</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14)   || \</span></div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14)   || \</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;</div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;</div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;</div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;</div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;</div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05155"></a><span class="lineno"> 5155</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05156"></a><span class="lineno"> 5156</span>&#160;</div><div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05160"></a><span class="lineno"> 5160</span>&#160;</div><div class="line"><a name="l05161"></a><span class="lineno"> 5161</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05162"></a><span class="lineno"> 5162</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;  </div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1))</span></div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;</div><div class="line"><a name="l05171"></a><span class="lineno"> 5171</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05172"></a><span class="lineno"> 5172</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05173"></a><span class="lineno"> 5173</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05174"></a><span class="lineno"> 5174</span>&#160;</div><div class="line"><a name="l05175"></a><span class="lineno"> 5175</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05177"></a><span class="lineno"> 5177</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05178"></a><span class="lineno"> 5178</span>&#160;</div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;</div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) (0)</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;</div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05187"></a><span class="lineno"> 5187</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05189"></a><span class="lineno"> 5189</span>&#160;<span class="preprocessor">     ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05190"></a><span class="lineno"> 5190</span>&#160;</div><div class="line"><a name="l05191"></a><span class="lineno"> 5191</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="preprocessor">      (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">       ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;</div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                   \</span></div><div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l05199"></a><span class="lineno"> 5199</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div><div class="line"><a name="l05207"></a><span class="lineno"> 5207</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div><div class="line"><a name="l05208"></a><span class="lineno"> 5208</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l05209"></a><span class="lineno"> 5209</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM14) &amp;&amp;                  \</span></div><div class="line"><a name="l05210"></a><span class="lineno"> 5210</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l05211"></a><span class="lineno"> 5211</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                  \</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1)))           \</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">    ||                                         \</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                  \</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;</div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3)))            \</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM16) &amp;&amp;                   \</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1))              \</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">    ||                                          \</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM17) &amp;&amp;                   \</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">     ((CHANNEL) == TIM_CHANNEL_1)))</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;</div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3))</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;</div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;</div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM14)   || \</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;</div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;    </div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05257"></a><span class="lineno"> 5257</span>&#160;    </div><div class="line"><a name="l05258"></a><span class="lineno"> 5258</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05259"></a><span class="lineno"> 5259</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM1)    || \</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM16)   || \</span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM17))</span></div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;</div><div class="line"><a name="l05263"></a><span class="lineno"> 5263</span>&#160;<span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE)\</span></div><div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<span class="preprocessor">  ((INSTANCE) == TIM14)</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;</div><div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;                                     </div><div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160;<span class="comment">/******************** USART Instances : auto Baud rate detection **************/</span>                                     </div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;<span class="preprocessor">#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l05271"></a><span class="lineno"> 5271</span>&#160;                                                                                              </div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;</div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)   ((INSTANCE) == USART1)</span></div><div class="line"><a name="l05277"></a><span class="lineno"> 5277</span>&#160;</div><div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div><div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;</div><div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;<span class="comment">/****************** UART Instances : Driver enable detection ********************/</span></div><div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;<span class="preprocessor">#define IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE) ((INSTANCE) == USART1)</span></div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;</div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/****************************** WWDG Instances ********************************/</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;</div><div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F0xx device product       */</span></div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div><div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div><div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span></div><div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment">/*  product lines within the same STM32F0 Family                              */</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor">#define ADC1_COMP_IRQn             ADC1_IRQn</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define DMA1_Ch1_IRQn              DMA1_Channel1_IRQn</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor">#define DMA1_Ch2_3_DMA2_Ch1_2_IRQn DMA1_Channel2_3_IRQn</span></div><div class="line"><a name="l05304"></a><span class="lineno"> 5304</span>&#160;<span class="preprocessor">#define DMA1_Channel4_5_6_7_IRQn   DMA1_Channel4_5_IRQn</span></div><div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define DMA1_Ch4_7_DMA2_Ch3_5_IRQn DMA1_Channel4_5_IRQn</span></div><div class="line"><a name="l05306"></a><span class="lineno"> 5306</span>&#160;<span class="preprocessor">#define RCC_CRS_IRQn               RCC_IRQn</span></div><div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;</div><div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;</div><div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div><div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;<span class="preprocessor">#define ADC1_COMP_IRQHandler             ADC1_IRQHandler</span></div><div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#define DMA1_Ch1_IRQHandler              DMA1_Channel1_IRQHandler</span></div><div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler DMA1_Channel2_3_IRQHandler</span></div><div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#define DMA1_Channel4_5_6_7_IRQHandler   DMA1_Channel4_5_IRQHandler</span></div><div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160;<span class="preprocessor">#define DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler DMA1_Channel4_5_IRQHandler</span></div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;<span class="preprocessor">#define RCC_CRS_IRQHandler               RCC_IRQHandler</span></div><div class="line"><a name="l05316"></a><span class="lineno"> 5316</span>&#160;</div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;</div><div class="line"><a name="l05318"></a><span class="lineno"> 5318</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;}</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;</div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F030x6_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;</div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_u_s_a_r_t___type_def_html_a5dd0cb6c861eaf26470f56f451c1edbf"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5dd0cb6c861eaf26470f56f451c1edbf">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint32_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:417</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aa0c41c8883cb0812d6aaf956c393584b"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0c41c8883cb0812d6aaf956c393584b">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:376</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_af29f59e3e9149946df6717c205eaac7c"><div class="ttname"><a href="struct_c_r_c___type_def.html#af29f59e3e9149946df6717c205eaac7c">CRC_TypeDef::INIT</a></div><div class="ttdeci">__IO uint32_t INIT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:168</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_a_d_c___common___type_def.html#a5e1322e27c40bf91d172f9673f205c97">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:153</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_s_p_i___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:372</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:254</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">SysTem Configuration. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:266</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:367</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_ab51edd49cb9294ebe2db18fb5cf399dd"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:193</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:331</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_abeed38529bd7b8de082e490e5d4f1727"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abeed38529bd7b8de082e490e5d4f1727">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:253</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:348</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2372c05a6c5508e0a9adada793f68b4f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">RTC_TypeDef::SHIFTR</a></div><div class="ttdeci">__IO uint32_t SHIFTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:354</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">USART_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:421</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:286</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">I2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:287</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:301</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ad6e9b50601cf364203668775f3f9032b"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ad6e9b50601cf364203668775f3f9032b">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint16_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:424</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:97</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a9bc0e514c0860e3c153a6cfa72bdf1c3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:229</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa1b1b7107fcf35abe39d20f5dfc230ee"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa1b1b7107fcf35abe39d20f5dfc230ee">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:396</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a9543592bda60cb5261075594bdeedac9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:251</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:435</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:115</div></div>
<div class="ttc" id="struct_o_b___type_def_html_ac91ac63aaf885d7290d9903fc5bd9515"><div class="ttname"><a href="struct_o_b___type_def.html#ac91ac63aaf885d7290d9903fc5bd9515">OB_TypeDef::DATA0</a></div><div class="ttdeci">__IO uint16_t DATA0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:239</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ad969d65fa03d3b7940bbc4250b773893"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad969d65fa03d3b7940bbc4250b773893">ADC_TypeDef::SMPR</a></div><div class="ttdeci">__IO uint32_t SMPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:141</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:206</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac482c79ad1cc214f715cb3fcbf0ba09c">DMA1_Channel4_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:105</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab9087f2f31dd5edf59de6a59ae4e67ae"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab9087f2f31dd5edf59de6a59ae4e67ae">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:403</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:165</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab0ec7102960640751d44e92ddac994f0">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:369</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:188</div></div>
<div class="ttc" id="core__cm0_8h_html"><div class="ttname"><a href="core__cm0_8h.html">core_cm0.h</a></div><div class="ttdoc">CMSIS Cortex-M0 Core Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">ADC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:143</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:397</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="struct_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">I2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:285</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:92</div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:235</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:395</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a82ac24e8e4e0df100fe48bc65524dbf5">TIM1_BRK_UP_TRG_COM_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:107</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:160</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ac3397c07a89d7e7c051e37b6d628fdbb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ac3397c07a89d7e7c051e37b6d628fdbb">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint16_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:422</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_aa0f7c828c46ae6f6bc9f66f11720bbe6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:211</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:222</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:330</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a092e59d908b2ca112e31047e942340cb">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:416</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_r_c_c___type_def.html#afdfa307571967afb1d97943e982b6586">RCC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:335</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:208</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:400</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:114</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:322</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:271</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78602dc46ee54b2c1f3e6f0ef8f59e5f">EXTI2_3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:101</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac88901e2eb35079b7b58a185e6bf554c"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:329</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:196</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:90</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_acdf2b32fb3d8dad6bee74bf4cbe25020"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:327</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:431</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a5eaefc557573ae7bdc632ef6b6d574b5"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a5eaefc557573ae7bdc632ef6b6d574b5">DBGMCU_TypeDef::APB1FZ</a></div><div class="ttdeci">__IO uint32_t APB1FZ</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:180</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:351</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:179</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_a_d_c___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">ADC_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:139</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac9b4c6c5b29f3461ce3f875eea69f35b"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">RTC_TypeDef::PRER</a></div><div class="ttdeci">__IO uint32_t PRER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:347</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:371</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2870732a4fc2ecd7bbecfbcbbf5528b7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2870732a4fc2ecd7bbecfbcbbf5528b7">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:386</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:162</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:213</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">ADC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:140</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_c_r_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">CRC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:167</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:198</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_aadec05237ee04c5a913c7ca9cd944f38"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">FLASH_TypeDef::OBR</a></div><div class="ttdeci">__IO uint32_t OBR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:228</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_aa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:164</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:99</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_a_d_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">ADC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:142</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_aab90d7451f8af4b6e6fd1de6c72d8f22"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aab90d7451f8af4b6e6fd1de6c72d8f22">USART_TypeDef::RQR</a></div><div class="ttdeci">__IO uint32_t RQR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:419</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_a0e5030971ec1bfd3101f83f546493c83"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a0e5030971ec1bfd3101f83f546493c83">SYSCFG_TypeDef::RESERVED</a></div><div class="ttdeci">uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:269</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac005b1a5bc52634d5a34578cc9d2c3f6"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">RTC_TypeDef::ALRMAR</a></div><div class="ttdeci">__IO uint32_t ALRMAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:350</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a35a4ce7d826d3458485265d1dea2b50d">TIM17_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:112</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:257</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:323</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:325</div></div>
<div class="ttc" id="system__stm32f0xx_8h_html"><div class="ttname"><a href="system__stm32f0xx_8h.html">system_stm32f0xx.h</a></div><div class="ttdoc">CMSIS Cortex-M0 Device System Source File for STM32F0xx devices. </div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:433</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_a_d_c___type_def.html#af2b40c5e36a5e861490988275499e158">ADC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:145</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:89</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:136</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F0xx Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:86</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:248</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:110</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a476bae602205d6a49c7e71e2bda28c0a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a476bae602205d6a49c7e71e2bda28c0a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:401</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a1d6c2bc4c067d6a64ef30d16a5925796"><div class="ttname"><a href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">RTC_TypeDef::TSSSR</a></div><div class="ttdeci">__IO uint32_t TSSSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:357</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a4fc75d06d435365a28ac018fdc0730cf"><div class="ttname"><a href="struct_o_b___type_def.html#a4fc75d06d435365a28ac018fdc0730cf">OB_TypeDef::DATA1</a></div><div class="ttdeci">__IO uint16_t DATA1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:240</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:178</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:393</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_abeb6fb580a8fd128182aa9ba2738ac2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">RTC_TypeDef::TSDR</a></div><div class="ttdeci">__IO uint32_t TSDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:356</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a59050edea936c20ef456024c900e71f9">SVC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:91</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a2a080bea2fd90b70e0e528b9b655cf6a"><div class="ttname"><a href="struct_r_c_c___type_def.html#a2a080bea2fd90b70e0e528b9b655cf6a">RCC_TypeDef::CFGR3</a></div><div class="ttdeci">__IO uint32_t CFGR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:334</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:349</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:290</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec19518b6dd2358a8b78c2aa29e5d462">EXTI4_15_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:102</div></div>
<div class="ttc" id="struct_o_b___type_def_html_ae708f301b866ad2a81ed39efba639aab"><div class="ttname"><a href="struct_o_b___type_def.html#ae708f301b866ad2a81ed39efba639aab">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint16_t RDP</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:237</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:134</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:282</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:224</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a794a46a7a95dca7444f7a797a4f6aa2a"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a794a46a7a95dca7444f7a797a4f6aa2a">IWDG_TypeDef::WINR</a></div><div class="ttdeci">__IO uint32_t WINR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:303</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a2b671a94c63a612f81e0e9de8152d01c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2b671a94c63a612f81e0e9de8152d01c">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:250</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_t_i_m___type_def.html#afdfa307571967afb1d97943e982b6586">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:385</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:388</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adb72f64492a75e780dd2294075c70fed"><div class="ttname"><a href="struct_t_i_m___type_def.html#adb72f64492a75e780dd2294075c70fed">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:390</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:225</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab0ec7102960640751d44e92ddac994f0">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:413</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:328</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa192e935e6b7fc8089fc612477bf3a79">EXTI0_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:100</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a098110becfef10e1fd1b6a4f874da496"><div class="ttname"><a href="struct_t_i_m___type_def.html#a098110becfef10e1fd1b6a4f874da496">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:392</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:411</div></div>
<div class="ttc" id="struct_o_b___type_def_html_ad43c7a196f0eef88b3038383c4f7d903"><div class="ttname"><a href="struct_o_b___type_def.html#ad43c7a196f0eef88b3038383c4f7d903">OB_TypeDef::WRP0</a></div><div class="ttdeci">__IO uint16_t WRP0</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:241</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:190</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:382</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:256</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_a_d_c___type_def.html#a63d179b7a36a715dce7203858d3be132">ADC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:144</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:219</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">I2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:288</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a63d179b7a36a715dce7203858d3be132"><div class="ttname"><a href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">RTC_TypeDef::TR</a></div><div class="ttdeci">__IO uint32_t TR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:343</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:310</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ad21eb922f00d583e80943def27a0f05c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ad21eb922f00d583e80943def27a0f05c">FLASH_TypeDef::RESERVED</a></div><div class="ttdeci">__IO uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:227</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8affb53ebc9ffb3bdec7cb44ab642d32cb">TIM16_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:111</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:109</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:297</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a7da5d372374bc59e9b9af750b01d6a78"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:326</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:434</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab4e4328504fd66285df8264d410deefd"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab4e4328504fd66285df8264d410deefd">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint32_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:375</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a0ffde5fc9674bafc8a44e80cf36953a3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a0ffde5fc9674bafc8a44e80cf36953a3">ADC_TypeDef::CHSELR</a></div><div class="ttdeci">__IO uint32_t CHSELR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:146</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:199</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">USART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:423</div></div>
<div class="ttc" id="struct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:151</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:312</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:166</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a042059c8b4168681d6aecf30211dd7b8"><div class="ttname"><a href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">RTC_TypeDef::TSTR</a></div><div class="ttdeci">__IO uint32_t TSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:355</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:320</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:108</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a0067b334dc6480de6ebe57955248758f"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0067b334dc6480de6ebe57955248758f">RCC_TypeDef::AHBRSTR</a></div><div class="ttdeci">__IO uint32_t AHBRSTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:332</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:302</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8a868e5e76b52ced04c536be3dee08ec"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">RTC_TypeDef::SSR</a></div><div class="ttdeci">__IO uint32_t SSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:353</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="struct_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:284</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:98</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">RTC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:346</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:313</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:93</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a2ac50357d1ebac2949d27bfc4855e6a4"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">FLASH_TypeDef::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:226</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:399</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_af702fd1614d8606cf715e9f961f2e381"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af702fd1614d8606cf715e9f961f2e381">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:418</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_ac900907caebb5bcfa72c64c9d26656ae"><div class="ttname"><a href="struct_c_r_c___type_def.html#ac900907caebb5bcfa72c64c9d26656ae">CRC_TypeDef::RESERVED3</a></div><div class="ttdeci">__IO uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:169</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:106</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:341</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab0ec7102960640751d44e92ddac994f0">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:384</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a67442d4e459bba2c40fa62914d78ec1e"><div class="ttname"><a href="struct_o_b___type_def.html#a67442d4e459bba2c40fa62914d78ec1e">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint16_t USER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:238</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a328d16cc6213783ede54e4059ffd50a3"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:252</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9d4c753f09cbffdbe5c55008f0e8b180"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d4c753f09cbffdbe5c55008f0e8b180">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:394</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_r_c_c___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">RCC_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:333</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a907d8154c80b7e385478943f90b17a3b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:324</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a0d952a17455687d6e9053730d028fa1d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:210</div></div>
<div class="ttc" id="struct_s_y_s_c_f_g___type_def_html_a7a12ab903dcfa91c96beb2e36562eed6"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a7a12ab903dcfa91c96beb2e36562eed6">SYSCFG_TypeDef::CFGR1</a></div><div class="ttdeci">__IO uint32_t CFGR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:268</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a2cf9dcd9008924334f20f0dc6b57042e"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2cf9dcd9008924334f20f0dc6b57042e">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint32_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:374</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6204786b050eb135fabb15784698e86e"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">RTC_TypeDef::WPR</a></div><div class="ttdeci">__IO uint32_t WPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:352</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:278</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:398</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:138</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">RTC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:344</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:289</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a61282fa74cede526af85fd9d20513646"><div class="ttname"><a href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">RTC_TypeDef::ALRMASSR</a></div><div class="ttdeci">__IO uint32_t ALRMASSR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:360</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a2ce7c3842792c506635bb87a21588b58"><div class="ttname"><a href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">RTC_TypeDef::CALR</a></div><div class="ttdeci">__IO uint32_t CALR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:358</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a07fccbd85b91e6dca03ce333c1457fcb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a07fccbd85b91e6dca03ce333c1457fcb">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:387</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#afdfa307571967afb1d97943e982b6586">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:414</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:259</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:255</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:221</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa9d5577443e46249121f0d7e2ad50e71">DMA1_Channel2_3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:104</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_add5b8e29a64c55dcd65ca4201118e9d1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#add5b8e29a64c55dcd65ca4201118e9d1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:415</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a9eae93b6cc13d4d25e12f2224e2369c9"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:212</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU. </div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:176</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:420</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:103</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:280</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:96</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:404</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a07aacf332c9bf310ff5be02140f892e1"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:192</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:299</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_s_p_i___type_def.html#afdfa307571967afb1d97943e982b6586">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:370</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a6034c7458d8e6030f6dacecf0f1a3a89"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:209</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:223</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_aae019365e4288337da20775971c1a123"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:191</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a4628a8c32f97ef93b15b2b503ef90c75"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75">DBGMCU_TypeDef::APB2FZ</a></div><div class="ttdeci">__IO uint32_t APB2FZ</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:181</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_t_i_m___type_def.html#af6225cb8f4938f98204d11afaffd41c9">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:402</div></div>
<div class="ttc" id="group___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:113</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ace450027b4b33f921dd8edd3425a717c"><div class="ttname"><a href="struct_s_p_i___type_def.html#ace450027b4b33f921dd8edd3425a717c">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:373</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a14d03244a7fda1d94b51ae9ed144ca12"><div class="ttname"><a href="struct_r_t_c___type_def.html#a14d03244a7fda1d94b51ae9ed144ca12">RTC_TypeDef::TAFCR</a></div><div class="ttdeci">__IO uint32_t TAFCR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:359</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">USART_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:425</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a196ebdaac12b21e90320c6175da78ef6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a196ebdaac12b21e90320c6175da78ef6">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:389</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RTC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:345</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:148</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a091452256c9a16c33d891f4d32b395bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a091452256c9a16c33d891f4d32b395bf">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:391</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:281</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:300</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a601d7b0ba761c987db359b2d7173b7e0"><div class="ttname"><a href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:163</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">ADC_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:137</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f030x6.h:283</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_c319213ecf7c211576cfd27cbc9ec2ee.html">device</a></li><li class="navelem"><a class="el" href="stm32f030x6_8h.html">stm32f030x6.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
