Timing Analyzer report for PblY
Tue Sep 24 13:21:45 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Fast Model Setup Summary
 12. Fast Model Hold Summary
 13. Fast Model Recovery Summary
 14. Fast Model Removal Summary
 15. Fast Model Minimum Pulse Width Summary
 16. Multicorner Timing Analysis Summary
 17. Clock Transfers
 18. Report TCCS
 19. Report RSKM
 20. Unconstrained Paths Summary
 21. Unconstrained Input Ports
 22. Unconstrained Output Ports
 23. Unconstrained Input Ports
 24. Unconstrained Output Ports
 25. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; PblY                                                   ;
; Device Family         ; MAX II                                                 ;
; Device Name           ; EPM240T100C5                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Unavailable                                            ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


----------
; Clocks ;
----------
No clocks to report.


---------------------------
; Slow Model Fmax Summary ;
---------------------------
No paths to report.


----------------------------
; Slow Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Slow Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


------------------------------------------
; Slow Model Minimum Pulse Width Summary ;
------------------------------------------
No paths to report.


----------------------------
; Fast Model Setup Summary ;
----------------------------
No paths to report.


---------------------------
; Fast Model Hold Summary ;
---------------------------
No paths to report.


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


------------------------------------------
; Fast Model Minimum Pulse Width Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; N/A                 ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
+------------------+-------+------+----------+---------+---------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 51    ; 51   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 51    ; 51   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Alto       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Baixo      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Medio      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ErroOut     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L9          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LRGB_Out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; A          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Alto       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Baixo      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Medio      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ErroOut     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L9          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LRGB_Out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Sep 24 13:21:43 2024
Info: Command: quartus_sta PblY -c PblY
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'PblY.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332159): No clocks to report
Info: Analyzing Slow Model
Info (332140): No fmax paths to report
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332068): No clocks defined in design.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332140): No Minimum Pulse Width paths to report
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Tue Sep 24 13:21:45 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


