Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Sep 11 09:11:10 2018
| Host             : LAPTOP-G98IUQ5E running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 30.310 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 29.507                           |
| Device Static (W)        | 0.803                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    13.308 |     3704 |       --- |             --- |
|   LUT as Logic |    12.708 |     2571 |     63400 |            4.06 |
|   CARRY4       |     0.302 |      162 |     15850 |            1.02 |
|   F7/F8 Muxes  |     0.184 |      212 |     63400 |            0.33 |
|   Register     |     0.063 |      234 |    126800 |            0.18 |
|   BUFG         |     0.052 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       34 |       --- |             --- |
| Signals        |    10.313 |     3058 |       --- |             --- |
| Block RAM      |     3.081 |       10 |       135 |            7.41 |
| DSPs           |     0.568 |        2 |       240 |            0.83 |
| I/O            |     2.237 |       53 |       210 |           25.24 |
| Static Power   |     0.803 |          |           |                 |
| Total          |    30.310 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    27.650 |      27.084 |      0.566 |
| Vccaux    |       1.800 |     0.172 |       0.079 |      0.093 |
| Vcco33    |       3.300 |     0.612 |       0.608 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.295 |       0.274 |      0.021 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |    29.507 |
|   U0                                           |     0.024 |
|   U1                                           |     0.452 |
|   U2                                           |     0.423 |
|   U3                                           |     8.824 |
|   U4                                           |     4.275 |
|     pictre_rom_u1                              |     3.320 |
|       U0                                       |     3.320 |
|         inst_blk_mem_gen                       |     3.320 |
|           gnbram.gnativebmg.native_blk_mem_gen |     3.320 |
|             valid.cstr                         |     3.320 |
|               has_mux_a.A                      |     0.103 |
|               ramloop[0].ram.r                 |     0.820 |
|                 prim_init.ram                  |     0.820 |
|               ramloop[1].ram.r                 |     0.224 |
|                 prim_init.ram                  |     0.224 |
|               ramloop[2].ram.r                 |     0.062 |
|                 prim_init.ram                  |     0.062 |
|               ramloop[3].ram.r                 |     0.803 |
|                 prim_init.ram                  |     0.803 |
|               ramloop[4].ram.r                 |     0.223 |
|                 prim_init.ram                  |     0.223 |
|               ramloop[5].ram.r                 |     0.037 |
|                 prim_init.ram                  |     0.037 |
|               ramloop[6].ram.r                 |     0.798 |
|                 prim_init.ram                  |     0.798 |
|               ramloop[7].ram.r                 |     0.224 |
|                 prim_init.ram                  |     0.224 |
|   U5                                           |    12.463 |
+------------------------------------------------+-----------+


