<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v43-2012-12-04.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.3 2012-12-04" file="US20140001555A1-20140102.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20131218" date-publ="20140102"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20140001555</doc-number><kind>A1</kind><date>20140102</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>13537141</doc-number><date>20120629</date></document-id></application-reference><us-application-series-code>13</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>336</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classification-national><country>US</country><main-classification>257347</main-classification><further-classification>438296</further-classification><further-classification>257E29255</further-classification><further-classification>257E21409</further-classification></classification-national><invention-title id="d0e43">UNDERCUT INSULATING REGIONS FOR SILICON-ON-INSULATOR DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only"><addressbook><last-name>Cheng</last-name><first-name>Kangguo</first-name><address><city>Guilderland</city><state>NY</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only"><addressbook><last-name>Doris</last-name><first-name>Bruce B.</first-name><address><city>Brewster</city><state>NY</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="02" app-type="applicant" designation="us-only"><addressbook><last-name>Haran</last-name><first-name>Balasubramanian S.</first-name><address><city>Watervliet</city><state>NY</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="03" app-type="applicant" designation="us-only"><addressbook><last-name>Ponoth</last-name><first-name>Shom</first-name><address><city>Clifton Park</city><state>NY</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="04" app-type="applicant" designation="us-only"><addressbook><last-name>Standaert</last-name><first-name>Theodorus E.</first-name><address><city>Clifton Park</city><state>NY</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="05" app-type="applicant" designation="us-only"><addressbook><last-name>Yamashita</last-name><first-name>Tenko</first-name><address><city>Schenectady</city><state>NY</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Cheng</last-name><first-name>Kangguo</first-name><address><city>Guilderland</city><state>NY</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Doris</last-name><first-name>Bruce B.</first-name><address><city>Brewster</city><state>NY</state><country>US</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Haran</last-name><first-name>Balasubramanian S.</first-name><address><city>Watervliet</city><state>NY</state><country>US</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Ponoth</last-name><first-name>Shom</first-name><address><city>Clifton Park</city><state>NY</state><country>US</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>Standaert</last-name><first-name>Theodorus E.</first-name><address><city>Clifton Park</city><state>NY</state><country>US</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>Yamashita</last-name><first-name>Tenko</first-name><address><city>Schenectady</city><state>NY</state><country>US</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>International Business Machines Corporation</orgname><role>02</role><address><city>Armonk</city><state>NY</state><country>US</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A method of making a silicon-on-insulator (SOI) semiconductor device includes etching an undercut isolation trench into an SOI substrate, the SOI substrate comprising a bottom substrate, a buried oxide (BOX) layer formed on the bottom substrate, and a top SOI layer formed on the BOX layer, wherein the undercut isolation trench extends through the top SOI layer and the BOX layer and into the bottom substrate such that a portion of the undercut isolation trench is located in the bottom substrate underneath the BOX layer. The undercut isolation trench is filled with an undercut fill comprising an insulating material to form an undercut isolation region. A field effect transistor (FET) device is formed on the top SOI layer adjacent to the undercut isolation region, wherein the undercut isolation region extends underneath a source/drain region of the FET.</p></abstract></us-patent-application>