

================================================================
== Vitis HLS Report for 'runge_kutta_45'
================================================================
* Date:           Mon Jun 26 11:08:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                       |                                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                        Instance                       |                   Module                  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_macply_fu_959                                      |macply                                     |        0|        0|      0 ns|      0 ns|      1|      1|      yes|
        |grp_multiply_fu_1093                                   |multiply                                   |        0|        0|      0 ns|      0 ns|      1|      1|      yes|
        |grp_ap_fixed_base_fu_1123                              |ap_fixed_base                              |        0|        0|      0 ns|      0 ns|      1|      1|      yes|
        |atol_loc_V_ap_fixed_base_fu_1128                       |ap_fixed_base                              |        0|        0|      0 ns|      0 ns|      1|      1|      yes|
        |tf_loc_V_ap_fixed_base_fu_1133                         |ap_fixed_base                              |        0|        0|      0 ns|      0 ns|      1|      1|      yes|
        |grp_runge_kutta_45_Pipeline_VITIS_LOOP_119_1_fu_1139   |runge_kutta_45_Pipeline_VITIS_LOOP_119_1   |        9|        9|  0.900 us|  0.900 us|      9|      9|       no|
        |grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1147       |runge_kutta_45_Pipeline_axi_write_yy       |    24579|    24579|  2.458 ms|  2.458 ms|  24579|  24579|       no|
        |grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1155       |runge_kutta_45_Pipeline_axi_write_tt       |     4099|     4099|  0.410 ms|  0.410 ms|   4099|   4099|       no|
        |grp_ode_fpga_fu_1163                                   |ode_fpga                                   |     1293|     1293|  0.129 ms|  0.129 ms|   1293|   1293|       no|
        |grp_runge_kutta_45_Pipeline_k_inner_fu_1176            |runge_kutta_45_Pipeline_k_inner            |        3|        7|  0.300 us|  0.700 us|      3|      7|       no|
        |grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1189        |runge_kutta_45_Pipeline_sq_sum_loop        |        8|        8|  0.800 us|  0.800 us|      8|      8|       no|
        |grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1195          |runge_kutta_45_Pipeline_sqrt_loop          |       91|       91|  9.100 us|  9.100 us|     91|     91|       no|
        |grp_runge_kutta_45_Pipeline_update_1_fu_1201           |runge_kutta_45_Pipeline_update_1           |        8|        8|  0.800 us|  0.800 us|      8|      8|       no|
        |grp_runge_kutta_45_Pipeline_update_2_fu_1210           |runge_kutta_45_Pipeline_update_2           |        8|        8|  0.800 us|  0.800 us|      8|      8|       no|
        |grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1219  |runge_kutta_45_Pipeline_last_axi_write_yy  |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1228  |runge_kutta_45_Pipeline_last_axi_write_tt  |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |                |   Latency (cycles)   |   Iteration  |  Initiation Interval  |    Trip   |          |
        |    Loop Name   |   min   |     max    |    Latency   |  achieved |   target  |   Count   | Pipelined|
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+
        |- main_loop     |     9447|  1708099999|  9448 ~ 34162|          -|          -|  0 ~ 50000|        no|
        | + k_outer      |     6659|        6779|   1332 ~ 1356|          -|          -|          5|        no|
        |  ++ k_middle   |       35|          59|        6 ~ 10|          -|          -|          6|        no|
        | + y_new_outer  |       42|          42|             8|          7|          1|          6|       yes|
        | + err_outer    |       43|          43|             9|          7|          1|          6|       yes|
        +----------------+---------+------------+--------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   4681|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|  122|    8136|  48811|    -|
|Memory           |      205|    -|     170|      8|    0|
|Multiplexer      |        -|    -|       -|   1670|    -|
|Register         |        -|    -|    3014|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      207|  122|   11320|  55170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       73|   55|      10|    103|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+-------------------------------------------+---------+----+------+-------+-----+
    |                        Instance                       |                   Module                  | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------+-------------------------------------------+---------+----+------+-------+-----+
    |T_BUS_m_axi_U                                          |T_BUS_m_axi                                |        0|   0|   811|   1040|    0|
    |X_BUS_m_axi_U                                          |X_BUS_m_axi                                |        0|   0|   811|   1040|    0|
    |grp_ap_fixed_base_fu_1123                              |ap_fixed_base                              |        0|   0|     0|   1019|    0|
    |atol_loc_V_ap_fixed_base_fu_1128                       |ap_fixed_base                              |        0|   0|     0|   1019|    0|
    |tf_loc_V_ap_fixed_base_fu_1133                         |ap_fixed_base                              |        0|   0|     0|   1019|    0|
    |control_s_axi_U                                        |control_s_axi                              |        0|   0|   641|   1130|    0|
    |grp_macply_fu_959                                      |macply                                     |        0|  15|     0|    294|    0|
    |grp_multiply_fu_1093                                   |multiply                                   |        0|  46|     0|  14833|    0|
    |grp_ode_fpga_fu_1163                                   |ode_fpga                                   |        0|  61|  4082|  18347|    0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_119_1_fu_1139   |runge_kutta_45_Pipeline_VITIS_LOOP_119_1   |        0|   0|   210|     95|    0|
    |grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1155       |runge_kutta_45_Pipeline_axi_write_tt       |        0|   0|   149|   1824|    0|
    |grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1147       |runge_kutta_45_Pipeline_axi_write_yy       |        0|   0|   151|   1830|    0|
    |grp_runge_kutta_45_Pipeline_k_inner_fu_1176            |runge_kutta_45_Pipeline_k_inner            |        2|   0|   183|     93|    0|
    |grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1228  |runge_kutta_45_Pipeline_last_axi_write_tt  |        0|   0|   252|   2399|    0|
    |grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1219  |runge_kutta_45_Pipeline_last_axi_write_yy  |        0|   0|   168|   1855|    0|
    |grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1189        |runge_kutta_45_Pipeline_sq_sum_loop        |        0|   0|   183|     66|    0|
    |grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1195          |runge_kutta_45_Pipeline_sqrt_loop          |        0|   0|   453|    530|    0|
    |grp_runge_kutta_45_Pipeline_update_1_fu_1201           |runge_kutta_45_Pipeline_update_1           |        0|   0|    21|    189|    0|
    |grp_runge_kutta_45_Pipeline_update_2_fu_1210           |runge_kutta_45_Pipeline_update_2           |        0|   0|    21|    189|    0|
    +-------------------------------------------------------+-------------------------------------------+---------+----+------+-------+-----+
    |Total                                                  |                                           |        2| 122|  8136|  48811|    0|
    +-------------------------------------------------------+-------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K|  FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+
    |c_V_U       |c_V_RAM_AUTO_1R1W       |        0|  170|   8|    0|      6|   85|     1|          510|
    |e_V_U       |e_V_RAM_AUTO_1R1W       |       10|    0|   0|    0|      6|  177|     1|         1062|
    |k_V_U       |k_V_RAM_AUTO_1R1W       |        5|    0|   0|    0|     42|   85|     1|         3570|
    |tt_loc_V_U  |tt_loc_V_RAM_AUTO_1R1W  |       20|    0|   0|    0|   4096|   85|     1|       348160|
    |yy_loc_V_U  |yy_loc_V_RAM_AUTO_1R1W  |      170|    0|   0|    0|  24576|   85|     1|      2088960|
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+
    |Total       |                        |      205|  170|   8|    0|  28726|  517|     5|      2442262|
    +------------+------------------------+---------+-----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add405_fu_2886_p2                 |         +|   0|  0|   39|          32|           1|
    |add_ln137_fu_2247_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln140_fu_2274_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln149_fu_2199_p2              |         +|   0|  0|   39|          32|           1|
    |add_ln170_fu_2382_p2              |         +|   0|  0|   13|           5|           5|
    |add_ln187_1_fu_2445_p2            |         +|   0|  0|   13|           5|           4|
    |add_ln187_2_fu_2456_p2            |         +|   0|  0|   13|           5|           5|
    |add_ln187_3_fu_2488_p2            |         +|   0|  0|   14|           6|           5|
    |add_ln187_4_fu_2505_p2            |         +|   0|  0|   14|           6|           6|
    |add_ln187_fu_2430_p2              |         +|   0|  0|   13|           4|           3|
    |add_ln201_1_fu_2546_p2            |         +|   0|  0|   13|           5|           4|
    |add_ln201_2_fu_2557_p2            |         +|   0|  0|   13|           5|           5|
    |add_ln201_3_fu_2589_p2            |         +|   0|  0|   14|           6|           5|
    |add_ln201_4_fu_2606_p2            |         +|   0|  0|   14|           6|           6|
    |add_ln201_fu_2531_p2              |         +|   0|  0|   13|           4|           3|
    |add_ln254_fu_2847_p2              |         +|   0|  0|   71|          64|          64|
    |add_ln616_1_fu_1669_p2            |         +|   0|  0|   12|          12|           7|
    |add_ln616_2_fu_1942_p2            |         +|   0|  0|   12|          12|           7|
    |add_ln616_fu_1396_p2              |         +|   0|  0|   12|          12|           7|
    |cycles_1_fu_2309_p2               |         +|   0|  0|   39|          32|           1|
    |grp_fu_1251_p2                    |         +|   0|  0|   92|          85|          85|
    |i_fu_2409_p2                      |         +|   0|  0|   11|           3|           1|
    |mul389_fu_2823_p2                 |         +|   0|  0|   32|          32|           3|
    |n_3_fu_2515_p2                    |         +|   0|  0|   11|           3|           1|
    |n_4_fu_2616_p2                    |         +|   0|  0|   11|           3|           1|
    |n_fu_2388_p2                      |         +|   0|  0|   11|           3|           1|
    |ret_V_fu_2323_p2                  |         +|   0|  0|   93|          86|          86|
    |size                              |         +|   0|  0|   39|          32|          32|
    |F2_1_fu_1657_p2                   |         -|   0|  0|   12|          11|          12|
    |F2_2_fu_1930_p2                   |         -|   0|  0|   12|          11|          12|
    |F2_fu_1384_p2                     |         -|   0|  0|   12|          11|          12|
    |empty_67_fu_2817_p2               |         -|   0|  0|   32|          32|          32|
    |h_loc_fu_2334_p2                  |         -|   0|  0|   92|          85|          85|
    |man_V_2_fu_1364_p2                |         -|   0|  0|   61|           1|          54|
    |man_V_6_fu_1637_p2                |         -|   0|  0|   61|           1|          54|
    |man_V_7_fu_1910_p2                |         -|   0|  0|   61|           1|          54|
    |sub_ln220_fu_2653_p2              |         -|   0|  0|   20|          15|          15|
    |sub_ln231_fu_2683_p2              |         -|   0|  0|   20|          15|          15|
    |sub_ln616_1_fu_1675_p2            |         -|   0|  0|   12|           6|          12|
    |sub_ln616_2_fu_1948_p2            |         -|   0|  0|   12|           6|          12|
    |sub_ln616_fu_1402_p2              |         -|   0|  0|   12|           6|          12|
    |sub_ln859_fu_2719_p2              |         -|   0|  0|   20|          15|          15|
    |y_gap_1_fu_2229_p2                |         -|   0|  0|   39|          32|          32|
    |y_gap_fu_2799_p2                  |         -|   0|  0|   39|          32|          32|
    |and_ln132_fu_2187_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln617_1_fu_1757_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln617_2_fu_2030_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln617_fu_1484_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln620_1_fu_1516_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_2_fu_1783_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_3_fu_1789_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_4_fu_2048_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_5_fu_2054_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln620_fu_1510_p2              |       and|   0|  0|    2|           1|           1|
    |and_ln638_1_fu_1572_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln638_2_fu_1819_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln638_3_fu_1845_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln638_4_fu_2072_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln638_5_fu_2090_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln638_fu_1546_p2              |       and|   0|  0|    2|           1|           1|
    |ap_block_state65                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op557_call_state56   |       and|   0|  0|    2|           1|           1|
    |h_loc_2_fu_1992_p2                |      ashr|   0|  0|  161|          54|          54|
    |h_max_loc_1_fu_1446_p2            |      ashr|   0|  0|  161|          54|          54|
    |h_min_loc_1_fu_1719_p2            |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln132_1_fu_2181_p2           |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln132_fu_2175_p2             |      icmp|   0|  0|   18|          32|          12|
    |icmp_ln148_fu_2193_p2             |      icmp|   0|  0|   18|          32|          12|
    |icmp_ln160_fu_2415_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln162_fu_2403_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln1695_1_fu_2750_p2          |      icmp|   0|  0|   35|          85|          85|
    |icmp_ln1695_fu_2329_p2            |      icmp|   0|  0|   36|          86|          86|
    |icmp_ln1696_1_fu_2738_p2          |      icmp|   0|  0|   35|          85|          85|
    |icmp_ln1696_2_fu_2166_p2          |      icmp|   0|  0|   35|          85|          85|
    |icmp_ln1696_fu_2762_p2            |      icmp|   0|  0|   35|          85|          85|
    |icmp_ln1698_1_fu_2660_p2          |      icmp|   0|  0|   35|          85|          85|
    |icmp_ln1698_fu_2629_p2            |      icmp|   0|  0|   37|          89|          89|
    |icmp_ln180_fu_2499_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln195_fu_2600_p2             |      icmp|   0|  0|    8|           3|           3|
    |icmp_ln254_fu_2829_p2             |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln606_1_fu_1651_p2           |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln606_2_fu_1924_p2           |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln606_fu_1378_p2             |      icmp|   0|  0|   28|          63|           1|
    |icmp_ln616_1_fu_1663_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_2_fu_1936_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_3_fu_1560_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_4_fu_1833_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_5_fu_2078_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln616_fu_1390_p2             |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_1_fu_1689_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_2_fu_1962_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln617_fu_1416_p2             |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_1_fu_1699_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_2_fu_1972_p2           |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln620_fu_1426_p2             |      icmp|   0|  0|   12|          12|           6|
    |icmp_ln638_1_fu_1705_p2           |      icmp|   0|  0|   12|          12|           7|
    |icmp_ln638_2_fu_1978_p2           |      icmp|   0|  0|   12|          12|           7|
    |icmp_ln638_fu_1432_p2             |      icmp|   0|  0|   12|          12|           7|
    |ap_block_state13_io               |        or|   0|  0|    2|           1|           1|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |ap_block_state20                  |        or|   0|  0|    2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|    2|           1|           1|
    |ap_block_state56_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |or_ln616_1_fu_1807_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln616_2_fu_2060_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln616_fu_1534_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln617_1_fu_1771_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln617_2_fu_2036_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln617_fu_1498_p2               |        or|   0|  0|    2|           1|           1|
    |or_ln638_1_fu_1851_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln638_2_fu_2096_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln638_3_fu_2110_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln638_4_fu_2128_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln638_5_fu_2142_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln638_fu_1578_p2               |        or|   0|  0|    2|           1|           1|
    |h_loc_5_fu_2148_p3                |    select|   0|  0|   85|           1|          85|
    |h_loc_7_fu_2339_p3                |    select|   0|  0|   85|           1|          85|
    |h_loc_8_fu_2755_p3                |    select|   0|  0|   85|           1|          85|
    |h_max_loc_4_fu_1490_p3            |    select|   0|  0|   54|           1|          54|
    |h_max_loc_5_fu_1522_p3            |    select|   0|  0|   54|           1|          54|
    |h_max_loc_6_fu_1552_p3            |    select|   0|  0|   85|           1|          85|
    |h_max_loc_7_fu_1584_p3            |    select|   0|  0|   85|           1|           1|
    |h_min_loc_4_fu_1763_p3            |    select|   0|  0|   54|           1|          54|
    |h_min_loc_5_fu_1795_p3            |    select|   0|  0|   54|           1|          54|
    |h_min_loc_6_fu_1825_p3            |    select|   0|  0|   85|           1|          85|
    |h_min_loc_7_fu_1857_p3            |    select|   0|  0|   85|           1|           1|
    |man_V_10_fu_1643_p3               |    select|   0|  0|   54|           1|          54|
    |man_V_9_fu_1370_p3                |    select|   0|  0|   54|           1|          54|
    |man_V_fu_1916_p3                  |    select|   0|  0|   54|           1|          54|
    |select_ln115_1_fu_1733_p3         |    select|   0|  0|    2|           1|           2|
    |select_ln115_fu_1460_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln244_fu_2743_p3           |    select|   0|  0|   85|           1|          85|
    |select_ln623_fu_2006_p3           |    select|   0|  0|    2|           1|           2|
    |select_ln638_1_fu_2116_p3         |    select|   0|  0|   54|           1|          54|
    |select_ln638_2_fu_2134_p3         |    select|   0|  0|   85|           1|          85|
    |select_ln638_fu_2102_p3           |    select|   0|  0|   85|           1|           1|
    |sh_amt_1_fu_1681_p3               |    select|   0|  0|   12|           1|          12|
    |sh_amt_2_fu_1954_p3               |    select|   0|  0|   12|           1|          12|
    |sh_amt_fu_1408_p3                 |    select|   0|  0|   12|           1|          12|
    |tk_next_1_fu_2205_p3              |    select|   0|  0|   32|           1|          32|
    |h_loc_4_fu_2018_p2                |       shl|   0|  0|  266|          85|          85|
    |h_max_loc_3_fu_1472_p2            |       shl|   0|  0|  266|          85|          85|
    |h_min_loc_3_fu_1745_p2            |       shl|   0|  0|  266|          85|          85|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_1_fu_1751_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_2_fu_2024_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln606_fu_1478_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln616_1_fu_1813_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln616_2_fu_2066_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln616_fu_1540_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_1_fu_1777_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_2_fu_2042_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln617_fu_1504_p2              |       xor|   0|  0|    2|           1|           2|
    |xor_ln638_1_fu_1839_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln638_2_fu_2084_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln638_fu_1566_p2              |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 4681|        2508|        3255|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |T_BUS_AWADDR                        |   20|          4|   64|        256|
    |T_BUS_AWLEN                         |   20|          4|   32|        128|
    |T_BUS_AWVALID                       |   20|          4|    1|          4|
    |T_BUS_BREADY                        |   20|          4|    1|          4|
    |T_BUS_WDATA                         |   14|          3|  128|        384|
    |T_BUS_WSTRB                         |   14|          3|   16|         48|
    |T_BUS_WVALID                        |   14|          3|    1|          3|
    |T_BUS_blk_n_AR                      |    9|          2|    1|          2|
    |T_BUS_blk_n_AW                      |    9|          2|    1|          2|
    |T_BUS_blk_n_B                       |    9|          2|    1|          2|
    |T_BUS_blk_n_R                       |    9|          2|    1|          2|
    |X_BUS_ARADDR                        |   14|          3|   64|        192|
    |X_BUS_ARLEN                         |   14|          3|   32|         96|
    |X_BUS_ARVALID                       |   14|          3|    1|          3|
    |X_BUS_AWADDR                        |   25|          5|   64|        320|
    |X_BUS_AWLEN                         |   25|          5|   32|        160|
    |X_BUS_AWVALID                       |   20|          4|    1|          4|
    |X_BUS_BREADY                        |   20|          4|    1|          4|
    |X_BUS_RREADY                        |    9|          2|    1|          2|
    |X_BUS_WDATA                         |   14|          3|  128|        384|
    |X_BUS_WSTRB                         |   14|          3|   16|         48|
    |X_BUS_WVALID                        |   14|          3|    1|          3|
    |X_BUS_blk_n_AR                      |    9|          2|    1|          2|
    |X_BUS_blk_n_AW                      |    9|          2|    1|          2|
    |X_BUS_blk_n_B                       |    9|          2|    1|          2|
    |ap_NS_fsm                           |  273|         64|    1|         64|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_phi_mux_cycles26_phi_fu_937_p4   |    9|          2|   20|         40|
    |ap_phi_mux_n12_phi_fu_850_p4        |    9|          2|    3|          6|
    |ap_phi_mux_n_211_phi_fu_862_p4      |    9|          2|    3|          6|
    |ap_phi_mux_tk_next28_phi_fu_924_p4  |    9|          2|   32|         64|
    |ap_phi_mux_tk_prev_phi_fu_874_p6    |    9|          2|   32|         64|
    |atol_loc_V_ap_fixed_base_fu_1128_d  |   14|          3|   64|        192|
    |c_V_address0                        |   42|          8|    3|         24|
    |c_V_address1                        |   25|          5|    3|         15|
    |c_V_ce0                             |   25|          5|    1|          5|
    |c_V_d0                              |   14|          3|   85|        255|
    |c_V_d1                              |   14|          3|   85|        255|
    |cycles26_reg_933                    |    9|          2|   20|         40|
    |cycles27_reg_763                    |    9|          2|   32|         64|
    |cycles_reg_797                      |    9|          2|   32|         64|
    |e_V_address0                        |   31|          6|    3|         18|
    |e_V_address1                        |   25|          5|    3|         15|
    |e_V_ce0                             |   14|          3|    1|          3|
    |e_V_d1                              |   14|          3|  177|        531|
    |flag_loc_V24_reg_775                |    9|          2|    1|          2|
    |flag_loc_V25_reg_945                |    9|          2|    1|          2|
    |flag_loc_V_reg_903                  |    9|          2|    1|          2|
    |grp_ap_fixed_base_fu_1123_d         |   14|          3|   64|        192|
    |grp_macply_fu_959_result_V_read     |   37|          7|  177|       1239|
    |grp_macply_fu_959_x_V_read          |   65|         15|   85|       1275|
    |grp_macply_fu_959_y_V_read          |   42|          8|   85|        680|
    |grp_multiply_fu_1093_y_V_read       |   25|          5|  177|        885|
    |grp_ode_fpga_fu_1163_out_offset     |   20|          4|    3|         12|
    |i_814_reg_822                       |    9|          2|    3|          6|
    |k_V_address0                        |   53|         10|    6|         60|
    |k_V_address1                        |   42|          8|    6|         48|
    |k_V_ce0                             |   20|          4|    1|          4|
    |k_V_we0                             |    9|          2|    1|          2|
    |lhs_V32_reg_718                     |    9|          2|   85|        170|
    |n12_reg_846                         |    9|          2|    3|          6|
    |n_113_reg_834                       |    9|          2|    3|          6|
    |n_211_reg_858                       |    9|          2|    3|          6|
    |reg_1257                            |    9|          2|   85|        170|
    |reg_1263                            |    9|          2|   85|        170|
    |reg_1269                            |    9|          2|   85|        170|
    |reg_787                             |   14|          3|  177|        531|
    |scale_V_1_reg_886                   |   14|          3|   39|        117|
    |sub_ln85931_reg_728                 |    9|          2|   14|         28|
    |tk_next28_reg_920                   |    9|          2|   32|         64|
    |tk_next29_reg_752                   |    9|          2|   32|         64|
    |tk_next_reg_809                     |    9|          2|   32|         64|
    |tk_prev30_reg_740                   |    9|          2|   32|         64|
    |tk_prev_reg_870                     |    9|          2|   32|         64|
    |tt_loc_V_address0                   |   37|          7|   12|         84|
    |tt_loc_V_ce0                        |   20|          4|    1|          4|
    |tt_loc_V_d0                         |   14|          3|   85|        255|
    |yy_loc_V_address0                   |   37|          7|   15|        105|
    |yy_loc_V_address1                   |   14|          3|   15|         45|
    |yy_loc_V_ce0                        |   37|          7|    1|          7|
    |yy_loc_V_ce1                        |   14|          3|    1|          3|
    |yy_loc_V_d0                         |   20|          4|   85|        340|
    |yy_loc_V_we0                        |   20|          4|    1|          4|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1670|        353| 2759|      10736|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                                |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |add405_reg_3386                                                     |   32|   0|   32|          0|
    |add_ln170_reg_3185                                                  |    5|   0|    5|          0|
    |and_ln132_reg_3120                                                  |    1|   0|    1|          0|
    |ap_CS_fsm                                                           |   63|   0|   63|          0|
    |ap_enable_reg_pp0_iter0                                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                             |    1|   0|    1|          0|
    |atol_loc_V_reg_3000                                                 |   85|   0|   85|          0|
    |atol_read_reg_2927                                                  |   64|   0|   64|          0|
    |conv_i602_reg_3106                                                  |   89|   0|   89|          0|
    |cycles26_reg_933                                                    |   20|   0|   20|          0|
    |cycles27_reg_763                                                    |   32|   0|   32|          0|
    |cycles_reg_797                                                      |   32|   0|   32|          0|
    |e_V_addr_reg_3271                                                   |    3|   0|    3|          0|
    |e_V_addr_reg_3271_pp1_iter1_reg                                     |    3|   0|    3|          0|
    |flag_loc_V24_reg_775                                                |    1|   0|    1|          0|
    |flag_loc_V25_reg_945                                                |    1|   0|    1|          0|
    |flag_loc_V_reg_903                                                  |    1|   0|    1|          0|
    |grp_ode_fpga_fu_1163_ap_start_reg                                   |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_VITIS_LOOP_119_1_fu_1139_ap_start_reg   |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1155_ap_start_reg       |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1147_ap_start_reg       |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_k_inner_fu_1176_ap_start_reg            |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1228_ap_start_reg  |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1219_ap_start_reg  |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1189_ap_start_reg        |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1195_ap_start_reg          |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_update_1_fu_1201_ap_start_reg           |    1|   0|    1|          0|
    |grp_runge_kutta_45_Pipeline_update_2_fu_1210_ap_start_reg           |    1|   0|    1|          0|
    |h0_read_reg_2932                                                    |   64|   0|   64|          0|
    |h_loc_7_reg_3156                                                    |   85|   0|   85|          0|
    |h_max_loc_7_reg_3018                                                |   85|   0|   85|          0|
    |h_max_read_reg_2922                                                 |   64|   0|   64|          0|
    |h_min_loc_7_reg_3024                                                |   85|   0|   85|          0|
    |h_min_read_reg_2917                                                 |   64|   0|   64|          0|
    |i_814_reg_822                                                       |    3|   0|    3|          0|
    |i_reg_3198                                                          |    3|   0|    3|          0|
    |icmp_ln160_reg_3203                                                 |    1|   0|    1|          0|
    |icmp_ln1696_2_reg_3111                                              |    1|   0|    1|          0|
    |icmp_ln1698_1_reg_3328                                              |    1|   0|    1|          0|
    |icmp_ln1698_reg_3319                                                |    1|   0|    1|          0|
    |icmp_ln180_reg_3247                                                 |    1|   0|    1|          0|
    |icmp_ln195_reg_3302                                                 |    1|   0|    1|          0|
    |icmp_ln254_reg_3371                                                 |    1|   0|    1|          0|
    |lhs_V32_reg_718                                                     |   85|   0|   85|          0|
    |lhs_V_1_reg_3041                                                    |   86|   0|   86|          0|
    |mu_loc_V_reg_2995                                                   |   85|   0|   85|          0|
    |mu_read_reg_2912                                                    |   64|   0|   64|          0|
    |mul389_reg_3365                                                     |   31|   0|   32|          1|
    |n12_reg_846                                                         |    3|   0|    3|          0|
    |n_113_reg_834                                                       |    3|   0|    3|          0|
    |n_211_reg_858                                                       |    3|   0|    3|          0|
    |n_3_reg_3256                                                        |    3|   0|    3|          0|
    |n_4_reg_3311                                                        |    3|   0|    3|          0|
    |n_reg_3190                                                          |    3|   0|    3|          0|
    |reg_1028                                                            |  177|   0|  177|          0|
    |reg_1257                                                            |   85|   0|   85|          0|
    |reg_1263                                                            |   85|   0|   85|          0|
    |reg_1269                                                            |   85|   0|   85|          0|
    |reg_787                                                             |  177|   0|  177|          0|
    |scale_V_1_reg_886                                                   |   39|   0|   56|         17|
    |sext_ln160_reg_3180                                                 |  122|   0|  177|         55|
    |shl_ln6_reg_3391                                                    |   20|   0|   35|         15|
    |sub_ln220_reg_3323                                                  |   14|   0|   15|          1|
    |sub_ln231_reg_3332                                                  |   14|   0|   15|          1|
    |sub_ln85931_reg_728                                                 |   14|   0|   15|          1|
    |sub_ln859_reg_3337                                                  |   14|   0|   15|          1|
    |t_gap_reg_3360                                                      |   20|   0|   32|         12|
    |tf_loc_V_reg_3005                                                   |   85|   0|   85|          0|
    |tf_read_reg_2937                                                    |   64|   0|   64|          0|
    |tk_next28_reg_920                                                   |   32|   0|   32|          0|
    |tk_next29_reg_752                                                   |   32|   0|   32|          0|
    |tk_next_reg_809                                                     |   32|   0|   32|          0|
    |tk_prev30_reg_740                                                   |   32|   0|   32|          0|
    |tk_prev_reg_870                                                     |   32|   0|   32|          0|
    |trunc_ln122_1_reg_2979                                              |   60|   0|   60|          0|
    |trunc_ln122_reg_3013                                                |   64|   0|   64|          0|
    |trunc_ln125_1_reg_3168                                              |   14|   0|   14|          0|
    |trunc_ln125_2_reg_3174                                              |   12|   0|   12|          0|
    |trunc_ln125_reg_3163                                                |   20|   0|   20|          0|
    |trunc_ln1696_reg_3115                                               |   12|   0|   12|          0|
    |trunc_ln257_reg_3396                                                |    4|   0|    4|          0|
    |trunc_ln3_reg_2973                                                  |   60|   0|   60|          0|
    |trunc_ln8_reg_3129                                                  |   60|   0|   60|          0|
    |trunc_ln9_reg_3375                                                  |   60|   0|   60|          0|
    |trunc_ln_reg_3135                                                   |   60|   0|   60|          0|
    |tt_read_reg_2942                                                    |   64|   0|   64|          0|
    |yy_read_reg_2949                                                    |   64|   0|   64|          0|
    |zext_ln180_reg_3207                                                 |    3|   0|   64|         61|
    |zext_ln187_reg_3232                                                 |    3|   0|    6|          3|
    |zext_ln201_reg_3287                                                 |    3|   0|    6|          3|
    +--------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                               | 3014|   0| 3185|        171|
    +--------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    8|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    8|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  runge_kutta_45|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  runge_kutta_45|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  runge_kutta_45|  return value|
|m_axi_X_BUS_AWVALID    |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWREADY    |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWADDR     |  out|   64|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWID       |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWLEN      |  out|    8|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWSIZE     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWBURST    |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWLOCK     |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWCACHE    |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWPROT     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWQOS      |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWREGION   |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_AWUSER     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WVALID     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WREADY     |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WDATA      |  out|  128|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WSTRB      |  out|   16|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WLAST      |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WID        |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_WUSER      |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARVALID    |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARREADY    |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARADDR     |  out|   64|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARID       |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARLEN      |  out|    8|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARSIZE     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARBURST    |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARLOCK     |  out|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARCACHE    |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARPROT     |  out|    3|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARQOS      |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARREGION   |  out|    4|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_ARUSER     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RVALID     |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RREADY     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RDATA      |   in|  128|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RLAST      |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RID        |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RUSER      |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_RRESP      |   in|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BVALID     |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BREADY     |  out|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BRESP      |   in|    2|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BID        |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_X_BUS_BUSER      |   in|    1|       m_axi|           X_BUS|       pointer|
|m_axi_T_BUS_AWVALID    |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWREADY    |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWADDR     |  out|   64|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWID       |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWLEN      |  out|    8|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWBURST    |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK     |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE    |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWPROT     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWQOS      |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWREGION   |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_AWUSER     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WVALID     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WREADY     |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WDATA      |  out|  128|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WSTRB      |  out|   16|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WLAST      |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WID        |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_WUSER      |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARVALID    |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARREADY    |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARADDR     |  out|   64|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARID       |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARLEN      |  out|    8|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARBURST    |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK     |  out|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE    |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARPROT     |  out|    3|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARQOS      |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARREGION   |  out|    4|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_ARUSER     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RVALID     |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RREADY     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RDATA      |   in|  128|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RLAST      |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RID        |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RUSER      |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_RRESP      |   in|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BVALID     |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BREADY     |  out|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BRESP      |   in|    2|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BID        |   in|    1|       m_axi|           T_BUS|       pointer|
|m_axi_T_BUS_BUSER      |   in|    1|       m_axi|           T_BUS|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

