==27690== Cachegrind, a cache and branch-prediction profiler
==27690== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27690== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27690== Command: ./mser .
==27690== 
--27690-- warning: L3 cache found, using its data for the LL simulation.
--27690-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27690-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LIP cache replacement will be used
==27690== 
==27690== Process terminating with default action of signal 15 (SIGTERM)
==27690==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27690==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27690== 
==27690== I   refs:      2,090,277,748
==27690== I1  misses:       24,899,587
==27690== LLi misses:            1,309
==27690== I1  miss rate:          1.19%
==27690== LLi miss rate:          0.00%
==27690== 
==27690== D   refs:        851,236,390  (575,948,105 rd   + 275,288,285 wr)
==27690== D1  misses:       53,446,823  ( 41,584,575 rd   +  11,862,248 wr)
==27690== LLd misses:        1,618,751  (    443,995 rd   +   1,174,756 wr)
==27690== D1  miss rate:           6.3% (        7.2%     +         4.3%  )
==27690== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==27690== 
==27690== LL refs:          78,346,410  ( 66,484,162 rd   +  11,862,248 wr)
==27690== LL misses:         1,620,060  (    445,304 rd   +   1,174,756 wr)
==27690== LL miss rate:            0.1% (        0.0%     +         0.4%  )
