{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749056260454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749056260455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  4 10:57:40 2025 " "Processing started: Wed Jun  4 10:57:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749056260455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749056260455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_conx -c uart_conx " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_conx -c uart_conx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749056260455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749056260695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749056260695 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "UART_Conx.sv(32) " "Verilog HDL Module Instantiation warning at UART_Conx.sv(32): ignored dangling comma in List of Port Connections" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1749056266094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conx " "Found entity 1: UART_Conx" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749056266095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749056266095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate " "Found entity 1: BaudRate" {  } { { "BaudRate.sv" "" { Text "C:/UART_SI/BaudRate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749056266096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749056266096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_conx " "Found entity 1: Sec_conx" {  } { { "Sec_conx.sv" "" { Text "C:/UART_SI/Sec_conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749056266097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749056266097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Conx " "Elaborating entity \"UART_Conx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749056266111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate BaudRate:baud_gen " "Elaborating entity \"BaudRate\" for hierarchy \"BaudRate:baud_gen\"" {  } { { "UART_Conx.sv" "baud_gen" { Text "C:/UART_SI/UART_Conx.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749056266118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sec_conx Sec_conx:urx " "Elaborating entity \"Sec_conx\" for hierarchy \"Sec_conx:urx\"" {  } { { "UART_Conx.sv" "urx" { Text "C:/UART_SI/UART_Conx.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749056266122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sec_conx.sv(75) " "Verilog HDL assignment warning at Sec_conx.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "Sec_conx.sv" "" { Text "C:/UART_SI/Sec_conx.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749056266124 "|UART_Conx|Sec_conx:urx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sec_conx.sv(80) " "Verilog HDL assignment warning at Sec_conx.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "Sec_conx.sv" "" { Text "C:/UART_SI/Sec_conx.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749056266124 "|UART_Conx|Sec_conx:urx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sec_conx.sv(83) " "Verilog HDL assignment warning at Sec_conx.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "Sec_conx.sv" "" { Text "C:/UART_SI/Sec_conx.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749056266125 "|UART_Conx|Sec_conx:urx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sec_conx.sv(91) " "Verilog HDL assignment warning at Sec_conx.sv(91): truncated value with size 32 to match size of target (4)" {  } { { "Sec_conx.sv" "" { Text "C:/UART_SI/Sec_conx.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749056266125 "|UART_Conx|Sec_conx:urx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749056266570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749056266654 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1749056266801 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749056266930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749056266930 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[0\] " "No output dependent on input pin \"BaudRate\[0\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[1\] " "No output dependent on input pin \"BaudRate\[1\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[2\] " "No output dependent on input pin \"BaudRate\[2\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[3\] " "No output dependent on input pin \"BaudRate\[3\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[4\] " "No output dependent on input pin \"BaudRate\[4\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[5\] " "No output dependent on input pin \"BaudRate\[5\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[6\] " "No output dependent on input pin \"BaudRate\[6\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[7\] " "No output dependent on input pin \"BaudRate\[7\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[8\] " "No output dependent on input pin \"BaudRate\[8\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[9\] " "No output dependent on input pin \"BaudRate\[9\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[10\] " "No output dependent on input pin \"BaudRate\[10\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[11\] " "No output dependent on input pin \"BaudRate\[11\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[12\] " "No output dependent on input pin \"BaudRate\[12\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[13\] " "No output dependent on input pin \"BaudRate\[13\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[14\] " "No output dependent on input pin \"BaudRate\[14\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BaudRate\[15\] " "No output dependent on input pin \"BaudRate\[15\]\"" {  } { { "UART_Conx.sv" "" { Text "C:/UART_SI/UART_Conx.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749056266989 "|UART_Conx|BaudRate[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749056266989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749056266990 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749056266990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749056266990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749056266990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749056267013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  4 10:57:47 2025 " "Processing ended: Wed Jun  4 10:57:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749056267013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749056267013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749056267013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749056267013 ""}
