Release 12.4 - xst M.81d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/lookahead.vhd" into library work
Parsing entity <alu_full_adder>.
Parsing architecture <Behavioral> of entity <alu_full_adder>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/mips_constant_pkg.vhd" into library work
Parsing package <MIPS_CONSTANT_PKG>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <Behavioral> of entity <full_adder>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/alu_1bit.vhd" into library work
Parsing entity <alu_1bit>.
Parsing architecture <Behavioral> of entity <alu_1bit>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\TriputMux.vhd" into library work
Parsing entity <TriputMux>.
Parsing architecture <Behavioral> of entity <triputmux>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\Hazarddetection.vhd" into library work
Parsing entity <Hazarddetection>.
Parsing architecture <Behavioral> of entity <hazarddetection>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\Forward.vhd" into library work
Parsing entity <Forwarding>.
Parsing architecture <Behavioral> of entity <forwarding>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/mux.vhd" into library work
Parsing entity <simple_multiplexer>.
Parsing architecture <Behavioral> of entity <simple_multiplexer>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/control.vhd" into library work
Parsing entity <control>.
Parsing architecture <Behavioral> of entity <control>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/ALUop.vhd" into library work
Parsing entity <ALUoperation>.
Parsing architecture <Behavioral> of entity <aluoperation>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/adder.vhd" into library work
Parsing entity <adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/processor.vhd" into library work
Parsing entity <PROCESSOR>.
Parsing architecture <Behavioral> of entity <processor>.
WARNING:HDLCompiler:946 - "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/processor.vhd" Line 316: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/processor.vhd" Line 324: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/processor.vhd" Line 331: Actual for formal port data_in is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/processor.vhd" Line 338: Actual for formal port data_in is neither a static name nor a globally static expression
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/memory.vhd" into library work
Parsing entity <memory>.
Parsing architecture <Behavioral> of entity <memory>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/com.vhd" into library work
Parsing entity <com>.
Parsing architecture <Behavioral> of entity <com>.
Parsing VHDL file "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/toplevel.vhd" into library work
Parsing entity <toplevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <toplevel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <com> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/com.vhd" Line 231. Case statement is complete. others clause is never selected

Elaborating entity <memory> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PROCESSOR> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALUoperation> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <alu_1bit> (architecture <Behavioral>) from library <work>.

Elaborating entity <alu_full_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <register_file> (architecture <Behavioral>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "\Users\eiriklf\git\dmkonsttdt4255_work\exersise2version1\file/processor.vhd" Line 83: <regi> remains a black-box since it has no binding entity.

Elaborating entity <Forwarding> (architecture <Behavioral>) from library <work>.

Elaborating entity <control> (architecture <Behavioral>) from library <work>.

Elaborating entity <Hazarddetection> (architecture <Behavioral>) from library <work>.

Elaborating entity <adder> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <full_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <TriputMux> (architecture <Behavioral>) from library <work>.

Elaborating entity <simple_multiplexer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <simple_multiplexer> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <simple_multiplexer> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <toplevel>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/toplevel.vhd".
        MEM_ADDR_BUS = 32
        MEM_DATA_BUS = 32
    Summary:
	inferred   6 Multiplexer(s).
Unit <toplevel> synthesized.

Synthesizing Unit <com>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/com.vhd".
        MEM_ADDR_BUS = 32
        MEM_DATA_BUS = 32
        INPUT_BUS_WIDTH = 32
    Found 32-bit register for signal <status>.
    Found 32-bit register for signal <bus_data_out>.
    Found 32-bit register for signal <read_addr>.
    Found 32-bit register for signal <write_addr>.
    Found 32-bit register for signal <write_data>.
    Found 1-bit register for signal <write_enable>.
    Found 1-bit register for signal <processor_enable>.
    Found 1-bit register for signal <write_imem>.
    Found 32-bit register for signal <internal_data_out>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 195 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <com> synthesized.

Synthesizing Unit <memory>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/memory.vhd".
        N = 32
        M = 8
WARNING:Xst:647 - Input <W_ADDR<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADDR<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x32-bit dual-port RAM <Mram_MEM> for signal <MEM>.
    Found 8-bit register for signal <address_reg<7:0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <memory> synthesized.

Synthesizing Unit <PROCESSOR>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd".
        MEM_ADDR_BUS = 32
        MEM_DATA_BUS = 32
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd" line 288: Output port <FLAGS_Carry> of the instance <ALUTD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd" line 288: Output port <FLAGS_Overflow> of the instance <ALUTD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd" line 288: Output port <FLAGS_Negative> of the instance <ALUTD> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd" line 361: Output port <IFIDwrite> of the instance <DETECTION_UNIT> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd" line 374: Output port <COUT> of the instance <Addressincrementer> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/processor.vhd" line 381: Output port <COUT> of the instance <ADDRESSADDER> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <PROCESSOR> synthesized.

Synthesizing Unit <ALUoperation>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/aluop.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <ALUoperation> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd".
        N = 32
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 77: Output port <COUT> of the instance <BEGIN_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 77: Output port <SET> of the instance <BEGIN_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <COUT> of the instance <GEN_ALU[2].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <SET> of the instance <GEN_ALU[2].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <COUT> of the instance <GEN_ALU[3].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <SET> of the instance <GEN_ALU[3].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <COUT> of the instance <GEN_ALU[4].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <SET> of the instance <GEN_ALU[4].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <COUT> of the instance <GEN_ALU[5].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <SET> of the instance <GEN_ALU[5].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <COUT> of the instance <GEN_ALU[6].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <SET> of the instance <GEN_ALU[6].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <COUT> of the instance <GEN_ALU[7].NEXT_ALU1B> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu.vhd" line 95: Output port <SET> of the instance <GEN_ALU[7].NEXT_ALU1B> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <alu_1bit>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/alu_1bit.vhd".
    Summary:
	inferred   5 Multiplexer(s).
Unit <alu_1bit> synthesized.

Synthesizing Unit <alu_full_adder>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/lookahead.vhd".
    Summary:
Unit <alu_full_adder> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/register_file.vhd".
WARNING:Xst:647 - Input <RESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x32-bit dual-port RAM <Mram_REGS> for signal <REGS>.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <PC>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/pc.vhd".
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <Forwarding>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/forward.vhd".
    Found 5-bit comparator equal for signal <RS[4]_MEMWbregisterRD[4]_equal_5_o> created at line 56
    Found 5-bit comparator equal for signal <RS[4]_ExmemregisterRD[4]_equal_6_o> created at line 56
    Found 5-bit comparator equal for signal <RT[4]_MEMWbregisterRD[4]_equal_13_o> created at line 74
    Found 5-bit comparator equal for signal <RT[4]_ExmemregisterRD[4]_equal_14_o> created at line 74
    Summary:
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Forwarding> synthesized.

Synthesizing Unit <control>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/control.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred  18 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <Hazarddetection>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/hazarddetection.vhd".
WARNING:Xst:647 - Input <IDEXCONTROL<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IDEXregisterRT<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <InstructionType<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <IFIDwrite> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Hazarddetection> synthesized.

Synthesizing Unit <adder>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/adder.vhd".
        N = 32
    Summary:
	no macro.
Unit <adder> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/full_adder.vhd".
    Summary:
Unit <full_adder> synthesized.

Synthesizing Unit <TriputMux>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/triputmux.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <R> created at line 36.
    Summary:
	inferred   1 Multiplexer(s).
Unit <TriputMux> synthesized.

Synthesizing Unit <simple_multiplexer_1>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/mux.vhd".
        N = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <simple_multiplexer_1> synthesized.

Synthesizing Unit <simple_multiplexer_2>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/mux.vhd".
        N = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <simple_multiplexer_2> synthesized.

Synthesizing Unit <simple_multiplexer_3>.
    Related source file is "/users/eiriklf/git/dmkonsttdt4255_work/exersise2version1/file/mux.vhd".
        N = 9
    Summary:
	inferred   1 Multiplexer(s).
Unit <simple_multiplexer_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
# Registers                                            : 12
 1-bit register                                        : 3
 32-bit register                                       : 7
 8-bit register                                        : 2
# Comparators                                          : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 22
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 45
 5-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 194
 1-bit xor2                                            : 193
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <status_29> in Unit <TDT4255_COM> is equivalent to the following 29 FFs/Latches, which will be removed : <status_28> <status_27> <status_26> <status_25> <status_24> <status_23> <status_22> <status_21> <status_20> <status_19> <status_18> <status_17> <status_16> <status_15> <status_14> <status_13> <status_12> <status_11> <status_10> <status_9> <status_8> <status_7> <status_6> <status_5> <status_4> <status_3> <status_2> <status_1> <status_0> 
WARNING:Xst:1710 - FF/Latch <status_29> (without init value) has a constant value of 0 in block <TDT4255_COM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <status<0:1>> (without init value) have a constant value of 0 in block <com>.

Synthesizing (advanced) Unit <memory>.
INFO:Xst:3040 - The RAM <Mram_MEM> will be implemented as a BLOCK RAM, absorbing the following register(s): <address_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <MemWrite>      | high     |
    |     addrA          | connected to signal <W_ADDR>        |          |
    |     diA            | connected to signal <WRITE_DATA>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | fall     |
    |     addrB          | connected to signal <ADDR>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <memory> synthesized (advanced).

Synthesizing (advanced) Unit <register_file>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_REGS> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <RW>            | high     |
    |     addrA          | connected to signal <RD_ADDR>       |          |
    |     diA            | connected to signal <WRITE_DATA>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <RS_ADDR>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_REGS1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | fall     |
    |     weA            | connected to signal <RW>            | high     |
    |     addrA          | connected to signal <RD_ADDR>       |          |
    |     diA            | connected to signal <WRITE_DATA>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <RT_ADDR>       |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <register_file> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x32-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
# Registers                                            : 197
 Flip-Flops                                            : 197
# Comparators                                          : 4
 5-bit comparator equal                                : 4
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 22
 2-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 13
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 45
 5-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 194
 1-bit xor2                                            : 193
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <TDT4255_COM/FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 001   | 001
 011   | 011
 010   | 010
 101   | 101
 110   | 110
 111   | 111
-------------------

Optimizing unit <toplevel> ...

Optimizing unit <com> ...

Optimizing unit <PROCESSOR> ...

Optimizing unit <PC> ...

Optimizing unit <adder> ...

Optimizing unit <alu> ...

Optimizing unit <alu_1bit> ...
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/write_addr_8> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_31> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_30> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_29> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_28> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_27> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_26> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_25> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_24> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_23> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_22> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_21> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_20> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_19> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_18> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_17> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_16> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_15> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_14> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_13> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_12> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_11> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_10> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_9> of sequential type is unconnected in block <toplevel>.
WARNING:Xst:2677 - Node <TDT4255_COM/read_addr_8> of sequential type is unconnected in block <toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block toplevel, actual ratio is 9.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal clk_BUFGP. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 615
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 10
#      LUT3                        : 157
#      LUT4                        : 56
#      LUT5                        : 52
#      LUT6                        : 326
#      MUXCY                       : 11
#      VCC                         : 1
# FlipFlops/Latches                : 152
#      FDCE                        : 32
#      FDR                         : 88
#      FDRE                        : 32
# RAMS                             : 16
#      RAM32M                      : 10
#      RAM32X1D                    : 4
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 137
#      IBUF                        : 73
#      OBUF                        : 64
# Others                           : 4
#      regi                        : 4

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             152  out of  18224     0%  
 Number of Slice LUTs:                  650  out of   9112     7%  
    Number used as Logic:               602  out of   9112     6%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    670
   Number with an unused Flip Flop:     518  out of    670    77%  
   Number with an unused LUT:            20  out of    670     2%  
   Number of fully used LUT-FF pairs:   132  out of    670    19%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 138  out of    232    59%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 168   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 14.199ns (Maximum Frequency: 70.427MHz)
   Minimum input arrival time before clock: 15.944ns
   Maximum output required time after clock: 4.696ns
   Maximum combinational path delay: 29.692ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.199ns (frequency: 70.427MHz)
  Total number of paths / destination ports: 3322 / 320
-------------------------------------------------------------------------
Delay:               7.100ns (Levels of Logic = 14)
  Source:            MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS5 (RAM)
  Destination:       MIPS_SC_PROCESSOR/COUNTER/data_31 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS5 to MIPS_SC_PROCESSOR/COUNTER/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOA1     1   1.390   0.682  MIPS_SC_PROCESSOR/REGISTER_F/Mram_REGS5 (MIPS_SC_PROCESSOR/REGISTER_F/RS_ADDR[4]_read_port_2_OUT<25>)
     LUT6:I5->O            1   0.373   1.299  MIPS_SC_PROCESSOR/REGISTER_F/Mmux_RS181 (MIPS_SC_PROCESSOR/Read_Data1<25>)
     LUT6:I0->O            1   0.373   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_lut<0> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_lut<0>)
     MUXCY:S->O            1   0.330   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<0> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<0>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<1> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<1>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<2> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<2>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<3> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<3>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<4> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<4>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<5> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<5>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<6> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<6>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<7> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<7>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<8> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<8>)
     MUXCY:CI->O           1   0.032   0.000  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<9> (MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<9>)
     MUXCY:CI->O          32   0.332   1.520  MIPS_SC_PROCESSOR/Mmux_branch_ok1_wg_cy<10> (MIPS_SC_PROCESSOR/branch_ok)
     LUT6:I5->O            1   0.373   0.000  MIPS_SC_PROCESSOR/MUX5/Mmux_output210 (MIPS_SC_PROCESSOR/FinalPCAddress<10>)
     FDCE:D                    0.142          MIPS_SC_PROCESSOR/COUNTER/data_10
    ----------------------------------------
    Total                      7.100ns (3.599ns logic, 3.501ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12897 / 455
-------------------------------------------------------------------------
Offset:              15.944ns (Levels of Logic = 13)
  Source:            MIPS_SC_PROCESSOR/IFID:data_out<33> (PAD)
  Destination:       MIPS_SC_PROCESSOR/COUNTER/data_31 (FF)
  Destination Clock: clk rising

  Data Path: MIPS_SC_PROCESSOR/IFID:data_out<33> to MIPS_SC_PROCESSOR/COUNTER/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    regi:data_out<33>      3   0.000   1.144  MIPS_SC_PROCESSOR/IFID (MIPS_SC_PROCESSOR/IFIDs<33>)
     LUT4:I0->O            2   0.364   0.726  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[2].NEXT_FA/Mxor_R_xo<0>21 (MIPS_SC_PROCESSOR/ADDRESSADDER/N31)
     LUT5:I4->O            3   0.373   0.766  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[4].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N11)
     LUT5:I4->O            3   0.373   0.766  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[6].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N2)
     LUT5:I4->O            3   0.373   0.766  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[8].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N3)
     LUT5:I4->O            3   0.373   0.766  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[10].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N4)
     LUT5:I4->O            3   0.373   0.766  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[12].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N5)
     LUT5:I4->O            4   0.373   0.804  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[14].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N6)
     LUT5:I4->O            5   0.373   0.841  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[16].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N7)
     LUT6:I5->O            4   0.373   0.804  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[20].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N9)
     LUT6:I5->O            4   0.373   0.804  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[24].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N111)
     LUT4:I3->O            2   0.373   0.726  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[26].NEXT_FA/Mxor_R_xo<0>11 (MIPS_SC_PROCESSOR/ADDRESSADDER/N12)
     LUT6:I5->O            1   0.373   1.283  MIPS_SC_PROCESSOR/ADDRESSADDER/GEN_ADDER[29].NEXT_FA/Mxor_R_xo<0>1 (MIPS_SC_PROCESSOR/BranchAdder<29>)
     LUT6:I1->O            1   0.373   0.000  MIPS_SC_PROCESSOR/MUX5/Mmux_output22 (MIPS_SC_PROCESSOR/FinalPCAddress<29>)
     FDCE:D                    0.142          MIPS_SC_PROCESSOR/COUNTER/data_29
    ----------------------------------------
    Total                     15.944ns (4.982ns logic, 10.962ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 203 / 203
-------------------------------------------------------------------------
Offset:              4.696ns (Levels of Logic = 1)
  Source:            TDT4255_COM/processor_enable (FF)
  Destination:       MIPS_SC_PROCESSOR/IDEX:Data_in<170> (PAD)
  Source Clock:      clk rising

  Data Path: TDT4255_COM/processor_enable to MIPS_SC_PROCESSOR/IDEX:Data_in<170>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             58   0.633   2.171  TDT4255_COM/processor_enable (TDT4255_COM/processor_enable)
     LUT5:I2->O           32   0.373   1.519  MIPS_SC_PROCESSOR/CONTROL_OUTPUT/Mmux_output11 (MIPS_SC_PROCESSOR/chosen_OP<0>)
    regi:Data_in<170>          0.000          MIPS_SC_PROCESSOR/IDEX
    ----------------------------------------
    Total                      4.696ns (1.006ns logic, 3.690ns route)
                                       (21.4% logic, 78.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 421751 / 366
-------------------------------------------------------------------------
Delay:               29.692ns (Levels of Logic = 19)
  Source:            MIPS_SC_PROCESSOR/EXMEM:data_out<0> (PAD)
  Destination:       MIPS_SC_PROCESSOR/EXMEM:Data_in<37> (PAD)

  Data Path: MIPS_SC_PROCESSOR/EXMEM:data_out<0> to MIPS_SC_PROCESSOR/EXMEM:Data_in<37>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    regi:data_out<0>       3   0.000   1.367  MIPS_SC_PROCESSOR/EXMEM (MIPS_SC_PROCESSOR/EXMEMs<0>)
     LUT6:I1->O           65   0.373   2.554  MIPS_SC_PROCESSOR/Forwardunit/EXMEMregwrite_GND_24_o_AND_67_o1 (MIPS_SC_PROCESSOR/Forwardunit/EXMEMregwrite_GND_24_o_AND_67_o)
     LUT6:I0->O            2   0.373   1.014  MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_69_o (MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_EXMEMregwrite_AND_69_o)
     LUT3:I0->O           32   0.373   1.808  MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RT[4]_AND_78_o3 (MIPS_SC_PROCESSOR/Forwardunit/MEMWBregwrite_RT[4]_AND_78_o)
     LUT6:I3->O            3   0.373   0.904  MIPS_SC_PROCESSOR/ForwardmuxB/Mmux_R231 (MIPS_SC_PROCESSOR/ForwardBout<2>)
     LUT3:I1->O            6   0.373   1.477  MIPS_SC_PROCESSOR/MUX2/Mmux_output231 (MIPS_SC_PROCESSOR/ChosenALUInput<2>)
     LUT6:I1->O            2   0.373   1.014  MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU1B/FULLADDER_ALU/G1 (MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU1B/FULLADDER_ALU/G)
     LUT5:I2->O            2   0.373   1.104  MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU1B/FULLADDER_ALU/G3 (MIPS_SC_PROCESSOR/ALUTD/Generates<0>)
     LUT5:I1->O            5   0.364   1.442  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<1>11 (MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<1>)
     LUT6:I1->O            1   0.373   0.682  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<3>11_SW0 (N44)
     LUT6:I5->O            5   0.373   1.442  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<3>11 (MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<3>)
     LUT6:I1->O            1   0.373   0.682  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<5>11_SW0 (N46)
     LUT6:I5->O            4   0.373   1.182  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<5>11 (MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<5>)
     LUT4:I0->O            1   0.364   0.682  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<6>18_SW0 (N48)
     LUT6:I5->O            3   0.373   1.144  MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<6>18 (MIPS_SC_PROCESSOR/ALUTD/COUT_AUX<6>)
     LUT6:I2->O            2   0.364   1.343  MIPS_SC_PROCESSOR/ALUTD/LAST_ALU1B/FULLADDER_ALU/C21 (MIPS_SC_PROCESSOR/ALUTD/LAST_ALU1B/COUT<1>)
     LUT6:I0->O            2   0.373   1.104  MIPS_SC_PROCESSOR/ALUTD/LAST_ALU1B/FULLADDER_ALU/C31 (MIPS_SC_PROCESSOR/ALUTD/FULL_COUT<30>)
     LUT6:I2->O            1   0.364   0.682  MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU1B/Mmux_RES_AUX11 (MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU1B/Mmux_RES_AUX1)
     LUT6:I5->O            2   0.373   1.014  MIPS_SC_PROCESSOR/ALUTD/BEGIN_ALU1B/Mmux_RES_AUX12 (MIPS_SC_PROCESSOR/ALUTD/R_AUX<0>)
     LUT3:I0->O            0   0.373   0.000  MIPS_SC_PROCESSOR/ALUTD/Mmux_R110 (MIPS_SC_PROCESSOR/ALU_Result<0>)
    regi:Data_in<37>           0.000          MIPS_SC_PROCESSOR/EXMEM
    ----------------------------------------
    Total                     29.692ns (7.051ns logic, 22.641ns route)
                                       (23.7% logic, 76.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.065|    7.100|    4.521|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.07 secs
 
--> 

Total memory usage is 271624 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   66 (   0 filtered)
Number of infos    :   24 (   0 filtered)

