<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64InstrInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AArch64InstrInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64InstrInfo_8h_source.html">AArch64InstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64MachineFunctionInfo_8h_source.html">AArch64MachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ArrayRef_8h_source.html">llvm/ADT/ArrayRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="STLExtras_8h_source.html">llvm/ADT/STLExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SmallVector_8h_source.html">llvm/ADT/SmallVector.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineBasicBlock_8h_source.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineCombinerPattern_8h_source.html">llvm/CodeGen/MachineCombinerPattern.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFrameInfo_8h_source.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunction_8h_source.html">llvm/CodeGen/MachineFunction.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstr_8h_source.html">llvm/CodeGen/MachineInstr.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineInstrBuilder_8h_source.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineMemOperand_8h_source.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineModuleInfo_8h_source.html">llvm/CodeGen/MachineModuleInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineOperand_8h_source.html">llvm/CodeGen/MachineOperand.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StackMaps_8h_source.html">llvm/CodeGen/StackMaps.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetSubtargetInfo_8h_source.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugInfoMetadata_8h_source.html">llvm/IR/DebugInfoMetadata.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DebugLoc_8h_source.html">llvm/IR/DebugLoc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCAsmInfo_8h_source.html">llvm/MC/MCAsmInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstBuilder_8h_source.html">llvm/MC/MCInstBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Casting_8h_source.html">llvm/Support/Casting.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_8h_source.html">llvm/Support/CodeGen.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Compiler_8h_source.html">llvm/Support/Compiler.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LEB128_8h_source.html">llvm/Support/LEB128.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MathExtras_8h_source.html">llvm/Support/MathExtras.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOptions_8h_source.html">llvm/Target/TargetOptions.h</a>&quot;</code><br />
<code>#include &lt;cassert&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;iterator&gt;</code><br />
<code>#include &lt;utility&gt;</code><br />
<code>#include &quot;AArch64GenInstrInfo.inc&quot;</code><br />
</div>
<p><a href="AArch64InstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f" id="r_a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cacd3c36ea1b8c5eb3fd95f8c35cca" id="r_ae7cacd3c36ea1b8c5eb3fd95f8c35cca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7cacd3c36ea1b8c5eb3fd95f8c35cca">GET_INSTRINFO_HELPERS</a></td></tr>
<tr class="separator:ae7cacd3c36ea1b8c5eb3fd95f8c35cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cd09032654ae05bb2a11b7c60a1cdd" id="r_a68cd09032654ae05bb2a11b7c60a1cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68cd09032654ae05bb2a11b7c60a1cdd">GET_INSTRMAP_INFO</a></td></tr>
<tr class="separator:a68cd09032654ae05bb2a11b7c60a1cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a317497ce5235c135f0b4d4ab463f1847" id="r_a317497ce5235c135f0b4d4ab463f1847"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> { <a class="el" href="#a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3">AK_Write</a> = 0x01
, <a class="el" href="#a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794">AK_Read</a> = 0x10
, <a class="el" href="#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a> = 0x11
 }</td></tr>
<tr class="separator:a317497ce5235c135f0b4d4ab463f1847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0a82cf9ab3cf0c256918c17512f987" id="r_abb0a82cf9ab3cf0c256918c17512f987"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> { <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">Default</a>
, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>
, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>
 }</td></tr>
<tr class="separator:abb0a82cf9ab3cf0c256918c17512f987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25253bd68535ed8bdcb98a751098fe4" id="r_ae25253bd68535ed8bdcb98a751098fe4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a> { <br />
&#160;&#160;<a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a">MachineOutlinerDefault</a>
, <a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7">MachineOutlinerTailCall</a>
, <a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a">MachineOutlinerNoLRSave</a>
, <a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c">MachineOutlinerThunk</a>
, <br />
&#160;&#160;<a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585">MachineOutlinerRegSave</a>
<br />
 }</td></tr>
<tr class="memdesc:ae25253bd68535ed8bdcb98a751098fe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constants defining how certain sequences should be outlined.  <a href="#ae25253bd68535ed8bdcb98a751098fe4">More...</a><br /></td></tr>
<tr class="separator:ae25253bd68535ed8bdcb98a751098fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0b0a572164f8fccd5474cb6babed129" id="r_ab0b0a572164f8fccd5474cb6babed129"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a> { <a class="el" href="#ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08">LRUnavailableSomewhere</a> = 0x2
, <a class="el" href="#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = 0x4
, <a class="el" href="#ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823">UnsafeRegsDead</a> = 0x8
 }</td></tr>
<tr class="separator:ab0b0a572164f8fccd5474cb6babed129"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aae34e9ed9446266fe2dcc421cc67093f" id="r_aae34e9ed9446266fe2dcc421cc67093f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae34e9ed9446266fe2dcc421cc67093f">parseCondBranch</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="classllvm_1_1Target.html">Target</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>)</td></tr>
<tr class="separator:aae34e9ed9446266fe2dcc421cc67093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4847fec83cba37133072e8930de7eb0e" id="r_a4847fec83cba37133072e8930de7eb0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4847fec83cba37133072e8930de7eb0e">getBranchDisplacementBits</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4847fec83cba37133072e8930de7eb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f4a66d99dba4cf2a2c1054d796cf9c" id="r_a18f4a66d99dba4cf2a2c1054d796cf9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18f4a66d99dba4cf2a2c1054d796cf9c">removeCopies</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> VReg)</td></tr>
<tr class="separator:a18f4a66d99dba4cf2a2c1054d796cf9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef21a685c4183683271cbaa741991f12" id="r_aef21a685c4183683271cbaa741991f12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef21a685c4183683271cbaa741991f12">canFoldIntoCSel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">NewVReg</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="separator:aef21a685c4183683271cbaa741991f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de3723766632d625fae11642a4583ae" id="r_a1de3723766632d625fae11642a4583ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1de3723766632d625fae11642a4583ae">canBeExpandedToORR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> BitSize)</td></tr>
<tr class="memdesc:a1de3723766632d625fae11642a4583ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if a MOVi32imm or MOVi64imm can be expanded to an ORRxx.  <br /></td></tr>
<tr class="separator:a1de3723766632d625fae11642a4583ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77dea00ee37a964ad5edf6072fb35071" id="r_a77dea00ee37a964ad5edf6072fb35071"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77dea00ee37a964ad5edf6072fb35071">UpdateOperandRegClass</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="separator:a77dea00ee37a964ad5edf6072fb35071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d936cb9197b15ae6b41f8a52592961" id="r_aa3d936cb9197b15ae6b41f8a52592961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa3d936cb9197b15ae6b41f8a52592961">convertToNonFlagSettingOpc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:aa3d936cb9197b15ae6b41f8a52592961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the opcode that does not set flags when possible - otherwise return the original opcode.  <br /></td></tr>
<tr class="separator:aa3d936cb9197b15ae6b41f8a52592961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a5a038e1b77984ca9710992b68b938" id="r_a19a5a038e1b77984ca9710992b68b938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19a5a038e1b77984ca9710992b68b938">areCFlagsAccessedBetweenInstrs</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="BlockVerifier_8cpp.html#ae45c7d73c0ff5d177b59153ffae77f84">From</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> To, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AccessToCheck</a>=<a class="el" href="#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a>)</td></tr>
<tr class="memdesc:a19a5a038e1b77984ca9710992b68b938"><td class="mdescLeft">&#160;</td><td class="mdescRight">True when condition flags are accessed (either by writing or reading) on the instruction trace starting at From and ending at To.  <br /></td></tr>
<tr class="separator:a19a5a038e1b77984ca9710992b68b938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30270b20b168cbb68c654812dd91db96" id="r_a30270b20b168cbb68c654812dd91db96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a30270b20b168cbb68c654812dd91db96">sForm</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="memdesc:a30270b20b168cbb68c654812dd91db96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get opcode of S version of Instr.  <br /></td></tr>
<tr class="separator:a30270b20b168cbb68c654812dd91db96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8cec029e7a55bb4cc72a055c5f7b641" id="r_ae8cec029e7a55bb4cc72a055c5f7b641"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae8cec029e7a55bb4cc72a055c5f7b641">areCFlagsAliveInSuccessors</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:ae8cec029e7a55bb4cc72a055c5f7b641"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if AArch64::NZCV should be alive in successors of MBB.  <br /></td></tr>
<tr class="separator:ae8cec029e7a55bb4cc72a055c5f7b641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fefa051734eb13c5ee1a4741fe03310" id="r_a3fefa051734eb13c5ee1a4741fe03310"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3fefa051734eb13c5ee1a4741fe03310">findCondCodeUseOperandIdxForBranchOrSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="separator:a3fefa051734eb13c5ee1a4741fe03310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088e2740f3c34806eb6ecdf02a03a958" id="r_a088e2740f3c34806eb6ecdf02a03a958"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a088e2740f3c34806eb6ecdf02a03a958">findCondCodeUsedByInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr)</td></tr>
<tr class="memdesc:a088e2740f3c34806eb6ecdf02a03a958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find a condition code used by the instruction.  <br /></td></tr>
<tr class="separator:a088e2740f3c34806eb6ecdf02a03a958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833c45aff4e26b616764ec936994bf45" id="r_a833c45aff4e26b616764ec936994bf45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a833c45aff4e26b616764ec936994bf45">getUsedNZCV</a> (<a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="separator:a833c45aff4e26b616764ec936994bf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d94dbb2ca88224dfaf3377e3adf7cf" id="r_a22d94dbb2ca88224dfaf3377e3adf7cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a22d94dbb2ca88224dfaf3377e3adf7cf">isADDSRegImm</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a22d94dbb2ca88224dfaf3377e3adf7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7713f36f3b42f9196c16db0d7493b466" id="r_a7713f36f3b42f9196c16db0d7493b466"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7713f36f3b42f9196c16db0d7493b466">isSUBSRegImm</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode)</td></tr>
<tr class="separator:a7713f36f3b42f9196c16db0d7493b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ba8826b4f8e7008ae9453968ed35fa" id="r_a80ba8826b4f8e7008ae9453968ed35fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80ba8826b4f8e7008ae9453968ed35fa">canInstrSubstituteCmpInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CmpInstr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a80ba8826b4f8e7008ae9453968ed35fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CmpInstr can be substituted by MI.  <br /></td></tr>
<tr class="separator:a80ba8826b4f8e7008ae9453968ed35fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc60439888b36449abcb98f47d23ec6" id="r_a7dc60439888b36449abcb98f47d23ec6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7dc60439888b36449abcb98f47d23ec6">canCmpInstrBeRemoved</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CmpInstr</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">CmpValue</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">CCUseInstrs</a>, <a class="el" href="classbool.html">bool</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">IsInvertCC</a>)</td></tr>
<tr class="separator:a7dc60439888b36449abcb98f47d23ec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7907102e3fee77f3105915033fa318a8" id="r_a7907102e3fee77f3105915033fa318a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7907102e3fee77f3105915033fa318a8">getRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a7907102e3fee77f3105915033fa318a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bee6e7bc0ab5c00b5331eddb64e7ac4" id="r_a6bee6e7bc0ab5c00b5331eddb64e7ac4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6bee6e7bc0ab5c00b5331eddb64e7ac4">scaleOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, int64_t &amp;<a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:a6bee6e7bc0ab5c00b5331eddb64e7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372af6912a0c5feb882c8194f28ab8b2" id="r_a372af6912a0c5feb882c8194f28ab8b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a372af6912a0c5feb882c8194f28ab8b2">canPairLdStOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FirstOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SecondOpc</a>)</td></tr>
<tr class="separator:a372af6912a0c5feb882c8194f28ab8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6785462ddb955dc6a9a79d592dd9718" id="r_ac6785462ddb955dc6a9a79d592dd9718"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac6785462ddb955dc6a9a79d592dd9718">shouldClusterFI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, int <a class="el" href="classllvm_1_1ilist__node__impl.html">FI1</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">Offset1</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Opcode1</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">FI2</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">Offset2</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Opcode2</a>)</td></tr>
<tr class="separator:ac6785462ddb955dc6a9a79d592dd9718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa729784bba6bc69c8ee861b40ce7e377" id="r_aa729784bba6bc69c8ee861b40ce7e377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa729784bba6bc69c8ee861b40ce7e377">AddSubReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="separator:aa729784bba6bc69c8ee861b40ce7e377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00bd5f8fc1c23cffaa56ecb4cf6443d4" id="r_a00bd5f8fc1c23cffaa56ecb4cf6443d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00bd5f8fc1c23cffaa56ecb4cf6443d4">forwardCopyWillClobberTuple</a> (<a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> NumRegs)</td></tr>
<tr class="separator:a00bd5f8fc1c23cffaa56ecb4cf6443d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4c3921369b6b1fef886bfa979b6d2a" id="r_afb4c3921369b6b1fef886bfa979b6d2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb4c3921369b6b1fef886bfa979b6d2a">storeRegPairToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classbool.html">bool</a> IsKill, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SubIdx0</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SubIdx1</a>, int FI, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO)</td></tr>
<tr class="separator:afb4c3921369b6b1fef886bfa979b6d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1601d92ffdfcf6fe48b40b6a7cf8d59" id="r_ab1601d92ffdfcf6fe48b40b6a7cf8d59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1601d92ffdfcf6fe48b40b6a7cf8d59">loadRegPairFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SubIdx0</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SubIdx1</a>, int FI, <a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO)</td></tr>
<tr class="separator:ab1601d92ffdfcf6fe48b40b6a7cf8d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6030b34ba7d1e280088089c0e269bbed" id="r_a6030b34ba7d1e280088089c0e269bbed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6030b34ba7d1e280088089c0e269bbed">appendVGScaledOffsetExpr</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classchar.html">char</a> &gt; &amp;Expr, int NumBytes, int <a class="el" href="classllvm_1_1ilist__node__impl.html">NumVGScaledBytes</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VG</a>, <a class="el" href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a> &amp;Comment)</td></tr>
<tr class="separator:a6030b34ba7d1e280088089c0e269bbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad301df8bf0c11d0c17113d3c221025d8" id="r_ad301df8bf0c11d0c17113d3c221025d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MCCFIInstruction.html">MCCFIInstruction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad301df8bf0c11d0c17113d3c221025d8">createDefCFAExpression</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;<a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>)</td></tr>
<tr class="separator:ad301df8bf0c11d0c17113d3c221025d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea02c3c9f298ea50ec11bb7c8201525a" id="r_aea02c3c9f298ea50ec11bb7c8201525a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aea02c3c9f298ea50ec11bb7c8201525a">emitFrameOffsetAdj</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, int64_t <a class="el" href="ELF__riscv_8cpp.html#a250e66aa31a03567cc345ca1bc463b8c">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a> Flag, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NeedsWinCFI</a>, <a class="el" href="classbool.html">bool</a> *HasWinCFI, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EmitCFAOffset</a>, <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> CFAOffset, <a class="el" href="classunsigned.html">unsigned</a> FrameReg)</td></tr>
<tr class="separator:aea02c3c9f298ea50ec11bb7c8201525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31643f4a8497b19fbc2891b312eb7c2d" id="r_a31643f4a8497b19fbc2891b312eb7c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31643f4a8497b19fbc2891b312eb7c2d">isCombineInstrSettingFlag</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a31643f4a8497b19fbc2891b312eb7c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1b3c004a879852010caa15e70109e0" id="r_aac1b3c004a879852010caa15e70109e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aac1b3c004a879852010caa15e70109e0">isCombineInstrCandidate32</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aac1b3c004a879852010caa15e70109e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10faaea75a2dba1bf0bbdd2daeb7b953" id="r_a10faaea75a2dba1bf0bbdd2daeb7b953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a10faaea75a2dba1bf0bbdd2daeb7b953">isCombineInstrCandidate64</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a10faaea75a2dba1bf0bbdd2daeb7b953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fae3db628b477b713990d7a58732ea" id="r_a89fae3db628b477b713990d7a58732ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89fae3db628b477b713990d7a58732ea">isCombineInstrCandidateFP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)</td></tr>
<tr class="separator:a89fae3db628b477b713990d7a58732ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c83ea77a8a90f821157e321ff1ad5b" id="r_ae0c83ea77a8a90f821157e321ff1ad5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0c83ea77a8a90f821157e321ff1ad5b">isCombineInstrCandidate</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ae0c83ea77a8a90f821157e321ff1ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a77823ca1d474b22f9b923674749a14" id="r_a8a77823ca1d474b22f9b923674749a14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a77823ca1d474b22f9b923674749a14">canCombine</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CombineOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ZeroReg</a>=0, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">CheckZeroReg</a>=false)</td></tr>
<tr class="separator:a8a77823ca1d474b22f9b923674749a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af975a2c02ec432e792cd734ce52fa02c" id="r_af975a2c02ec432e792cd734ce52fa02c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af975a2c02ec432e792cd734ce52fa02c">canCombineWithMUL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> MulOpc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ZeroReg</a>)</td></tr>
<tr class="separator:af975a2c02ec432e792cd734ce52fa02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d8faa716c9389c680c284bc9284c113" id="r_a6d8faa716c9389c680c284bc9284c113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6d8faa716c9389c680c284bc9284c113">canCombineWithFMUL</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, <a class="el" href="classunsigned.html">unsigned</a> MulOpc)</td></tr>
<tr class="separator:a6d8faa716c9389c680c284bc9284c113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0aa3ba35c12ee51c941a5c1c1e275e" id="r_afd0aa3ba35c12ee51c941a5c1c1e275e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd0aa3ba35c12ee51c941a5c1c1e275e">getMaddPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="memdesc:afd0aa3ba35c12ee51c941a5c1c1e275e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find instructions that can be turned into madd.  <br /></td></tr>
<tr class="separator:afd0aa3ba35c12ee51c941a5c1c1e275e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0da9705518e24c1435d33d0ad806b3e" id="r_ad0da9705518e24c1435d33d0ad806b3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad0da9705518e24c1435d33d0ad806b3e">getFMAPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="memdesc:ad0da9705518e24c1435d33d0ad806b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-Point Support.  <br /></td></tr>
<tr class="separator:ad0da9705518e24c1435d33d0ad806b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90b2efcdfc682d9a3fc934694d1557c" id="r_ac90b2efcdfc682d9a3fc934694d1557c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac90b2efcdfc682d9a3fc934694d1557c">getFMULPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="separator:ac90b2efcdfc682d9a3fc934694d1557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57689e93fb5c73a91615866f45a962c9" id="r_a57689e93fb5c73a91615866f45a962c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a57689e93fb5c73a91615866f45a962c9">getFNEGPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="separator:a57689e93fb5c73a91615866f45a962c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b11f61ff61b4dc4cf41ec3fdce85a1b" id="r_a0b11f61ff61b4dc4cf41ec3fdce85a1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b11f61ff61b4dc4cf41ec3fdce85a1b">getMiscPatterns</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;Patterns)</td></tr>
<tr class="memdesc:a0b11f61ff61b4dc4cf41ec3fdce85a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find other MI combine patterns.  <br /></td></tr>
<tr class="separator:a0b11f61ff61b4dc4cf41ec3fdce85a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7dacfdd99d94fce20ccc2450bf5eb76" id="r_ad7dacfdd99d94fce20ccc2450bf5eb76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad7dacfdd99d94fce20ccc2450bf5eb76">genFusedMultiply</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxMulOpd</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaddOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a> kind=<a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">ReplacedAddend</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="memdesc:ad7dacfdd99d94fce20ccc2450bf5eb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">genFusedMultiply - Generate fused multiply instructions.  <br /></td></tr>
<tr class="separator:ad7dacfdd99d94fce20ccc2450bf5eb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64fc386f3fc81f753830641399254b9" id="r_af64fc386f3fc81f753830641399254b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af64fc386f3fc81f753830641399254b9">genFNegatedMAD</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>)</td></tr>
<tr class="separator:af64fc386f3fc81f753830641399254b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a731ca5cdf4cb5c12baa91590b3923d51" id="r_a731ca5cdf4cb5c12baa91590b3923d51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a731ca5cdf4cb5c12baa91590b3923d51">genIndexedMultiply</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxDupOp</a>, <a class="el" href="classunsigned.html">unsigned</a> MulOpc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a731ca5cdf4cb5c12baa91590b3923d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fold (FMUL x (DUP y lane)) into (FMUL_indexed x y lane)  <br /></td></tr>
<tr class="separator:a731ca5cdf4cb5c12baa91590b3923d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1712e282cbfafff3baca648d3b6b95" id="r_a0a1712e282cbfafff3baca648d3b6b95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a1712e282cbfafff3baca648d3b6b95">genFusedMultiplyAcc</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxMulOpd</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaddOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a0a1712e282cbfafff3baca648d3b6b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">genFusedMultiplyAcc - Helper to generate fused multiply accumulate instructions.  <br /></td></tr>
<tr class="separator:a0a1712e282cbfafff3baca648d3b6b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875d4d0bf620bc2515b57e5554a510fb" id="r_a875d4d0bf620bc2515b57e5554a510fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a875d4d0bf620bc2515b57e5554a510fb">genNeg</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MnegOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a875d4d0bf620bc2515b57e5554a510fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">genNeg - Helper to generate an intermediate negation of the second operand of Root  <br /></td></tr>
<tr class="separator:a875d4d0bf620bc2515b57e5554a510fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2eed8938acd05a075f47edc554da5b" id="r_a5b2eed8938acd05a075f47edc554da5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b2eed8938acd05a075f47edc554da5b">genFusedMultiplyAccNeg</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxMulOpd</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaddOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MnegOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a5b2eed8938acd05a075f47edc554da5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate instructions with an additional negation of the accumulator  <br /></td></tr>
<tr class="separator:a5b2eed8938acd05a075f47edc554da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe86e1d2b6146e4146a5c201f061517" id="r_a6fe86e1d2b6146e4146a5c201f061517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fe86e1d2b6146e4146a5c201f061517">genFusedMultiplyIdx</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxMulOpd</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaddOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a6fe86e1d2b6146e4146a5c201f061517"><td class="mdescLeft">&#160;</td><td class="mdescRight">genFusedMultiplyIdx - Helper to generate fused multiply accumulate instructions.  <br /></td></tr>
<tr class="separator:a6fe86e1d2b6146e4146a5c201f061517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cb21e60b9e8365204be20407b81d78a" id="r_a2cb21e60b9e8365204be20407b81d78a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2cb21e60b9e8365204be20407b81d78a">genFusedMultiplyIdxNeg</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxMulOpd</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaddOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MnegOpc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a2cb21e60b9e8365204be20407b81d78a"><td class="mdescLeft">&#160;</td><td class="mdescRight">genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate instructions with an additional negation of the accumulator  <br /></td></tr>
<tr class="separator:a2cb21e60b9e8365204be20407b81d78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6893512d8a2c2aaf9d6758440d1bc583" id="r_a6893512d8a2c2aaf9d6758440d1bc583"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6893512d8a2c2aaf9d6758440d1bc583">genMaddR</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxMulOpd</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">MaddOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> VR, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:a6893512d8a2c2aaf9d6758440d1bc583"><td class="mdescLeft">&#160;</td><td class="mdescRight">genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example - an ADD intermediate needs to be stored in a register: MUL I=A,B,0 ADD R,I,Imm ==&gt; ORR V, ZR, Imm ==&gt; MADD R,A,B,V  <br /></td></tr>
<tr class="separator:a6893512d8a2c2aaf9d6758440d1bc583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012040151268735433380829e4ef0dcd" id="r_a012040151268735433380829e4ef0dcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a012040151268735433380829e4ef0dcd">genSubAdd2SubSub</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InsInstrs</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">DelInstrs</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IdxOpd1</a>, <a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">InstrIdxForVirtReg</a>)</td></tr>
<tr class="memdesc:a012040151268735433380829e4ef0dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Do the following transformation A - (B + C) ==&gt; (A - B) - C A - (B + C) ==&gt; (A - C) - B.  <br /></td></tr>
<tr class="separator:a012040151268735433380829e4ef0dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac15c0fdff1ea78da81fb615670cbd7c1" id="r_ac15c0fdff1ea78da81fb615670cbd7c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac15c0fdff1ea78da81fb615670cbd7c1">outliningCandidatesSigningScopeConsensus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b)</td></tr>
<tr class="separator:ac15c0fdff1ea78da81fb615670cbd7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2a85d6828b45938a55cce5ea029d72" id="r_abc2a85d6828b45938a55cce5ea029d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abc2a85d6828b45938a55cce5ea029d72">outliningCandidatesSigningKeyConsensus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b)</td></tr>
<tr class="separator:abc2a85d6828b45938a55cce5ea029d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa863e9b6fdfad53c49593d81d89f6cec" id="r_aa863e9b6fdfad53c49593d81d89f6cec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa863e9b6fdfad53c49593d81d89f6cec">outliningCandidatesV8_3OpsConsensus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;a, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;b)</td></tr>
<tr class="separator:aa863e9b6fdfad53c49593d81d89f6cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5e54a089e34d37720e02c30ad44c78" id="r_a3c5e54a089e34d37720e02c30ad44c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c5e54a089e34d37720e02c30ad44c78">signOutlinedFunction</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ShouldSignReturnAddr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ShouldSignReturnAddrWithBKey</a>)</td></tr>
<tr class="separator:a3c5e54a089e34d37720e02c30ad44c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a562f6e6e1f13537b17f177e13161a1b6" id="r_a562f6e6e1f13537b17f177e13161a1b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a562f6e6e1f13537b17f177e13161a1b6">describeORRLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DescribedReg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a562f6e6e1f13537b17f177e13161a1b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the given ORR instruction is a copy, and <code>DescribedReg</code> overlaps with the destination register then, if possible, describe the value in terms of the source register.  <br /></td></tr>
<tr class="separator:a562f6e6e1f13537b17f177e13161a1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:acd3cc339aff66a17d663a76992d474d5" id="r_acd3cc339aff66a17d663a76992d474d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a> (&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">tbz</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::Hidden, cl::init(14), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> TB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;))</td></tr>
<tr class="separator:acd3cc339aff66a17d663a76992d474d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef1f8831e5bff7c0ca8fe17cfdc889d" id="r_aeef1f8831e5bff7c0ca8fe17cfdc889d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a> (&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">cbz</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> CB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;))</td></tr>
<tr class="separator:aeef1f8831e5bff7c0ca8fe17cfdc889d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00df395c26d74e8d6cd2f9e5336065d9" id="r_a00df395c26d74e8d6cd2f9e5336065d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a> (&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">bcc</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> Bcc <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;))</td></tr>
<tr class="separator:a00df395c26d74e8d6cd2f9e5336065d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a5d99008fb7e5cdc4774786d0743a2c4f" name="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d99008fb7e5cdc4774786d0743a2c4f">&#9670;&#160;</a></span>GET_INSTRINFO_CTOR_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00057">57</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ae7cacd3c36ea1b8c5eb3fd95f8c35cca" name="ae7cacd3c36ea1b8c5eb3fd95f8c35cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cacd3c36ea1b8c5eb3fd95f8c35cca">&#9670;&#160;</a></span>GET_INSTRINFO_HELPERS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HELPERS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08431">8431</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a68cd09032654ae05bb2a11b7c60a1cdd" name="a68cd09032654ae05bb2a11b7c60a1cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68cd09032654ae05bb2a11b7c60a1cdd">&#9670;&#160;</a></span>GET_INSTRMAP_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRMAP_INFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08432">8432</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a317497ce5235c135f0b4d4ab463f1847" name="a317497ce5235c135f0b4d4ab463f1847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317497ce5235c135f0b4d4ab463f1847">&#9670;&#160;</a></span>AccessKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3" name="a317497ce5235c135f0b4d4ab463f1847ad95a443441a0fd8b5fffc844eb6fabc3"></a>AK_Write&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794" name="a317497ce5235c135f0b4d4ab463f1847af7122e781d4583ad1b055afbfee22794"></a>AK_Read&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720" name="a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720"></a>AK_All&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01267">1267</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="abb0a82cf9ab3cf0c256918c17512f987" name="abb0a82cf9ab3cf0c256918c17512f987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0a82cf9ab3cf0c256918c17512f987">&#9670;&#160;</a></span>FMAInstKind</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67" name="abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67"></a>Default&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c" name="abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c"></a>Indexed&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297" name="abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297"></a>Accumulator&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05640">5640</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ae25253bd68535ed8bdcb98a751098fe4" name="ae25253bd68535ed8bdcb98a751098fe4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25253bd68535ed8bdcb98a751098fe4">&#9670;&#160;</a></span>MachineOutlinerClass</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#ae25253bd68535ed8bdcb98a751098fe4">MachineOutlinerClass</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constants defining how certain sequences should be outlined. </p>
<p>This encompasses how an outlined function should be called, and what kind of frame should be emitted for that outlined function.</p>
<p><code>MachineOutlinerDefault</code> implies that the function should be called with a save and restore of LR to the stack.</p>
<p>That is,</p>
<p>I1 Save LR OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 Restore LR I2 I3 RET</p>
<ul>
<li>Call construction overhead: 3 (save + BL + restore)</li>
<li>Frame construction overhead: 1 (ret)</li>
<li>Requires stack fixups? Yes</li>
</ul>
<p><code>MachineOutlinerTailCall</code> implies that the function is being created from a sequence of instructions ending in a return.</p>
<p>That is,</p>
<p>I1 OUTLINED_FUNCTION: I2 --&gt; B OUTLINED_FUNCTION I1 RET I2 RET</p>
<ul>
<li>Call construction overhead: 1 (B)</li>
<li>Frame construction overhead: 0 (Return included in sequence)</li>
<li>Requires stack fixups? No</li>
</ul>
<p><code>MachineOutlinerNoLRSave</code> implies that the function should be called using a BL instruction, but doesn't require LR to be saved and restored. This happens when LR is known to be dead.</p>
<p>That is,</p>
<p>I1 OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 I2 I3 RET</p>
<ul>
<li>Call construction overhead: 1 (BL)</li>
<li>Frame construction overhead: 1 (RET)</li>
<li>Requires stack fixups? No</li>
</ul>
<p><code>MachineOutlinerThunk</code> implies that the function is being created from a sequence of instructions ending in a call. The outlined function is called with a BL instruction, and the outlined function tail-calls the original call destination.</p>
<p>That is,</p>
<p>I1 OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 BL f I2 B f</p><ul>
<li>Call construction overhead: 1 (BL)</li>
<li>Frame construction overhead: 0</li>
<li>Requires stack fixups? No</li>
</ul>
<p><code>MachineOutlinerRegSave</code> implies that the function should be called with a save and restore of LR to an available register. This allows us to avoid stack fixups. Note that this outlining variant is compatible with the NoLRSave case.</p>
<p>That is,</p>
<p>I1 Save LR OUTLINED_FUNCTION: I2 --&gt; BL OUTLINED_FUNCTION I1 I3 Restore LR I2 I3 RET</p>
<ul>
<li>Call construction overhead: 3 (save + BL + restore)</li>
<li>Frame construction overhead: 1 (ret)</li>
<li>Requires stack fixups? No </li>
</ul>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a" name="ae25253bd68535ed8bdcb98a751098fe4ae6d079724e013e1fd057cf6fcb57675a"></a>MachineOutlinerDefault&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7" name="ae25253bd68535ed8bdcb98a751098fe4a0f5f89e2a0973bd42b48aa3ab23bc4a7"></a>MachineOutlinerTailCall&#160;</td><td class="fielddoc"><p>Emit a save, restore, call, and return. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a" name="ae25253bd68535ed8bdcb98a751098fe4a91f63a4449fb0a4504497465cc2f4c9a"></a>MachineOutlinerNoLRSave&#160;</td><td class="fielddoc"><p>Only emit a branch. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c" name="ae25253bd68535ed8bdcb98a751098fe4ae4ec11c9120413385aef372aaa2a390c"></a>MachineOutlinerThunk&#160;</td><td class="fielddoc"><p>Emit a call and return. </p>
</td></tr>
<tr><td class="fieldname"><a id="ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585" name="ae25253bd68535ed8bdcb98a751098fe4a428eb3c2a256781b5e0589b47427e585"></a>MachineOutlinerRegSave&#160;</td><td class="fielddoc"><p>Emit a call and tail-call. </p>
<p>Same as default, but save to a register. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07211">7211</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="ab0b0a572164f8fccd5474cb6babed129" name="ab0b0a572164f8fccd5474cb6babed129"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0b0a572164f8fccd5474cb6babed129">&#9670;&#160;</a></span>MachineOutlinerMBBFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#ab0b0a572164f8fccd5474cb6babed129">MachineOutlinerMBBFlags</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08" name="ab0b0a572164f8fccd5474cb6babed129a4833a7f75545b7500185a9ececd92b08"></a>LRUnavailableSomewhere&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482" name="ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"></a>HasCalls&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823" name="ab0b0a572164f8fccd5474cb6babed129ac7d6a08b9442af3460a55305a35fd823"></a>UnsafeRegsDead&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07219">7219</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa729784bba6bc69c8ee861b40ce7e377" name="aa729784bba6bc69c8ee861b40ce7e377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa729784bba6bc69c8ee861b40ce7e377">&#9670;&#160;</a></span>AddSubReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; AddSubReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MIB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>State</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03441">3441</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Register_8h_source.html#l00065">llvm::Register::isPhysicalRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03487">llvm::AArch64InstrInfo::copyGPRRegTuple()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03460">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>.</p>

</div>
</div>
<a id="a6030b34ba7d1e280088089c0e269bbed" name="a6030b34ba7d1e280088089c0e269bbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6030b34ba7d1e280088089c0e269bbed">&#9670;&#160;</a></span>appendVGScaledOffsetExpr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> appendVGScaledOffsetExpr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classchar.html">char</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Expr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumBytes</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumVGScaledBytes</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VG</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Comment</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04198">4198</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LEB128_8h_source.html#l00023">llvm::encodeSLEB128()</a>, and <a class="el" href="LEB128_8h_source.html#l00080">llvm::encodeULEB128()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04276">llvm::createCFAOffset()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04228">createDefCFAExpression()</a>.</p>

</div>
</div>
<a id="a19a5a038e1b77984ca9710992b68b938" name="a19a5a038e1b77984ca9710992b68b938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a5a038e1b77984ca9710992b68b938">&#9670;&#160;</a></span>areCFlagsAccessedBetweenInstrs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> areCFlagsAccessedBetweenInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>From</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>To</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="#a317497ce5235c135f0b4d4ab463f1847">AccessKind</a></td>          <td class="paramname"><span class="paramname"><em>AccessToCheck</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="#a317497ce5235c135f0b4d4ab463f1847a4674dbc301d67e19366ba51f76b75720">AK_All</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>True when condition flags are accessed (either by writing or reading) on the instruction trace starting at From and ending at To. </p>
<p>Note: If From and To are from different blocks it's assumed CC are accessed on the path. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01274">1274</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01267">AK_Read</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01267">AK_Write</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BlockVerifier_8cpp_source.html#l00055">From</a>, <a class="el" href="MachineInstrBundleIterator_8h_source.html#l00283">llvm::MachineInstrBundleIterator&lt; Ty, IsReverse &gt;::getReverse()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01342">llvm::instructionsWithoutDebug()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01772">canCmpInstrBeRemoved()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01704">canInstrSubstituteCmpInstr()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l06951">llvm::AArch64InstrInfo::optimizeCondBranch()</a>.</p>

</div>
</div>
<a id="ae8cec029e7a55bb4cc72a055c5f7b641" name="ae8cec029e7a55bb4cc72a055c5f7b641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8cec029e7a55bb4cc72a055c5f7b641">&#9670;&#160;</a></span>areCFlagsAliveInSuccessors()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> areCFlagsAliveInSuccessors </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</td>          <td class="paramname"><span class="paramname"><em>MBB</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if AArch64::NZCV should be alive in successors of MBB. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01558">1558</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00396">llvm::MachineBasicBlock::successors()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01656">llvm::examineCFlagsUse()</a>.</p>

</div>
</div>
<a id="a1de3723766632d625fae11642a4583ae" name="a1de3723766632d625fae11642a4583ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de3723766632d625fae11642a4583ae">&#9670;&#160;</a></span>canBeExpandedToORR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canBeExpandedToORR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BitSize</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if a MOVi32imm or MOVi64imm can be expanded to an ORRxx. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00794">794</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AddressingModes_8h_source.html#l00214">llvm::AArch64_AM::processLogicalImmediate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00803">llvm::AArch64InstrInfo::isAsCheapAsAMove()</a>.</p>

</div>
</div>
<a id="a7dc60439888b36449abcb98f47d23ec6" name="a7dc60439888b36449abcb98f47d23ec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc60439888b36449abcb98f47d23ec6">&#9670;&#160;</a></span>canCmpInstrBeRemoved()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canCmpInstrBeRemoved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpInstr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>CmpValue</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>CCUseInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>IsInvertCC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if <code>CmpInstr</code> can be removed.</dd></dl>
<p><code>IsInvertCC</code> is true if, after removing <code>CmpInstr</code>, condition codes used in <code>CCUseInstrs</code> must be inverted. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01772">1772</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01267">AK_Write</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01274">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01656">llvm::examineCFlagsUse()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01599">findCondCodeUsedByInstr()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01606">getUsedNZCV()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00273">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01683">isADDSRegImm()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01687">isSUBSRegImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::PL</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a8a77823ca1d474b22f9b923674749a14" name="a8a77823ca1d474b22f9b923674749a14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a77823ca1d474b22f9b923674749a14">&#9670;&#160;</a></span>canCombine()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>CombineOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ZeroReg</em><span class="paramdefsep"> = </span><span class="paramdefval">0</span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>CheckZeroReg</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04936">4936</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">isCombineInstrSettingFlag()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04976">canCombineWithFMUL()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04969">canCombineWithMUL()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05090">getMaddPatterns()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05579">getMiscPatterns()</a>.</p>

</div>
</div>
<a id="a6d8faa716c9389c680c284bc9284c113" name="a6d8faa716c9389c680c284bc9284c113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d8faa716c9389c680c284bc9284c113">&#9670;&#160;</a></span>canCombineWithFMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canCombineWithFMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MulOpc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04976">4976</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04936">canCombine()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05231">getFMAPatterns()</a>.</p>

</div>
</div>
<a id="af975a2c02ec432e792cd734ce52fa02c" name="af975a2c02ec432e792cd734ce52fa02c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af975a2c02ec432e792cd734ce52fa02c">&#9670;&#160;</a></span>canCombineWithMUL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canCombineWithMUL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MO</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MulOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>ZeroReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04969">4969</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04936">canCombine()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05090">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="aef21a685c4183683271cbaa741991f12" name="aef21a685c4183683271cbaa741991f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef21a685c4183683271cbaa741991f12">&#9670;&#160;</a></span>canFoldIntoCSel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> canFoldIntoCSel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> *</td>          <td class="paramname"><span class="paramname"><em>NewVReg</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00542">542</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01062">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00529">removeCopies()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00608">llvm::AArch64InstrInfo::canInsertSelect()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00657">llvm::AArch64InstrInfo::insertSelect()</a>.</p>

</div>
</div>
<a id="a80ba8826b4f8e7008ae9453968ed35fa" name="a80ba8826b4f8e7008ae9453968ed35fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ba8826b4f8e7008ae9453968ed35fa">&#9670;&#160;</a></span>canInstrSubstituteCmpInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canInstrSubstituteCmpInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CmpInstr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Check if CmpInstr can be substituted by MI. </p>
<p>CmpInstr can be substituted:</p><ul>
<li>CmpInstr is either 'ADDS vreg, 0' or 'SUBS vreg, 0'</li>
<li>and, MI and CmpInstr are from the same MachineBB</li>
<li>and, condition flags are not alive in successors of the CmpInstr parent</li>
<li>and, if MI opcode is the S form there must be no defs of flags between MI and CmpInstr or if MI opcode is not the S form there must be neither defs of flags nor uses of flags between MI and CmpInstr.</li>
<li>and, if C/V flags are not used after CmpInstr or if N flag is used but MI produces poison value if signed overflow occurs. </li>
</ul>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01704">1704</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01267">AK_All</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01267">AK_Write</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01274">areCFlagsAccessedBetweenInstrs()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01656">llvm::examineCFlagsUse()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01683">isADDSRegImm()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01687">isSUBSRegImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l00107">llvm::MachineInstr::NoSWrap</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01511">sForm()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

</div>
</div>
<a id="a372af6912a0c5feb882c8194f28ab8b2" name="a372af6912a0c5feb882c8194f28ab8b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372af6912a0c5feb882c8194f28ab8b2">&#9670;&#160;</a></span>canPairLdStOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> canPairLdStOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FirstOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SecondOpc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03326">3326</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03373">llvm::AArch64InstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="aa3d936cb9197b15ae6b41f8a52592961" name="aa3d936cb9197b15ae6b41f8a52592961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3d936cb9197b15ae6b41f8a52592961">&#9670;&#160;</a></span>convertToNonFlagSettingOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> convertToNonFlagSettingOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the opcode that does not set flags when possible - otherwise return the original opcode. </p>
<p>The caller is responsible to do the actual substitution and legality checking. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01222">1222</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05090">getMaddPatterns()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01463">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a id="ad301df8bf0c11d0c17113d3c221025d8" name="ad301df8bf0c11d0c17113d3c221025d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad301df8bf0c11d0c17113d3c221025d8">&#9670;&#160;</a></span>createDefCFAExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MCCFIInstruction.html">MCCFIInstruction</a> createDefCFAExpression </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04228">4228</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04198">appendVGScaledOffsetExpr()</a>, <a class="el" href="MCDwarf_8h_source.html#l00646">llvm::MCCFIInstruction::createEscape()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04155">llvm::AArch64InstrInfo::decomposeStackOffsetForDwarfOffsets()</a>, <a class="el" href="LEB128_8h_source.html#l00080">llvm::encodeULEB128()</a>, <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00111">llvm::printReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04262">llvm::createDefCFA()</a>, and <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00455">llvm::RISCVFrameLowering::emitPrologue()</a>.</p>

</div>
</div>
<a id="a562f6e6e1f13537b17f177e13161a1b6" name="a562f6e6e1f13537b17f177e13161a1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562f6e6e1f13537b17f177e13161a1b6">&#9670;&#160;</a></span>describeORRLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::optional&lt; <a class="el" href="namespacellvm.html#ad81cebfbef0742380b0227ae7000e0a3">ParamLoadedValue</a> &gt; describeORRLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DescribedReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the given ORR instruction is a copy, and <code>DescribedReg</code> overlaps with the destination register then, if possible, describe the value in terms of the source register. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08325">8325</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="Metadata_8h_source.html#l01416">llvm::MDNode::get()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08360">llvm::AArch64InstrInfo::describeLoadedValue()</a>.</p>

</div>
</div>
<a id="aea02c3c9f298ea50ec11bb7c8201525a" name="aea02c3c9f298ea50ec11bb7c8201525a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea02c3c9f298ea50ec11bb7c8201525a">&#9670;&#160;</a></span>emitFrameOffsetAdj()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> emitFrameOffsetAdj </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MBBI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518">MachineInstr::MIFlag</a></td>          <td class="paramname"><span class="paramname"><em>Flag</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>NeedsWinCFI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> *</td>          <td class="paramname"><span class="paramname"><em>HasWinCFI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>EmitCFAOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StackOffset.html">StackOffset</a></td>          <td class="paramname"><span class="paramname"><em>CFAOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FrameReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04313">4313</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00248">llvm::MachineInstrBuilder::addCFIIndex()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00326">llvm::MachineFunction::addFrameInst()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04262">llvm::createDefCFA()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="TypeSize_8h_source.html#l00052">llvm::StackOffset::getFixed()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TypeSize_8h_source.html#l00055">llvm::StackOffset::getScalable()</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00099">llvm::AArch64_AM::getShifterImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64AddressingModes_8h_source.html#l00035">llvm::AArch64_AM::LSL</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00279">llvm::MachineInstrBuilder::setMIFlag()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00274">llvm::MachineInstrBuilder::setMIFlags()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04440">llvm::emitFrameOffset()</a>.</p>

</div>
</div>
<a id="a088e2740f3c34806eb6ecdf02a03a958" name="a088e2740f3c34806eb6ecdf02a03a958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088e2740f3c34806eb6ecdf02a03a958">&#9670;&#160;</a></span>findCondCodeUsedByInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a> findCondCodeUsedByInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Instr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find a condition code used by the instruction. </p>
<p>Returns <a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aef225b7df5953a2942e07071d0013eb0">AArch64CC::Invalid</a> if either the instruction does not use condition codes or we don't optimize CmpInstr in the presence of such instructions. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01599">1599</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01568">findCondCodeUseOperandIdxForBranchOrSelect()</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00273">llvm::AArch64CC::Invalid</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01772">canCmpInstrBeRemoved()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01656">llvm::examineCFlagsUse()</a>.</p>

</div>
</div>
<a id="a3fefa051734eb13c5ee1a4741fe03310" name="a3fefa051734eb13c5ee1a4741fe03310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fefa051734eb13c5ee1a4741fe03310">&#9670;&#160;</a></span>findCondCodeUseOperandIdxForBranchOrSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int findCondCodeUseOperandIdxForBranchOrSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Instr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The condition code operand index for <code>Instr</code> if it is a branch or select and -1 otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01568">1568</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00353">Idx</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01599">findCondCodeUsedByInstr()</a>.</p>

</div>
</div>
<a id="a00bd5f8fc1c23cffaa56ecb4cf6443d4" name="a00bd5f8fc1c23cffaa56ecb4cf6443d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00bd5f8fc1c23cffaa56ecb4cf6443d4">&#9670;&#160;</a></span>forwardCopyWillClobberTuple()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> forwardCopyWillClobberTuple </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumRegs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03453">3453</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00296">llvm::RISCVInstrInfo::copyPhysReg()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03460">llvm::AArch64InstrInfo::copyPhysRegTuple()</a>.</p>

</div>
</div>
<a id="af64fc386f3fc81f753830641399254b9" name="af64fc386f3fc81f753830641399254b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64fc386f3fc81f753830641399254b9">&#9670;&#160;</a></span>genFNegatedMAD()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFNegatedMAD </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05722">5722</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="ad7dacfdd99d94fce20ccc2450bf5eb76" name="ad7dacfdd99d94fce20ccc2450bf5eb76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7dacfdd99d94fce20ccc2450bf5eb76">&#9670;&#160;</a></span>genFusedMultiply()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFusedMultiply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxMulOpd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaddOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987">FMAInstKind</a></td>          <td class="paramname"><span class="paramname"><em>kind</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">FMAInstKind::Default</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> *</td>          <td class="paramname"><span class="paramname"><em>ReplacedAddend</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genFusedMultiply - Generate fused multiply instructions. </p>
<p>This function supports both integer and floating point instructions. A typical example: F|MUL I=A,B,0 F|ADD R,I,C ==&gt; F|MADD R,A,B,C </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">MF</td><td>Containing MachineFunction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MRI</td><td>Register information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">TII</td><td>Target information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>is the F|ADD instruction </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">InsInstrs</td><td>is a vector of machine instructions and will contain the generated madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">IdxMulOpd</td><td>is index of operand in Root that is the result of the F|MUL. In the example above IdxMulOpd is 1. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MaddOpc</td><td>the opcode fo the f|madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">RC</td><td>Register class of operands </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">kind</td><td>of fma instruction (addressing mode) to be generated </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">ReplacedAddend</td><td>is the result register from the instruction replacing the non-combined operand, if any. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05661">5661</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987a7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05805">genFusedMultiplyAcc()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05834">genFusedMultiplyAccNeg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05851">genFusedMultiplyIdx()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05861">genFusedMultiplyIdxNeg()</a>.</p>

</div>
</div>
<a id="a0a1712e282cbfafff3baca648d3b6b95" name="a0a1712e282cbfafff3baca648d3b6b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1712e282cbfafff3baca648d3b6b95">&#9670;&#160;</a></span>genFusedMultiplyAcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFusedMultiplyAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxMulOpd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaddOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genFusedMultiplyAcc - Helper to generate fused multiply accumulate instructions. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="#ad7dacfdd99d94fce20ccc2450bf5eb76" title="genFusedMultiply - Generate fused multiply instructions.">genFusedMultiply</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05805">5805</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05661">genFusedMultiply()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a5b2eed8938acd05a075f47edc554da5b" name="a5b2eed8938acd05a075f47edc554da5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2eed8938acd05a075f47edc554da5b">&#9670;&#160;</a></span>genFusedMultiplyAccNeg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFusedMultiplyAccNeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InstrIdxForVirtReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxMulOpd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaddOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MnegOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate instructions with an additional negation of the accumulator </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05834">5834</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987aa66d3974b6f2e3a542f896da144cd297">Accumulator</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05661">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05815">genNeg()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a6fe86e1d2b6146e4146a5c201f061517" name="a6fe86e1d2b6146e4146a5c201f061517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe86e1d2b6146e4146a5c201f061517">&#9670;&#160;</a></span>genFusedMultiplyIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFusedMultiplyIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxMulOpd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaddOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genFusedMultiplyIdx - Helper to generate fused multiply accumulate instructions. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="#ad7dacfdd99d94fce20ccc2450bf5eb76" title="genFusedMultiply - Generate fused multiply instructions.">genFusedMultiply</a> </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05851">5851</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05661">genFusedMultiply()</a>, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a2cb21e60b9e8365204be20407b81d78a" name="a2cb21e60b9e8365204be20407b81d78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cb21e60b9e8365204be20407b81d78a">&#9670;&#160;</a></span>genFusedMultiplyIdxNeg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genFusedMultiplyIdxNeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InstrIdxForVirtReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxMulOpd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaddOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MnegOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genFusedMultiplyAccNeg - Helper to generate fused multiply accumulate instructions with an additional negation of the accumulator </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05861">5861</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05661">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05815">genNeg()</a>, <a class="el" href="#abb0a82cf9ab3cf0c256918c17512f987acccd5fd8c8f59fe9373c56b1b951780c">Indexed</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a731ca5cdf4cb5c12baa91590b3923d51" name="a731ca5cdf4cb5c12baa91590b3923d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a731ca5cdf4cb5c12baa91590b3923d51">&#9670;&#160;</a></span>genIndexedMultiply()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genIndexedMultiply </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxDupOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MulOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Fold (FMUL x (DUP y lane)) into (FMUL_indexed x y lane) </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05764">5764</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00704">llvm::MachineInstr::getMF()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a6893512d8a2c2aaf9d6758440d1bc583" name="a6893512d8a2c2aaf9d6758440d1bc583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6893512d8a2c2aaf9d6758440d1bc583">&#9670;&#160;</a></span>genMaddR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * genMaddR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxMulOpd</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MaddOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VR</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genMaddR - Generate madd instruction and combine mul and add using an extra virtual register Example - an ADD intermediate needs to be stored in a register: MUL I=A,B,0 ADD R,I,Imm ==&gt; ORR V, ZR, Imm ==&gt; MADD R,A,B,V </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">MF</td><td>Containing MachineFunction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MRI</td><td>Register information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">TII</td><td>Target information </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">Root</td><td>is the ADD instruction </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">InsInstrs</td><td>is a vector of machine instructions and will contain the generated madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">IdxMulOpd</td><td>is index of operand in Root that is the result of the MUL. In the example above IdxMulOpd is 1. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">MaddOpc</td><td>the opcode fo the madd instruction </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">VR</td><td>is a virtual register that holds the value of an ADD operand (V in the example above). </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">RC</td><td>Register class of operands </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05894">5894</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a875d4d0bf620bc2515b57e5554a510fb" name="a875d4d0bf620bc2515b57e5554a510fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875d4d0bf620bc2515b57e5554a510fb">&#9670;&#160;</a></span>genNeg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> genNeg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InstrIdxForVirtReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MnegOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>genNeg - Helper to generate an intermediate negation of the second operand of Root </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05815">5815</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00225">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05834">genFusedMultiplyAccNeg()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05861">genFusedMultiplyIdxNeg()</a>.</p>

</div>
</div>
<a id="a012040151268735433380829e4ef0dcd" name="a012040151268735433380829e4ef0dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012040151268735433380829e4ef0dcd">&#9670;&#160;</a></span>genSubAdd2SubSub()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> genSubAdd2SubSub </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InsInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>DelInstrs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IdxOpd1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>InstrIdxForVirtReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Do the following transformation A - (B + C) ==&gt; (A - B) - C A - (B + C) ==&gt; (A - C) - B. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05931">5931</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00399">llvm::MachineOperand::isKill()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05977">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>.</p>

</div>
</div>
<a id="a4847fec83cba37133072e8930de7eb0e" name="a4847fec83cba37133072e8930de7eb0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4847fec83cba37133072e8930de7eb0e">&#9670;&#160;</a></span>getBranchDisplacementBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getBranchDisplacementBits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00188">188</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a00df395c26d74e8d6cd2f9e5336065d9">BCCDisplacementBits</a>, <a class="el" href="#aeef1f8831e5bff7c0ca8fe17cfdc889d">CBZDisplacementBits</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="#acd3cc339aff66a17d663a76992d474d5">TBZDisplacementBits</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00209">llvm::AArch64InstrInfo::isBranchOffsetInRange()</a>.</p>

</div>
</div>
<a id="ad0da9705518e24c1435d33d0ad806b3e" name="ad0da9705518e24c1435d33d0ad806b3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0da9705518e24c1435d33d0ad806b3e">&#9670;&#160;</a></span>getFMAPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getFMAPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Patterns</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Floating-Point Support. </p>
<p>Find instructions that can be turned into madd. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05231">5231</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04976">canCombineWithFMUL()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04897">isCombineInstrCandidateFP()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05618">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="ac90b2efcdfc682d9a3fc934694d1557c" name="ac90b2efcdfc682d9a3fc934694d1557c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90b2efcdfc682d9a3fc934694d1557c">&#9670;&#160;</a></span>getFMULPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getFMULPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Patterns</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05374">5374</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05618">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="a57689e93fb5c73a91615866f45a962c9" name="a57689e93fb5c73a91615866f45a962c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57689e93fb5c73a91615866f45a962c9">&#9670;&#160;</a></span>getFNEGPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getFNEGPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Patterns</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05427">5427</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00099">llvm::MachineInstr::FmContract</a>, <a class="el" href="MachineInstr_8h_source.html#l00095">llvm::MachineInstr::FmNsz</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05ab7b51537470b3d45db77581ce57ddc4e">llvm::FNMADD</a>, <a class="el" href="MachineInstr_8h_source.html#l00376">llvm::MachineInstr::getFlag()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="namespacellvm.html#a313a633eb3049b90e931206183e1251ea6da89265a9a8b0b28eb4946bb2ec0c6d">llvm::Match</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05618">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="afd0aa3ba35c12ee51c941a5c1c1e275e" name="afd0aa3ba35c12ee51c941a5c1c1e275e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0aa3ba35c12ee51c941a5c1c1e275e">&#9670;&#160;</a></span>getMaddPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getMaddPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Patterns</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find instructions that can be turned into madd. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05090">5090</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04936">canCombine()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04969">canCombineWithMUL()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01222">convertToNonFlagSettingOpc()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01062">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04929">isCombineInstrCandidate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">isCombineInstrSettingFlag()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05618">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="a0b11f61ff61b4dc4cf41ec3fdce85a1b" name="a0b11f61ff61b4dc4cf41ec3fdce85a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b11f61ff61b4dc4cf41ec3fdce85a1b">&#9670;&#160;</a></span>getMiscPatterns()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> getMiscPatterns </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Root</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Patterns</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Find other MI combine patterns. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05579">5579</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04936">canCombine()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01062">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">isCombineInstrSettingFlag()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a0ac798ae63c221cbb32a74a107d06856">llvm::SUBADD_OP1</a>, and <a class="el" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05a88faec6f601613c5f899517ef02db99c">llvm::SUBADD_OP2</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05618">llvm::AArch64InstrInfo::getMachineCombinerPatterns()</a>.</p>

</div>
</div>
<a id="a7907102e3fee77f3105915033fa318a8" name="a7907102e3fee77f3105915033fa318a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7907102e3fee77f3105915033fa318a8">&#9670;&#160;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03251">3251</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00679">llvm::MachineRegisterInfo::getRegClassOrNull()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00110">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04502">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06175">llvm::X86InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="M68kRegisterInfo_8cpp_source.html#l00116">llvm::M68kRegisterInfo::getSpillRegisterOrder()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03287">llvm::AArch64InstrInfo::isFpOrNEON()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03259">llvm::AArch64InstrInfo::isHForm()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03273">llvm::AArch64InstrInfo::isQForm()</a>, <a class="el" href="PPCInstructionSelector_8cpp_source.html#l00130">selectCopy()</a>, <a class="el" href="AVRRegisterInfo_8cpp_source.html#l00313">llvm::AVRRegisterInfo::shouldCoalesce()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06980">llvm::X86InstrInfo::unfoldMemoryOperand()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l07120">llvm::X86InstrInfo::unfoldMemoryOperand()</a>.</p>

</div>
</div>
<a id="a833c45aff4e26b616764ec936994bf45" name="a833c45aff4e26b616764ec936994bf45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a833c45aff4e26b616764ec936994bf45">&#9670;&#160;</a></span>getUsedNZCV()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1UsedNZCV.html">UsedNZCV</a> getUsedNZCV </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28">AArch64CC::CondCode</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01606">1606</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00256">llvm::AArch64CC::EQ</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00266">llvm::AArch64CC::GE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00268">llvm::AArch64CC::GT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00264">llvm::AArch64CC::HI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00258">llvm::AArch64CC::HS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00273">llvm::AArch64CC::Invalid</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00269">llvm::AArch64CC::LE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00259">llvm::AArch64CC::LO</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00265">llvm::AArch64CC::LS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00267">llvm::AArch64CC::LT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00260">llvm::AArch64CC::MI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00257">llvm::AArch64CC::NE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00261">llvm::AArch64CC::PL</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00263">llvm::AArch64CC::VC</a>, and <a class="el" href="AArch64BaseInfo_8h_source.html#l00262">llvm::AArch64CC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01772">canCmpInstrBeRemoved()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01656">llvm::examineCFlagsUse()</a>.</p>

</div>
</div>
<a id="a22d94dbb2ca88224dfaf3377e3adf7cf" name="a22d94dbb2ca88224dfaf3377e3adf7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d94dbb2ca88224dfaf3377e3adf7cf">&#9670;&#160;</a></span>isADDSRegImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isADDSRegImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01683">1683</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01772">canCmpInstrBeRemoved()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01704">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="ae0c83ea77a8a90f821157e321ff1ad5b" name="ae0c83ea77a8a90f821157e321ff1ad5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c83ea77a8a90f821157e321ff1ad5b">&#9670;&#160;</a></span>isCombineInstrCandidate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04929">4929</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04847">isCombineInstrCandidate32()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04866">isCombineInstrCandidate64()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05090">getMaddPatterns()</a>.</p>

</div>
</div>
<a id="aac1b3c004a879852010caa15e70109e0" name="aac1b3c004a879852010caa15e70109e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac1b3c004a879852010caa15e70109e0">&#9670;&#160;</a></span>isCombineInstrCandidate32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04847">4847</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04929">isCombineInstrCandidate()</a>.</p>

</div>
</div>
<a id="a10faaea75a2dba1bf0bbdd2daeb7b953" name="a10faaea75a2dba1bf0bbdd2daeb7b953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10faaea75a2dba1bf0bbdd2daeb7b953">&#9670;&#160;</a></span>isCombineInstrCandidate64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isCombineInstrCandidate64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04866">4866</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04929">isCombineInstrCandidate()</a>.</p>

</div>
</div>
<a id="a89fae3db628b477b713990d7a58732ea" name="a89fae3db628b477b713990d7a58732ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fae3db628b477b713990d7a58732ea">&#9670;&#160;</a></span>isCombineInstrCandidateFP()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isCombineInstrCandidateFP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Inst</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04897">4897</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetOptions_8h_source.html#l00037">llvm::FPOpFusion::Fast</a>, <a class="el" href="MachineInstr_8h_source.html#l00099">llvm::MachineInstr::FmContract</a>, <a class="el" href="MachineInstr_8h_source.html#l00376">llvm::MachineInstr::getFlag()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00326">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getTarget()</a>, <a class="el" href="llvm_2Target_2TargetMachine_8h_source.html#l00119">llvm::TargetMachine::Options</a>, and <a class="el" href="LVOptions_8cpp_source.html#l00025">Options</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05231">getFMAPatterns()</a>.</p>

</div>
</div>
<a id="a31643f4a8497b19fbc2891b312eb7c2d" name="a31643f4a8497b19fbc2891b312eb7c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31643f4a8497b19fbc2891b312eb7c2d">&#9670;&#160;</a></span>isCombineInstrSettingFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isCombineInstrSettingFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04828">4828</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04936">canCombine()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05090">getMaddPatterns()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05579">getMiscPatterns()</a>.</p>

</div>
</div>
<a id="a7713f36f3b42f9196c16db0d7493b466" name="a7713f36f3b42f9196c16db0d7493b466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7713f36f3b42f9196c16db0d7493b466">&#9670;&#160;</a></span>isSUBSRegImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSUBSRegImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01687">1687</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01772">canCmpInstrBeRemoved()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01704">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="ab1601d92ffdfcf6fe48b40b6a7cf8d59" name="ab1601d92ffdfcf6fe48b40b6a7cf8d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1601d92ffdfcf6fe48b40b6a7cf8d59">&#9670;&#160;</a></span>loadRegPairFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> loadRegPairFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertBefore</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MCID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MMO</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03988">3988</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00203">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00538">llvm::getUndefRegState()</a>, <a class="el" href="Register_8h_source.html#l00095">llvm::Register::isPhysical()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04013">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="abc2a85d6828b45938a55cce5ea029d72" name="abc2a85d6828b45938a55cce5ea029d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2a85d6828b45938a55cce5ea029d72">&#9670;&#160;</a></span>outliningCandidatesSigningKeyConsensus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> outliningCandidatesSigningKeyConsensus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>a</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>b</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07256">7256</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="MachineOutliner_8h_source.html#l00140">llvm::outliner::Candidate::getMF()</a>.</p>

</div>
</div>
<a id="ac15c0fdff1ea78da81fb615670cbd7c1" name="ac15c0fdff1ea78da81fb615670cbd7c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac15c0fdff1ea78da81fb615670cbd7c1">&#9670;&#160;</a></span>outliningCandidatesSigningScopeConsensus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> outliningCandidatesSigningScopeConsensus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>a</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>b</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07246">7246</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, and <a class="el" href="MachineOutliner_8h_source.html#l00140">llvm::outliner::Candidate::getMF()</a>.</p>

</div>
</div>
<a id="aa863e9b6fdfad53c49593d81d89f6cec" name="aa863e9b6fdfad53c49593d81d89f6cec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa863e9b6fdfad53c49593d81d89f6cec">&#9670;&#160;</a></span>outliningCandidatesV8_3OpsConsensus()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> outliningCandidatesV8_3OpsConsensus </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>a</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>b</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07264">7264</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOutliner_8h_source.html#l00140">llvm::outliner::Candidate::getMF()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>.</p>

</div>
</div>
<a id="aae34e9ed9446266fe2dcc421cc67093f" name="aae34e9ed9446266fe2dcc421cc67093f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae34e9ed9446266fe2dcc421cc67093f">&#9670;&#160;</a></span>parseCondBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> parseCondBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>LastInst</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;</td>          <td class="paramname"><span class="paramname"><em>Target</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Cond</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00157">157</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00075">Cond</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00571">llvm::MachineOperand::getMBB()</a>, <a class="el" href="MachineInstr_8h_source.html#l00543">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="LoongArchInstrInfo_8cpp_source.html#l00214">llvm::LoongArchInstrInfo::analyzeBranch()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00861">llvm::RISCVInstrInfo::analyzeBranch()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00239">llvm::AArch64InstrInfo::analyzeBranch()</a>, <a class="el" href="CSKYInstrInfo_8cpp_source.html#l00045">llvm::CSKYInstrInfo::analyzeBranch()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00244">llvm::SparcInstrInfo::analyzeBranch()</a>, and <a class="el" href="VEInstrInfo_8cpp_source.html#l00145">llvm::VEInstrInfo::analyzeBranch()</a>.</p>

</div>
</div>
<a id="a18f4a66d99dba4cf2a2c1054d796cf9c" name="a18f4a66d99dba4cf2a2c1054d796cf9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f4a66d99dba4cf2a2c1054d796cf9c">&#9670;&#160;</a></span>removeCopies()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> removeCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00529">529</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MachineInstr_8h_source.html#l00553">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01400">llvm::MachineInstr::isFullCopy()</a>, <a class="el" href="Register_8h_source.html#l00071">llvm::Register::isVirtualRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00542">canFoldIntoCSel()</a>.</p>

</div>
</div>
<a id="a6bee6e7bc0ab5c00b5331eddb64e7ac4" name="a6bee6e7bc0ab5c00b5331eddb64e7ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bee6e7bc0ab5c00b5331eddb64e7ac4">&#9670;&#160;</a></span>scaleOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> scaleOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;</td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03312">3312</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03114">llvm::AArch64InstrInfo::getMemScale()</a>, and <a class="el" href="DWP_8cpp_source.html#l00440">llvm::Offset</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03373">llvm::AArch64InstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a30270b20b168cbb68c654812dd91db96" name="a30270b20b168cbb68c654812dd91db96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30270b20b168cbb68c654812dd91db96">&#9670;&#160;</a></span>sForm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> sForm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Instr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get opcode of S version of Instr. </p>
<p>If Instr is S version its opcode is returned. AArch64::INSTRUCTION_LIST_END is returned if Instr does not have S version or we are not interested in it. </p>

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01511">1511</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01704">canInstrSubstituteCmpInstr()</a>.</p>

</div>
</div>
<a id="ac6785462ddb955dc6a9a79d592dd9718" name="ac6785462ddb955dc6a9a79d592dd9718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6785462ddb955dc6a9a79d592dd9718">&#9670;&#160;</a></span>shouldClusterFI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> shouldClusterFI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MFI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Offset2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opcode2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03344">3344</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03114">llvm::AArch64InstrInfo::getMemScale()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00526">llvm::MachineFrameInfo::getObjectOffset()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03373">llvm::AArch64InstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a3c5e54a089e34d37720e02c30ad44c78" name="a3c5e54a089e34d37720e02c30ad44c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5e54a089e34d37720e02c30ad44c78">&#9670;&#160;</a></span>signOutlinedFunction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> signOutlinedFunction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MF</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ShouldSignReturnAddr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>ShouldSignReturnAddrWithBKey</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l07984">7984</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00248">llvm::MachineInstrBuilder::addCFIIndex()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00326">llvm::MachineFunction::addFrameInst()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00322">llvm::MachineInstrBuilder::copyImplicitOps()</a>, <a class="el" href="MCDwarf_8h_source.html#l00608">llvm::MCCFIInstruction::createNegateRAState()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01394">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineInstr_8h_source.html#l00087">llvm::MachineInstr::FrameDestroy</a>, <a class="el" href="MachineInstr_8h_source.html#l00085">llvm::MachineInstr::FrameSetup</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00242">llvm::MachineBasicBlock::getFirstTerminator()</a>, <a class="el" href="MachineFunction_8h_source.html#l00806">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AArch64Subtarget_8h_source.html#l00184">llvm::AArch64Subtarget::getInstrInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64MachineFunctionInfo_8cpp_source.html#l00132">llvm::AArch64FunctionInfo::needsDwarfUnwindInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00279">llvm::MachineInstrBuilder::setMIFlag()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00274">llvm::MachineInstrBuilder::setMIFlags()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l08046">llvm::AArch64InstrInfo::buildOutlinedFrame()</a>.</p>

</div>
</div>
<a id="afb4c3921369b6b1fef886bfa979b6d2a" name="afb4c3921369b6b1fef886bfa979b6d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4c3921369b6b1fef886bfa979b6d2a">&#9670;&#160;</a></span>storeRegPairToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">void</a> storeRegPairToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>InsertBefore</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MCID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsKill</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>SubIdx1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>FI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MMO</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03834">3834</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00153">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00132">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00203">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00098">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00358">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00532">llvm::getKillRegState()</a>, <a class="el" href="Register_8h_source.html#l00095">llvm::Register::isPhysical()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03857">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a77dea00ee37a964ad5edf6072fb35071" name="a77dea00ee37a964ad5edf6072fb35071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77dea00ee37a964ad5edf6072fb35071">&#9670;&#160;</a></span>UpdateOperandRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> UpdateOperandRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Instr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01181">1181</a> of file <a class="el" href="AArch64InstrInfo_8cpp_source.html">AArch64InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00718">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00708">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00125">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01627">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01463">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a00df395c26d74e8d6cd2f9e5336065d9" name="a00df395c26d74e8d6cd2f9e5336065d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00df395c26d74e8d6cd2f9e5336065d9">&#9670;&#160;</a></span>BCCDisplacementBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; BCCDisplacementBits(&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">bcc</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> Bcc <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">bcc</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(19)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> Bcc <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00188">getBranchDisplacementBits()</a>.</p>

</div>
</div>
<a id="aeef1f8831e5bff7c0ca8fe17cfdc889d" name="aeef1f8831e5bff7c0ca8fe17cfdc889d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef1f8831e5bff7c0ca8fe17cfdc889d">&#9670;&#160;</a></span>CBZDisplacementBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; CBZDisplacementBits(&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">cbz</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::Hidden, cl::init(19), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> CB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">cbz</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(19)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> CB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00188">getBranchDisplacementBits()</a>.</p>

</div>
</div>
<a id="acd3cc339aff66a17d663a76992d474d5" name="acd3cc339aff66a17d663a76992d474d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3cc339aff66a17d663a76992d474d5">&#9670;&#160;</a></span>TBZDisplacementBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; TBZDisplacementBits(&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">tbz</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::Hidden, cl::init(14), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> TB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;aarch64-<a class="el" href="classllvm_1_1ilist__node__impl.html">tbz</a>-offset-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::Hidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(14)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> TB[<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>]Z <a class="el" href="InstructionSelect_8cpp.html#a474a9c43838a295e112a1f8864e03813">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00188">getBranchDisplacementBits()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
