digraph "CFG for '_Z15gpu_monte_carloPfP12hiprandState' function" {
	label="CFG for '_Z15gpu_monte_carloPfP12hiprandState' function";

	Node0x5c90a10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#779af770",label="{%2:\l  %3 = alloca %\"class.rocrand_device::xorwow_engine\", align 8, addrspace(5)\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = add i32 %11, %4\l  %13 = zext i32 %12 to i64\l  %14 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %13\l  %15 = bitcast %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3 to i8\l... addrspace(5)*\l  call void @llvm.lifetime.start.p5i8(i64 48, i8 addrspace(5)* %15) #4\l  %16 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 0\l  %17 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 1\l  %18 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 2\l  %19 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 3\l  %20 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 4\l  %21 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 0\l  store i32 -1719071262, i32 addrspace(5)* %16, align 8, !tbaa !7\l  store i32 -2018044632, i32 addrspace(5)* %17, align 4, !tbaa !7\l  store i32 -1452303100, i32 addrspace(5)* %18, align 8, !tbaa !7\l  store i32 -1894485380, i32 addrspace(5)* %19, align 4, !tbaa !7\l  store i32 -1836744730, i32 addrspace(5)* %20, align 8, !tbaa !7\l  store i32 485462757, i32 addrspace(5)* %21, align 8, !tbaa !11\l  %22 = icmp eq i32 %12, 0\l  br i1 %22, label %200, label %23\l|{<s0>T|<s1>F}}"];
	Node0x5c90a10:s0 -> Node0x5c97440;
	Node0x5c90a10:s1 -> Node0x5c974d0;
	Node0x5c974d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%23:\l23:                                               \l  %24 = phi i64 [ %33, %31 ], [ %13, %2 ]\l  %25 = phi i32 [ %32, %31 ], [ 0, %2 ]\l  %26 = trunc i64 %24 to i32\l  %27 = and i32 %26, 3\l  %28 = icmp eq i32 %27, 0\l  br i1 %28, label %31, label %29\l|{<s0>T|<s1>F}}"];
	Node0x5c974d0:s0 -> Node0x5c97610;
	Node0x5c974d0:s1 -> Node0x5c97a00;
	Node0x5c97a00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%29:\l29:                                               \l  %30 = zext i32 %25 to i64\l  br label %35\l}"];
	Node0x5c97a00 -> Node0x5c97bb0;
	Node0x5c97610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cbd8ee70",label="{%31:\l31:                                               \l  %32 = add nuw nsw i32 %25, 1\l  %33 = lshr i64 %24, 2\l  %34 = icmp ult i64 %24, 4\l  br i1 %34, label %200, label %23, !llvm.loop !16\l|{<s0>T|<s1>F}}"];
	Node0x5c97610:s0 -> Node0x5c97440;
	Node0x5c97610:s1 -> Node0x5c974d0;
	Node0x5c97bb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%35:\l35:                                               \l  %36 = phi i32 [ 0, %29 ], [ %198, %197 ]\l  br label %37\l}"];
	Node0x5c97bb0 -> Node0x5c98190;
	Node0x5c98190 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  %38 = phi i32 [ 0, %35 ], [ %170, %37 ]\l  %39 = phi i32 [ 0, %35 ], [ %176, %37 ]\l  %40 = phi i32 [ 0, %35 ], [ %182, %37 ]\l  %41 = phi i32 [ 0, %35 ], [ %188, %37 ]\l  %42 = phi i32 [ 0, %35 ], [ %194, %37 ]\l  %43 = phi i32 [ 0, %35 ], [ %195, %37 ]\l  %44 = lshr i32 %43, 5\l  %45 = and i32 %43, 28\l  %46 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 %44\l  %47 = load i32, i32 addrspace(5)* %46, align 4, !tbaa !7\l  %48 = shl nuw i32 1, %45\l  %49 = and i32 %48, %47\l  %50 = icmp eq i32 %49, 0\l  %51 = mul nuw nsw i32 %43, 5\l  %52 = zext i32 %51 to i64\l  %53 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %52\l  %54 = load i32, i32 addrspace(4)* %53, align 16, !tbaa !7\l  %55 = select i1 %50, i32 0, i32 %54\l  %56 = xor i32 %55, %38\l  %57 = or i32 %51, 1\l  %58 = zext i32 %57 to i64\l  %59 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %58\l  %60 = load i32, i32 addrspace(4)* %59, align 4, !tbaa !7\l  %61 = select i1 %50, i32 0, i32 %60\l  %62 = xor i32 %61, %39\l  %63 = or i32 %51, 2\l  %64 = zext i32 %63 to i64\l  %65 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %64\l  %66 = load i32, i32 addrspace(4)* %65, align 8, !tbaa !7\l  %67 = select i1 %50, i32 0, i32 %66\l  %68 = xor i32 %67, %40\l  %69 = or i32 %51, 3\l  %70 = zext i32 %69 to i64\l  %71 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %70\l  %72 = load i32, i32 addrspace(4)* %71, align 4, !tbaa !7\l  %73 = select i1 %50, i32 0, i32 %72\l  %74 = xor i32 %73, %41\l  %75 = add nuw nsw i32 %51, 4\l  %76 = zext i32 %75 to i64\l  %77 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %76\l  %78 = load i32, i32 addrspace(4)* %77, align 16, !tbaa !7\l  %79 = select i1 %50, i32 0, i32 %78\l  %80 = xor i32 %79, %42\l  %81 = or i32 %43, 1\l  %82 = lshr i32 %43, 5\l  %83 = and i32 %81, 29\l  %84 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 %82\l  %85 = load i32, i32 addrspace(5)* %84, align 4, !tbaa !7\l  %86 = shl nuw i32 1, %83\l  %87 = and i32 %86, %85\l  %88 = icmp eq i32 %87, 0\l  %89 = mul nuw nsw i32 %81, 5\l  %90 = zext i32 %89 to i64\l  %91 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %90\l  %92 = load i32, i32 addrspace(4)* %91, align 4, !tbaa !7\l  %93 = select i1 %88, i32 0, i32 %92\l  %94 = xor i32 %93, %56\l  %95 = add nuw nsw i32 %89, 1\l  %96 = zext i32 %95 to i64\l  %97 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %96\l  %98 = load i32, i32 addrspace(4)* %97, align 8, !tbaa !7\l  %99 = select i1 %88, i32 0, i32 %98\l  %100 = xor i32 %99, %62\l  %101 = or i32 %89, 2\l  %102 = zext i32 %101 to i64\l  %103 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %102\l  %104 = load i32, i32 addrspace(4)* %103, align 4, !tbaa !7\l  %105 = select i1 %88, i32 0, i32 %104\l  %106 = xor i32 %105, %68\l  %107 = add nuw nsw i32 %89, 3\l  %108 = zext i32 %107 to i64\l  %109 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %108\l  %110 = load i32, i32 addrspace(4)* %109, align 16, !tbaa !7\l  %111 = select i1 %88, i32 0, i32 %110\l  %112 = xor i32 %111, %74\l  %113 = add nuw nsw i32 %89, 4\l  %114 = zext i32 %113 to i64\l  %115 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %114\l  %116 = load i32, i32 addrspace(4)* %115, align 4, !tbaa !7\l  %117 = select i1 %88, i32 0, i32 %116\l  %118 = xor i32 %117, %80\l  %119 = or i32 %43, 2\l  %120 = lshr i32 %43, 5\l  %121 = and i32 %119, 30\l  %122 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 %120\l  %123 = load i32, i32 addrspace(5)* %122, align 4, !tbaa !7\l  %124 = shl nuw i32 1, %121\l  %125 = and i32 %124, %123\l  %126 = icmp eq i32 %125, 0\l  %127 = mul nuw nsw i32 %119, 5\l  %128 = zext i32 %127 to i64\l  %129 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %128\l  %130 = load i32, i32 addrspace(4)* %129, align 8, !tbaa !7\l  %131 = select i1 %126, i32 0, i32 %130\l  %132 = xor i32 %131, %94\l  %133 = or i32 %127, 1\l  %134 = zext i32 %133 to i64\l  %135 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %134\l  %136 = load i32, i32 addrspace(4)* %135, align 4, !tbaa !7\l  %137 = select i1 %126, i32 0, i32 %136\l  %138 = xor i32 %137, %100\l  %139 = add nuw nsw i32 %127, 2\l  %140 = zext i32 %139 to i64\l  %141 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %140\l  %142 = load i32, i32 addrspace(4)* %141, align 16, !tbaa !7\l  %143 = select i1 %126, i32 0, i32 %142\l  %144 = xor i32 %143, %106\l  %145 = add nuw nsw i32 %127, 3\l  %146 = zext i32 %145 to i64\l  %147 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %146\l  %148 = load i32, i32 addrspace(4)* %147, align 4, !tbaa !7\l  %149 = select i1 %126, i32 0, i32 %148\l  %150 = xor i32 %149, %112\l  %151 = add nuw nsw i32 %127, 4\l  %152 = zext i32 %151 to i64\l  %153 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %152\l  %154 = load i32, i32 addrspace(4)* %153, align 8, !tbaa !7\l  %155 = select i1 %126, i32 0, i32 %154\l  %156 = xor i32 %155, %118\l  %157 = or i32 %43, 3\l  %158 = lshr i32 %43, 5\l  %159 = and i32 %157, 31\l  %160 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 5,\l... i32 %158\l  %161 = load i32, i32 addrspace(5)* %160, align 4, !tbaa !7\l  %162 = shl nuw i32 1, %159\l  %163 = and i32 %162, %161\l  %164 = icmp eq i32 %163, 0\l  %165 = mul nuw nsw i32 %157, 5\l  %166 = zext i32 %165 to i64\l  %167 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %166\l  %168 = load i32, i32 addrspace(4)* %167, align 4, !tbaa !7\l  %169 = select i1 %164, i32 0, i32 %168\l  %170 = xor i32 %169, %132\l  %171 = add nuw nsw i32 %165, 1\l  %172 = zext i32 %171 to i64\l  %173 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %172\l  %174 = load i32, i32 addrspace(4)* %173, align 16, !tbaa !7\l  %175 = select i1 %164, i32 0, i32 %174\l  %176 = xor i32 %175, %138\l  %177 = add nuw nsw i32 %165, 2\l  %178 = zext i32 %177 to i64\l  %179 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %178\l  %180 = load i32, i32 addrspace(4)* %179, align 4, !tbaa !7\l  %181 = select i1 %164, i32 0, i32 %180\l  %182 = xor i32 %181, %144\l  %183 = add nuw nsw i32 %165, 3\l  %184 = zext i32 %183 to i64\l  %185 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %184\l  %186 = load i32, i32 addrspace(4)* %185, align 8, !tbaa !7\l  %187 = select i1 %164, i32 0, i32 %186\l  %188 = xor i32 %187, %150\l  %189 = add nuw nsw i32 %165, 4\l  %190 = zext i32 %189 to i64\l  %191 = getelementptr inbounds [32 x [800 x i32]], [32 x [800 x i32]]\l... addrspace(4)* @_ZL31d_xorwow_sequence_jump_matrices, i64 0, i64 %30, i64 %190\l  %192 = load i32, i32 addrspace(4)* %191, align 4, !tbaa !7\l  %193 = select i1 %164, i32 0, i32 %192\l  %194 = xor i32 %193, %156\l  %195 = add nuw nsw i32 %43, 4\l  %196 = icmp eq i32 %195, 160\l  br i1 %196, label %197, label %37, !llvm.loop !18\l|{<s0>T|<s1>F}}"];
	Node0x5c98190:s0 -> Node0x5c98050;
	Node0x5c98190:s1 -> Node0x5c98190;
	Node0x5c98050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7af9170",label="{%197:\l197:                                              \l  store i32 %170, i32 addrspace(5)* %16, align 8, !tbaa !7\l  store i32 %176, i32 addrspace(5)* %17, align 4, !tbaa !7\l  store i32 %182, i32 addrspace(5)* %18, align 8, !tbaa !7\l  store i32 %188, i32 addrspace(5)* %19, align 4, !tbaa !7\l  store i32 %194, i32 addrspace(5)* %20, align 8, !tbaa !7\l  %198 = add nuw nsw i32 %36, 1\l  %199 = icmp eq i32 %198, %27\l  br i1 %199, label %31, label %35, !llvm.loop !19\l|{<s0>T|<s1>F}}"];
	Node0x5c98050:s0 -> Node0x5c97610;
	Node0x5c98050:s1 -> Node0x5c97bb0;
	Node0x5c97440 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#779af770",label="{%200:\l200:                                              \l  %201 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 1\l  store i32 0, i32 addrspace(5)* %201, align 4, !tbaa !20\l  %202 = getelementptr inbounds %\"class.rocrand_device::xorwow_engine\",\l... %\"class.rocrand_device::xorwow_engine\" addrspace(5)* %3, i32 0, i32 0, i32 2\l  store i32 0, i32 addrspace(5)* %202, align 8, !tbaa !21\l  %203 = bitcast %struct.hiprandState addrspace(1)* %14 to i8 addrspace(1)*\l  call void @llvm.memcpy.p1i8.p5i8.i64(i8 addrspace(1)* noundef align 8\l... dereferenceable(48) %203, i8 addrspace(5)* noundef align 8\l... dereferenceable(48) %15, i64 48, i1 false), !tbaa.struct !22\l  call void @llvm.lifetime.end.p5i8(i64 48, i8 addrspace(5)* %15) #4\l  %204 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %13, i32 0, i32 0, i32 5, i64 0\l  %205 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %13, i32 0, i32 0, i32 5, i64 1\l  %206 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %13, i32 0, i32 0, i32 5, i64 2\l  %207 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %13, i32 0, i32 0, i32 5, i64 3\l  %208 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %13, i32 0, i32 0, i32 5, i64 4\l  %209 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %14, i64 0, i32 0, i32 0, i32 0\l  %210 = load i32, i32 addrspace(1)* %204, align 8, !tbaa !7\l  %211 = load i32, i32 addrspace(1)* %205, align 4, !tbaa !7\l  %212 = load i32, i32 addrspace(1)* %206, align 8, !tbaa !7\l  %213 = load i32, i32 addrspace(1)* %207, align 4, !tbaa !7\l  %214 = load i32, i32 addrspace(1)* %208, align 8, !tbaa !7\l  %215 = load i32, i32 addrspace(1)* %209, align 8, !tbaa !11\l  br label %222\l}"];
	Node0x5c97440 -> Node0x5c91450;
	Node0x5c91510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#779af770",label="{%216:\l216:                                              \l  %217 = add i32 %215, -1325883392\l  store i32 %279, i32 addrspace(1)* %204, align 8, !tbaa !7\l  store i32 %297, i32 addrspace(1)* %205, align 4, !tbaa !7\l  store i32 %309, i32 addrspace(1)* %206, align 8, !tbaa !7\l  store i32 %327, i32 addrspace(1)* %207, align 4, !tbaa !7\l  store i32 %339, i32 addrspace(1)* %208, align 8, !tbaa !7\l  store i32 %217, i32 addrspace(1)* %209, align 8, !tbaa !11\l  %218 = sitofp i32 %350 to float\l  %219 = fmul contract float %218, 4.000000e+00\l  %220 = fmul contract float %219, 0x3F30000000000000\l  %221 = getelementptr inbounds float, float addrspace(1)* %0, i64 %13\l  store float %220, float addrspace(1)* %221, align 4, !tbaa !23\l  ret void\l}"];
	Node0x5c91450 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%222:\l222:                                              \l  %223 = phi i32 [ 0, %200 ], [ %351, %222 ]\l  %224 = phi i32 [ 0, %200 ], [ %350, %222 ]\l  %225 = phi i32 [ %210, %200 ], [ %279, %222 ]\l  %226 = phi i32 [ %211, %200 ], [ %297, %222 ]\l  %227 = phi i32 [ %212, %200 ], [ %309, %222 ]\l  %228 = phi i32 [ %213, %200 ], [ %327, %222 ]\l  %229 = phi i32 [ %214, %200 ], [ %339, %222 ]\l  %230 = phi i32 [ %215, %200 ], [ %340, %222 ]\l  %231 = lshr i32 %225, 2\l  %232 = xor i32 %231, %225\l  %233 = shl i32 %229, 4\l  %234 = shl i32 %232, 1\l  %235 = xor i32 %234, %233\l  %236 = xor i32 %235, %232\l  %237 = xor i32 %236, %229\l  %238 = add i32 %230, 362437\l  %239 = add i32 %238, %237\l  %240 = uitofp i32 %239 to float\l  %241 = fmul contract float %240, 0x3DF0000000000000\l  %242 = fadd contract float %241, 0x3DF0000000000000\l  %243 = lshr i32 %226, 2\l  %244 = xor i32 %243, %226\l  %245 = shl i32 %237, 4\l  %246 = shl i32 %244, 1\l  %247 = xor i32 %246, %245\l  %248 = xor i32 %247, %244\l  %249 = xor i32 %248, %237\l  %250 = add i32 %230, 724874\l  %251 = add i32 %249, %250\l  %252 = uitofp i32 %251 to float\l  %253 = fmul contract float %252, 0x3DF0000000000000\l  %254 = fadd contract float %253, 0x3DF0000000000000\l  %255 = fmul contract float %242, %242\l  %256 = fmul contract float %254, %254\l  %257 = fadd contract float %255, %256\l  %258 = fcmp contract ole float %257, 1.000000e+00\l  %259 = zext i1 %258 to i32\l  %260 = add nuw nsw i32 %224, %259\l  %261 = lshr i32 %227, 2\l  %262 = xor i32 %261, %227\l  %263 = shl i32 %249, 4\l  %264 = shl i32 %262, 1\l  %265 = xor i32 %264, %263\l  %266 = xor i32 %265, %262\l  %267 = xor i32 %266, %249\l  %268 = add i32 %230, 1087311\l  %269 = add i32 %268, %267\l  %270 = uitofp i32 %269 to float\l  %271 = fmul contract float %270, 0x3DF0000000000000\l  %272 = fadd contract float %271, 0x3DF0000000000000\l  %273 = lshr i32 %228, 2\l  %274 = xor i32 %273, %228\l  %275 = shl i32 %267, 4\l  %276 = shl i32 %274, 1\l  %277 = xor i32 %276, %275\l  %278 = xor i32 %277, %274\l  %279 = xor i32 %278, %267\l  %280 = add i32 %230, 1449748\l  %281 = add i32 %279, %280\l  %282 = uitofp i32 %281 to float\l  %283 = fmul contract float %282, 0x3DF0000000000000\l  %284 = fadd contract float %283, 0x3DF0000000000000\l  %285 = fmul contract float %272, %272\l  %286 = fmul contract float %284, %284\l  %287 = fadd contract float %285, %286\l  %288 = fcmp contract ole float %287, 1.000000e+00\l  %289 = zext i1 %288 to i32\l  %290 = add nuw nsw i32 %260, %289\l  %291 = lshr i32 %229, 2\l  %292 = xor i32 %291, %229\l  %293 = shl i32 %279, 4\l  %294 = shl i32 %292, 1\l  %295 = xor i32 %294, %293\l  %296 = xor i32 %295, %292\l  %297 = xor i32 %296, %279\l  %298 = add i32 %230, 1812185\l  %299 = add i32 %298, %297\l  %300 = uitofp i32 %299 to float\l  %301 = fmul contract float %300, 0x3DF0000000000000\l  %302 = fadd contract float %301, 0x3DF0000000000000\l  %303 = lshr i32 %237, 2\l  %304 = xor i32 %303, %237\l  %305 = shl i32 %297, 4\l  %306 = shl i32 %304, 1\l  %307 = xor i32 %306, %305\l  %308 = xor i32 %307, %304\l  %309 = xor i32 %308, %297\l  %310 = add i32 %230, 2174622\l  %311 = add i32 %309, %310\l  %312 = uitofp i32 %311 to float\l  %313 = fmul contract float %312, 0x3DF0000000000000\l  %314 = fadd contract float %313, 0x3DF0000000000000\l  %315 = fmul contract float %302, %302\l  %316 = fmul contract float %314, %314\l  %317 = fadd contract float %315, %316\l  %318 = fcmp contract ole float %317, 1.000000e+00\l  %319 = zext i1 %318 to i32\l  %320 = add nuw nsw i32 %290, %319\l  %321 = lshr i32 %249, 2\l  %322 = xor i32 %321, %249\l  %323 = shl i32 %309, 4\l  %324 = shl i32 %322, 1\l  %325 = xor i32 %324, %323\l  %326 = xor i32 %325, %322\l  %327 = xor i32 %326, %309\l  %328 = add i32 %230, 2537059\l  %329 = add i32 %328, %327\l  %330 = uitofp i32 %329 to float\l  %331 = fmul contract float %330, 0x3DF0000000000000\l  %332 = fadd contract float %331, 0x3DF0000000000000\l  %333 = lshr i32 %267, 2\l  %334 = xor i32 %333, %267\l  %335 = shl i32 %327, 4\l  %336 = shl i32 %334, 1\l  %337 = xor i32 %336, %335\l  %338 = xor i32 %337, %334\l  %339 = xor i32 %338, %327\l  %340 = add i32 %230, 2899496\l  %341 = add i32 %339, %340\l  %342 = uitofp i32 %341 to float\l  %343 = fmul contract float %342, 0x3DF0000000000000\l  %344 = fadd contract float %343, 0x3DF0000000000000\l  %345 = fmul contract float %332, %332\l  %346 = fmul contract float %344, %344\l  %347 = fadd contract float %345, %346\l  %348 = fcmp contract ole float %347, 1.000000e+00\l  %349 = zext i1 %348 to i32\l  %350 = add nuw nsw i32 %320, %349\l  %351 = add nuw nsw i32 %223, 4\l  %352 = icmp eq i32 %351, 4096\l  br i1 %352, label %216, label %222, !llvm.loop !26\l|{<s0>T|<s1>F}}"];
	Node0x5c91450:s0 -> Node0x5c91510;
	Node0x5c91450:s1 -> Node0x5c91450;
}
