{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1351160307761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1351160307761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 14:18:27 2012 " "Processing started: Thu Oct 25 14:18:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1351160307761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1351160307761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off equalizer -c equalizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1351160307761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1351160308102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file z_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "z_divider.v" "" { Text "D:/projects/EQ/z_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file z_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFE " "Found entity 1: FFE" {  } { { "z_dff.v" "" { Text "D:/projects/EQ/z_dff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalizer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file equalizer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 equalizer " "Found entity 1: equalizer" {  } { { "equalizer.bdf" "" { Schematic "D:/projects/EQ/equalizer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file a_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "a_decoder.v" "" { Text "D:/projects/EQ/a_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file a_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "a_tb.v" "" { Text "D:/projects/EQ/a_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_core.v 1 1 " "Found 1 design units, including 1 entities, in source file b_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "b_core.v" "" { Text "D:/projects/EQ/b_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file b_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_B " "Found entity 1: testbench_B" {  } { { "b_tb.v" "" { Text "D:/projects/EQ/b_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351160308209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351160308209 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1351160308291 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "decoded_clock " "Pin \"decoded_clock\" is missing source" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 768 944 296 "decoded_clock" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1351160308320 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "decoded_flow " "Pin \"decoded_flow\" is missing source" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 768 944 280 "decoded_flow" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1351160308330 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk core inst " "Port \"clk\" of type core and instance \"inst\" is missing source signal" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 352 528 720 480 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1351160308331 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "spdif_cmos " "Pin \"spdif_cmos\" not connected" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 312 480 280 "spdif_cmos" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1351160308331 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clock0 " "Pin \"clock0\" not connected" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 296 312 480 312 "clock0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1351160308331 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rst_n " "Pin \"rst_n\" not connected" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 312 480 296 "rst_n" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1351160308332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:inst " "Elaborating entity \"core\" for hierarchy \"core:inst\"" {  } { { "main.bdf" "inst" { Schematic "D:/projects/EQ/main.bdf" { { 352 528 720 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351160308340 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "b_core.v(39) " "Verilog HDL Case Statement warning at b_core.v(39): case item expression covers a value already covered by a previous case item" {  } { { "b_core.v" "" { Text "D:/projects/EQ/b_core.v" 39 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1351160308350 "|main|core:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_clock GND " "Pin \"decoded_clock\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 768 944 296 "decoded_clock" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1351160309508 "|main|decoded_clock"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_flow GND " "Pin \"decoded_flow\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 768 944 280 "decoded_flow" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1351160309508 "|main|decoded_flow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1351160309508 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1351160309686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1351160310219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1351160310219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spdif_cmos " "No output dependent on input pin \"spdif_cmos\"" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 264 312 480 280 "spdif_cmos" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351160310276 "|main|spdif_cmos"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock0 " "No output dependent on input pin \"clock0\"" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 296 312 480 312 "clock0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351160310276 "|main|clock0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "main.bdf" "" { Schematic "D:/projects/EQ/main.bdf" { { 280 312 480 296 "rst_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1351160310276 "|main|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1351160310276 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1351160310277 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1351160310277 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1351160310277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1351160310291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 14:18:30 2012 " "Processing ended: Thu Oct 25 14:18:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1351160310291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1351160310291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1351160310291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1351160310291 ""}
