Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Dec 13 22:48:53 2017
| Host         : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command      : report_utilization -file blk_mem_gen_0_utilization_synth.rpt -pb blk_mem_gen_0_utilization_synth.pb
| Design       : blk_mem_gen_0
| Device       : xcku060ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| CLB LUTs                |    0 |     0 |    331680 |  0.00 |
|   LUT as Logic          |    0 |     0 |    331680 |  0.00 |
|   LUT as Memory         |    0 |     0 |    146880 |  0.00 |
| CLB Registers           |    0 |     0 |    663360 |  0.00 |
|   Register as Flip Flop |    0 |     0 |    663360 |  0.00 |
|   Register as Latch     |    0 |     0 |    663360 |  0.00 |
| CARRY8                  |    0 |     0 |     41460 |  0.00 |
| F7 Muxes                |    0 |     0 |    165840 |  0.00 |
| F8 Muxes                |    0 |     0 |     82920 |  0.00 |
| F9 Muxes                |    0 |     0 |     41460 |  0.00 |
+-------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------------------------+---------+-------+-----------+-------+
|                          Site Type                          |   Used  | Fixed | Available | Util% |
+-------------------------------------------------------------+---------+-------+-----------+-------+
| CLB                                                         |       0 |     0 |     41460 |  0.00 |
|   CLBL                                                      |       0 |     0 |           |       |
|   CLBM                                                      |       0 |     0 |           |       |
| LUT as Logic                                                |       0 |     0 |    331680 |  0.00 |
| LUT as Memory                                               |       0 |     0 |    146880 |  0.00 |
|   LUT as Distributed RAM                                    |       0 |     0 |           |       |
|   LUT as Shift Register                                     |       0 |     0 |           |       |
| LUT Flip Flop Pairs                                         |       0 |     0 |    331680 |  0.00 |
| Unique Control Sets                                         |       0 |       |           |       |
| Maximum number of registers lost to control set restriction | 0(Lost) |       |           |       |
+-------------------------------------------------------------+---------+-------+-----------+-------+


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   18 |     0 |      1080 |  1.67 |
|   RAMB36/FIFO*    |   18 |     0 |      1080 |  1.67 |
|     RAMB36E2 only |   18 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2760 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       520 |  0.00 |
| HPIOB            |    0 |     0 |       416 |  0.00 |
| HRIO             |    0 |     0 |       104 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       240 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       240 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       624 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |        48 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       624 |  0.00 |
|   BUFGCE             |    0 |     0 |       288 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        48 |  0.00 |
|   BUFG_GT            |    0 |     0 |       192 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        96 |  0.00 |
| PLLE3_ADV            |    0 |     0 |        24 |  0.00 |
| MMCME3_ADV           |    0 |     0 |        12 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        28 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         7 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        14 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| BSCANE2   |    0 |     0 |         4 |  0.00 |
| EFUSE_USR |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| RAMB36E2 |   18 |           Block Ram |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


