<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PCI Express cores &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="GTX transceivers" href="gtx.html" />
    <link rel="prev" title="Ethernet MACs" href="emac.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">PCI Express cores</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gth.html">GTH transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 6</a></li>
      <li class="breadcrumb-item active">PCI Express cores</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex6/pcie.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="pci-express-cores">
<h1>PCI Express cores<a class="headerlink" href="#pci-express-cores" title="Link to this heading"></a></h1>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ECRC_CHECK_CAPABLE" title="PCIE:AER_CAP_ECRC_CHECK_CAPABLE">PCIE:AER_CAP_ECRC_CHECK_CAPABLE</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[0]">PCIE:DRP00[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ECRC_GEN_CAPABLE" title="PCIE:AER_CAP_ECRC_GEN_CAPABLE">PCIE:AER_CAP_ECRC_GEN_CAPABLE</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[1]">PCIE:DRP00[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[2]">PCIE:DRP00[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[3]">PCIE:DRP00[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[4]">PCIE:DRP00[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[5]">PCIE:DRP00[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[6]">PCIE:DRP00[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[7]">PCIE:DRP00[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[8]">PCIE:DRP00[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[9]">PCIE:DRP00[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[10]">PCIE:DRP00[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[11]">PCIE:DRP00[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[12]">PCIE:DRP00[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[13]">PCIE:DRP00[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[14]">PCIE:DRP00[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP00" title="PCIE:DRP00[15]">PCIE:DRP00[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[0]">PCIE:AER_CAP_ID[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[0]">PCIE:DRP01[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[1]">PCIE:AER_CAP_ID[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[1]">PCIE:DRP01[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[2]">PCIE:AER_CAP_ID[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[2]">PCIE:DRP01[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[3]">PCIE:AER_CAP_ID[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[3]">PCIE:DRP01[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[4]">PCIE:AER_CAP_ID[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[4]">PCIE:DRP01[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[5]">PCIE:AER_CAP_ID[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[5]">PCIE:DRP01[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[6]">PCIE:AER_CAP_ID[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[6]">PCIE:DRP01[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[7]">PCIE:AER_CAP_ID[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[7]">PCIE:DRP01[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[8]">PCIE:AER_CAP_ID[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[8]">PCIE:DRP01[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[9]">PCIE:AER_CAP_ID[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[9]">PCIE:DRP01[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[10]">PCIE:AER_CAP_ID[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[10]">PCIE:DRP01[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[11]">PCIE:AER_CAP_ID[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[11]">PCIE:DRP01[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[12]">PCIE:AER_CAP_ID[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[12]">PCIE:DRP01[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[13]">PCIE:AER_CAP_ID[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[13]">PCIE:DRP01[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[14]">PCIE:AER_CAP_ID[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[14]">PCIE:DRP01[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ID" title="PCIE:AER_CAP_ID[15]">PCIE:AER_CAP_ID[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP01" title="PCIE:DRP01[15]">PCIE:DRP01[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSI" title="PCIE:AER_CAP_INT_MSG_NUM_MSI[0]">PCIE:AER_CAP_INT_MSG_NUM_MSI[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[0]">PCIE:DRP02[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSI" title="PCIE:AER_CAP_INT_MSG_NUM_MSI[1]">PCIE:AER_CAP_INT_MSG_NUM_MSI[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[1]">PCIE:DRP02[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSI" title="PCIE:AER_CAP_INT_MSG_NUM_MSI[2]">PCIE:AER_CAP_INT_MSG_NUM_MSI[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[2]">PCIE:DRP02[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSI" title="PCIE:AER_CAP_INT_MSG_NUM_MSI[3]">PCIE:AER_CAP_INT_MSG_NUM_MSI[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[3]">PCIE:DRP02[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSI" title="PCIE:AER_CAP_INT_MSG_NUM_MSI[4]">PCIE:AER_CAP_INT_MSG_NUM_MSI[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[4]">PCIE:DRP02[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSIX" title="PCIE:AER_CAP_INT_MSG_NUM_MSIX[0]">PCIE:AER_CAP_INT_MSG_NUM_MSIX[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[5]">PCIE:DRP02[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSIX" title="PCIE:AER_CAP_INT_MSG_NUM_MSIX[1]">PCIE:AER_CAP_INT_MSG_NUM_MSIX[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[6]">PCIE:DRP02[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSIX" title="PCIE:AER_CAP_INT_MSG_NUM_MSIX[2]">PCIE:AER_CAP_INT_MSG_NUM_MSIX[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[7]">PCIE:DRP02[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSIX" title="PCIE:AER_CAP_INT_MSG_NUM_MSIX[3]">PCIE:AER_CAP_INT_MSG_NUM_MSIX[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[8]">PCIE:DRP02[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSIX" title="PCIE:AER_CAP_INT_MSG_NUM_MSIX[4]">PCIE:AER_CAP_INT_MSG_NUM_MSIX[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[9]">PCIE:DRP02[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE" title="PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE">PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[10]">PCIE:DRP02[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[0]">PCIE:AER_CAP_VERSION[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[11]">PCIE:DRP02[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[1]">PCIE:AER_CAP_VERSION[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[12]">PCIE:DRP02[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[2]">PCIE:AER_CAP_VERSION[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[13]">PCIE:DRP02[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_VERSION" title="PCIE:AER_CAP_VERSION[3]">PCIE:AER_CAP_VERSION[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[14]">PCIE:DRP02[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP02" title="PCIE:DRP02[15]">PCIE:DRP02[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[0]">PCIE:AER_BASE_PTR[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[0]">PCIE:DRP03[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[1]">PCIE:AER_BASE_PTR[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[1]">PCIE:DRP03[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[2]">PCIE:AER_BASE_PTR[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[2]">PCIE:DRP03[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[3]">PCIE:AER_BASE_PTR[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[3]">PCIE:DRP03[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[4]">PCIE:AER_BASE_PTR[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[4]">PCIE:DRP03[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[5]">PCIE:AER_BASE_PTR[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[5]">PCIE:DRP03[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[6]">PCIE:AER_BASE_PTR[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[6]">PCIE:DRP03[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[7]">PCIE:AER_BASE_PTR[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[7]">PCIE:DRP03[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[8]">PCIE:AER_BASE_PTR[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[8]">PCIE:DRP03[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[9]">PCIE:AER_BASE_PTR[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[9]">PCIE:DRP03[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[10]">PCIE:AER_BASE_PTR[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[10]">PCIE:DRP03[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_BASE_PTR" title="PCIE:AER_BASE_PTR[11]">PCIE:AER_BASE_PTR[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[11]">PCIE:DRP03[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[12]">PCIE:DRP03[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[13]">PCIE:DRP03[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[14]">PCIE:DRP03[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP03" title="PCIE:DRP03[15]">PCIE:DRP03[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[0]">PCIE:AER_CAP_NEXTPTR[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[0]">PCIE:DRP04[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[1]">PCIE:AER_CAP_NEXTPTR[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[1]">PCIE:DRP04[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[2]">PCIE:AER_CAP_NEXTPTR[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[2]">PCIE:DRP04[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[3]">PCIE:AER_CAP_NEXTPTR[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[3]">PCIE:DRP04[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[4]">PCIE:AER_CAP_NEXTPTR[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[4]">PCIE:DRP04[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[5]">PCIE:AER_CAP_NEXTPTR[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[5]">PCIE:DRP04[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[6]">PCIE:AER_CAP_NEXTPTR[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[6]">PCIE:DRP04[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[7]">PCIE:AER_CAP_NEXTPTR[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[7]">PCIE:DRP04[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[8]">PCIE:AER_CAP_NEXTPTR[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[8]">PCIE:DRP04[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[9]">PCIE:AER_CAP_NEXTPTR[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[9]">PCIE:DRP04[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[10]">PCIE:AER_CAP_NEXTPTR[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[10]">PCIE:DRP04[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR" title="PCIE:AER_CAP_NEXTPTR[11]">PCIE:AER_CAP_NEXTPTR[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[11]">PCIE:DRP04[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:AER_CAP_ON" title="PCIE:AER_CAP_ON">PCIE:AER_CAP_ON</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[12]">PCIE:DRP04[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[13]">PCIE:DRP04[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[14]">PCIE:DRP04[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP04" title="PCIE:DRP04[15]">PCIE:DRP04[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[0]">PCIE:BAR0[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[0]">PCIE:DRP05[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[1]">PCIE:BAR0[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[1]">PCIE:DRP05[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[2]">PCIE:BAR0[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[2]">PCIE:DRP05[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[3]">PCIE:BAR0[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[3]">PCIE:DRP05[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[4]">PCIE:BAR0[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[4]">PCIE:DRP05[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[5]">PCIE:BAR0[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[5]">PCIE:DRP05[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[6]">PCIE:BAR0[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[6]">PCIE:DRP05[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[7]">PCIE:BAR0[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[7]">PCIE:DRP05[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[8]">PCIE:BAR0[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[8]">PCIE:DRP05[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[9]">PCIE:BAR0[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[9]">PCIE:DRP05[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[10]">PCIE:BAR0[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[10]">PCIE:DRP05[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[11]">PCIE:BAR0[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[11]">PCIE:DRP05[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[12]">PCIE:BAR0[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[12]">PCIE:DRP05[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[13]">PCIE:BAR0[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[13]">PCIE:DRP05[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[14]">PCIE:BAR0[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[14]">PCIE:DRP05[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[15]">PCIE:BAR0[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP05" title="PCIE:DRP05[15]">PCIE:DRP05[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[16]">PCIE:BAR0[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[0]">PCIE:DRP06[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[17]">PCIE:BAR0[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[1]">PCIE:DRP06[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[18]">PCIE:BAR0[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[2]">PCIE:DRP06[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[19]">PCIE:BAR0[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[3]">PCIE:DRP06[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[20]">PCIE:BAR0[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[4]">PCIE:DRP06[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[21]">PCIE:BAR0[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[5]">PCIE:DRP06[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[22]">PCIE:BAR0[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[6]">PCIE:DRP06[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[23]">PCIE:BAR0[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[7]">PCIE:DRP06[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[24]">PCIE:BAR0[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[8]">PCIE:DRP06[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[25]">PCIE:BAR0[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[9]">PCIE:DRP06[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[26]">PCIE:BAR0[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[10]">PCIE:DRP06[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[27]">PCIE:BAR0[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[11]">PCIE:DRP06[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[28]">PCIE:BAR0[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[12]">PCIE:DRP06[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[29]">PCIE:BAR0[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[13]">PCIE:DRP06[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[30]">PCIE:BAR0[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[14]">PCIE:DRP06[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR0" title="PCIE:BAR0[31]">PCIE:BAR0[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP06" title="PCIE:DRP06[15]">PCIE:DRP06[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[0]">PCIE:BAR1[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[0]">PCIE:DRP07[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[1]">PCIE:BAR1[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[1]">PCIE:DRP07[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[2]">PCIE:BAR1[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[2]">PCIE:DRP07[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[3]">PCIE:BAR1[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[3]">PCIE:DRP07[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[4]">PCIE:BAR1[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[4]">PCIE:DRP07[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[5]">PCIE:BAR1[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[5]">PCIE:DRP07[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[6]">PCIE:BAR1[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[6]">PCIE:DRP07[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[7]">PCIE:BAR1[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[7]">PCIE:DRP07[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[8]">PCIE:BAR1[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[8]">PCIE:DRP07[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[9]">PCIE:BAR1[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[9]">PCIE:DRP07[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[10]">PCIE:BAR1[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[10]">PCIE:DRP07[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[11]">PCIE:BAR1[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[11]">PCIE:DRP07[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[12]">PCIE:BAR1[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[12]">PCIE:DRP07[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[13]">PCIE:BAR1[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[13]">PCIE:DRP07[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[14]">PCIE:BAR1[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[14]">PCIE:DRP07[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[15]">PCIE:BAR1[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP07" title="PCIE:DRP07[15]">PCIE:DRP07[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[16]">PCIE:BAR1[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[0]">PCIE:DRP08[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[17]">PCIE:BAR1[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[1]">PCIE:DRP08[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[18]">PCIE:BAR1[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[2]">PCIE:DRP08[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[19]">PCIE:BAR1[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[3]">PCIE:DRP08[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[20]">PCIE:BAR1[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[4]">PCIE:DRP08[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[21]">PCIE:BAR1[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[5]">PCIE:DRP08[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[22]">PCIE:BAR1[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[6]">PCIE:DRP08[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[23]">PCIE:BAR1[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[7]">PCIE:DRP08[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[24]">PCIE:BAR1[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[8]">PCIE:DRP08[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[25]">PCIE:BAR1[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[9]">PCIE:DRP08[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[26]">PCIE:BAR1[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[10]">PCIE:DRP08[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[27]">PCIE:BAR1[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[11]">PCIE:DRP08[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[28]">PCIE:BAR1[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[12]">PCIE:DRP08[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[29]">PCIE:BAR1[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[13]">PCIE:DRP08[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[30]">PCIE:BAR1[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[14]">PCIE:DRP08[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR1" title="PCIE:BAR1[31]">PCIE:BAR1[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP08" title="PCIE:DRP08[15]">PCIE:DRP08[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[0]">PCIE:BAR2[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[0]">PCIE:DRP09[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[1]">PCIE:BAR2[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[1]">PCIE:DRP09[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[2]">PCIE:BAR2[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[2]">PCIE:DRP09[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[3]">PCIE:BAR2[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[3]">PCIE:DRP09[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[4]">PCIE:BAR2[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[4]">PCIE:DRP09[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[5]">PCIE:BAR2[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[5]">PCIE:DRP09[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[6]">PCIE:BAR2[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[6]">PCIE:DRP09[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[7]">PCIE:BAR2[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[7]">PCIE:DRP09[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[8]">PCIE:BAR2[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[8]">PCIE:DRP09[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[9]">PCIE:BAR2[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[9]">PCIE:DRP09[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[10]">PCIE:BAR2[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[10]">PCIE:DRP09[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[11]">PCIE:BAR2[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[11]">PCIE:DRP09[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[12]">PCIE:BAR2[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[12]">PCIE:DRP09[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[13]">PCIE:BAR2[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[13]">PCIE:DRP09[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[14]">PCIE:BAR2[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[14]">PCIE:DRP09[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[15]">PCIE:BAR2[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP09" title="PCIE:DRP09[15]">PCIE:DRP09[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[16]">PCIE:BAR2[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[0]">PCIE:DRP0A[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[17]">PCIE:BAR2[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[1]">PCIE:DRP0A[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[18]">PCIE:BAR2[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[2]">PCIE:DRP0A[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[19]">PCIE:BAR2[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[3]">PCIE:DRP0A[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[20]">PCIE:BAR2[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[4]">PCIE:DRP0A[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[21]">PCIE:BAR2[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[5]">PCIE:DRP0A[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[22]">PCIE:BAR2[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[6]">PCIE:DRP0A[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[23]">PCIE:BAR2[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[7]">PCIE:DRP0A[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[24]">PCIE:BAR2[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[8]">PCIE:DRP0A[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[25]">PCIE:BAR2[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[9]">PCIE:DRP0A[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[26]">PCIE:BAR2[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[10]">PCIE:DRP0A[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[27]">PCIE:BAR2[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[11]">PCIE:DRP0A[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[28]">PCIE:BAR2[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[12]">PCIE:DRP0A[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[29]">PCIE:BAR2[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[13]">PCIE:DRP0A[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[30]">PCIE:BAR2[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[14]">PCIE:DRP0A[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR2" title="PCIE:BAR2[31]">PCIE:BAR2[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0A" title="PCIE:DRP0A[15]">PCIE:DRP0A[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[0]">PCIE:BAR3[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[0]">PCIE:DRP0B[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[1]">PCIE:BAR3[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[1]">PCIE:DRP0B[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[2]">PCIE:BAR3[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[2]">PCIE:DRP0B[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[3]">PCIE:BAR3[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[3]">PCIE:DRP0B[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[4]">PCIE:BAR3[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[4]">PCIE:DRP0B[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[5]">PCIE:BAR3[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[5]">PCIE:DRP0B[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[6]">PCIE:BAR3[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[6]">PCIE:DRP0B[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[7]">PCIE:BAR3[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[7]">PCIE:DRP0B[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[8]">PCIE:BAR3[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[8]">PCIE:DRP0B[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[9]">PCIE:BAR3[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[9]">PCIE:DRP0B[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[10]">PCIE:BAR3[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[10]">PCIE:DRP0B[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[11]">PCIE:BAR3[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[11]">PCIE:DRP0B[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[12]">PCIE:BAR3[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[12]">PCIE:DRP0B[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[13]">PCIE:BAR3[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[13]">PCIE:DRP0B[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[14]">PCIE:BAR3[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[14]">PCIE:DRP0B[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[15]">PCIE:BAR3[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0B" title="PCIE:DRP0B[15]">PCIE:DRP0B[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[16]">PCIE:BAR3[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[0]">PCIE:DRP0C[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[17]">PCIE:BAR3[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[1]">PCIE:DRP0C[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[18]">PCIE:BAR3[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[2]">PCIE:DRP0C[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[19]">PCIE:BAR3[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[3]">PCIE:DRP0C[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[20]">PCIE:BAR3[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[4]">PCIE:DRP0C[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[21]">PCIE:BAR3[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[5]">PCIE:DRP0C[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[22]">PCIE:BAR3[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[6]">PCIE:DRP0C[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[23]">PCIE:BAR3[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[7]">PCIE:DRP0C[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[24]">PCIE:BAR3[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[8]">PCIE:DRP0C[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[25]">PCIE:BAR3[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[9]">PCIE:DRP0C[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[26]">PCIE:BAR3[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[10]">PCIE:DRP0C[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[27]">PCIE:BAR3[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[11]">PCIE:DRP0C[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[28]">PCIE:BAR3[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[12]">PCIE:DRP0C[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[29]">PCIE:BAR3[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[13]">PCIE:DRP0C[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[30]">PCIE:BAR3[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[14]">PCIE:DRP0C[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR3" title="PCIE:BAR3[31]">PCIE:BAR3[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0C" title="PCIE:DRP0C[15]">PCIE:DRP0C[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[0]">PCIE:BAR4[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[0]">PCIE:DRP0D[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[1]">PCIE:BAR4[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[1]">PCIE:DRP0D[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[2]">PCIE:BAR4[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[2]">PCIE:DRP0D[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[3]">PCIE:BAR4[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[3]">PCIE:DRP0D[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[4]">PCIE:BAR4[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[4]">PCIE:DRP0D[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[5]">PCIE:BAR4[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[5]">PCIE:DRP0D[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[6]">PCIE:BAR4[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[6]">PCIE:DRP0D[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[7]">PCIE:BAR4[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[7]">PCIE:DRP0D[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[8]">PCIE:BAR4[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[8]">PCIE:DRP0D[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[9]">PCIE:BAR4[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[9]">PCIE:DRP0D[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[10]">PCIE:BAR4[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[10]">PCIE:DRP0D[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[11]">PCIE:BAR4[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[11]">PCIE:DRP0D[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[12]">PCIE:BAR4[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[12]">PCIE:DRP0D[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[13]">PCIE:BAR4[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[13]">PCIE:DRP0D[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[14]">PCIE:BAR4[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[14]">PCIE:DRP0D[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[15]">PCIE:BAR4[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0D" title="PCIE:DRP0D[15]">PCIE:DRP0D[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[16]">PCIE:BAR4[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[0]">PCIE:DRP0E[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[17]">PCIE:BAR4[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[1]">PCIE:DRP0E[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[18]">PCIE:BAR4[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[2]">PCIE:DRP0E[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[19]">PCIE:BAR4[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[3]">PCIE:DRP0E[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[20]">PCIE:BAR4[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[4]">PCIE:DRP0E[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[21]">PCIE:BAR4[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[5]">PCIE:DRP0E[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[22]">PCIE:BAR4[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[6]">PCIE:DRP0E[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[23]">PCIE:BAR4[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[7]">PCIE:DRP0E[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[24]">PCIE:BAR4[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[8]">PCIE:DRP0E[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[25]">PCIE:BAR4[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[9]">PCIE:DRP0E[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[26]">PCIE:BAR4[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[10]">PCIE:DRP0E[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[27]">PCIE:BAR4[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[11]">PCIE:DRP0E[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[28]">PCIE:BAR4[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[12]">PCIE:DRP0E[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[29]">PCIE:BAR4[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[13]">PCIE:DRP0E[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[30]">PCIE:BAR4[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[14]">PCIE:DRP0E[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR4" title="PCIE:BAR4[31]">PCIE:BAR4[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0E" title="PCIE:DRP0E[15]">PCIE:DRP0E[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[0]">PCIE:BAR5[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[0]">PCIE:DRP0F[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[1]">PCIE:BAR5[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[1]">PCIE:DRP0F[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[2]">PCIE:BAR5[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[2]">PCIE:DRP0F[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[3]">PCIE:BAR5[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[3]">PCIE:DRP0F[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[4]">PCIE:BAR5[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[4]">PCIE:DRP0F[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[5]">PCIE:BAR5[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[5]">PCIE:DRP0F[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[6]">PCIE:BAR5[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[6]">PCIE:DRP0F[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[7]">PCIE:BAR5[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[7]">PCIE:DRP0F[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[8]">PCIE:BAR5[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[8]">PCIE:DRP0F[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[9]">PCIE:BAR5[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[9]">PCIE:DRP0F[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[10]">PCIE:BAR5[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[10]">PCIE:DRP0F[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[11]">PCIE:BAR5[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[11]">PCIE:DRP0F[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[12]">PCIE:BAR5[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[12]">PCIE:DRP0F[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[13]">PCIE:BAR5[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[13]">PCIE:DRP0F[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[14]">PCIE:BAR5[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[14]">PCIE:DRP0F[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[15]">PCIE:BAR5[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP0F" title="PCIE:DRP0F[15]">PCIE:DRP0F[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[16]">PCIE:BAR5[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[0]">PCIE:DRP10[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[17]">PCIE:BAR5[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[1]">PCIE:DRP10[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[18]">PCIE:BAR5[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[2]">PCIE:DRP10[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[19]">PCIE:BAR5[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[3]">PCIE:DRP10[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[20]">PCIE:BAR5[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[4]">PCIE:DRP10[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[21]">PCIE:BAR5[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[5]">PCIE:DRP10[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[22]">PCIE:BAR5[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[6]">PCIE:DRP10[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[23]">PCIE:BAR5[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[7]">PCIE:DRP10[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[24]">PCIE:BAR5[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[8]">PCIE:DRP10[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[25]">PCIE:BAR5[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[9]">PCIE:DRP10[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[26]">PCIE:BAR5[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[10]">PCIE:DRP10[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[27]">PCIE:BAR5[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[11]">PCIE:DRP10[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[28]">PCIE:BAR5[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[12]">PCIE:DRP10[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[29]">PCIE:BAR5[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[13]">PCIE:DRP10[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[30]">PCIE:BAR5[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[14]">PCIE:DRP10[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:BAR5" title="PCIE:BAR5[31]">PCIE:BAR5[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP10" title="PCIE:DRP10[15]">PCIE:DRP10[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[0]">PCIE:DRP11[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[0]">PCIE:EXPANSION_ROM[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[1]">PCIE:DRP11[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[1]">PCIE:EXPANSION_ROM[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[2]">PCIE:DRP11[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[2]">PCIE:EXPANSION_ROM[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[3]">PCIE:DRP11[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[3]">PCIE:EXPANSION_ROM[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[4]">PCIE:DRP11[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[4]">PCIE:EXPANSION_ROM[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[5]">PCIE:DRP11[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[5]">PCIE:EXPANSION_ROM[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[6]">PCIE:DRP11[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[6]">PCIE:EXPANSION_ROM[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[7]">PCIE:DRP11[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[7]">PCIE:EXPANSION_ROM[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[8]">PCIE:DRP11[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[8]">PCIE:EXPANSION_ROM[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[9]">PCIE:DRP11[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[9]">PCIE:EXPANSION_ROM[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[10]">PCIE:DRP11[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[10]">PCIE:EXPANSION_ROM[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[11]">PCIE:DRP11[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[11]">PCIE:EXPANSION_ROM[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[12]">PCIE:DRP11[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[12]">PCIE:EXPANSION_ROM[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[13]">PCIE:DRP11[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[13]">PCIE:EXPANSION_ROM[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[14]">PCIE:DRP11[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[14]">PCIE:EXPANSION_ROM[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP11" title="PCIE:DRP11[15]">PCIE:DRP11[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[15]">PCIE:EXPANSION_ROM[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[0]">PCIE:DRP12[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[16]">PCIE:EXPANSION_ROM[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[1]">PCIE:DRP12[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[17]">PCIE:EXPANSION_ROM[17]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[2]">PCIE:DRP12[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[18]">PCIE:EXPANSION_ROM[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[3]">PCIE:DRP12[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[19]">PCIE:EXPANSION_ROM[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[4]">PCIE:DRP12[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[20]">PCIE:EXPANSION_ROM[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[5]">PCIE:DRP12[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[21]">PCIE:EXPANSION_ROM[21]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[6]">PCIE:DRP12[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[22]">PCIE:EXPANSION_ROM[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[7]">PCIE:DRP12[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[23]">PCIE:EXPANSION_ROM[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[8]">PCIE:DRP12[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[24]">PCIE:EXPANSION_ROM[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[9]">PCIE:DRP12[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[25]">PCIE:EXPANSION_ROM[25]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[10]">PCIE:DRP12[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[26]">PCIE:EXPANSION_ROM[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[11]">PCIE:DRP12[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[27]">PCIE:EXPANSION_ROM[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[12]">PCIE:DRP12[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[28]">PCIE:EXPANSION_ROM[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[13]">PCIE:DRP12[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[29]">PCIE:EXPANSION_ROM[29]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[14]">PCIE:DRP12[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[30]">PCIE:EXPANSION_ROM[30]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP12" title="PCIE:DRP12[15]">PCIE:DRP12[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXPANSION_ROM" title="PCIE:EXPANSION_ROM[31]">PCIE:EXPANSION_ROM[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[0]">PCIE:CAPABILITIES_PTR[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[0]">PCIE:DRP13[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[1]">PCIE:CAPABILITIES_PTR[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[1]">PCIE:DRP13[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[2]">PCIE:CAPABILITIES_PTR[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[2]">PCIE:DRP13[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[3]">PCIE:CAPABILITIES_PTR[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[3]">PCIE:DRP13[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[4]">PCIE:CAPABILITIES_PTR[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[4]">PCIE:DRP13[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[5]">PCIE:CAPABILITIES_PTR[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[5]">PCIE:DRP13[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[6]">PCIE:CAPABILITIES_PTR[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[6]">PCIE:DRP13[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR" title="PCIE:CAPABILITIES_PTR[7]">PCIE:CAPABILITIES_PTR[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[7]">PCIE:DRP13[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[8]">PCIE:DRP13[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[9]">PCIE:DRP13[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[10]">PCIE:DRP13[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[11]">PCIE:DRP13[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[12]">PCIE:DRP13[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[13]">PCIE:DRP13[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[14]">PCIE:DRP13[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP13" title="PCIE:DRP13[15]">PCIE:DRP13[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[0]">PCIE:CARDBUS_CIS_POINTER[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[0]">PCIE:DRP14[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[1]">PCIE:CARDBUS_CIS_POINTER[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[1]">PCIE:DRP14[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[2]">PCIE:CARDBUS_CIS_POINTER[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[2]">PCIE:DRP14[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[3]">PCIE:CARDBUS_CIS_POINTER[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[3]">PCIE:DRP14[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[4]">PCIE:CARDBUS_CIS_POINTER[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[4]">PCIE:DRP14[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[5]">PCIE:CARDBUS_CIS_POINTER[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[5]">PCIE:DRP14[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[6]">PCIE:CARDBUS_CIS_POINTER[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[6]">PCIE:DRP14[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[7]">PCIE:CARDBUS_CIS_POINTER[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[7]">PCIE:DRP14[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[8]">PCIE:CARDBUS_CIS_POINTER[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[8]">PCIE:DRP14[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[9]">PCIE:CARDBUS_CIS_POINTER[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[9]">PCIE:DRP14[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[10]">PCIE:CARDBUS_CIS_POINTER[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[10]">PCIE:DRP14[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[11]">PCIE:CARDBUS_CIS_POINTER[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[11]">PCIE:DRP14[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[12]">PCIE:CARDBUS_CIS_POINTER[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[12]">PCIE:DRP14[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[13]">PCIE:CARDBUS_CIS_POINTER[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[13]">PCIE:DRP14[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[14]">PCIE:CARDBUS_CIS_POINTER[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[14]">PCIE:DRP14[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[15]">PCIE:CARDBUS_CIS_POINTER[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP14" title="PCIE:DRP14[15]">PCIE:DRP14[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[16]">PCIE:CARDBUS_CIS_POINTER[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[0]">PCIE:DRP15[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[17]">PCIE:CARDBUS_CIS_POINTER[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[1]">PCIE:DRP15[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[18]">PCIE:CARDBUS_CIS_POINTER[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[2]">PCIE:DRP15[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[19]">PCIE:CARDBUS_CIS_POINTER[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[3]">PCIE:DRP15[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[20]">PCIE:CARDBUS_CIS_POINTER[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[4]">PCIE:DRP15[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[21]">PCIE:CARDBUS_CIS_POINTER[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[5]">PCIE:DRP15[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[22]">PCIE:CARDBUS_CIS_POINTER[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[6]">PCIE:DRP15[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[23]">PCIE:CARDBUS_CIS_POINTER[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[7]">PCIE:DRP15[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[24]">PCIE:CARDBUS_CIS_POINTER[24]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[8]">PCIE:DRP15[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[25]">PCIE:CARDBUS_CIS_POINTER[25]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[9]">PCIE:DRP15[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[26]">PCIE:CARDBUS_CIS_POINTER[26]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[10]">PCIE:DRP15[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[27]">PCIE:CARDBUS_CIS_POINTER[27]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[11]">PCIE:DRP15[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[28]">PCIE:CARDBUS_CIS_POINTER[28]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[12]">PCIE:DRP15[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[29]">PCIE:CARDBUS_CIS_POINTER[29]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[13]">PCIE:DRP15[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[30]">PCIE:CARDBUS_CIS_POINTER[30]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[14]">PCIE:DRP15[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER" title="PCIE:CARDBUS_CIS_POINTER[31]">PCIE:CARDBUS_CIS_POINTER[31]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP15" title="PCIE:DRP15[15]">PCIE:DRP15[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[0]">PCIE:CLASS_CODE[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[0]">PCIE:DRP16[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[1]">PCIE:CLASS_CODE[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[1]">PCIE:DRP16[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[2]">PCIE:CLASS_CODE[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[2]">PCIE:DRP16[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[3]">PCIE:CLASS_CODE[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[3]">PCIE:DRP16[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[4]">PCIE:CLASS_CODE[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[4]">PCIE:DRP16[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[5]">PCIE:CLASS_CODE[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[5]">PCIE:DRP16[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[6]">PCIE:CLASS_CODE[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[6]">PCIE:DRP16[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[7]">PCIE:CLASS_CODE[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[7]">PCIE:DRP16[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[8]">PCIE:CLASS_CODE[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[8]">PCIE:DRP16[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[9]">PCIE:CLASS_CODE[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[9]">PCIE:DRP16[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[10]">PCIE:CLASS_CODE[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[10]">PCIE:DRP16[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[11]">PCIE:CLASS_CODE[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[11]">PCIE:DRP16[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[12]">PCIE:CLASS_CODE[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[12]">PCIE:DRP16[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[13]">PCIE:CLASS_CODE[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[13]">PCIE:DRP16[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[14]">PCIE:CLASS_CODE[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[14]">PCIE:DRP16[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[15]">PCIE:CLASS_CODE[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP16" title="PCIE:DRP16[15]">PCIE:DRP16[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[16]">PCIE:CLASS_CODE[16]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[0]">PCIE:DRP17[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[17]">PCIE:CLASS_CODE[17]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[1]">PCIE:DRP17[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[18]">PCIE:CLASS_CODE[18]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[2]">PCIE:DRP17[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[19]">PCIE:CLASS_CODE[19]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[3]">PCIE:DRP17[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[20]">PCIE:CLASS_CODE[20]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[4]">PCIE:DRP17[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[21]">PCIE:CLASS_CODE[21]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[5]">PCIE:DRP17[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[22]">PCIE:CLASS_CODE[22]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[6]">PCIE:DRP17[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CLASS_CODE" title="PCIE:CLASS_CODE[23]">PCIE:CLASS_CODE[23]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[7]">PCIE:DRP17[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CMD_INTX_IMPLEMENTED" title="PCIE:CMD_INTX_IMPLEMENTED">PCIE:CMD_INTX_IMPLEMENTED</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[8]">PCIE:DRP17[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED" title="PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED">PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[9]">PCIE:DRP17[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[0]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[10]">PCIE:DRP17[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[1]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[11]">PCIE:DRP17[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[2]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[12]">PCIE:DRP17[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED" title="PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[3]">PCIE:CPL_TIMEOUT_RANGES_SUPPORTED[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[13]">PCIE:DRP17[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE" title="PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE">PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[14]">PCIE:DRP17[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE" title="PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE">PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP17" title="PCIE:DRP17[15]">PCIE:DRP17[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[0]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[0]">PCIE:DRP18[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[1]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[1]">PCIE:DRP18[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[2]">PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[2]">PCIE:DRP18[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[0]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[3]">PCIE:DRP18[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[1]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[4]">PCIE:DRP18[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY" title="PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[2]">PCIE:DEV_CAP_ENDPOINT_L1_LATENCY[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[5]">PCIE:DRP18[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_EXT_TAG_SUPPORTED" title="PCIE:DEV_CAP_EXT_TAG_SUPPORTED">PCIE:DEV_CAP_EXT_TAG_SUPPORTED</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[6]">PCIE:DRP18[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE" title="PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE">PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[7]">PCIE:DRP18[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[0]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[8]">PCIE:DRP18[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[1]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[9]">PCIE:DRP18[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED" title="PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[2]">PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[10]">PCIE:DRP18[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT" title="PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[0]">PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[11]">PCIE:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT" title="PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1]">PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[12]">PCIE:DRP18[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_ROLE_BASED_ERROR" title="PCIE:DEV_CAP_ROLE_BASED_ERROR">PCIE:DEV_CAP_ROLE_BASED_ERROR</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[13]">PCIE:DRP18[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[14]">PCIE:DRP18[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP18" title="PCIE:DRP18[15]">PCIE:DRP18[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[0]">PCIE:DEV_CAP_RSVD_14_12[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[0]">PCIE:DRP19[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[1]">PCIE:DEV_CAP_RSVD_14_12[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[1]">PCIE:DRP19[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_14_12" title="PCIE:DEV_CAP_RSVD_14_12[2]">PCIE:DEV_CAP_RSVD_14_12[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[2]">PCIE:DRP19[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_17_16" title="PCIE:DEV_CAP_RSVD_17_16[0]">PCIE:DEV_CAP_RSVD_17_16[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[3]">PCIE:DRP19[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_17_16" title="PCIE:DEV_CAP_RSVD_17_16[1]">PCIE:DEV_CAP_RSVD_17_16[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[4]">PCIE:DRP19[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[0]">PCIE:DEV_CAP_RSVD_31_29[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[5]">PCIE:DRP19[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[1]">PCIE:DEV_CAP_RSVD_31_29[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[6]">PCIE:DRP19[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_31_29" title="PCIE:DEV_CAP_RSVD_31_29[2]">PCIE:DEV_CAP_RSVD_31_29[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[7]">PCIE:DRP19[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED" title="PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED">PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[8]">PCIE:DRP19[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[9]">PCIE:DRP19[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[10]">PCIE:DRP19[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[11]">PCIE:DRP19[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[12]">PCIE:DRP19[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[13]">PCIE:DRP19[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[14]">PCIE:DRP19[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP19" title="PCIE:DRP19[15]">PCIE:DRP19[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[0]">PCIE:DEVICE_ID[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[0]">PCIE:DRP1A[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[1]">PCIE:DEVICE_ID[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[1]">PCIE:DRP1A[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[2]">PCIE:DEVICE_ID[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[2]">PCIE:DRP1A[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[3]">PCIE:DEVICE_ID[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[3]">PCIE:DRP1A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[4]">PCIE:DEVICE_ID[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[4]">PCIE:DRP1A[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[5]">PCIE:DEVICE_ID[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[5]">PCIE:DRP1A[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[6]">PCIE:DEVICE_ID[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[6]">PCIE:DRP1A[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[7]">PCIE:DEVICE_ID[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[7]">PCIE:DRP1A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[8]">PCIE:DEVICE_ID[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[8]">PCIE:DRP1A[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[9]">PCIE:DEVICE_ID[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[9]">PCIE:DRP1A[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[10]">PCIE:DEVICE_ID[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[10]">PCIE:DRP1A[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[11]">PCIE:DEVICE_ID[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[11]">PCIE:DRP1A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[12]">PCIE:DEVICE_ID[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[12]">PCIE:DRP1A[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[13]">PCIE:DEVICE_ID[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[13]">PCIE:DRP1A[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[14]">PCIE:DEVICE_ID[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[14]">PCIE:DRP1A[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DEVICE_ID" title="PCIE:DEVICE_ID[15]">PCIE:DEVICE_ID[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP1A" title="PCIE:DRP1A[15]">PCIE:DRP1A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[0]">PCIE:DRP1B[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[0]">PCIE:DSN_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[1]">PCIE:DRP1B[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[1]">PCIE:DSN_BASE_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[2]">PCIE:DRP1B[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[2]">PCIE:DSN_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[3]">PCIE:DRP1B[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[3]">PCIE:DSN_BASE_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[4]">PCIE:DRP1B[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[4]">PCIE:DSN_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[5]">PCIE:DRP1B[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[5]">PCIE:DSN_BASE_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[6]">PCIE:DRP1B[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[6]">PCIE:DSN_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[7]">PCIE:DRP1B[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[7]">PCIE:DSN_BASE_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[8]">PCIE:DRP1B[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[8]">PCIE:DSN_BASE_PTR[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[9]">PCIE:DRP1B[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[9]">PCIE:DSN_BASE_PTR[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[10]">PCIE:DRP1B[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[10]">PCIE:DSN_BASE_PTR[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[11]">PCIE:DRP1B[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_BASE_PTR" title="PCIE:DSN_BASE_PTR[11]">PCIE:DSN_BASE_PTR[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[12]">PCIE:DRP1B[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[13]">PCIE:DRP1B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[14]">PCIE:DRP1B[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1B" title="PCIE:DRP1B[15]">PCIE:DRP1B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[0]">PCIE:DRP1C[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[0]">PCIE:DSN_CAP_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[1]">PCIE:DRP1C[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[1]">PCIE:DSN_CAP_ID[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[2]">PCIE:DRP1C[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[2]">PCIE:DSN_CAP_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[3]">PCIE:DRP1C[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[3]">PCIE:DSN_CAP_ID[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[4]">PCIE:DRP1C[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[4]">PCIE:DSN_CAP_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[5]">PCIE:DRP1C[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[5]">PCIE:DSN_CAP_ID[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[6]">PCIE:DRP1C[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[6]">PCIE:DSN_CAP_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[7]">PCIE:DRP1C[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[7]">PCIE:DSN_CAP_ID[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[8]">PCIE:DRP1C[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[8]">PCIE:DSN_CAP_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[9]">PCIE:DRP1C[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[9]">PCIE:DSN_CAP_ID[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[10]">PCIE:DRP1C[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[10]">PCIE:DSN_CAP_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[11]">PCIE:DRP1C[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[11]">PCIE:DSN_CAP_ID[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[12]">PCIE:DRP1C[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[12]">PCIE:DSN_CAP_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[13]">PCIE:DRP1C[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[13]">PCIE:DSN_CAP_ID[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[14]">PCIE:DRP1C[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[14]">PCIE:DSN_CAP_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1C" title="PCIE:DRP1C[15]">PCIE:DRP1C[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ID" title="PCIE:DSN_CAP_ID[15]">PCIE:DSN_CAP_ID[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[0]">PCIE:DRP1D[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[0]">PCIE:DSN_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[1]">PCIE:DRP1D[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[1]">PCIE:DSN_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[2]">PCIE:DRP1D[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[2]">PCIE:DSN_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[3]">PCIE:DRP1D[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[3]">PCIE:DSN_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[4]">PCIE:DRP1D[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[4]">PCIE:DSN_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[5]">PCIE:DRP1D[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[5]">PCIE:DSN_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[6]">PCIE:DRP1D[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[6]">PCIE:DSN_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[7]">PCIE:DRP1D[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[7]">PCIE:DSN_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[8]">PCIE:DRP1D[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[8]">PCIE:DSN_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[9]">PCIE:DRP1D[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[9]">PCIE:DSN_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[10]">PCIE:DRP1D[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[10]">PCIE:DSN_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[11]">PCIE:DRP1D[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR" title="PCIE:DSN_CAP_NEXTPTR[11]">PCIE:DSN_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[12]">PCIE:DRP1D[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_ON" title="PCIE:DSN_CAP_ON">PCIE:DSN_CAP_ON</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[13]">PCIE:DRP1D[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[14]">PCIE:DRP1D[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1D" title="PCIE:DRP1D[15]">PCIE:DRP1D[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[0]">PCIE:DRP1E[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[0]">PCIE:DSN_CAP_VERSION[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[1]">PCIE:DRP1E[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[1]">PCIE:DSN_CAP_VERSION[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[2]">PCIE:DRP1E[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[2]">PCIE:DSN_CAP_VERSION[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[3]">PCIE:DRP1E[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DSN_CAP_VERSION" title="PCIE:DSN_CAP_VERSION[3]">PCIE:DSN_CAP_VERSION[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[4]">PCIE:DRP1E[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[0]">PCIE:EXT_CFG_CAP_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[5]">PCIE:DRP1E[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[1]">PCIE:EXT_CFG_CAP_PTR[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[6]">PCIE:DRP1E[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[2]">PCIE:EXT_CFG_CAP_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[7]">PCIE:DRP1E[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[3]">PCIE:EXT_CFG_CAP_PTR[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[8]">PCIE:DRP1E[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[4]">PCIE:EXT_CFG_CAP_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[9]">PCIE:DRP1E[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR" title="PCIE:EXT_CFG_CAP_PTR[5]">PCIE:EXT_CFG_CAP_PTR[5]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[10]">PCIE:DRP1E[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[11]">PCIE:DRP1E[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[12]">PCIE:DRP1E[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[13]">PCIE:DRP1E[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[14]">PCIE:DRP1E[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1E" title="PCIE:DRP1E[15]">PCIE:DRP1E[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[0]">PCIE:DRP1F[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[0]">PCIE:EXT_CFG_XP_CAP_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[1]">PCIE:DRP1F[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[1]">PCIE:EXT_CFG_XP_CAP_PTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[2]">PCIE:DRP1F[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[2]">PCIE:EXT_CFG_XP_CAP_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[3]">PCIE:DRP1F[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[3]">PCIE:EXT_CFG_XP_CAP_PTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[4]">PCIE:DRP1F[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[4]">PCIE:EXT_CFG_XP_CAP_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[5]">PCIE:DRP1F[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[5]">PCIE:EXT_CFG_XP_CAP_PTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[6]">PCIE:DRP1F[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[6]">PCIE:EXT_CFG_XP_CAP_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[7]">PCIE:DRP1F[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[7]">PCIE:EXT_CFG_XP_CAP_PTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[8]">PCIE:DRP1F[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[8]">PCIE:EXT_CFG_XP_CAP_PTR[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[9]">PCIE:DRP1F[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR" title="PCIE:EXT_CFG_XP_CAP_PTR[9]">PCIE:EXT_CFG_XP_CAP_PTR[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[10]">PCIE:DRP1F[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[11]">PCIE:DRP1F[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[12]">PCIE:DRP1F[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[13]">PCIE:DRP1F[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[14]">PCIE:DRP1F[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP1F" title="PCIE:DRP1F[15]">PCIE:DRP1F[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[0]">PCIE:DRP20[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[0]">PCIE:HEADER_TYPE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[1]">PCIE:DRP20[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[1]">PCIE:HEADER_TYPE[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[2]">PCIE:DRP20[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[2]">PCIE:HEADER_TYPE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[3]">PCIE:DRP20[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[3]">PCIE:HEADER_TYPE[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[4]">PCIE:DRP20[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[4]">PCIE:HEADER_TYPE[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[5]">PCIE:DRP20[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[5]">PCIE:HEADER_TYPE[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[6]">PCIE:DRP20[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[6]">PCIE:HEADER_TYPE[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[7]">PCIE:DRP20[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:HEADER_TYPE" title="PCIE:HEADER_TYPE[7]">PCIE:HEADER_TYPE[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[8]">PCIE:DRP20[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[0]">PCIE:INTERRUPT_PIN[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[9]">PCIE:DRP20[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[1]">PCIE:INTERRUPT_PIN[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[10]">PCIE:DRP20[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[2]">PCIE:INTERRUPT_PIN[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[11]">PCIE:DRP20[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[3]">PCIE:INTERRUPT_PIN[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[12]">PCIE:DRP20[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[4]">PCIE:INTERRUPT_PIN[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[13]">PCIE:DRP20[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[5]">PCIE:INTERRUPT_PIN[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[14]">PCIE:DRP20[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[6]">PCIE:INTERRUPT_PIN[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP20" title="PCIE:DRP20[15]">PCIE:DRP20[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:INTERRUPT_PIN" title="PCIE:INTERRUPT_PIN[7]">PCIE:INTERRUPT_PIN[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[0]">PCIE:DRP21[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:IS_SWITCH" title="PCIE:IS_SWITCH">PCIE:IS_SWITCH</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[1]">PCIE:DRP21[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[0]">PCIE:LAST_CONFIG_DWORD[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[2]">PCIE:DRP21[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[1]">PCIE:LAST_CONFIG_DWORD[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[3]">PCIE:DRP21[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[2]">PCIE:LAST_CONFIG_DWORD[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[4]">PCIE:DRP21[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[3]">PCIE:LAST_CONFIG_DWORD[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[5]">PCIE:DRP21[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[4]">PCIE:LAST_CONFIG_DWORD[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[6]">PCIE:DRP21[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[5]">PCIE:LAST_CONFIG_DWORD[5]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[7]">PCIE:DRP21[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[6]">PCIE:LAST_CONFIG_DWORD[6]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[8]">PCIE:DRP21[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[7]">PCIE:LAST_CONFIG_DWORD[7]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[9]">PCIE:DRP21[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[8]">PCIE:LAST_CONFIG_DWORD[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[10]">PCIE:DRP21[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD" title="PCIE:LAST_CONFIG_DWORD[9]">PCIE:LAST_CONFIG_DWORD[9]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[11]">PCIE:DRP21[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_ASPM_SUPPORT" title="PCIE:LINK_CAP_ASPM_SUPPORT[0]">PCIE:LINK_CAP_ASPM_SUPPORT[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[12]">PCIE:DRP21[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_ASPM_SUPPORT" title="PCIE:LINK_CAP_ASPM_SUPPORT[1]">PCIE:LINK_CAP_ASPM_SUPPORT[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[13]">PCIE:DRP21[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT" title="PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT">PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[14]">PCIE:DRP21[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP" title="PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP">PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP21" title="PCIE:DRP21[15]">PCIE:DRP21[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[0]">PCIE:DRP22[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[1]">PCIE:DRP22[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[2]">PCIE:DRP22[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[3]">PCIE:DRP22[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[4]">PCIE:DRP22[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[5]">PCIE:DRP22[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[6]">PCIE:DRP22[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[7]">PCIE:DRP22[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[8]">PCIE:DRP22[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[9]">PCIE:DRP22[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[0]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[10]">PCIE:DRP22[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[1]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[11]">PCIE:DRP22[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[2]">PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[12]">PCIE:DRP22[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[13]">PCIE:DRP22[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[1]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[14]">PCIE:DRP22[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP22" title="PCIE:DRP22[15]">PCIE:DRP22[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[0]">PCIE:DRP23[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[1]">PCIE:DRP23[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[2]">PCIE:DRP23[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[3]">PCIE:DRP23[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[0]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[4]">PCIE:DRP23[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[5]">PCIE:DRP23[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1[2]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[6]">PCIE:DRP23[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[0]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[7]">PCIE:DRP23[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[1]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[8]">PCIE:DRP23[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2" title="PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[2]">PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[9]">PCIE:DRP23[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP" title="PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP">PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[10]">PCIE:DRP23[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[0]">PCIE:LINK_CAP_MAX_LINK_SPEED[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[11]">PCIE:DRP23[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[1]">PCIE:LINK_CAP_MAX_LINK_SPEED[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[12]">PCIE:DRP23[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[2]">PCIE:LINK_CAP_MAX_LINK_SPEED[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[13]">PCIE:DRP23[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_SPEED" title="PCIE:LINK_CAP_MAX_LINK_SPEED[3]">PCIE:LINK_CAP_MAX_LINK_SPEED[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[14]">PCIE:DRP23[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_RSVD_23_22" title="PCIE:LINK_CAP_RSVD_23_22[0]">PCIE:LINK_CAP_RSVD_23_22[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP23" title="PCIE:DRP23[15]">PCIE:DRP23[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_RSVD_23_22" title="PCIE:LINK_CAP_RSVD_23_22[1]">PCIE:LINK_CAP_RSVD_23_22[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[0]">PCIE:DRP24[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE" title="PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE">PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[1]">PCIE:DRP24[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CONTROL_RCB" title="PCIE:LINK_CONTROL_RCB">PCIE:LINK_CONTROL_RCB</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[2]">PCIE:DRP24[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CTRL2_DEEMPHASIS" title="PCIE:LINK_CTRL2_DEEMPHASIS">PCIE:LINK_CTRL2_DEEMPHASIS</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[3]">PCIE:DRP24[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE" title="PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE">PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[4]">PCIE:DRP24[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[0]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[5]">PCIE:DRP24[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[1]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[6]">PCIE:DRP24[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[2]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[7]">PCIE:DRP24[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CTRL2_TARGET_LINK_SPEED" title="PCIE:LINK_CTRL2_TARGET_LINK_SPEED[3]">PCIE:LINK_CTRL2_TARGET_LINK_SPEED[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[8]">PCIE:DRP24[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG" title="PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG">PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[9]">PCIE:DRP24[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[10]">PCIE:DRP24[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[11]">PCIE:DRP24[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[12]">PCIE:DRP24[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[13]">PCIE:DRP24[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[14]">PCIE:DRP24[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP24" title="PCIE:DRP24[15]">PCIE:DRP24[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[0]">PCIE:DRP25[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[0]">PCIE:MSI_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[1]">PCIE:DRP25[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[1]">PCIE:MSI_BASE_PTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[2]">PCIE:DRP25[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[2]">PCIE:MSI_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[3]">PCIE:DRP25[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[3]">PCIE:MSI_BASE_PTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[4]">PCIE:DRP25[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[4]">PCIE:MSI_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[5]">PCIE:DRP25[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[5]">PCIE:MSI_BASE_PTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[6]">PCIE:DRP25[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[6]">PCIE:MSI_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[7]">PCIE:DRP25[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_BASE_PTR" title="PCIE:MSI_BASE_PTR[7]">PCIE:MSI_BASE_PTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[8]">PCIE:DRP25[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE" title="PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE">PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[9]">PCIE:DRP25[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[10]">PCIE:DRP25[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[11]">PCIE:DRP25[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[12]">PCIE:DRP25[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[13]">PCIE:DRP25[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[14]">PCIE:DRP25[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP25" title="PCIE:DRP25[15]">PCIE:DRP25[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[0]">PCIE:DRP26[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[0]">PCIE:MSI_CAP_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[1]">PCIE:DRP26[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[1]">PCIE:MSI_CAP_ID[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[2]">PCIE:DRP26[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[2]">PCIE:MSI_CAP_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[3]">PCIE:DRP26[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[3]">PCIE:MSI_CAP_ID[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[4]">PCIE:DRP26[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[4]">PCIE:MSI_CAP_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[5]">PCIE:DRP26[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[5]">PCIE:MSI_CAP_ID[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[6]">PCIE:DRP26[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[6]">PCIE:MSI_CAP_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[7]">PCIE:DRP26[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ID" title="PCIE:MSI_CAP_ID[7]">PCIE:MSI_CAP_ID[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[8]">PCIE:DRP26[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_MULTIMSG_EXTENSION" title="PCIE:MSI_CAP_MULTIMSG_EXTENSION">PCIE:MSI_CAP_MULTIMSG_EXTENSION</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[9]">PCIE:DRP26[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[0]">PCIE:MSI_CAP_MULTIMSGCAP[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[10]">PCIE:DRP26[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[1]">PCIE:MSI_CAP_MULTIMSGCAP[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[11]">PCIE:DRP26[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_MULTIMSGCAP" title="PCIE:MSI_CAP_MULTIMSGCAP[2]">PCIE:MSI_CAP_MULTIMSGCAP[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[12]">PCIE:DRP26[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[13]">PCIE:DRP26[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[14]">PCIE:DRP26[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP26" title="PCIE:DRP26[15]">PCIE:DRP26[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[0]">PCIE:DRP27[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[0]">PCIE:MSI_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[1]">PCIE:DRP27[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[1]">PCIE:MSI_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[2]">PCIE:DRP27[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[2]">PCIE:MSI_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[3]">PCIE:DRP27[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[3]">PCIE:MSI_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[4]">PCIE:DRP27[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[4]">PCIE:MSI_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[5]">PCIE:DRP27[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[5]">PCIE:MSI_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[6]">PCIE:DRP27[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[6]">PCIE:MSI_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[7]">PCIE:DRP27[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR" title="PCIE:MSI_CAP_NEXTPTR[7]">PCIE:MSI_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[8]">PCIE:DRP27[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_ON" title="PCIE:MSI_CAP_ON">PCIE:MSI_CAP_ON</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[9]">PCIE:DRP27[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE" title="PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE">PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[10]">PCIE:DRP27[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[11]">PCIE:DRP27[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[12]">PCIE:DRP27[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[13]">PCIE:DRP27[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[14]">PCIE:DRP27[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP27" title="PCIE:DRP27[15]">PCIE:DRP27[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[0]">PCIE:DRP28[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[0]">PCIE:MSIX_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[1]">PCIE:DRP28[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[1]">PCIE:MSIX_BASE_PTR[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[2]">PCIE:DRP28[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[2]">PCIE:MSIX_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[3]">PCIE:DRP28[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[3]">PCIE:MSIX_BASE_PTR[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[4]">PCIE:DRP28[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[4]">PCIE:MSIX_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[5]">PCIE:DRP28[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[5]">PCIE:MSIX_BASE_PTR[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[6]">PCIE:DRP28[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[6]">PCIE:MSIX_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[7]">PCIE:DRP28[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR" title="PCIE:MSIX_BASE_PTR[7]">PCIE:MSIX_BASE_PTR[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[8]">PCIE:DRP28[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[0]">PCIE:MSIX_CAP_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[9]">PCIE:DRP28[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[1]">PCIE:MSIX_CAP_ID[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[10]">PCIE:DRP28[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[2]">PCIE:MSIX_CAP_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[11]">PCIE:DRP28[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[3]">PCIE:MSIX_CAP_ID[3]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[12]">PCIE:DRP28[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[4]">PCIE:MSIX_CAP_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[13]">PCIE:DRP28[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[5]">PCIE:MSIX_CAP_ID[5]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[14]">PCIE:DRP28[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[6]">PCIE:MSIX_CAP_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP28" title="PCIE:DRP28[15]">PCIE:DRP28[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ID" title="PCIE:MSIX_CAP_ID[7]">PCIE:MSIX_CAP_ID[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[0]">PCIE:DRP29[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[0]">PCIE:MSIX_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[1]">PCIE:DRP29[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[1]">PCIE:MSIX_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[2]">PCIE:DRP29[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[2]">PCIE:MSIX_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[3]">PCIE:DRP29[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[3]">PCIE:MSIX_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[4]">PCIE:DRP29[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[4]">PCIE:MSIX_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[5]">PCIE:DRP29[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[5]">PCIE:MSIX_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[6]">PCIE:DRP29[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[6]">PCIE:MSIX_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[7]">PCIE:DRP29[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR" title="PCIE:MSIX_CAP_NEXTPTR[7]">PCIE:MSIX_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[8]">PCIE:DRP29[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_ON" title="PCIE:MSIX_CAP_ON">PCIE:MSIX_CAP_ON</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[9]">PCIE:DRP29[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[0]">PCIE:MSIX_CAP_PBA_BIR[0]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[10]">PCIE:DRP29[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[1]">PCIE:MSIX_CAP_PBA_BIR[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[11]">PCIE:DRP29[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_BIR" title="PCIE:MSIX_CAP_PBA_BIR[2]">PCIE:MSIX_CAP_PBA_BIR[2]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[12]">PCIE:DRP29[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[13]">PCIE:DRP29[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[14]">PCIE:DRP29[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP29" title="PCIE:DRP29[15]">PCIE:DRP29[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[0]">PCIE:DRP2A[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[0]">PCIE:MSIX_CAP_PBA_OFFSET[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[1]">PCIE:DRP2A[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[1]">PCIE:MSIX_CAP_PBA_OFFSET[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[2]">PCIE:DRP2A[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[2]">PCIE:MSIX_CAP_PBA_OFFSET[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[3]">PCIE:DRP2A[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[3]">PCIE:MSIX_CAP_PBA_OFFSET[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[4]">PCIE:DRP2A[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[4]">PCIE:MSIX_CAP_PBA_OFFSET[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[5]">PCIE:DRP2A[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[5]">PCIE:MSIX_CAP_PBA_OFFSET[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[6]">PCIE:DRP2A[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[6]">PCIE:MSIX_CAP_PBA_OFFSET[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[7]">PCIE:DRP2A[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[7]">PCIE:MSIX_CAP_PBA_OFFSET[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[8]">PCIE:DRP2A[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[8]">PCIE:MSIX_CAP_PBA_OFFSET[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[9]">PCIE:DRP2A[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[9]">PCIE:MSIX_CAP_PBA_OFFSET[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[10]">PCIE:DRP2A[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[10]">PCIE:MSIX_CAP_PBA_OFFSET[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[11]">PCIE:DRP2A[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[11]">PCIE:MSIX_CAP_PBA_OFFSET[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[12]">PCIE:DRP2A[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[12]">PCIE:MSIX_CAP_PBA_OFFSET[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[13]">PCIE:DRP2A[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[13]">PCIE:MSIX_CAP_PBA_OFFSET[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[14]">PCIE:DRP2A[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[14]">PCIE:MSIX_CAP_PBA_OFFSET[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2A" title="PCIE:DRP2A[15]">PCIE:DRP2A[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[15]">PCIE:MSIX_CAP_PBA_OFFSET[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[0]">PCIE:DRP2B[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[16]">PCIE:MSIX_CAP_PBA_OFFSET[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[1]">PCIE:DRP2B[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[17]">PCIE:MSIX_CAP_PBA_OFFSET[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[2]">PCIE:DRP2B[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[18]">PCIE:MSIX_CAP_PBA_OFFSET[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[3]">PCIE:DRP2B[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[19]">PCIE:MSIX_CAP_PBA_OFFSET[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[4]">PCIE:DRP2B[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[20]">PCIE:MSIX_CAP_PBA_OFFSET[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[5]">PCIE:DRP2B[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[21]">PCIE:MSIX_CAP_PBA_OFFSET[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[6]">PCIE:DRP2B[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[22]">PCIE:MSIX_CAP_PBA_OFFSET[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[7]">PCIE:DRP2B[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[23]">PCIE:MSIX_CAP_PBA_OFFSET[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[8]">PCIE:DRP2B[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[24]">PCIE:MSIX_CAP_PBA_OFFSET[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[9]">PCIE:DRP2B[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[25]">PCIE:MSIX_CAP_PBA_OFFSET[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[10]">PCIE:DRP2B[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[26]">PCIE:MSIX_CAP_PBA_OFFSET[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[11]">PCIE:DRP2B[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[27]">PCIE:MSIX_CAP_PBA_OFFSET[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[12]">PCIE:DRP2B[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET" title="PCIE:MSIX_CAP_PBA_OFFSET[28]">PCIE:MSIX_CAP_PBA_OFFSET[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[13]">PCIE:DRP2B[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[0]">PCIE:MSIX_CAP_TABLE_BIR[0]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[14]">PCIE:DRP2B[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[1]">PCIE:MSIX_CAP_TABLE_BIR[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2B" title="PCIE:DRP2B[15]">PCIE:DRP2B[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_BIR" title="PCIE:MSIX_CAP_TABLE_BIR[2]">PCIE:MSIX_CAP_TABLE_BIR[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[0]">PCIE:DRP2C[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[0]">PCIE:MSIX_CAP_TABLE_OFFSET[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[1]">PCIE:DRP2C[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[1]">PCIE:MSIX_CAP_TABLE_OFFSET[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[2]">PCIE:DRP2C[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[2]">PCIE:MSIX_CAP_TABLE_OFFSET[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[3]">PCIE:DRP2C[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[3]">PCIE:MSIX_CAP_TABLE_OFFSET[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[4]">PCIE:DRP2C[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[4]">PCIE:MSIX_CAP_TABLE_OFFSET[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[5]">PCIE:DRP2C[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[5]">PCIE:MSIX_CAP_TABLE_OFFSET[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[6]">PCIE:DRP2C[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[6]">PCIE:MSIX_CAP_TABLE_OFFSET[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[7]">PCIE:DRP2C[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[7]">PCIE:MSIX_CAP_TABLE_OFFSET[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[8]">PCIE:DRP2C[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[8]">PCIE:MSIX_CAP_TABLE_OFFSET[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[9]">PCIE:DRP2C[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[9]">PCIE:MSIX_CAP_TABLE_OFFSET[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[10]">PCIE:DRP2C[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[10]">PCIE:MSIX_CAP_TABLE_OFFSET[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[11]">PCIE:DRP2C[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[11]">PCIE:MSIX_CAP_TABLE_OFFSET[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[12]">PCIE:DRP2C[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[12]">PCIE:MSIX_CAP_TABLE_OFFSET[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[13]">PCIE:DRP2C[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[13]">PCIE:MSIX_CAP_TABLE_OFFSET[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[14]">PCIE:DRP2C[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[14]">PCIE:MSIX_CAP_TABLE_OFFSET[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2C" title="PCIE:DRP2C[15]">PCIE:DRP2C[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[15]">PCIE:MSIX_CAP_TABLE_OFFSET[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[0]">PCIE:DRP2D[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[16]">PCIE:MSIX_CAP_TABLE_OFFSET[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[1]">PCIE:DRP2D[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[17]">PCIE:MSIX_CAP_TABLE_OFFSET[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[2]">PCIE:DRP2D[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[18]">PCIE:MSIX_CAP_TABLE_OFFSET[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[3]">PCIE:DRP2D[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[19]">PCIE:MSIX_CAP_TABLE_OFFSET[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[4]">PCIE:DRP2D[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[20]">PCIE:MSIX_CAP_TABLE_OFFSET[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[5]">PCIE:DRP2D[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[21]">PCIE:MSIX_CAP_TABLE_OFFSET[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[6]">PCIE:DRP2D[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[22]">PCIE:MSIX_CAP_TABLE_OFFSET[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[7]">PCIE:DRP2D[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[23]">PCIE:MSIX_CAP_TABLE_OFFSET[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[8]">PCIE:DRP2D[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[24]">PCIE:MSIX_CAP_TABLE_OFFSET[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[9]">PCIE:DRP2D[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[25]">PCIE:MSIX_CAP_TABLE_OFFSET[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[10]">PCIE:DRP2D[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[26]">PCIE:MSIX_CAP_TABLE_OFFSET[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[11]">PCIE:DRP2D[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[27]">PCIE:MSIX_CAP_TABLE_OFFSET[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[12]">PCIE:DRP2D[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET" title="PCIE:MSIX_CAP_TABLE_OFFSET[28]">PCIE:MSIX_CAP_TABLE_OFFSET[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[13]">PCIE:DRP2D[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[14]">PCIE:DRP2D[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2D" title="PCIE:DRP2D[15]">PCIE:DRP2D[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[0]">PCIE:DRP2E[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[0]">PCIE:MSIX_CAP_TABLE_SIZE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[1]">PCIE:DRP2E[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[1]">PCIE:MSIX_CAP_TABLE_SIZE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[2]">PCIE:DRP2E[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[2]">PCIE:MSIX_CAP_TABLE_SIZE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[3]">PCIE:DRP2E[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[3]">PCIE:MSIX_CAP_TABLE_SIZE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[4]">PCIE:DRP2E[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[4]">PCIE:MSIX_CAP_TABLE_SIZE[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[5]">PCIE:DRP2E[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[5]">PCIE:MSIX_CAP_TABLE_SIZE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[6]">PCIE:DRP2E[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[6]">PCIE:MSIX_CAP_TABLE_SIZE[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[7]">PCIE:DRP2E[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[7]">PCIE:MSIX_CAP_TABLE_SIZE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[8]">PCIE:DRP2E[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[8]">PCIE:MSIX_CAP_TABLE_SIZE[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[9]">PCIE:DRP2E[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[9]">PCIE:MSIX_CAP_TABLE_SIZE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[10]">PCIE:DRP2E[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE" title="PCIE:MSIX_CAP_TABLE_SIZE[10]">PCIE:MSIX_CAP_TABLE_SIZE[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[11]">PCIE:DRP2E[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[12]">PCIE:DRP2E[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[13]">PCIE:DRP2E[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[14]">PCIE:DRP2E[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2E" title="PCIE:DRP2E[15]">PCIE:DRP2E[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[0]">PCIE:DRP2F[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[0]">PCIE:PCIE_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[1]">PCIE:DRP2F[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[1]">PCIE:PCIE_BASE_PTR[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[2]">PCIE:DRP2F[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[2]">PCIE:PCIE_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[3]">PCIE:DRP2F[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[3]">PCIE:PCIE_BASE_PTR[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[4]">PCIE:DRP2F[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[4]">PCIE:PCIE_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[5]">PCIE:DRP2F[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[5]">PCIE:PCIE_BASE_PTR[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[6]">PCIE:DRP2F[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[6]">PCIE:PCIE_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[7]">PCIE:DRP2F[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR" title="PCIE:PCIE_BASE_PTR[7]">PCIE:PCIE_BASE_PTR[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[8]">PCIE:DRP2F[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[0]">PCIE:PCIE_CAP_CAPABILITY_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[9]">PCIE:DRP2F[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[1]">PCIE:PCIE_CAP_CAPABILITY_ID[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[10]">PCIE:DRP2F[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[2]">PCIE:PCIE_CAP_CAPABILITY_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[11]">PCIE:DRP2F[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[3]">PCIE:PCIE_CAP_CAPABILITY_ID[3]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[12]">PCIE:DRP2F[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[4]">PCIE:PCIE_CAP_CAPABILITY_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[13]">PCIE:DRP2F[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[5]">PCIE:PCIE_CAP_CAPABILITY_ID[5]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[14]">PCIE:DRP2F[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[6]">PCIE:PCIE_CAP_CAPABILITY_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP2F" title="PCIE:DRP2F[15]">PCIE:DRP2F[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID" title="PCIE:PCIE_CAP_CAPABILITY_ID[7]">PCIE:PCIE_CAP_CAPABILITY_ID[7]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[0]">PCIE:DRP30[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[0]">PCIE:PCIE_CAP_CAPABILITY_VERSION[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[1]">PCIE:DRP30[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[1]">PCIE:PCIE_CAP_CAPABILITY_VERSION[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[2]">PCIE:DRP30[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[2]">PCIE:PCIE_CAP_CAPABILITY_VERSION[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[3]">PCIE:DRP30[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_VERSION" title="PCIE:PCIE_CAP_CAPABILITY_VERSION[3]">PCIE:PCIE_CAP_CAPABILITY_VERSION[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[4]">PCIE:DRP30[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[0]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[5]">PCIE:DRP30[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[1]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[6]">PCIE:DRP30[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[2]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[7]">PCIE:DRP30[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_DEVICE_PORT_TYPE" title="PCIE:PCIE_CAP_DEVICE_PORT_TYPE[3]">PCIE:PCIE_CAP_DEVICE_PORT_TYPE[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[8]">PCIE:DRP30[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_INT_MSG_NUM" title="PCIE:PCIE_CAP_INT_MSG_NUM[0]">PCIE:PCIE_CAP_INT_MSG_NUM[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[9]">PCIE:DRP30[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_INT_MSG_NUM" title="PCIE:PCIE_CAP_INT_MSG_NUM[1]">PCIE:PCIE_CAP_INT_MSG_NUM[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[10]">PCIE:DRP30[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_INT_MSG_NUM" title="PCIE:PCIE_CAP_INT_MSG_NUM[2]">PCIE:PCIE_CAP_INT_MSG_NUM[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[11]">PCIE:DRP30[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_INT_MSG_NUM" title="PCIE:PCIE_CAP_INT_MSG_NUM[3]">PCIE:PCIE_CAP_INT_MSG_NUM[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[12]">PCIE:DRP30[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_INT_MSG_NUM" title="PCIE:PCIE_CAP_INT_MSG_NUM[4]">PCIE:PCIE_CAP_INT_MSG_NUM[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[13]">PCIE:DRP30[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[14]">PCIE:DRP30[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP30" title="PCIE:DRP30[15]">PCIE:DRP30[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[0]">PCIE:DRP31[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[0]">PCIE:PCIE_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[1]">PCIE:DRP31[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[1]">PCIE:PCIE_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[2]">PCIE:DRP31[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[2]">PCIE:PCIE_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[3]">PCIE:DRP31[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[3]">PCIE:PCIE_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[4]">PCIE:DRP31[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[4]">PCIE:PCIE_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[5]">PCIE:DRP31[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[5]">PCIE:PCIE_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[6]">PCIE:DRP31[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[6]">PCIE:PCIE_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[7]">PCIE:DRP31[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR" title="PCIE:PCIE_CAP_NEXTPTR[7]">PCIE:PCIE_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[8]">PCIE:DRP31[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_ON" title="PCIE:PCIE_CAP_ON">PCIE:PCIE_CAP_ON</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[9]">PCIE:DRP31[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_RSVD_15_14" title="PCIE:PCIE_CAP_RSVD_15_14[0]">PCIE:PCIE_CAP_RSVD_15_14[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[10]">PCIE:DRP31[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_RSVD_15_14" title="PCIE:PCIE_CAP_RSVD_15_14[1]">PCIE:PCIE_CAP_RSVD_15_14[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[11]">PCIE:DRP31[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_CAP_SLOT_IMPLEMENTED" title="PCIE:PCIE_CAP_SLOT_IMPLEMENTED">PCIE:PCIE_CAP_SLOT_IMPLEMENTED</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[12]">PCIE:DRP31[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[0]">PCIE:PCIE_REVISION[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[13]">PCIE:DRP31[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[1]">PCIE:PCIE_REVISION[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[14]">PCIE:DRP31[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[2]">PCIE:PCIE_REVISION[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP31" title="PCIE:DRP31[15]">PCIE:DRP31[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PCIE_REVISION" title="PCIE:PCIE_REVISION[3]">PCIE:PCIE_REVISION[3]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[0]">PCIE:DRP32[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[0]">PCIE:PM_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[1]">PCIE:DRP32[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[1]">PCIE:PM_BASE_PTR[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[2]">PCIE:DRP32[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[2]">PCIE:PM_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[3]">PCIE:DRP32[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[3]">PCIE:PM_BASE_PTR[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[4]">PCIE:DRP32[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[4]">PCIE:PM_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[5]">PCIE:DRP32[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[5]">PCIE:PM_BASE_PTR[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[6]">PCIE:DRP32[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[6]">PCIE:PM_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[7]">PCIE:DRP32[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_BASE_PTR" title="PCIE:PM_BASE_PTR[7]">PCIE:PM_BASE_PTR[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[8]">PCIE:DRP32[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[0]">PCIE:PM_CAP_AUXCURRENT[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[9]">PCIE:DRP32[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[1]">PCIE:PM_CAP_AUXCURRENT[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[10]">PCIE:DRP32[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_AUXCURRENT" title="PCIE:PM_CAP_AUXCURRENT[2]">PCIE:PM_CAP_AUXCURRENT[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[11]">PCIE:DRP32[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_D1SUPPORT" title="PCIE:PM_CAP_D1SUPPORT">PCIE:PM_CAP_D1SUPPORT</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[12]">PCIE:DRP32[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_D2SUPPORT" title="PCIE:PM_CAP_D2SUPPORT">PCIE:PM_CAP_D2SUPPORT</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[13]">PCIE:DRP32[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_DSI" title="PCIE:PM_CAP_DSI">PCIE:PM_CAP_DSI</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[14]">PCIE:DRP32[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP32" title="PCIE:DRP32[15]">PCIE:DRP32[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[0]">PCIE:DRP33[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[0]">PCIE:PM_CAP_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[1]">PCIE:DRP33[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[1]">PCIE:PM_CAP_ID[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[2]">PCIE:DRP33[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[2]">PCIE:PM_CAP_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[3]">PCIE:DRP33[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[3]">PCIE:PM_CAP_ID[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[4]">PCIE:DRP33[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[4]">PCIE:PM_CAP_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[5]">PCIE:DRP33[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[5]">PCIE:PM_CAP_ID[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[6]">PCIE:DRP33[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[6]">PCIE:PM_CAP_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[7]">PCIE:DRP33[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ID" title="PCIE:PM_CAP_ID[7]">PCIE:PM_CAP_ID[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[8]">PCIE:DRP33[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[0]">PCIE:PM_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[9]">PCIE:DRP33[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[1]">PCIE:PM_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[10]">PCIE:DRP33[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[2]">PCIE:PM_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[11]">PCIE:DRP33[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[3]">PCIE:PM_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[12]">PCIE:DRP33[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[4]">PCIE:PM_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[13]">PCIE:DRP33[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[5]">PCIE:PM_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[14]">PCIE:DRP33[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[6]">PCIE:PM_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP33" title="PCIE:DRP33[15]">PCIE:DRP33[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR" title="PCIE:PM_CAP_NEXTPTR[7]">PCIE:PM_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[0]">PCIE:DRP34[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_ON" title="PCIE:PM_CAP_ON">PCIE:PM_CAP_ON</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[1]">PCIE:DRP34[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_PME_CLOCK" title="PCIE:PM_CAP_PME_CLOCK">PCIE:PM_CAP_PME_CLOCK</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[2]">PCIE:DRP34[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[0]">PCIE:PM_CAP_PMESUPPORT[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[3]">PCIE:DRP34[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[1]">PCIE:PM_CAP_PMESUPPORT[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[4]">PCIE:DRP34[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[2]">PCIE:PM_CAP_PMESUPPORT[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[5]">PCIE:DRP34[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[3]">PCIE:PM_CAP_PMESUPPORT[3]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[6]">PCIE:DRP34[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_PMESUPPORT" title="PCIE:PM_CAP_PMESUPPORT[4]">PCIE:PM_CAP_PMESUPPORT[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[7]">PCIE:DRP34[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_RSVD_04" title="PCIE:PM_CAP_RSVD_04">PCIE:PM_CAP_RSVD_04</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[8]">PCIE:DRP34[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[0]">PCIE:PM_CAP_VERSION[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[9]">PCIE:DRP34[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[1]">PCIE:PM_CAP_VERSION[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[10]">PCIE:DRP34[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CAP_VERSION" title="PCIE:PM_CAP_VERSION[2]">PCIE:PM_CAP_VERSION[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[11]">PCIE:DRP34[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CSR_B2B3" title="PCIE:PM_CSR_B2B3">PCIE:PM_CSR_B2B3</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[12]">PCIE:DRP34[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CSR_BPCCEN" title="PCIE:PM_CSR_BPCCEN">PCIE:PM_CSR_BPCCEN</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[13]">PCIE:DRP34[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_CSR_NOSOFTRST" title="PCIE:PM_CSR_NOSOFTRST">PCIE:PM_CSR_NOSOFTRST</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[14]">PCIE:DRP34[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE0" title="PCIE:PM_DATA_SCALE0[0]">PCIE:PM_DATA_SCALE0[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP34" title="PCIE:DRP34[15]">PCIE:DRP34[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE0" title="PCIE:PM_DATA_SCALE0[1]">PCIE:PM_DATA_SCALE0[1]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[0]">PCIE:DRP35[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE1" title="PCIE:PM_DATA_SCALE1[0]">PCIE:PM_DATA_SCALE1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[1]">PCIE:DRP35[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE1" title="PCIE:PM_DATA_SCALE1[1]">PCIE:PM_DATA_SCALE1[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[2]">PCIE:DRP35[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE2" title="PCIE:PM_DATA_SCALE2[0]">PCIE:PM_DATA_SCALE2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[3]">PCIE:DRP35[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE2" title="PCIE:PM_DATA_SCALE2[1]">PCIE:PM_DATA_SCALE2[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[4]">PCIE:DRP35[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE3" title="PCIE:PM_DATA_SCALE3[0]">PCIE:PM_DATA_SCALE3[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[5]">PCIE:DRP35[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE3" title="PCIE:PM_DATA_SCALE3[1]">PCIE:PM_DATA_SCALE3[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[6]">PCIE:DRP35[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE4" title="PCIE:PM_DATA_SCALE4[0]">PCIE:PM_DATA_SCALE4[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[7]">PCIE:DRP35[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE4" title="PCIE:PM_DATA_SCALE4[1]">PCIE:PM_DATA_SCALE4[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[8]">PCIE:DRP35[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE5" title="PCIE:PM_DATA_SCALE5[0]">PCIE:PM_DATA_SCALE5[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[9]">PCIE:DRP35[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE5" title="PCIE:PM_DATA_SCALE5[1]">PCIE:PM_DATA_SCALE5[1]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[10]">PCIE:DRP35[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE6" title="PCIE:PM_DATA_SCALE6[0]">PCIE:PM_DATA_SCALE6[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[11]">PCIE:DRP35[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE6" title="PCIE:PM_DATA_SCALE6[1]">PCIE:PM_DATA_SCALE6[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[12]">PCIE:DRP35[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE7" title="PCIE:PM_DATA_SCALE7[0]">PCIE:PM_DATA_SCALE7[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[13]">PCIE:DRP35[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA_SCALE7" title="PCIE:PM_DATA_SCALE7[1]">PCIE:PM_DATA_SCALE7[1]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[14]">PCIE:DRP35[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP35" title="PCIE:DRP35[15]">PCIE:DRP35[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[0]">PCIE:DRP36[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[0]">PCIE:PM_DATA0[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[1]">PCIE:DRP36[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[1]">PCIE:PM_DATA0[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[2]">PCIE:DRP36[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[2]">PCIE:PM_DATA0[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[3]">PCIE:DRP36[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[3]">PCIE:PM_DATA0[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[4]">PCIE:DRP36[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[4]">PCIE:PM_DATA0[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[5]">PCIE:DRP36[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[5]">PCIE:PM_DATA0[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[6]">PCIE:DRP36[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[6]">PCIE:PM_DATA0[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[7]">PCIE:DRP36[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA0" title="PCIE:PM_DATA0[7]">PCIE:PM_DATA0[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[8]">PCIE:DRP36[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[0]">PCIE:PM_DATA1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[9]">PCIE:DRP36[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[1]">PCIE:PM_DATA1[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[10]">PCIE:DRP36[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[2]">PCIE:PM_DATA1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[11]">PCIE:DRP36[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[3]">PCIE:PM_DATA1[3]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[12]">PCIE:DRP36[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[4]">PCIE:PM_DATA1[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[13]">PCIE:DRP36[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[5]">PCIE:PM_DATA1[5]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[14]">PCIE:DRP36[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[6]">PCIE:PM_DATA1[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP36" title="PCIE:DRP36[15]">PCIE:DRP36[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA1" title="PCIE:PM_DATA1[7]">PCIE:PM_DATA1[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[0]">PCIE:DRP37[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[0]">PCIE:PM_DATA2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[1]">PCIE:DRP37[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[1]">PCIE:PM_DATA2[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[2]">PCIE:DRP37[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[2]">PCIE:PM_DATA2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[3]">PCIE:DRP37[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[3]">PCIE:PM_DATA2[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[4]">PCIE:DRP37[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[4]">PCIE:PM_DATA2[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[5]">PCIE:DRP37[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[5]">PCIE:PM_DATA2[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[6]">PCIE:DRP37[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[6]">PCIE:PM_DATA2[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[7]">PCIE:DRP37[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA2" title="PCIE:PM_DATA2[7]">PCIE:PM_DATA2[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[8]">PCIE:DRP37[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[0]">PCIE:PM_DATA3[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[9]">PCIE:DRP37[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[1]">PCIE:PM_DATA3[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[10]">PCIE:DRP37[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[2]">PCIE:PM_DATA3[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[11]">PCIE:DRP37[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[3]">PCIE:PM_DATA3[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[12]">PCIE:DRP37[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[4]">PCIE:PM_DATA3[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[13]">PCIE:DRP37[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[5]">PCIE:PM_DATA3[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[14]">PCIE:DRP37[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[6]">PCIE:PM_DATA3[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP37" title="PCIE:DRP37[15]">PCIE:DRP37[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA3" title="PCIE:PM_DATA3[7]">PCIE:PM_DATA3[7]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[0]">PCIE:DRP38[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[0]">PCIE:PM_DATA4[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[1]">PCIE:DRP38[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[1]">PCIE:PM_DATA4[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[2]">PCIE:DRP38[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[2]">PCIE:PM_DATA4[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[3]">PCIE:DRP38[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[3]">PCIE:PM_DATA4[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[4]">PCIE:DRP38[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[4]">PCIE:PM_DATA4[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[5]">PCIE:DRP38[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[5]">PCIE:PM_DATA4[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[6]">PCIE:DRP38[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[6]">PCIE:PM_DATA4[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[7]">PCIE:DRP38[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA4" title="PCIE:PM_DATA4[7]">PCIE:PM_DATA4[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[8]">PCIE:DRP38[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[0]">PCIE:PM_DATA5[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[9]">PCIE:DRP38[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[1]">PCIE:PM_DATA5[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[10]">PCIE:DRP38[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[2]">PCIE:PM_DATA5[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[11]">PCIE:DRP38[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[3]">PCIE:PM_DATA5[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[12]">PCIE:DRP38[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[4]">PCIE:PM_DATA5[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[13]">PCIE:DRP38[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[5]">PCIE:PM_DATA5[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[14]">PCIE:DRP38[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[6]">PCIE:PM_DATA5[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP38" title="PCIE:DRP38[15]">PCIE:DRP38[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA5" title="PCIE:PM_DATA5[7]">PCIE:PM_DATA5[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[0]">PCIE:DRP39[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[0]">PCIE:PM_DATA6[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[1]">PCIE:DRP39[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[1]">PCIE:PM_DATA6[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[2]">PCIE:DRP39[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[2]">PCIE:PM_DATA6[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[3]">PCIE:DRP39[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[3]">PCIE:PM_DATA6[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[4]">PCIE:DRP39[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[4]">PCIE:PM_DATA6[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[5]">PCIE:DRP39[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[5]">PCIE:PM_DATA6[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[6]">PCIE:DRP39[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[6]">PCIE:PM_DATA6[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[7]">PCIE:DRP39[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA6" title="PCIE:PM_DATA6[7]">PCIE:PM_DATA6[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[8]">PCIE:DRP39[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[0]">PCIE:PM_DATA7[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[9]">PCIE:DRP39[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[1]">PCIE:PM_DATA7[1]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[10]">PCIE:DRP39[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[2]">PCIE:PM_DATA7[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[11]">PCIE:DRP39[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[3]">PCIE:PM_DATA7[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[12]">PCIE:DRP39[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[4]">PCIE:PM_DATA7[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[13]">PCIE:DRP39[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[5]">PCIE:PM_DATA7[5]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[14]">PCIE:DRP39[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[6]">PCIE:PM_DATA7[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP39" title="PCIE:DRP39[15]">PCIE:DRP39[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:PM_DATA7" title="PCIE:PM_DATA7[7]">PCIE:PM_DATA7[7]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[0]">PCIE:DRP3A[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[0]">PCIE:REVISION_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[1]">PCIE:DRP3A[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[1]">PCIE:REVISION_ID[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[2]">PCIE:DRP3A[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[2]">PCIE:REVISION_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[3]">PCIE:DRP3A[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[3]">PCIE:REVISION_ID[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[4]">PCIE:DRP3A[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[4]">PCIE:REVISION_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[5]">PCIE:DRP3A[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[5]">PCIE:REVISION_ID[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[6]">PCIE:DRP3A[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[6]">PCIE:REVISION_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[7]">PCIE:DRP3A[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:REVISION_ID" title="PCIE:REVISION_ID[7]">PCIE:REVISION_ID[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[8]">PCIE:DRP3A[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:ROOT_CAP_CRS_SW_VISIBILITY" title="PCIE:ROOT_CAP_CRS_SW_VISIBILITY">PCIE:ROOT_CAP_CRS_SW_VISIBILITY</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[9]">PCIE:DRP3A[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SELECT_DLL_IF" title="PCIE:SELECT_DLL_IF">PCIE:SELECT_DLL_IF</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[10]">PCIE:DRP3A[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_ATT_BUTTON_PRESENT" title="PCIE:SLOT_CAP_ATT_BUTTON_PRESENT">PCIE:SLOT_CAP_ATT_BUTTON_PRESENT</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[11]">PCIE:DRP3A[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT" title="PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT">PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[12]">PCIE:DRP3A[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT" title="PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT">PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[13]">PCIE:DRP3A[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_HOTPLUG_CAPABLE" title="PCIE:SLOT_CAP_HOTPLUG_CAPABLE">PCIE:SLOT_CAP_HOTPLUG_CAPABLE</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[14]">PCIE:DRP3A[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_HOTPLUG_SURPRISE" title="PCIE:SLOT_CAP_HOTPLUG_SURPRISE">PCIE:SLOT_CAP_HOTPLUG_SURPRISE</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3A" title="PCIE:DRP3A[15]">PCIE:DRP3A[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_MRL_SENSOR_PRESENT" title="PCIE:SLOT_CAP_MRL_SENSOR_PRESENT">PCIE:SLOT_CAP_MRL_SENSOR_PRESENT</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[0]">PCIE:DRP3B[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT" title="PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT">PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[1]">PCIE:DRP3B[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[0]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[2]">PCIE:DRP3B[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[1]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[3]">PCIE:DRP3B[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[2]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[2]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[4]">PCIE:DRP3B[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[3]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[5]">PCIE:DRP3B[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[4]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[6]">PCIE:DRP3B[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[5]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[5]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[7]">PCIE:DRP3B[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[6]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[8]">PCIE:DRP3B[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[7]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[7]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[9]">PCIE:DRP3B[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[8]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[10]">PCIE:DRP3B[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[9]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[9]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[11]">PCIE:DRP3B[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[10]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[10]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[12]">PCIE:DRP3B[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[11]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[11]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[13]">PCIE:DRP3B[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM" title="PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[12]">PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[14]">PCIE:DRP3B[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT" title="PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT">PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3B" title="PCIE:DRP3B[15]">PCIE:DRP3B[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT" title="PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT">PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[0]">PCIE:DRP3C[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[0]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[1]">PCIE:DRP3C[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[2]">PCIE:DRP3C[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[0]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[3]">PCIE:DRP3C[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[1]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[4]">PCIE:DRP3C[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[2]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[5]">PCIE:DRP3C[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[3]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[3]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[6]">PCIE:DRP3C[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[4]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[7]">PCIE:DRP3C[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[5]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[5]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[8]">PCIE:DRP3C[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[6]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[9]">PCIE:DRP3C[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE" title="PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7]">PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE[7]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[10]">PCIE:DRP3C[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[11]">PCIE:DRP3C[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[12]">PCIE:DRP3C[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[13]">PCIE:DRP3C[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[14]">PCIE:DRP3C[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3C" title="PCIE:DRP3C[15]">PCIE:DRP3C[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[0]">PCIE:DRP3D[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[0]">PCIE:SUBSYSTEM_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[1]">PCIE:DRP3D[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[1]">PCIE:SUBSYSTEM_ID[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[2]">PCIE:DRP3D[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[2]">PCIE:SUBSYSTEM_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[3]">PCIE:DRP3D[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[3]">PCIE:SUBSYSTEM_ID[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[4]">PCIE:DRP3D[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[4]">PCIE:SUBSYSTEM_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[5]">PCIE:DRP3D[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[5]">PCIE:SUBSYSTEM_ID[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[6]">PCIE:DRP3D[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[6]">PCIE:SUBSYSTEM_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[7]">PCIE:DRP3D[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[7]">PCIE:SUBSYSTEM_ID[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[8]">PCIE:DRP3D[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[8]">PCIE:SUBSYSTEM_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[9]">PCIE:DRP3D[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[9]">PCIE:SUBSYSTEM_ID[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[10]">PCIE:DRP3D[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[10]">PCIE:SUBSYSTEM_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[11]">PCIE:DRP3D[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[11]">PCIE:SUBSYSTEM_ID[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[12]">PCIE:DRP3D[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[12]">PCIE:SUBSYSTEM_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[13]">PCIE:DRP3D[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[13]">PCIE:SUBSYSTEM_ID[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[14]">PCIE:DRP3D[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[14]">PCIE:SUBSYSTEM_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3D" title="PCIE:DRP3D[15]">PCIE:DRP3D[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID" title="PCIE:SUBSYSTEM_ID[15]">PCIE:SUBSYSTEM_ID[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[0]">PCIE:DRP3E[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[0]">PCIE:SUBSYSTEM_VENDOR_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[1]">PCIE:DRP3E[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[1]">PCIE:SUBSYSTEM_VENDOR_ID[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[2]">PCIE:DRP3E[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[2]">PCIE:SUBSYSTEM_VENDOR_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[3]">PCIE:DRP3E[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[3]">PCIE:SUBSYSTEM_VENDOR_ID[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[4]">PCIE:DRP3E[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[4]">PCIE:SUBSYSTEM_VENDOR_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[5]">PCIE:DRP3E[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[5]">PCIE:SUBSYSTEM_VENDOR_ID[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[6]">PCIE:DRP3E[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[6]">PCIE:SUBSYSTEM_VENDOR_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[7]">PCIE:DRP3E[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[7]">PCIE:SUBSYSTEM_VENDOR_ID[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[8]">PCIE:DRP3E[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[8]">PCIE:SUBSYSTEM_VENDOR_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[9]">PCIE:DRP3E[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[9]">PCIE:SUBSYSTEM_VENDOR_ID[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[10]">PCIE:DRP3E[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[10]">PCIE:SUBSYSTEM_VENDOR_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[11]">PCIE:DRP3E[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[11]">PCIE:SUBSYSTEM_VENDOR_ID[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[12]">PCIE:DRP3E[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[12]">PCIE:SUBSYSTEM_VENDOR_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[13]">PCIE:DRP3E[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[13]">PCIE:SUBSYSTEM_VENDOR_ID[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[14]">PCIE:DRP3E[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[14]">PCIE:SUBSYSTEM_VENDOR_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3E" title="PCIE:DRP3E[15]">PCIE:DRP3E[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID" title="PCIE:SUBSYSTEM_VENDOR_ID[15]">PCIE:SUBSYSTEM_VENDOR_ID[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[0]">PCIE:DRP3F[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[0]">PCIE:VC_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[1]">PCIE:DRP3F[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[1]">PCIE:VC_BASE_PTR[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[2]">PCIE:DRP3F[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[2]">PCIE:VC_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[3]">PCIE:DRP3F[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[3]">PCIE:VC_BASE_PTR[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[4]">PCIE:DRP3F[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[4]">PCIE:VC_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[5]">PCIE:DRP3F[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[5]">PCIE:VC_BASE_PTR[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[6]">PCIE:DRP3F[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[6]">PCIE:VC_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[7]">PCIE:DRP3F[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[7]">PCIE:VC_BASE_PTR[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[8]">PCIE:DRP3F[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[8]">PCIE:VC_BASE_PTR[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[9]">PCIE:DRP3F[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[9]">PCIE:VC_BASE_PTR[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[10]">PCIE:DRP3F[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[10]">PCIE:VC_BASE_PTR[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[11]">PCIE:DRP3F[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_BASE_PTR" title="PCIE:VC_BASE_PTR[11]">PCIE:VC_BASE_PTR[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[12]">PCIE:DRP3F[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[13]">PCIE:DRP3F[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[14]">PCIE:DRP3F[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP3F" title="PCIE:DRP3F[15]">PCIE:DRP3F[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[0]">PCIE:DRP40[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[0]">PCIE:VC_CAP_NEXTPTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[1]">PCIE:DRP40[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[1]">PCIE:VC_CAP_NEXTPTR[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[2]">PCIE:DRP40[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[2]">PCIE:VC_CAP_NEXTPTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[3]">PCIE:DRP40[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[3]">PCIE:VC_CAP_NEXTPTR[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[4]">PCIE:DRP40[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[4]">PCIE:VC_CAP_NEXTPTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[5]">PCIE:DRP40[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[5]">PCIE:VC_CAP_NEXTPTR[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[6]">PCIE:DRP40[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[6]">PCIE:VC_CAP_NEXTPTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[7]">PCIE:DRP40[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[7]">PCIE:VC_CAP_NEXTPTR[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[8]">PCIE:DRP40[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[8]">PCIE:VC_CAP_NEXTPTR[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[9]">PCIE:DRP40[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[9]">PCIE:VC_CAP_NEXTPTR[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[10]">PCIE:DRP40[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[10]">PCIE:VC_CAP_NEXTPTR[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[11]">PCIE:DRP40[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR" title="PCIE:VC_CAP_NEXTPTR[11]">PCIE:VC_CAP_NEXTPTR[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[12]">PCIE:DRP40[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ON" title="PCIE:VC_CAP_ON">PCIE:VC_CAP_ON</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[13]">PCIE:DRP40[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[14]">PCIE:DRP40[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP40" title="PCIE:DRP40[15]">PCIE:DRP40[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[0]">PCIE:DRP41[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[0]">PCIE:VC_CAP_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[1]">PCIE:DRP41[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[1]">PCIE:VC_CAP_ID[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[2]">PCIE:DRP41[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[2]">PCIE:VC_CAP_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[3]">PCIE:DRP41[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[3]">PCIE:VC_CAP_ID[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[4]">PCIE:DRP41[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[4]">PCIE:VC_CAP_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[5]">PCIE:DRP41[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[5]">PCIE:VC_CAP_ID[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[6]">PCIE:DRP41[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[6]">PCIE:VC_CAP_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[7]">PCIE:DRP41[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[7]">PCIE:VC_CAP_ID[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[8]">PCIE:DRP41[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[8]">PCIE:VC_CAP_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[9]">PCIE:DRP41[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[9]">PCIE:VC_CAP_ID[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[10]">PCIE:DRP41[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[10]">PCIE:VC_CAP_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[11]">PCIE:DRP41[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[11]">PCIE:VC_CAP_ID[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[12]">PCIE:DRP41[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[12]">PCIE:VC_CAP_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[13]">PCIE:DRP41[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[13]">PCIE:VC_CAP_ID[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[14]">PCIE:DRP41[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[14]">PCIE:VC_CAP_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP41" title="PCIE:DRP41[15]">PCIE:DRP41[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_ID" title="PCIE:VC_CAP_ID[15]">PCIE:VC_CAP_ID[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 11</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[0]">PCIE:DRP42[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS" title="PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS">PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[1]">PCIE:DRP42[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[2]">PCIE:DRP42[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[3]">PCIE:DRP42[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[4]">PCIE:DRP42[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[5]">PCIE:DRP42[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[6]">PCIE:DRP42[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[7]">PCIE:DRP42[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[8]">PCIE:DRP42[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[9]">PCIE:DRP42[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[10]">PCIE:DRP42[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[11]">PCIE:DRP42[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[12]">PCIE:DRP42[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[13]">PCIE:DRP42[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[14]">PCIE:DRP42[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP42" title="PCIE:DRP42[15]">PCIE:DRP42[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[0]">PCIE:DRP43[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[0]">PCIE:VENDOR_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[1]">PCIE:DRP43[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[1]">PCIE:VENDOR_ID[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[2]">PCIE:DRP43[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[2]">PCIE:VENDOR_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[3]">PCIE:DRP43[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[3]">PCIE:VENDOR_ID[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[4]">PCIE:DRP43[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[4]">PCIE:VENDOR_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[5]">PCIE:DRP43[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[5]">PCIE:VENDOR_ID[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[6]">PCIE:DRP43[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[6]">PCIE:VENDOR_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[7]">PCIE:DRP43[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[7]">PCIE:VENDOR_ID[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[8]">PCIE:DRP43[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[8]">PCIE:VENDOR_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[9]">PCIE:DRP43[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[9]">PCIE:VENDOR_ID[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[10]">PCIE:DRP43[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[10]">PCIE:VENDOR_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[11]">PCIE:DRP43[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[11]">PCIE:VENDOR_ID[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[12]">PCIE:DRP43[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[12]">PCIE:VENDOR_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[13]">PCIE:DRP43[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[13]">PCIE:VENDOR_ID[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[14]">PCIE:DRP43[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[14]">PCIE:VENDOR_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP43" title="PCIE:DRP43[15]">PCIE:DRP43[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:VENDOR_ID" title="PCIE:VENDOR_ID[15]">PCIE:VENDOR_ID[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[0]">PCIE:DRP44[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[0]">PCIE:VSEC_BASE_PTR[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[1]">PCIE:DRP44[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[1]">PCIE:VSEC_BASE_PTR[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[2]">PCIE:DRP44[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[2]">PCIE:VSEC_BASE_PTR[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[3]">PCIE:DRP44[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[3]">PCIE:VSEC_BASE_PTR[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[4]">PCIE:DRP44[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[4]">PCIE:VSEC_BASE_PTR[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[5]">PCIE:DRP44[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[5]">PCIE:VSEC_BASE_PTR[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[6]">PCIE:DRP44[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[6]">PCIE:VSEC_BASE_PTR[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[7]">PCIE:DRP44[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[7]">PCIE:VSEC_BASE_PTR[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[8]">PCIE:DRP44[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[8]">PCIE:VSEC_BASE_PTR[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[9]">PCIE:DRP44[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[9]">PCIE:VSEC_BASE_PTR[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[10]">PCIE:DRP44[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[10]">PCIE:VSEC_BASE_PTR[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[11]">PCIE:DRP44[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR" title="PCIE:VSEC_BASE_PTR[11]">PCIE:VSEC_BASE_PTR[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[12]">PCIE:DRP44[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[13]">PCIE:DRP44[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[14]">PCIE:DRP44[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP44" title="PCIE:DRP44[15]">PCIE:DRP44[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[0]">PCIE:DRP45[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[0]">PCIE:VSEC_CAP_HDR_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[1]">PCIE:DRP45[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[1]">PCIE:VSEC_CAP_HDR_ID[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[2]">PCIE:DRP45[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[2]">PCIE:VSEC_CAP_HDR_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[3]">PCIE:DRP45[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[3]">PCIE:VSEC_CAP_HDR_ID[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[4]">PCIE:DRP45[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[4]">PCIE:VSEC_CAP_HDR_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[5]">PCIE:DRP45[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[5]">PCIE:VSEC_CAP_HDR_ID[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[6]">PCIE:DRP45[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[6]">PCIE:VSEC_CAP_HDR_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[7]">PCIE:DRP45[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[7]">PCIE:VSEC_CAP_HDR_ID[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[8]">PCIE:DRP45[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[8]">PCIE:VSEC_CAP_HDR_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[9]">PCIE:DRP45[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[9]">PCIE:VSEC_CAP_HDR_ID[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[10]">PCIE:DRP45[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[10]">PCIE:VSEC_CAP_HDR_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[11]">PCIE:DRP45[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[11]">PCIE:VSEC_CAP_HDR_ID[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[12]">PCIE:DRP45[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[12]">PCIE:VSEC_CAP_HDR_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[13]">PCIE:DRP45[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[13]">PCIE:VSEC_CAP_HDR_ID[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[14]">PCIE:DRP45[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[14]">PCIE:VSEC_CAP_HDR_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP45" title="PCIE:DRP45[15]">PCIE:DRP45[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID" title="PCIE:VSEC_CAP_HDR_ID[15]">PCIE:VSEC_CAP_HDR_ID[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[0]">PCIE:DRP46[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[0]">PCIE:VSEC_CAP_HDR_LENGTH[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[1]">PCIE:DRP46[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[1]">PCIE:VSEC_CAP_HDR_LENGTH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[2]">PCIE:DRP46[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[2]">PCIE:VSEC_CAP_HDR_LENGTH[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[3]">PCIE:DRP46[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[3]">PCIE:VSEC_CAP_HDR_LENGTH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[4]">PCIE:DRP46[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[4]">PCIE:VSEC_CAP_HDR_LENGTH[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[5]">PCIE:DRP46[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[5]">PCIE:VSEC_CAP_HDR_LENGTH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[6]">PCIE:DRP46[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[6]">PCIE:VSEC_CAP_HDR_LENGTH[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[7]">PCIE:DRP46[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[7]">PCIE:VSEC_CAP_HDR_LENGTH[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[8]">PCIE:DRP46[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[8]">PCIE:VSEC_CAP_HDR_LENGTH[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[9]">PCIE:DRP46[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[9]">PCIE:VSEC_CAP_HDR_LENGTH[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[10]">PCIE:DRP46[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[10]">PCIE:VSEC_CAP_HDR_LENGTH[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[11]">PCIE:DRP46[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH" title="PCIE:VSEC_CAP_HDR_LENGTH[11]">PCIE:VSEC_CAP_HDR_LENGTH[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[12]">PCIE:DRP46[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[0]">PCIE:VSEC_CAP_HDR_REVISION[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[13]">PCIE:DRP46[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[1]">PCIE:VSEC_CAP_HDR_REVISION[1]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[14]">PCIE:DRP46[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[2]">PCIE:VSEC_CAP_HDR_REVISION[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP46" title="PCIE:DRP46[15]">PCIE:DRP46[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_REVISION" title="PCIE:VSEC_CAP_HDR_REVISION[3]">PCIE:VSEC_CAP_HDR_REVISION[3]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[0]">PCIE:DRP47[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[0]">PCIE:VSEC_CAP_ID[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[1]">PCIE:DRP47[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[1]">PCIE:VSEC_CAP_ID[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[2]">PCIE:DRP47[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[2]">PCIE:VSEC_CAP_ID[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[3]">PCIE:DRP47[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[3]">PCIE:VSEC_CAP_ID[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[4]">PCIE:DRP47[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[4]">PCIE:VSEC_CAP_ID[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[5]">PCIE:DRP47[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[5]">PCIE:VSEC_CAP_ID[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[6]">PCIE:DRP47[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[6]">PCIE:VSEC_CAP_ID[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[7]">PCIE:DRP47[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[7]">PCIE:VSEC_CAP_ID[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[8]">PCIE:DRP47[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[8]">PCIE:VSEC_CAP_ID[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[9]">PCIE:DRP47[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[9]">PCIE:VSEC_CAP_ID[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[10]">PCIE:DRP47[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[10]">PCIE:VSEC_CAP_ID[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[11]">PCIE:DRP47[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[11]">PCIE:VSEC_CAP_ID[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[12]">PCIE:DRP47[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[12]">PCIE:VSEC_CAP_ID[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[13]">PCIE:DRP47[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[13]">PCIE:VSEC_CAP_ID[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[14]">PCIE:DRP47[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[14]">PCIE:VSEC_CAP_ID[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP47" title="PCIE:DRP47[15]">PCIE:DRP47[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ID" title="PCIE:VSEC_CAP_ID[15]">PCIE:VSEC_CAP_ID[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 12</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[0]">PCIE:DRP48[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_IS_LINK_VISIBLE" title="PCIE:VSEC_CAP_IS_LINK_VISIBLE">PCIE:VSEC_CAP_IS_LINK_VISIBLE</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[1]">PCIE:DRP48[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[0]">PCIE:VSEC_CAP_NEXTPTR[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[2]">PCIE:DRP48[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[1]">PCIE:VSEC_CAP_NEXTPTR[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[3]">PCIE:DRP48[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[2]">PCIE:VSEC_CAP_NEXTPTR[2]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[4]">PCIE:DRP48[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[3]">PCIE:VSEC_CAP_NEXTPTR[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[5]">PCIE:DRP48[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[4]">PCIE:VSEC_CAP_NEXTPTR[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[6]">PCIE:DRP48[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[5]">PCIE:VSEC_CAP_NEXTPTR[5]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[7]">PCIE:DRP48[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[6]">PCIE:VSEC_CAP_NEXTPTR[6]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[8]">PCIE:DRP48[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[7]">PCIE:VSEC_CAP_NEXTPTR[7]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[9]">PCIE:DRP48[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[8]">PCIE:VSEC_CAP_NEXTPTR[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[10]">PCIE:DRP48[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[9]">PCIE:VSEC_CAP_NEXTPTR[9]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[11]">PCIE:DRP48[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[10]">PCIE:VSEC_CAP_NEXTPTR[10]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[12]">PCIE:DRP48[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR" title="PCIE:VSEC_CAP_NEXTPTR[11]">PCIE:VSEC_CAP_NEXTPTR[11]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[13]">PCIE:DRP48[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_ON" title="PCIE:VSEC_CAP_ON">PCIE:VSEC_CAP_ON</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[14]">PCIE:DRP48[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP48" title="PCIE:DRP48[15]">PCIE:DRP48[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[0]">PCIE:DRP49[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[0]">PCIE:VSEC_CAP_VERSION[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[1]">PCIE:DRP49[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[1]">PCIE:VSEC_CAP_VERSION[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[2]">PCIE:DRP49[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[2]">PCIE:VSEC_CAP_VERSION[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[3]">PCIE:DRP49[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VSEC_CAP_VERSION" title="PCIE:VSEC_CAP_VERSION[3]">PCIE:VSEC_CAP_VERSION[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[4]">PCIE:DRP49[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[0]">PCIE:USER_CLK_FREQ[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[5]">PCIE:DRP49[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[1]">PCIE:USER_CLK_FREQ[1]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[6]">PCIE:DRP49[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:USER_CLK_FREQ" title="PCIE:USER_CLK_FREQ[2]">PCIE:USER_CLK_FREQ[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[0]">PCIE:CRM_MODULE_RSTS[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[7]">PCIE:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[1]">PCIE:CRM_MODULE_RSTS[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[8]">PCIE:DRP49[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[2]">PCIE:CRM_MODULE_RSTS[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[9]">PCIE:DRP49[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[3]">PCIE:CRM_MODULE_RSTS[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[10]">PCIE:DRP49[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[4]">PCIE:CRM_MODULE_RSTS[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[11]">PCIE:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[5]">PCIE:CRM_MODULE_RSTS[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[12]">PCIE:DRP49[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS" title="PCIE:CRM_MODULE_RSTS[6]">PCIE:CRM_MODULE_RSTS[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[13]">PCIE:DRP49[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[14]">PCIE:DRP49[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP49" title="PCIE:DRP49[15]">PCIE:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[0]">PCIE:DRP4A[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[0]">PCIE:LL_ACK_TIMEOUT[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[1]">PCIE:DRP4A[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[1]">PCIE:LL_ACK_TIMEOUT[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[2]">PCIE:DRP4A[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[2]">PCIE:LL_ACK_TIMEOUT[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[3]">PCIE:DRP4A[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[3]">PCIE:LL_ACK_TIMEOUT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[4]">PCIE:DRP4A[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[4]">PCIE:LL_ACK_TIMEOUT[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[5]">PCIE:DRP4A[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[5]">PCIE:LL_ACK_TIMEOUT[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[6]">PCIE:DRP4A[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[6]">PCIE:LL_ACK_TIMEOUT[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[7]">PCIE:DRP4A[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[7]">PCIE:LL_ACK_TIMEOUT[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[8]">PCIE:DRP4A[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[8]">PCIE:LL_ACK_TIMEOUT[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[9]">PCIE:DRP4A[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[9]">PCIE:LL_ACK_TIMEOUT[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[10]">PCIE:DRP4A[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[10]">PCIE:LL_ACK_TIMEOUT[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[11]">PCIE:DRP4A[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[11]">PCIE:LL_ACK_TIMEOUT[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[12]">PCIE:DRP4A[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[12]">PCIE:LL_ACK_TIMEOUT[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[13]">PCIE:DRP4A[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[13]">PCIE:LL_ACK_TIMEOUT[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[14]">PCIE:DRP4A[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT" title="PCIE:LL_ACK_TIMEOUT[14]">PCIE:LL_ACK_TIMEOUT[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4A" title="PCIE:DRP4A[15]">PCIE:DRP4A[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT_EN" title="PCIE:LL_ACK_TIMEOUT_EN">PCIE:LL_ACK_TIMEOUT_EN</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[0]">PCIE:DRP4B[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT_FUNC" title="PCIE:LL_ACK_TIMEOUT_FUNC[0]">PCIE:LL_ACK_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[1]">PCIE:DRP4B[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT_FUNC" title="PCIE:LL_ACK_TIMEOUT_FUNC[1]">PCIE:LL_ACK_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[2]">PCIE:DRP4B[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[3]">PCIE:DRP4B[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[4]">PCIE:DRP4B[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[5]">PCIE:DRP4B[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[6]">PCIE:DRP4B[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[7]">PCIE:DRP4B[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[8]">PCIE:DRP4B[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[9]">PCIE:DRP4B[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[10]">PCIE:DRP4B[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[11]">PCIE:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[12]">PCIE:DRP4B[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[13]">PCIE:DRP4B[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[14]">PCIE:DRP4B[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4B" title="PCIE:DRP4B[15]">PCIE:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[0]">PCIE:DRP4C[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[0]">PCIE:LL_REPLAY_TIMEOUT[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[1]">PCIE:DRP4C[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[1]">PCIE:LL_REPLAY_TIMEOUT[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[2]">PCIE:DRP4C[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[2]">PCIE:LL_REPLAY_TIMEOUT[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[3]">PCIE:DRP4C[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[3]">PCIE:LL_REPLAY_TIMEOUT[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[4]">PCIE:DRP4C[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[4]">PCIE:LL_REPLAY_TIMEOUT[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[5]">PCIE:DRP4C[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[5]">PCIE:LL_REPLAY_TIMEOUT[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[6]">PCIE:DRP4C[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[6]">PCIE:LL_REPLAY_TIMEOUT[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[7]">PCIE:DRP4C[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[7]">PCIE:LL_REPLAY_TIMEOUT[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[8]">PCIE:DRP4C[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[8]">PCIE:LL_REPLAY_TIMEOUT[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[9]">PCIE:DRP4C[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[9]">PCIE:LL_REPLAY_TIMEOUT[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[10]">PCIE:DRP4C[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[10]">PCIE:LL_REPLAY_TIMEOUT[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[11]">PCIE:DRP4C[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[11]">PCIE:LL_REPLAY_TIMEOUT[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[12]">PCIE:DRP4C[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[12]">PCIE:LL_REPLAY_TIMEOUT[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[13]">PCIE:DRP4C[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[13]">PCIE:LL_REPLAY_TIMEOUT[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[14]">PCIE:DRP4C[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT" title="PCIE:LL_REPLAY_TIMEOUT[14]">PCIE:LL_REPLAY_TIMEOUT[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4C" title="PCIE:DRP4C[15]">PCIE:DRP4C[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT_EN" title="PCIE:LL_REPLAY_TIMEOUT_EN">PCIE:LL_REPLAY_TIMEOUT_EN</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[0]">PCIE:DRP4D[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT_FUNC" title="PCIE:LL_REPLAY_TIMEOUT_FUNC[0]">PCIE:LL_REPLAY_TIMEOUT_FUNC[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[1]">PCIE:DRP4D[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT_FUNC" title="PCIE:LL_REPLAY_TIMEOUT_FUNC[1]">PCIE:LL_REPLAY_TIMEOUT_FUNC[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DISABLE_LANE_REVERSAL" title="PCIE:DISABLE_LANE_REVERSAL">PCIE:DISABLE_LANE_REVERSAL</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[2]">PCIE:DRP4D[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DISABLE_SCRAMBLING" title="PCIE:DISABLE_SCRAMBLING">PCIE:DISABLE_SCRAMBLING</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[3]">PCIE:DRP4D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[4]">PCIE:DRP4D[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENTER_RVRY_EI_L0" title="PCIE:ENTER_RVRY_EI_L0">PCIE:ENTER_RVRY_EI_L0</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[5]">PCIE:DRP4D[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:INFER_EI" title="PCIE:INFER_EI[0]">PCIE:INFER_EI[0]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[6]">PCIE:DRP4D[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:INFER_EI" title="PCIE:INFER_EI[1]">PCIE:INFER_EI[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[7]">PCIE:DRP4D[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:INFER_EI" title="PCIE:INFER_EI[2]">PCIE:INFER_EI[2]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[8]">PCIE:DRP4D[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:INFER_EI" title="PCIE:INFER_EI[3]">PCIE:INFER_EI[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[9]">PCIE:DRP4D[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:INFER_EI" title="PCIE:INFER_EI[4]">PCIE:INFER_EI[4]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[10]">PCIE:DRP4D[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[0]">PCIE:LINK_CAP_MAX_LINK_WIDTH[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[11]">PCIE:DRP4D[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[1]">PCIE:LINK_CAP_MAX_LINK_WIDTH[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[12]">PCIE:DRP4D[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[2]">PCIE:LINK_CAP_MAX_LINK_WIDTH[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[13]">PCIE:DRP4D[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[3]">PCIE:LINK_CAP_MAX_LINK_WIDTH[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[14]">PCIE:DRP4D[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[4]">PCIE:LINK_CAP_MAX_LINK_WIDTH[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4D" title="PCIE:DRP4D[15]">PCIE:DRP4D[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH" title="PCIE:LINK_CAP_MAX_LINK_WIDTH[5]">PCIE:LINK_CAP_MAX_LINK_WIDTH[5]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 13</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[0]">PCIE:DRP4E[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[0]">PCIE:LTSSM_MAX_LINK_WIDTH[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[1]">PCIE:DRP4E[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[1]">PCIE:LTSSM_MAX_LINK_WIDTH[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[2]">PCIE:DRP4E[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[2]">PCIE:LTSSM_MAX_LINK_WIDTH[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[3]">PCIE:DRP4E[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[3]">PCIE:LTSSM_MAX_LINK_WIDTH[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[4]">PCIE:DRP4E[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[4]">PCIE:LTSSM_MAX_LINK_WIDTH[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[5]">PCIE:DRP4E[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH" title="PCIE:LTSSM_MAX_LINK_WIDTH[5]">PCIE:LTSSM_MAX_LINK_WIDTH[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[6]">PCIE:DRP4E[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[0]">PCIE:N_FTS_COMCLK_GEN1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[7]">PCIE:DRP4E[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[1]">PCIE:N_FTS_COMCLK_GEN1[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[8]">PCIE:DRP4E[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[2]">PCIE:N_FTS_COMCLK_GEN1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[9]">PCIE:DRP4E[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[3]">PCIE:N_FTS_COMCLK_GEN1[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[10]">PCIE:DRP4E[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[4]">PCIE:N_FTS_COMCLK_GEN1[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[11]">PCIE:DRP4E[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[5]">PCIE:N_FTS_COMCLK_GEN1[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[12]">PCIE:DRP4E[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[6]">PCIE:N_FTS_COMCLK_GEN1[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[13]">PCIE:DRP4E[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1" title="PCIE:N_FTS_COMCLK_GEN1[7]">PCIE:N_FTS_COMCLK_GEN1[7]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[14]">PCIE:DRP4E[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4E" title="PCIE:DRP4E[15]">PCIE:DRP4E[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[0]">PCIE:DRP4F[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[0]">PCIE:N_FTS_COMCLK_GEN2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[1]">PCIE:DRP4F[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[1]">PCIE:N_FTS_COMCLK_GEN2[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[2]">PCIE:DRP4F[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[2]">PCIE:N_FTS_COMCLK_GEN2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[3]">PCIE:DRP4F[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[3]">PCIE:N_FTS_COMCLK_GEN2[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[4]">PCIE:DRP4F[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[4]">PCIE:N_FTS_COMCLK_GEN2[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[5]">PCIE:DRP4F[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[5]">PCIE:N_FTS_COMCLK_GEN2[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[6]">PCIE:DRP4F[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[6]">PCIE:N_FTS_COMCLK_GEN2[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[7]">PCIE:DRP4F[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2" title="PCIE:N_FTS_COMCLK_GEN2[7]">PCIE:N_FTS_COMCLK_GEN2[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[8]">PCIE:DRP4F[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[0]">PCIE:N_FTS_GEN1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[9]">PCIE:DRP4F[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[1]">PCIE:N_FTS_GEN1[1]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[10]">PCIE:DRP4F[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[2]">PCIE:N_FTS_GEN1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[11]">PCIE:DRP4F[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[3]">PCIE:N_FTS_GEN1[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[12]">PCIE:DRP4F[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[4]">PCIE:N_FTS_GEN1[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[13]">PCIE:DRP4F[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[5]">PCIE:N_FTS_GEN1[5]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[14]">PCIE:DRP4F[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[6]">PCIE:N_FTS_GEN1[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP4F" title="PCIE:DRP4F[15]">PCIE:DRP4F[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN1" title="PCIE:N_FTS_GEN1[7]">PCIE:N_FTS_GEN1[7]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[0]">PCIE:DRP50[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[0]">PCIE:N_FTS_GEN2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[1]">PCIE:DRP50[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[1]">PCIE:N_FTS_GEN2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[2]">PCIE:DRP50[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[2]">PCIE:N_FTS_GEN2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[3]">PCIE:DRP50[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[3]">PCIE:N_FTS_GEN2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[4]">PCIE:DRP50[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[4]">PCIE:N_FTS_GEN2[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[5]">PCIE:DRP50[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[5]">PCIE:N_FTS_GEN2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[6]">PCIE:DRP50[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[6]">PCIE:N_FTS_GEN2[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[7]">PCIE:DRP50[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:N_FTS_GEN2" title="PCIE:N_FTS_GEN2[7]">PCIE:N_FTS_GEN2[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:ALLOW_X8_GEN2" title="PCIE:ALLOW_X8_GEN2">PCIE:ALLOW_X8_GEN2</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[8]">PCIE:DRP50[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[9]">PCIE:DRP50[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[0]">PCIE:PL_AUTO_CONFIG[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[10]">PCIE:DRP50[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[1]">PCIE:PL_AUTO_CONFIG[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[11]">PCIE:DRP50[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PL_AUTO_CONFIG" title="PCIE:PL_AUTO_CONFIG[2]">PCIE:PL_AUTO_CONFIG[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[12]">PCIE:DRP50[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PL_FAST_TRAIN" title="PCIE:PL_FAST_TRAIN">PCIE:PL_FAST_TRAIN</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[13]">PCIE:DRP50[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:UPCONFIG_CAPABLE" title="PCIE:UPCONFIG_CAPABLE">PCIE:UPCONFIG_CAPABLE</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[14]">PCIE:DRP50[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:UPSTREAM_FACING" title="PCIE:UPSTREAM_FACING">PCIE:UPSTREAM_FACING</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP50" title="PCIE:DRP50[15]">PCIE:DRP50[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:EXIT_LOOPBACK_ON_EI" title="PCIE:EXIT_LOOPBACK_ON_EI">PCIE:EXIT_LOOPBACK_ON_EI</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[0]">PCIE:DNSTREAM_LINK_NUM[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[0]">PCIE:DRP51[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[1]">PCIE:DNSTREAM_LINK_NUM[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[1]">PCIE:DRP51[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[2]">PCIE:DNSTREAM_LINK_NUM[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[2]">PCIE:DRP51[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[3]">PCIE:DNSTREAM_LINK_NUM[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[3]">PCIE:DRP51[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[4]">PCIE:DNSTREAM_LINK_NUM[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[4]">PCIE:DRP51[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[5]">PCIE:DNSTREAM_LINK_NUM[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[5]">PCIE:DRP51[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[6]">PCIE:DNSTREAM_LINK_NUM[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[6]">PCIE:DRP51[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM" title="PCIE:DNSTREAM_LINK_NUM[7]">PCIE:DNSTREAM_LINK_NUM[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[7]">PCIE:DRP51[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DISABLE_ASPM_L1_TIMER" title="PCIE:DISABLE_ASPM_L1_TIMER">PCIE:DISABLE_ASPM_L1_TIMER</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[8]">PCIE:DRP51[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DISABLE_BAR_FILTERING" title="PCIE:DISABLE_BAR_FILTERING">PCIE:DISABLE_BAR_FILTERING</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[9]">PCIE:DRP51[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DISABLE_ID_CHECK" title="PCIE:DISABLE_ID_CHECK">PCIE:DISABLE_ID_CHECK</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[10]">PCIE:DRP51[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DISABLE_RX_TC_FILTER" title="PCIE:DISABLE_RX_TC_FILTER">PCIE:DISABLE_RX_TC_FILTER</a><br><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[11]">PCIE:DRP51[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[12]">PCIE:DRP51[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[13]">PCIE:DRP51[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[14]">PCIE:DRP51[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP51" title="PCIE:DRP51[15]">PCIE:DRP51[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[0]">PCIE:DRP52[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[0]">PCIE:ENABLE_MSG_ROUTE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[1]">PCIE:DRP52[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[1]">PCIE:ENABLE_MSG_ROUTE[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[2]">PCIE:DRP52[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[2]">PCIE:ENABLE_MSG_ROUTE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[3]">PCIE:DRP52[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[3]">PCIE:ENABLE_MSG_ROUTE[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[4]">PCIE:DRP52[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[4]">PCIE:ENABLE_MSG_ROUTE[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[5]">PCIE:DRP52[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[5]">PCIE:ENABLE_MSG_ROUTE[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[6]">PCIE:DRP52[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[6]">PCIE:ENABLE_MSG_ROUTE[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[7]">PCIE:DRP52[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[7]">PCIE:ENABLE_MSG_ROUTE[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[8]">PCIE:DRP52[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[8]">PCIE:ENABLE_MSG_ROUTE[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[9]">PCIE:DRP52[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[9]">PCIE:ENABLE_MSG_ROUTE[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[10]">PCIE:DRP52[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE" title="PCIE:ENABLE_MSG_ROUTE[10]">PCIE:ENABLE_MSG_ROUTE[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[11]">PCIE:DRP52[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:ENABLE_RX_TD_ECRC_TRIM" title="PCIE:ENABLE_RX_TD_ECRC_TRIM">PCIE:ENABLE_RX_TD_ECRC_TRIM</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[12]">PCIE:DRP52[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_RX_RAM_RADDR_LATENCY" title="PCIE:TL_RX_RAM_RADDR_LATENCY">PCIE:TL_RX_RAM_RADDR_LATENCY</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[13]">PCIE:DRP52[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_RX_RAM_RDATA_LATENCY" title="PCIE:TL_RX_RAM_RDATA_LATENCY[0]">PCIE:TL_RX_RAM_RDATA_LATENCY[0]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[14]">PCIE:DRP52[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_RX_RAM_RDATA_LATENCY" title="PCIE:TL_RX_RAM_RDATA_LATENCY[1]">PCIE:TL_RX_RAM_RDATA_LATENCY[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP52" title="PCIE:DRP52[15]">PCIE:DRP52[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_RX_RAM_WRITE_LATENCY" title="PCIE:TL_RX_RAM_WRITE_LATENCY">PCIE:TL_RX_RAM_WRITE_LATENCY</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[0]">PCIE:DRP53[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_TFC_DISABLE" title="PCIE:TL_TFC_DISABLE">PCIE:TL_TFC_DISABLE</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[1]">PCIE:DRP53[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_TX_CHECKS_DISABLE" title="PCIE:TL_TX_CHECKS_DISABLE">PCIE:TL_TX_CHECKS_DISABLE</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[2]">PCIE:DRP53[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_RBYPASS" title="PCIE:TL_RBYPASS">PCIE:TL_RBYPASS</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[3]">PCIE:DRP53[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_TX_RAM_RADDR_LATENCY" title="PCIE:TL_TX_RAM_RADDR_LATENCY">PCIE:TL_TX_RAM_RADDR_LATENCY</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[4]">PCIE:DRP53[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_TX_RAM_RDATA_LATENCY" title="PCIE:TL_TX_RAM_RDATA_LATENCY[0]">PCIE:TL_TX_RAM_RDATA_LATENCY[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[5]">PCIE:DRP53[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_TX_RAM_RDATA_LATENCY" title="PCIE:TL_TX_RAM_RDATA_LATENCY[1]">PCIE:TL_TX_RAM_RDATA_LATENCY[1]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[6]">PCIE:DRP53[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:TL_TX_RAM_WRITE_LATENCY" title="PCIE:TL_TX_RAM_WRITE_LATENCY">PCIE:TL_TX_RAM_WRITE_LATENCY</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[7]">PCIE:DRP53[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[0]">PCIE:VC_CAP_VERSION[0]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[8]">PCIE:DRP53[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[1]">PCIE:VC_CAP_VERSION[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[9]">PCIE:DRP53[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[2]">PCIE:VC_CAP_VERSION[2]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[10]">PCIE:DRP53[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC_CAP_VERSION" title="PCIE:VC_CAP_VERSION[3]">PCIE:VC_CAP_VERSION[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[11]">PCIE:DRP53[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_CPL_INFINITE" title="PCIE:VC0_CPL_INFINITE">PCIE:VC0_CPL_INFINITE</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[12]">PCIE:DRP53[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[13]">PCIE:DRP53[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[14]">PCIE:DRP53[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP53" title="PCIE:DRP53[15]">PCIE:DRP53[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 14</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[0]">PCIE:DRP54[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[0]">PCIE:VC0_RX_RAM_LIMIT[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[1]">PCIE:DRP54[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[1]">PCIE:VC0_RX_RAM_LIMIT[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[2]">PCIE:DRP54[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[2]">PCIE:VC0_RX_RAM_LIMIT[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[3]">PCIE:DRP54[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[3]">PCIE:VC0_RX_RAM_LIMIT[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[4]">PCIE:DRP54[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[4]">PCIE:VC0_RX_RAM_LIMIT[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[5]">PCIE:DRP54[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[5]">PCIE:VC0_RX_RAM_LIMIT[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[6]">PCIE:DRP54[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[6]">PCIE:VC0_RX_RAM_LIMIT[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[7]">PCIE:DRP54[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[7]">PCIE:VC0_RX_RAM_LIMIT[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[8]">PCIE:DRP54[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[8]">PCIE:VC0_RX_RAM_LIMIT[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[9]">PCIE:DRP54[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[9]">PCIE:VC0_RX_RAM_LIMIT[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[10]">PCIE:DRP54[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[10]">PCIE:VC0_RX_RAM_LIMIT[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[11]">PCIE:DRP54[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[11]">PCIE:VC0_RX_RAM_LIMIT[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[12]">PCIE:DRP54[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT" title="PCIE:VC0_RX_RAM_LIMIT[12]">PCIE:VC0_RX_RAM_LIMIT[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[13]">PCIE:DRP54[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[14]">PCIE:DRP54[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP54" title="PCIE:DRP54[15]">PCIE:DRP54[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[0]">PCIE:DRP55[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[0]">PCIE:VC0_TOTAL_CREDITS_CD[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[1]">PCIE:DRP55[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[1]">PCIE:VC0_TOTAL_CREDITS_CD[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[2]">PCIE:DRP55[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[2]">PCIE:VC0_TOTAL_CREDITS_CD[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[3]">PCIE:DRP55[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[3]">PCIE:VC0_TOTAL_CREDITS_CD[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[4]">PCIE:DRP55[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[4]">PCIE:VC0_TOTAL_CREDITS_CD[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[5]">PCIE:DRP55[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[5]">PCIE:VC0_TOTAL_CREDITS_CD[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[6]">PCIE:DRP55[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[6]">PCIE:VC0_TOTAL_CREDITS_CD[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[7]">PCIE:DRP55[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[7]">PCIE:VC0_TOTAL_CREDITS_CD[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[8]">PCIE:DRP55[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[8]">PCIE:VC0_TOTAL_CREDITS_CD[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[9]">PCIE:DRP55[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[9]">PCIE:VC0_TOTAL_CREDITS_CD[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[10]">PCIE:DRP55[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD" title="PCIE:VC0_TOTAL_CREDITS_CD[10]">PCIE:VC0_TOTAL_CREDITS_CD[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[11]">PCIE:DRP55[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[12]">PCIE:DRP55[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[13]">PCIE:DRP55[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[14]">PCIE:DRP55[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP55" title="PCIE:DRP55[15]">PCIE:DRP55[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[0]">PCIE:DRP56[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[0]">PCIE:VC0_TOTAL_CREDITS_CH[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[1]">PCIE:DRP56[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[1]">PCIE:VC0_TOTAL_CREDITS_CH[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[2]">PCIE:DRP56[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[2]">PCIE:VC0_TOTAL_CREDITS_CH[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[3]">PCIE:DRP56[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[3]">PCIE:VC0_TOTAL_CREDITS_CH[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[4]">PCIE:DRP56[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[4]">PCIE:VC0_TOTAL_CREDITS_CH[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[5]">PCIE:DRP56[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[5]">PCIE:VC0_TOTAL_CREDITS_CH[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[6]">PCIE:DRP56[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH" title="PCIE:VC0_TOTAL_CREDITS_CH[6]">PCIE:VC0_TOTAL_CREDITS_CH[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[7]">PCIE:DRP56[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[0]">PCIE:VC0_TOTAL_CREDITS_NPH[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[8]">PCIE:DRP56[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[1]">PCIE:VC0_TOTAL_CREDITS_NPH[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[9]">PCIE:DRP56[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[2]">PCIE:VC0_TOTAL_CREDITS_NPH[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[10]">PCIE:DRP56[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[3]">PCIE:VC0_TOTAL_CREDITS_NPH[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[11]">PCIE:DRP56[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[4]">PCIE:VC0_TOTAL_CREDITS_NPH[4]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[12]">PCIE:DRP56[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[5]">PCIE:VC0_TOTAL_CREDITS_NPH[5]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[13]">PCIE:DRP56[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH" title="PCIE:VC0_TOTAL_CREDITS_NPH[6]">PCIE:VC0_TOTAL_CREDITS_NPH[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[14]">PCIE:DRP56[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP56" title="PCIE:DRP56[15]">PCIE:DRP56[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[0]">PCIE:DRP57[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[0]">PCIE:VC0_TOTAL_CREDITS_PD[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[1]">PCIE:DRP57[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[1]">PCIE:VC0_TOTAL_CREDITS_PD[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[2]">PCIE:DRP57[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[2]">PCIE:VC0_TOTAL_CREDITS_PD[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[3]">PCIE:DRP57[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[3]">PCIE:VC0_TOTAL_CREDITS_PD[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[4]">PCIE:DRP57[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[4]">PCIE:VC0_TOTAL_CREDITS_PD[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[5]">PCIE:DRP57[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[5]">PCIE:VC0_TOTAL_CREDITS_PD[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[6]">PCIE:DRP57[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[6]">PCIE:VC0_TOTAL_CREDITS_PD[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[7]">PCIE:DRP57[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[7]">PCIE:VC0_TOTAL_CREDITS_PD[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[8]">PCIE:DRP57[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[8]">PCIE:VC0_TOTAL_CREDITS_PD[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[9]">PCIE:DRP57[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[9]">PCIE:VC0_TOTAL_CREDITS_PD[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[10]">PCIE:DRP57[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD" title="PCIE:VC0_TOTAL_CREDITS_PD[10]">PCIE:VC0_TOTAL_CREDITS_PD[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[11]">PCIE:DRP57[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[12]">PCIE:DRP57[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[13]">PCIE:DRP57[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[14]">PCIE:DRP57[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP57" title="PCIE:DRP57[15]">PCIE:DRP57[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[0]">PCIE:DRP58[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[0]">PCIE:VC0_TOTAL_CREDITS_PH[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[1]">PCIE:DRP58[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[1]">PCIE:VC0_TOTAL_CREDITS_PH[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[2]">PCIE:DRP58[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[2]">PCIE:VC0_TOTAL_CREDITS_PH[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[3]">PCIE:DRP58[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[3]">PCIE:VC0_TOTAL_CREDITS_PH[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[4]">PCIE:DRP58[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[4]">PCIE:VC0_TOTAL_CREDITS_PH[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[5]">PCIE:DRP58[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[5]">PCIE:VC0_TOTAL_CREDITS_PH[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[6]">PCIE:DRP58[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH" title="PCIE:VC0_TOTAL_CREDITS_PH[6]">PCIE:VC0_TOTAL_CREDITS_PH[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[7]">PCIE:DRP58[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[0]">PCIE:VC0_TX_LASTPACKET[0]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[8]">PCIE:DRP58[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[1]">PCIE:VC0_TX_LASTPACKET[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[9]">PCIE:DRP58[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[2]">PCIE:VC0_TX_LASTPACKET[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[10]">PCIE:DRP58[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[3]">PCIE:VC0_TX_LASTPACKET[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[11]">PCIE:DRP58[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:VC0_TX_LASTPACKET" title="PCIE:VC0_TX_LASTPACKET[4]">PCIE:VC0_TX_LASTPACKET[4]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[12]">PCIE:DRP58[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:RECRC_CHK" title="PCIE:RECRC_CHK[0]">PCIE:RECRC_CHK[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[13]">PCIE:DRP58[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:RECRC_CHK" title="PCIE:RECRC_CHK[1]">PCIE:RECRC_CHK[1]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[14]">PCIE:DRP58[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:RECRC_CHK_TRIM" title="PCIE:RECRC_CHK_TRIM">PCIE:RECRC_CHK_TRIM</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP58" title="PCIE:DRP58[15]">PCIE:DRP58[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:UR_INV_REQ" title="PCIE:UR_INV_REQ">PCIE:UR_INV_REQ</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[0]">PCIE:DRP59[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL0_LANE" title="PCIE:PGL0_LANE[0]">PCIE:PGL0_LANE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[1]">PCIE:DRP59[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL0_LANE" title="PCIE:PGL0_LANE[1]">PCIE:PGL0_LANE[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[2]">PCIE:DRP59[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL0_LANE" title="PCIE:PGL0_LANE[2]">PCIE:PGL0_LANE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[3]">PCIE:DRP59[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL1_LANE" title="PCIE:PGL1_LANE[0]">PCIE:PGL1_LANE[0]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[4]">PCIE:DRP59[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL1_LANE" title="PCIE:PGL1_LANE[1]">PCIE:PGL1_LANE[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[5]">PCIE:DRP59[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL1_LANE" title="PCIE:PGL1_LANE[2]">PCIE:PGL1_LANE[2]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[6]">PCIE:DRP59[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL2_LANE" title="PCIE:PGL2_LANE[0]">PCIE:PGL2_LANE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[7]">PCIE:DRP59[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL2_LANE" title="PCIE:PGL2_LANE[1]">PCIE:PGL2_LANE[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[8]">PCIE:DRP59[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL2_LANE" title="PCIE:PGL2_LANE[2]">PCIE:PGL2_LANE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[9]">PCIE:DRP59[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL3_LANE" title="PCIE:PGL3_LANE[0]">PCIE:PGL3_LANE[0]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[10]">PCIE:DRP59[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL3_LANE" title="PCIE:PGL3_LANE[1]">PCIE:PGL3_LANE[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[11]">PCIE:DRP59[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL3_LANE" title="PCIE:PGL3_LANE[2]">PCIE:PGL3_LANE[2]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[12]">PCIE:DRP59[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL4_LANE" title="PCIE:PGL4_LANE[0]">PCIE:PGL4_LANE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[13]">PCIE:DRP59[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL4_LANE" title="PCIE:PGL4_LANE[1]">PCIE:PGL4_LANE[1]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[14]">PCIE:DRP59[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL4_LANE" title="PCIE:PGL4_LANE[2]">PCIE:PGL4_LANE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP59" title="PCIE:DRP59[15]">PCIE:DRP59[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 15</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[0]">PCIE:DRP5A[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL5_LANE" title="PCIE:PGL5_LANE[0]">PCIE:PGL5_LANE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[1]">PCIE:DRP5A[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL5_LANE" title="PCIE:PGL5_LANE[1]">PCIE:PGL5_LANE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[2]">PCIE:DRP5A[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL5_LANE" title="PCIE:PGL5_LANE[2]">PCIE:PGL5_LANE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[3]">PCIE:DRP5A[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL6_LANE" title="PCIE:PGL6_LANE[0]">PCIE:PGL6_LANE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[4]">PCIE:DRP5A[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL6_LANE" title="PCIE:PGL6_LANE[1]">PCIE:PGL6_LANE[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[5]">PCIE:DRP5A[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL6_LANE" title="PCIE:PGL6_LANE[2]">PCIE:PGL6_LANE[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[6]">PCIE:DRP5A[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL7_LANE" title="PCIE:PGL7_LANE[0]">PCIE:PGL7_LANE[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[7]">PCIE:DRP5A[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL7_LANE" title="PCIE:PGL7_LANE[1]">PCIE:PGL7_LANE[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[8]">PCIE:DRP5A[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:PGL7_LANE" title="PCIE:PGL7_LANE[2]">PCIE:PGL7_LANE[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[9]">PCIE:DRP5A[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:TEST_MODE_PIN_CHAR" title="PCIE:TEST_MODE_PIN_CHAR">PCIE:TEST_MODE_PIN_CHAR</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[10]">PCIE:DRP5A[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT0" title="PCIE:SPARE_BIT0">PCIE:SPARE_BIT0</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[11]">PCIE:DRP5A[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT1" title="PCIE:SPARE_BIT1">PCIE:SPARE_BIT1</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[12]">PCIE:DRP5A[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT2" title="PCIE:SPARE_BIT2">PCIE:SPARE_BIT2</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[13]">PCIE:DRP5A[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT3" title="PCIE:SPARE_BIT3">PCIE:SPARE_BIT3</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[14]">PCIE:DRP5A[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT4" title="PCIE:SPARE_BIT4">PCIE:SPARE_BIT4</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5A" title="PCIE:DRP5A[15]">PCIE:DRP5A[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT5" title="PCIE:SPARE_BIT5">PCIE:SPARE_BIT5</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[0]">PCIE:DRP5B[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT6" title="PCIE:SPARE_BIT6">PCIE:SPARE_BIT6</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[1]">PCIE:DRP5B[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT7" title="PCIE:SPARE_BIT7">PCIE:SPARE_BIT7</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[2]">PCIE:DRP5B[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BIT8" title="PCIE:SPARE_BIT8">PCIE:SPARE_BIT8</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[3]">PCIE:DRP5B[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[0]">PCIE:SPARE_BYTE0[0]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[4]">PCIE:DRP5B[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[1]">PCIE:SPARE_BYTE0[1]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[5]">PCIE:DRP5B[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[2]">PCIE:SPARE_BYTE0[2]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[6]">PCIE:DRP5B[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[3]">PCIE:SPARE_BYTE0[3]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[7]">PCIE:DRP5B[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[4]">PCIE:SPARE_BYTE0[4]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[8]">PCIE:DRP5B[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[5]">PCIE:SPARE_BYTE0[5]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[9]">PCIE:DRP5B[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[6]">PCIE:SPARE_BYTE0[6]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[10]">PCIE:DRP5B[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE0" title="PCIE:SPARE_BYTE0[7]">PCIE:SPARE_BYTE0[7]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[11]">PCIE:DRP5B[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[12]">PCIE:DRP5B[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[13]">PCIE:DRP5B[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[14]">PCIE:DRP5B[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5B" title="PCIE:DRP5B[15]">PCIE:DRP5B[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[0]">PCIE:DRP5C[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[0]">PCIE:SPARE_BYTE1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[1]">PCIE:DRP5C[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[1]">PCIE:SPARE_BYTE1[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[2]">PCIE:DRP5C[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[2]">PCIE:SPARE_BYTE1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[3]">PCIE:DRP5C[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[3]">PCIE:SPARE_BYTE1[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[4]">PCIE:DRP5C[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[4]">PCIE:SPARE_BYTE1[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[5]">PCIE:DRP5C[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[5]">PCIE:SPARE_BYTE1[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[6]">PCIE:DRP5C[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[6]">PCIE:SPARE_BYTE1[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[7]">PCIE:DRP5C[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE1" title="PCIE:SPARE_BYTE1[7]">PCIE:SPARE_BYTE1[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[8]">PCIE:DRP5C[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[0]">PCIE:SPARE_BYTE2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[9]">PCIE:DRP5C[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[1]">PCIE:SPARE_BYTE2[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[10]">PCIE:DRP5C[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[2]">PCIE:SPARE_BYTE2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[11]">PCIE:DRP5C[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[3]">PCIE:SPARE_BYTE2[3]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[12]">PCIE:DRP5C[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[4]">PCIE:SPARE_BYTE2[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[13]">PCIE:DRP5C[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[5]">PCIE:SPARE_BYTE2[5]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[14]">PCIE:DRP5C[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[6]">PCIE:SPARE_BYTE2[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5C" title="PCIE:DRP5C[15]">PCIE:DRP5C[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE2" title="PCIE:SPARE_BYTE2[7]">PCIE:SPARE_BYTE2[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[0]">PCIE:DRP5D[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[0]">PCIE:SPARE_BYTE3[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[1]">PCIE:DRP5D[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[1]">PCIE:SPARE_BYTE3[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[2]">PCIE:DRP5D[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[2]">PCIE:SPARE_BYTE3[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[3]">PCIE:DRP5D[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[3]">PCIE:SPARE_BYTE3[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[4]">PCIE:DRP5D[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[4]">PCIE:SPARE_BYTE3[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[5]">PCIE:DRP5D[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[5]">PCIE:SPARE_BYTE3[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[6]">PCIE:DRP5D[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[6]">PCIE:SPARE_BYTE3[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[7]">PCIE:DRP5D[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_BYTE3" title="PCIE:SPARE_BYTE3[7]">PCIE:SPARE_BYTE3[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[8]">PCIE:DRP5D[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[9]">PCIE:DRP5D[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[10]">PCIE:DRP5D[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[11]">PCIE:DRP5D[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[12]">PCIE:DRP5D[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[13]">PCIE:DRP5D[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[14]">PCIE:DRP5D[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5D" title="PCIE:DRP5D[15]">PCIE:DRP5D[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[0]">PCIE:DRP5E[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[0]">PCIE:SPARE_WORD0[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[1]">PCIE:DRP5E[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[1]">PCIE:SPARE_WORD0[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[2]">PCIE:DRP5E[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[2]">PCIE:SPARE_WORD0[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[3]">PCIE:DRP5E[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[3]">PCIE:SPARE_WORD0[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[4]">PCIE:DRP5E[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[4]">PCIE:SPARE_WORD0[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[5]">PCIE:DRP5E[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[5]">PCIE:SPARE_WORD0[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[6]">PCIE:DRP5E[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[6]">PCIE:SPARE_WORD0[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[7]">PCIE:DRP5E[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[7]">PCIE:SPARE_WORD0[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[8]">PCIE:DRP5E[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[8]">PCIE:SPARE_WORD0[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[9]">PCIE:DRP5E[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[9]">PCIE:SPARE_WORD0[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[10]">PCIE:DRP5E[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[10]">PCIE:SPARE_WORD0[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[11]">PCIE:DRP5E[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[11]">PCIE:SPARE_WORD0[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[12]">PCIE:DRP5E[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[12]">PCIE:SPARE_WORD0[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[13]">PCIE:DRP5E[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[13]">PCIE:SPARE_WORD0[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[14]">PCIE:DRP5E[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[14]">PCIE:SPARE_WORD0[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5E" title="PCIE:DRP5E[15]">PCIE:DRP5E[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[15]">PCIE:SPARE_WORD0[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[0]">PCIE:DRP5F[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[16]">PCIE:SPARE_WORD0[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[1]">PCIE:DRP5F[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[17]">PCIE:SPARE_WORD0[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[2]">PCIE:DRP5F[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[18]">PCIE:SPARE_WORD0[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[3]">PCIE:DRP5F[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[19]">PCIE:SPARE_WORD0[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[4]">PCIE:DRP5F[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[20]">PCIE:SPARE_WORD0[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[5]">PCIE:DRP5F[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[21]">PCIE:SPARE_WORD0[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[6]">PCIE:DRP5F[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[22]">PCIE:SPARE_WORD0[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[7]">PCIE:DRP5F[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[23]">PCIE:SPARE_WORD0[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[8]">PCIE:DRP5F[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[24]">PCIE:SPARE_WORD0[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[9]">PCIE:DRP5F[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[25]">PCIE:SPARE_WORD0[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[10]">PCIE:DRP5F[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[26]">PCIE:SPARE_WORD0[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[11]">PCIE:DRP5F[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[27]">PCIE:SPARE_WORD0[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[12]">PCIE:DRP5F[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[28]">PCIE:SPARE_WORD0[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[13]">PCIE:DRP5F[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[29]">PCIE:SPARE_WORD0[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[14]">PCIE:DRP5F[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[30]">PCIE:SPARE_WORD0[30]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP5F" title="PCIE:DRP5F[15]">PCIE:DRP5F[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD0" title="PCIE:SPARE_WORD0[31]">PCIE:SPARE_WORD0[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 16</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[0]">PCIE:DRP60[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[0]">PCIE:SPARE_WORD1[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[1]">PCIE:DRP60[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[1]">PCIE:SPARE_WORD1[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[2]">PCIE:DRP60[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[2]">PCIE:SPARE_WORD1[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[3]">PCIE:DRP60[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[3]">PCIE:SPARE_WORD1[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[4]">PCIE:DRP60[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[4]">PCIE:SPARE_WORD1[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[5]">PCIE:DRP60[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[5]">PCIE:SPARE_WORD1[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[6]">PCIE:DRP60[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[6]">PCIE:SPARE_WORD1[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[7]">PCIE:DRP60[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[7]">PCIE:SPARE_WORD1[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[8]">PCIE:DRP60[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[8]">PCIE:SPARE_WORD1[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[9]">PCIE:DRP60[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[9]">PCIE:SPARE_WORD1[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[10]">PCIE:DRP60[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[10]">PCIE:SPARE_WORD1[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[11]">PCIE:DRP60[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[11]">PCIE:SPARE_WORD1[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[12]">PCIE:DRP60[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[12]">PCIE:SPARE_WORD1[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[13]">PCIE:DRP60[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[13]">PCIE:SPARE_WORD1[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[14]">PCIE:DRP60[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[14]">PCIE:SPARE_WORD1[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP60" title="PCIE:DRP60[15]">PCIE:DRP60[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[15]">PCIE:SPARE_WORD1[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[0]">PCIE:DRP61[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[16]">PCIE:SPARE_WORD1[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[1]">PCIE:DRP61[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[17]">PCIE:SPARE_WORD1[17]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[2]">PCIE:DRP61[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[18]">PCIE:SPARE_WORD1[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[3]">PCIE:DRP61[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[19]">PCIE:SPARE_WORD1[19]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[4]">PCIE:DRP61[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[20]">PCIE:SPARE_WORD1[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[5]">PCIE:DRP61[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[21]">PCIE:SPARE_WORD1[21]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[6]">PCIE:DRP61[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[22]">PCIE:SPARE_WORD1[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[7]">PCIE:DRP61[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[23]">PCIE:SPARE_WORD1[23]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[8]">PCIE:DRP61[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[24]">PCIE:SPARE_WORD1[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[9]">PCIE:DRP61[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[25]">PCIE:SPARE_WORD1[25]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[10]">PCIE:DRP61[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[26]">PCIE:SPARE_WORD1[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[11]">PCIE:DRP61[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[27]">PCIE:SPARE_WORD1[27]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[12]">PCIE:DRP61[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[28]">PCIE:SPARE_WORD1[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[13]">PCIE:DRP61[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[29]">PCIE:SPARE_WORD1[29]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[14]">PCIE:DRP61[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[30]">PCIE:SPARE_WORD1[30]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP61" title="PCIE:DRP61[15]">PCIE:DRP61[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD1" title="PCIE:SPARE_WORD1[31]">PCIE:SPARE_WORD1[31]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[0]">PCIE:DRP62[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[0]">PCIE:SPARE_WORD2[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[1]">PCIE:DRP62[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[1]">PCIE:SPARE_WORD2[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[2]">PCIE:DRP62[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[2]">PCIE:SPARE_WORD2[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[3]">PCIE:DRP62[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[3]">PCIE:SPARE_WORD2[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[4]">PCIE:DRP62[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[4]">PCIE:SPARE_WORD2[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[5]">PCIE:DRP62[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[5]">PCIE:SPARE_WORD2[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[6]">PCIE:DRP62[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[6]">PCIE:SPARE_WORD2[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[7]">PCIE:DRP62[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[7]">PCIE:SPARE_WORD2[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[8]">PCIE:DRP62[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[8]">PCIE:SPARE_WORD2[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[9]">PCIE:DRP62[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[9]">PCIE:SPARE_WORD2[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[10]">PCIE:DRP62[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[10]">PCIE:SPARE_WORD2[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[11]">PCIE:DRP62[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[11]">PCIE:SPARE_WORD2[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[12]">PCIE:DRP62[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[12]">PCIE:SPARE_WORD2[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[13]">PCIE:DRP62[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[13]">PCIE:SPARE_WORD2[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[14]">PCIE:DRP62[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[14]">PCIE:SPARE_WORD2[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP62" title="PCIE:DRP62[15]">PCIE:DRP62[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[15]">PCIE:SPARE_WORD2[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[0]">PCIE:DRP63[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[16]">PCIE:SPARE_WORD2[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[1]">PCIE:DRP63[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[17]">PCIE:SPARE_WORD2[17]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[2]">PCIE:DRP63[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[18]">PCIE:SPARE_WORD2[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[3]">PCIE:DRP63[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[19]">PCIE:SPARE_WORD2[19]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[4]">PCIE:DRP63[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[20]">PCIE:SPARE_WORD2[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[5]">PCIE:DRP63[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[21]">PCIE:SPARE_WORD2[21]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[6]">PCIE:DRP63[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[22]">PCIE:SPARE_WORD2[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[7]">PCIE:DRP63[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[23]">PCIE:SPARE_WORD2[23]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[8]">PCIE:DRP63[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[24]">PCIE:SPARE_WORD2[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[9]">PCIE:DRP63[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[25]">PCIE:SPARE_WORD2[25]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[10]">PCIE:DRP63[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[26]">PCIE:SPARE_WORD2[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[11]">PCIE:DRP63[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[27]">PCIE:SPARE_WORD2[27]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[12]">PCIE:DRP63[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[28]">PCIE:SPARE_WORD2[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[13]">PCIE:DRP63[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[29]">PCIE:SPARE_WORD2[29]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[14]">PCIE:DRP63[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[30]">PCIE:SPARE_WORD2[30]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP63" title="PCIE:DRP63[15]">PCIE:DRP63[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD2" title="PCIE:SPARE_WORD2[31]">PCIE:SPARE_WORD2[31]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[0]">PCIE:DRP64[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[0]">PCIE:SPARE_WORD3[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[1]">PCIE:DRP64[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[1]">PCIE:SPARE_WORD3[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[2]">PCIE:DRP64[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[2]">PCIE:SPARE_WORD3[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[3]">PCIE:DRP64[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[3]">PCIE:SPARE_WORD3[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[4]">PCIE:DRP64[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[4]">PCIE:SPARE_WORD3[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[5]">PCIE:DRP64[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[5]">PCIE:SPARE_WORD3[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[6]">PCIE:DRP64[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[6]">PCIE:SPARE_WORD3[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[7]">PCIE:DRP64[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[7]">PCIE:SPARE_WORD3[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[8]">PCIE:DRP64[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[8]">PCIE:SPARE_WORD3[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[9]">PCIE:DRP64[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[9]">PCIE:SPARE_WORD3[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[10]">PCIE:DRP64[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[10]">PCIE:SPARE_WORD3[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[11]">PCIE:DRP64[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[11]">PCIE:SPARE_WORD3[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[12]">PCIE:DRP64[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[12]">PCIE:SPARE_WORD3[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[13]">PCIE:DRP64[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[13]">PCIE:SPARE_WORD3[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[14]">PCIE:DRP64[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[14]">PCIE:SPARE_WORD3[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP64" title="PCIE:DRP64[15]">PCIE:DRP64[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[15]">PCIE:SPARE_WORD3[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[0]">PCIE:DRP65[0]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[16]">PCIE:SPARE_WORD3[16]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[1]">PCIE:DRP65[1]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[17]">PCIE:SPARE_WORD3[17]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[2]">PCIE:DRP65[2]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[18]">PCIE:SPARE_WORD3[18]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[3]">PCIE:DRP65[3]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[19]">PCIE:SPARE_WORD3[19]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[4]">PCIE:DRP65[4]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[20]">PCIE:SPARE_WORD3[20]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[5]">PCIE:DRP65[5]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[21]">PCIE:SPARE_WORD3[21]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[6]">PCIE:DRP65[6]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[22]">PCIE:SPARE_WORD3[22]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[7]">PCIE:DRP65[7]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[23]">PCIE:SPARE_WORD3[23]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[8]">PCIE:DRP65[8]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[24]">PCIE:SPARE_WORD3[24]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[9]">PCIE:DRP65[9]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[25]">PCIE:SPARE_WORD3[25]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[10]">PCIE:DRP65[10]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[26]">PCIE:SPARE_WORD3[26]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[11]">PCIE:DRP65[11]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[27]">PCIE:SPARE_WORD3[27]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[12]">PCIE:DRP65[12]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[28]">PCIE:SPARE_WORD3[28]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[13]">PCIE:DRP65[13]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[29]">PCIE:SPARE_WORD3[29]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[14]">PCIE:DRP65[14]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[30]">PCIE:SPARE_WORD3[30]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP65" title="PCIE:DRP65[15]">PCIE:DRP65[15]</a><br><a href="#bits-xc6v-PCIE-PCIE:SPARE_WORD3" title="PCIE:SPARE_WORD3[31]">PCIE:SPARE_WORD3[31]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 17</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[0]">PCIE:DRP66[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[1]">PCIE:DRP66[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[2]">PCIE:DRP66[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[3]">PCIE:DRP66[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[4]">PCIE:DRP66[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[5]">PCIE:DRP66[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[6]">PCIE:DRP66[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[7]">PCIE:DRP66[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[8]">PCIE:DRP66[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[9]">PCIE:DRP66[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[10]">PCIE:DRP66[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[11]">PCIE:DRP66[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[12]">PCIE:DRP66[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[13]">PCIE:DRP66[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[14]">PCIE:DRP66[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP66" title="PCIE:DRP66[15]">PCIE:DRP66[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[0]">PCIE:DRP67[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[1]">PCIE:DRP67[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[2]">PCIE:DRP67[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[3]">PCIE:DRP67[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[4]">PCIE:DRP67[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[5]">PCIE:DRP67[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[6]">PCIE:DRP67[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[7]">PCIE:DRP67[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[8]">PCIE:DRP67[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[9]">PCIE:DRP67[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[10]">PCIE:DRP67[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[11]">PCIE:DRP67[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[12]">PCIE:DRP67[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[13]">PCIE:DRP67[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[14]">PCIE:DRP67[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP67" title="PCIE:DRP67[15]">PCIE:DRP67[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[0]">PCIE:DRP68[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[1]">PCIE:DRP68[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[2]">PCIE:DRP68[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[3]">PCIE:DRP68[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[4]">PCIE:DRP68[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[5]">PCIE:DRP68[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[6]">PCIE:DRP68[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[7]">PCIE:DRP68[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[8]">PCIE:DRP68[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[9]">PCIE:DRP68[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[10]">PCIE:DRP68[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[11]">PCIE:DRP68[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[12]">PCIE:DRP68[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[13]">PCIE:DRP68[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[14]">PCIE:DRP68[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP68" title="PCIE:DRP68[15]">PCIE:DRP68[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[0]">PCIE:DRP69[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[1]">PCIE:DRP69[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[2]">PCIE:DRP69[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[3]">PCIE:DRP69[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[4]">PCIE:DRP69[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[5]">PCIE:DRP69[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[6]">PCIE:DRP69[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[7]">PCIE:DRP69[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[8]">PCIE:DRP69[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[9]">PCIE:DRP69[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[10]">PCIE:DRP69[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[11]">PCIE:DRP69[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[12]">PCIE:DRP69[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[13]">PCIE:DRP69[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[14]">PCIE:DRP69[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP69" title="PCIE:DRP69[15]">PCIE:DRP69[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[0]">PCIE:DRP6A[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[1]">PCIE:DRP6A[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[2]">PCIE:DRP6A[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[3]">PCIE:DRP6A[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[4]">PCIE:DRP6A[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[5]">PCIE:DRP6A[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[6]">PCIE:DRP6A[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[7]">PCIE:DRP6A[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[8]">PCIE:DRP6A[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[9]">PCIE:DRP6A[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[10]">PCIE:DRP6A[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[11]">PCIE:DRP6A[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[12]">PCIE:DRP6A[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[13]">PCIE:DRP6A[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[14]">PCIE:DRP6A[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6A" title="PCIE:DRP6A[15]">PCIE:DRP6A[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[0]">PCIE:DRP6B[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[1]">PCIE:DRP6B[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[2]">PCIE:DRP6B[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[3]">PCIE:DRP6B[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[4]">PCIE:DRP6B[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[5]">PCIE:DRP6B[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[6]">PCIE:DRP6B[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[7]">PCIE:DRP6B[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[8]">PCIE:DRP6B[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[9]">PCIE:DRP6B[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[10]">PCIE:DRP6B[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[11]">PCIE:DRP6B[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[12]">PCIE:DRP6B[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[13]">PCIE:DRP6B[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[14]">PCIE:DRP6B[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6B" title="PCIE:DRP6B[15]">PCIE:DRP6B[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 18</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[0]">PCIE:DRP6C[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[1]">PCIE:DRP6C[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[2]">PCIE:DRP6C[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[3]">PCIE:DRP6C[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[4]">PCIE:DRP6C[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[5]">PCIE:DRP6C[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[6]">PCIE:DRP6C[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[7]">PCIE:DRP6C[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[8]">PCIE:DRP6C[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[9]">PCIE:DRP6C[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[10]">PCIE:DRP6C[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[11]">PCIE:DRP6C[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[12]">PCIE:DRP6C[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[13]">PCIE:DRP6C[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[14]">PCIE:DRP6C[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6C" title="PCIE:DRP6C[15]">PCIE:DRP6C[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[0]">PCIE:DRP6D[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[1]">PCIE:DRP6D[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[2]">PCIE:DRP6D[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[3]">PCIE:DRP6D[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[4]">PCIE:DRP6D[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[5]">PCIE:DRP6D[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[6]">PCIE:DRP6D[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[7]">PCIE:DRP6D[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[8]">PCIE:DRP6D[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[9]">PCIE:DRP6D[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[10]">PCIE:DRP6D[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[11]">PCIE:DRP6D[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[12]">PCIE:DRP6D[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[13]">PCIE:DRP6D[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[14]">PCIE:DRP6D[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6D" title="PCIE:DRP6D[15]">PCIE:DRP6D[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[0]">PCIE:DRP6E[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[1]">PCIE:DRP6E[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[2]">PCIE:DRP6E[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[3]">PCIE:DRP6E[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[4]">PCIE:DRP6E[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[5]">PCIE:DRP6E[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[6]">PCIE:DRP6E[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[7]">PCIE:DRP6E[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[8]">PCIE:DRP6E[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[9]">PCIE:DRP6E[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[10]">PCIE:DRP6E[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[11]">PCIE:DRP6E[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[12]">PCIE:DRP6E[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[13]">PCIE:DRP6E[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[14]">PCIE:DRP6E[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6E" title="PCIE:DRP6E[15]">PCIE:DRP6E[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[0]">PCIE:DRP6F[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[1]">PCIE:DRP6F[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[2]">PCIE:DRP6F[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[3]">PCIE:DRP6F[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[4]">PCIE:DRP6F[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[5]">PCIE:DRP6F[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[6]">PCIE:DRP6F[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[7]">PCIE:DRP6F[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[8]">PCIE:DRP6F[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[9]">PCIE:DRP6F[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[10]">PCIE:DRP6F[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[11]">PCIE:DRP6F[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[12]">PCIE:DRP6F[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[13]">PCIE:DRP6F[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[14]">PCIE:DRP6F[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP6F" title="PCIE:DRP6F[15]">PCIE:DRP6F[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[0]">PCIE:DRP70[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[1]">PCIE:DRP70[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[2]">PCIE:DRP70[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[3]">PCIE:DRP70[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[4]">PCIE:DRP70[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[5]">PCIE:DRP70[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[6]">PCIE:DRP70[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[7]">PCIE:DRP70[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[8]">PCIE:DRP70[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[9]">PCIE:DRP70[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[10]">PCIE:DRP70[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[11]">PCIE:DRP70[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[12]">PCIE:DRP70[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[13]">PCIE:DRP70[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[14]">PCIE:DRP70[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP70" title="PCIE:DRP70[15]">PCIE:DRP70[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[0]">PCIE:DRP71[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[1]">PCIE:DRP71[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[2]">PCIE:DRP71[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[3]">PCIE:DRP71[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[4]">PCIE:DRP71[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[5]">PCIE:DRP71[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[6]">PCIE:DRP71[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[7]">PCIE:DRP71[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[8]">PCIE:DRP71[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[9]">PCIE:DRP71[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[10]">PCIE:DRP71[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[11]">PCIE:DRP71[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[12]">PCIE:DRP71[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[13]">PCIE:DRP71[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[14]">PCIE:DRP71[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP71" title="PCIE:DRP71[15]">PCIE:DRP71[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="29">PCIE bittile 19</th></tr><tr><th rowspan="2">Row</th><th colspan="28">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[0]">PCIE:DRP72[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[1]">PCIE:DRP72[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[2]">PCIE:DRP72[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[3]">PCIE:DRP72[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[4]">PCIE:DRP72[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[5]">PCIE:DRP72[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[6]">PCIE:DRP72[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[7]">PCIE:DRP72[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[8]">PCIE:DRP72[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[9]">PCIE:DRP72[9]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[10]">PCIE:DRP72[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[11]">PCIE:DRP72[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[12]">PCIE:DRP72[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[13]">PCIE:DRP72[13]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[14]">PCIE:DRP72[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP72" title="PCIE:DRP72[15]">PCIE:DRP72[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[0]">PCIE:DRP73[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[1]">PCIE:DRP73[1]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[2]">PCIE:DRP73[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[3]">PCIE:DRP73[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[4]">PCIE:DRP73[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[5]">PCIE:DRP73[5]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[6]">PCIE:DRP73[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[7]">PCIE:DRP73[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[8]">PCIE:DRP73[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[9]">PCIE:DRP73[9]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[10]">PCIE:DRP73[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[11]">PCIE:DRP73[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[12]">PCIE:DRP73[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[13]">PCIE:DRP73[13]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[14]">PCIE:DRP73[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP73" title="PCIE:DRP73[15]">PCIE:DRP73[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[0]">PCIE:DRP74[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[1]">PCIE:DRP74[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[2]">PCIE:DRP74[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[3]">PCIE:DRP74[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[4]">PCIE:DRP74[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[5]">PCIE:DRP74[5]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[6]">PCIE:DRP74[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[7]">PCIE:DRP74[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[8]">PCIE:DRP74[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[9]">PCIE:DRP74[9]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[10]">PCIE:DRP74[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[11]">PCIE:DRP74[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[12]">PCIE:DRP74[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[13]">PCIE:DRP74[13]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[14]">PCIE:DRP74[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP74" title="PCIE:DRP74[15]">PCIE:DRP74[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[0]">PCIE:DRP75[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[1]">PCIE:DRP75[1]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[2]">PCIE:DRP75[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[3]">PCIE:DRP75[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[4]">PCIE:DRP75[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[5]">PCIE:DRP75[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[6]">PCIE:DRP75[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[7]">PCIE:DRP75[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[8]">PCIE:DRP75[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[9]">PCIE:DRP75[9]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[10]">PCIE:DRP75[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[11]">PCIE:DRP75[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[12]">PCIE:DRP75[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[13]">PCIE:DRP75[13]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[14]">PCIE:DRP75[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP75" title="PCIE:DRP75[15]">PCIE:DRP75[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[0]">PCIE:DRP76[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[1]">PCIE:DRP76[1]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[2]">PCIE:DRP76[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[3]">PCIE:DRP76[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[4]">PCIE:DRP76[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[5]">PCIE:DRP76[5]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[6]">PCIE:DRP76[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[7]">PCIE:DRP76[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[8]">PCIE:DRP76[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[9]">PCIE:DRP76[9]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[10]">PCIE:DRP76[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[11]">PCIE:DRP76[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[12]">PCIE:DRP76[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[13]">PCIE:DRP76[13]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[14]">PCIE:DRP76[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP76" title="PCIE:DRP76[15]">PCIE:DRP76[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[0]">PCIE:DRP77[0]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[1]">PCIE:DRP77[1]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[2]">PCIE:DRP77[2]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[3]">PCIE:DRP77[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[4]">PCIE:DRP77[4]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[5]">PCIE:DRP77[5]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[6]">PCIE:DRP77[6]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[7]">PCIE:DRP77[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[8]">PCIE:DRP77[8]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[9]">PCIE:DRP77[9]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[10]">PCIE:DRP77[10]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[11]">PCIE:DRP77[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[12]">PCIE:DRP77[12]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[13]">PCIE:DRP77[13]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[14]">PCIE:DRP77[14]</a></td><td><a href="#bits-xc6v-PCIE-PCIE:DRP77" title="PCIE:DRP77[15]">PCIE:DRP77[15]</a></td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_ECRC_CHECK_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_ECRC_GEN_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE"></div>
<div id="bits-xc6v-PCIE-PCIE:ALLOW_X8_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:CMD_INTX_IMPLEMENTED"></div>
<div id="bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_EXT_TAG_SUPPORTED"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_ROLE_BASED_ERROR"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED"></div>
<div id="bits-xc6v-PCIE-PCIE:DISABLE_ASPM_L1_TIMER"></div>
<div id="bits-xc6v-PCIE-PCIE:DISABLE_BAR_FILTERING"></div>
<div id="bits-xc6v-PCIE-PCIE:DISABLE_ID_CHECK"></div>
<div id="bits-xc6v-PCIE-PCIE:DISABLE_LANE_REVERSAL"></div>
<div id="bits-xc6v-PCIE-PCIE:DISABLE_RX_TC_FILTER"></div>
<div id="bits-xc6v-PCIE-PCIE:DISABLE_SCRAMBLING"></div>
<div id="bits-xc6v-PCIE-PCIE:DSN_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:ENABLE_RX_TD_ECRC_TRIM"></div>
<div id="bits-xc6v-PCIE-PCIE:ENTER_RVRY_EI_L0"></div>
<div id="bits-xc6v-PCIE-PCIE:EXIT_LOOPBACK_ON_EI"></div>
<div id="bits-xc6v-PCIE-PCIE:IS_SWITCH"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CONTROL_RCB"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CTRL2_DEEMPHASIS"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG"></div>
<div id="bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT_EN"></div>
<div id="bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT_EN"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_MULTIMSG_EXTENSION"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_SLOT_IMPLEMENTED"></div>
<div id="bits-xc6v-PCIE-PCIE:PL_FAST_TRAIN"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_D1SUPPORT"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_D2SUPPORT"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_DSI"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_PME_CLOCK"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_RSVD_04"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CSR_B2B3"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CSR_BPCCEN"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CSR_NOSOFTRST"></div>
<div id="bits-xc6v-PCIE-PCIE:RECRC_CHK_TRIM"></div>
<div id="bits-xc6v-PCIE-PCIE:ROOT_CAP_CRS_SW_VISIBILITY"></div>
<div id="bits-xc6v-PCIE-PCIE:SELECT_DLL_IF"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_ATT_BUTTON_PRESENT"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_HOTPLUG_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_HOTPLUG_SURPRISE"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_MRL_SENSOR_PRESENT"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT0"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT1"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT2"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT3"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT4"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT5"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT6"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT7"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BIT8"></div>
<div id="bits-xc6v-PCIE-PCIE:TEST_MODE_PIN_CHAR"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_RBYPASS"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_RX_RAM_RADDR_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_RX_RAM_WRITE_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_TFC_DISABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_TX_CHECKS_DISABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_TX_RAM_RADDR_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_TX_RAM_WRITE_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:UPCONFIG_CAPABLE"></div>
<div id="bits-xc6v-PCIE-PCIE:UPSTREAM_FACING"></div>
<div id="bits-xc6v-PCIE-PCIE:UR_INV_REQ"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_CPL_INFINITE"></div>
<div id="bits-xc6v-PCIE-PCIE:VC_CAP_ON"></div>
<div id="bits-xc6v-PCIE-PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_IS_LINK_VISIBLE"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_ON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_ECRC_CHECK_CAPABLE</th><th>[0, 26, 0]</th></tr>
<tr><th>PCIE:AER_CAP_ECRC_GEN_CAPABLE</th><th>[0, 27, 0]</th></tr>
<tr><th>PCIE:AER_CAP_ON</th><th>[0, 26, 38]</th></tr>
<tr><th>PCIE:AER_CAP_PERMIT_ROOTERR_UPDATE</th><th>[0, 26, 21]</th></tr>
<tr><th>PCIE:ALLOW_X8_GEN2</th><th>[13, 26, 20]</th></tr>
<tr><th>PCIE:CMD_INTX_IMPLEMENTED</th><th>[3, 26, 44]</th></tr>
<tr><th>PCIE:CPL_TIMEOUT_DISABLE_SUPPORTED</th><th>[3, 27, 44]</th></tr>
<tr><th>PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE</th><th>[3, 26, 47]</th></tr>
<tr><th>PCIE:DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE</th><th>[3, 27, 47]</th></tr>
<tr><th>PCIE:DEV_CAP_EXT_TAG_SUPPORTED</th><th>[4, 26, 3]</th></tr>
<tr><th>PCIE:DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE</th><th>[4, 27, 3]</th></tr>
<tr><th>PCIE:DEV_CAP_ROLE_BASED_ERROR</th><th>[4, 27, 6]</th></tr>
<tr><th>PCIE:DEV_CONTROL_AUX_POWER_SUPPORTED</th><th>[4, 26, 12]</th></tr>
<tr><th>PCIE:DISABLE_ASPM_L1_TIMER</th><th>[13, 26, 28]</th></tr>
<tr><th>PCIE:DISABLE_BAR_FILTERING</th><th>[13, 27, 28]</th></tr>
<tr><th>PCIE:DISABLE_ID_CHECK</th><th>[13, 26, 29]</th></tr>
<tr><th>PCIE:DISABLE_LANE_REVERSAL</th><th>[12, 26, 41]</th></tr>
<tr><th>PCIE:DISABLE_RX_TC_FILTER</th><th>[13, 27, 29]</th></tr>
<tr><th>PCIE:DISABLE_SCRAMBLING</th><th>[12, 27, 41]</th></tr>
<tr><th>PCIE:DSN_CAP_ON</th><th>[4, 26, 46]</th></tr>
<tr><th>PCIE:ENABLE_RX_TD_ECRC_TRIM</th><th>[13, 27, 37]</th></tr>
<tr><th>PCIE:ENTER_RVRY_EI_L0</th><th>[12, 26, 42]</th></tr>
<tr><th>PCIE:EXIT_LOOPBACK_ON_EI</th><th>[13, 27, 23]</th></tr>
<tr><th>PCIE:IS_SWITCH</th><th>[5, 26, 24]</th></tr>
<tr><th>PCIE:LINK_CAP_CLOCK_POWER_MANAGEMENT</th><th>[5, 27, 30]</th></tr>
<tr><th>PCIE:LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP</th><th>[5, 26, 31]</th></tr>
<tr><th>PCIE:LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP</th><th>[5, 27, 44]</th></tr>
<tr><th>PCIE:LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE</th><th>[6, 26, 0]</th></tr>
<tr><th>PCIE:LINK_CONTROL_RCB</th><th>[6, 27, 0]</th></tr>
<tr><th>PCIE:LINK_CTRL2_DEEMPHASIS</th><th>[6, 26, 1]</th></tr>
<tr><th>PCIE:LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE</th><th>[6, 27, 1]</th></tr>
<tr><th>PCIE:LINK_STATUS_SLOT_CLOCK_CONFIG</th><th>[6, 26, 4]</th></tr>
<tr><th>PCIE:LL_ACK_TIMEOUT_EN</th><th>[12, 27, 23]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT_EN</th><th>[12, 27, 39]</th></tr>
<tr><th>PCIE:MSIX_CAP_ON</th><th>[6, 26, 44]</th></tr>
<tr><th>PCIE:MSI_CAP_64_BIT_ADDR_CAPABLE</th><th>[6, 26, 12]</th></tr>
<tr><th>PCIE:MSI_CAP_MULTIMSG_EXTENSION</th><th>[6, 26, 20]</th></tr>
<tr><th>PCIE:MSI_CAP_ON</th><th>[6, 26, 28]</th></tr>
<tr><th>PCIE:MSI_CAP_PER_VECTOR_MASKING_CAPABLE</th><th>[6, 27, 28]</th></tr>
<tr><th>PCIE:PCIE_CAP_ON</th><th>[8, 26, 12]</th></tr>
<tr><th>PCIE:PCIE_CAP_SLOT_IMPLEMENTED</th><th>[8, 27, 13]</th></tr>
<tr><th>PCIE:PL_FAST_TRAIN</th><th>[13, 26, 22]</th></tr>
<tr><th>PCIE:PM_CAP_D1SUPPORT</th><th>[8, 27, 21]</th></tr>
<tr><th>PCIE:PM_CAP_D2SUPPORT</th><th>[8, 26, 22]</th></tr>
<tr><th>PCIE:PM_CAP_DSI</th><th>[8, 27, 22]</th></tr>
<tr><th>PCIE:PM_CAP_ON</th><th>[8, 26, 32]</th></tr>
<tr><th>PCIE:PM_CAP_PME_CLOCK</th><th>[8, 27, 32]</th></tr>
<tr><th>PCIE:PM_CAP_RSVD_04</th><th>[8, 27, 35]</th></tr>
<tr><th>PCIE:PM_CSR_B2B3</th><th>[8, 27, 37]</th></tr>
<tr><th>PCIE:PM_CSR_BPCCEN</th><th>[8, 26, 38]</th></tr>
<tr><th>PCIE:PM_CSR_NOSOFTRST</th><th>[8, 27, 38]</th></tr>
<tr><th>PCIE:RECRC_CHK_TRIM</th><th>[14, 26, 39]</th></tr>
<tr><th>PCIE:ROOT_CAP_CRS_SW_VISIBILITY</th><th>[9, 26, 36]</th></tr>
<tr><th>PCIE:SELECT_DLL_IF</th><th>[9, 27, 36]</th></tr>
<tr><th>PCIE:SLOT_CAP_ATT_BUTTON_PRESENT</th><th>[9, 26, 37]</th></tr>
<tr><th>PCIE:SLOT_CAP_ATT_INDICATOR_PRESENT</th><th>[9, 27, 37]</th></tr>
<tr><th>PCIE:SLOT_CAP_ELEC_INTERLOCK_PRESENT</th><th>[9, 26, 38]</th></tr>
<tr><th>PCIE:SLOT_CAP_HOTPLUG_CAPABLE</th><th>[9, 27, 38]</th></tr>
<tr><th>PCIE:SLOT_CAP_HOTPLUG_SURPRISE</th><th>[9, 26, 39]</th></tr>
<tr><th>PCIE:SLOT_CAP_MRL_SENSOR_PRESENT</th><th>[9, 27, 39]</th></tr>
<tr><th>PCIE:SLOT_CAP_NO_CMD_COMPLETED_SUPPORT</th><th>[9, 26, 40]</th></tr>
<tr><th>PCIE:SLOT_CAP_POWER_CONTROLLER_PRESENT</th><th>[9, 26, 47]</th></tr>
<tr><th>PCIE:SLOT_CAP_POWER_INDICATOR_PRESENT</th><th>[9, 27, 47]</th></tr>
<tr><th>PCIE:SPARE_BIT0</th><th>[15, 26, 5]</th></tr>
<tr><th>PCIE:SPARE_BIT1</th><th>[15, 27, 5]</th></tr>
<tr><th>PCIE:SPARE_BIT2</th><th>[15, 26, 6]</th></tr>
<tr><th>PCIE:SPARE_BIT3</th><th>[15, 27, 6]</th></tr>
<tr><th>PCIE:SPARE_BIT4</th><th>[15, 26, 7]</th></tr>
<tr><th>PCIE:SPARE_BIT5</th><th>[15, 27, 7]</th></tr>
<tr><th>PCIE:SPARE_BIT6</th><th>[15, 26, 8]</th></tr>
<tr><th>PCIE:SPARE_BIT7</th><th>[15, 27, 8]</th></tr>
<tr><th>PCIE:SPARE_BIT8</th><th>[15, 26, 9]</th></tr>
<tr><th>PCIE:TEST_MODE_PIN_CHAR</th><th>[15, 27, 4]</th></tr>
<tr><th>PCIE:TL_RBYPASS</th><th>[13, 26, 41]</th></tr>
<tr><th>PCIE:TL_RX_RAM_RADDR_LATENCY</th><th>[13, 26, 38]</th></tr>
<tr><th>PCIE:TL_RX_RAM_WRITE_LATENCY</th><th>[13, 27, 39]</th></tr>
<tr><th>PCIE:TL_TFC_DISABLE</th><th>[13, 26, 40]</th></tr>
<tr><th>PCIE:TL_TX_CHECKS_DISABLE</th><th>[13, 27, 40]</th></tr>
<tr><th>PCIE:TL_TX_RAM_RADDR_LATENCY</th><th>[13, 27, 41]</th></tr>
<tr><th>PCIE:TL_TX_RAM_WRITE_LATENCY</th><th>[13, 26, 43]</th></tr>
<tr><th>PCIE:UPCONFIG_CAPABLE</th><th>[13, 27, 22]</th></tr>
<tr><th>PCIE:UPSTREAM_FACING</th><th>[13, 26, 23]</th></tr>
<tr><th>PCIE:UR_INV_REQ</th><th>[14, 27, 39]</th></tr>
<tr><th>PCIE:VC0_CPL_INFINITE</th><th>[13, 27, 45]</th></tr>
<tr><th>PCIE:VC_CAP_ON</th><th>[10, 26, 38]</th></tr>
<tr><th>PCIE:VC_CAP_REJECT_SNOOP_TRANSACTIONS</th><th>[11, 26, 0]</th></tr>
<tr><th>PCIE:VSEC_CAP_IS_LINK_VISIBLE</th><th>[12, 26, 0]</th></tr>
<tr><th>PCIE:VSEC_CAP_ON</th><th>[12, 27, 6]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:DEVICE_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP00"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP01"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP02"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP03"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP04"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP05"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP06"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP07"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP08"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP09"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP0A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP0B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP0C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP0D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP0E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP0F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP10"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP11"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP12"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP13"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP14"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP15"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP16"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP17"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP18"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP19"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP1A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP1B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP1C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP1D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP1E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP1F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP20"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP21"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP22"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP23"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP24"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP25"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP26"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP27"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP28"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP29"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP2A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP2B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP2C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP2D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP2E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP2F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP30"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP31"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP32"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP33"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP34"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP35"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP36"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP37"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP38"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP39"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP3A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP3B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP3C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP3D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP3E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP3F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP40"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP41"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP42"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP43"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP44"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP45"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP46"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP47"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP48"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP49"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP4A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP4B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP4C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP4D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP4E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP4F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP50"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP51"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP52"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP53"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP54"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP55"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP56"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP57"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP58"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP59"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP5A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP5B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP5C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP5D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP5E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP5F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP60"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP61"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP62"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP63"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP64"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP65"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP66"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP67"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP68"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP69"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP6A"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP6B"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP6C"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP6D"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP6E"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP6F"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP70"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP71"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP72"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP73"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP74"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP75"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP76"></div>
<div id="bits-xc6v-PCIE-PCIE:DRP77"></div>
<div id="bits-xc6v-PCIE-PCIE:DSN_CAP_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:SUBSYSTEM_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:SUBSYSTEM_VENDOR_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:VC_CAP_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:VENDOR_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_ID"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_ID</th><th>[0, 27, 15]</th><th>[0, 26, 15]</th><th>[0, 27, 14]</th><th>[0, 26, 14]</th><th>[0, 27, 13]</th><th>[0, 26, 13]</th><th>[0, 27, 12]</th><th>[0, 26, 12]</th><th>[0, 27, 11]</th><th>[0, 26, 11]</th><th>[0, 27, 10]</th><th>[0, 26, 10]</th><th>[0, 27, 9]</th><th>[0, 26, 9]</th><th>[0, 27, 8]</th><th>[0, 26, 8]</th></tr>
<tr><th>PCIE:DEVICE_ID</th><th>[4, 27, 23]</th><th>[4, 26, 23]</th><th>[4, 27, 22]</th><th>[4, 26, 22]</th><th>[4, 27, 21]</th><th>[4, 26, 21]</th><th>[4, 27, 20]</th><th>[4, 26, 20]</th><th>[4, 27, 19]</th><th>[4, 26, 19]</th><th>[4, 27, 18]</th><th>[4, 26, 18]</th><th>[4, 27, 17]</th><th>[4, 26, 17]</th><th>[4, 27, 16]</th><th>[4, 26, 16]</th></tr>
<tr><th>PCIE:DRP00</th><th>[0, 27, 7]</th><th>[0, 26, 7]</th><th>[0, 27, 6]</th><th>[0, 26, 6]</th><th>[0, 27, 5]</th><th>[0, 26, 5]</th><th>[0, 27, 4]</th><th>[0, 26, 4]</th><th>[0, 27, 3]</th><th>[0, 26, 3]</th><th>[0, 27, 2]</th><th>[0, 26, 2]</th><th>[0, 27, 1]</th><th>[0, 26, 1]</th><th>[0, 27, 0]</th><th>[0, 26, 0]</th></tr>
<tr><th>PCIE:DRP01</th><th>[0, 27, 15]</th><th>[0, 26, 15]</th><th>[0, 27, 14]</th><th>[0, 26, 14]</th><th>[0, 27, 13]</th><th>[0, 26, 13]</th><th>[0, 27, 12]</th><th>[0, 26, 12]</th><th>[0, 27, 11]</th><th>[0, 26, 11]</th><th>[0, 27, 10]</th><th>[0, 26, 10]</th><th>[0, 27, 9]</th><th>[0, 26, 9]</th><th>[0, 27, 8]</th><th>[0, 26, 8]</th></tr>
<tr><th>PCIE:DRP02</th><th>[0, 27, 23]</th><th>[0, 26, 23]</th><th>[0, 27, 22]</th><th>[0, 26, 22]</th><th>[0, 27, 21]</th><th>[0, 26, 21]</th><th>[0, 27, 20]</th><th>[0, 26, 20]</th><th>[0, 27, 19]</th><th>[0, 26, 19]</th><th>[0, 27, 18]</th><th>[0, 26, 18]</th><th>[0, 27, 17]</th><th>[0, 26, 17]</th><th>[0, 27, 16]</th><th>[0, 26, 16]</th></tr>
<tr><th>PCIE:DRP03</th><th>[0, 27, 31]</th><th>[0, 26, 31]</th><th>[0, 27, 30]</th><th>[0, 26, 30]</th><th>[0, 27, 29]</th><th>[0, 26, 29]</th><th>[0, 27, 28]</th><th>[0, 26, 28]</th><th>[0, 27, 27]</th><th>[0, 26, 27]</th><th>[0, 27, 26]</th><th>[0, 26, 26]</th><th>[0, 27, 25]</th><th>[0, 26, 25]</th><th>[0, 27, 24]</th><th>[0, 26, 24]</th></tr>
<tr><th>PCIE:DRP04</th><th>[0, 27, 39]</th><th>[0, 26, 39]</th><th>[0, 27, 38]</th><th>[0, 26, 38]</th><th>[0, 27, 37]</th><th>[0, 26, 37]</th><th>[0, 27, 36]</th><th>[0, 26, 36]</th><th>[0, 27, 35]</th><th>[0, 26, 35]</th><th>[0, 27, 34]</th><th>[0, 26, 34]</th><th>[0, 27, 33]</th><th>[0, 26, 33]</th><th>[0, 27, 32]</th><th>[0, 26, 32]</th></tr>
<tr><th>PCIE:DRP05</th><th>[0, 27, 47]</th><th>[0, 26, 47]</th><th>[0, 27, 46]</th><th>[0, 26, 46]</th><th>[0, 27, 45]</th><th>[0, 26, 45]</th><th>[0, 27, 44]</th><th>[0, 26, 44]</th><th>[0, 27, 43]</th><th>[0, 26, 43]</th><th>[0, 27, 42]</th><th>[0, 26, 42]</th><th>[0, 27, 41]</th><th>[0, 26, 41]</th><th>[0, 27, 40]</th><th>[0, 26, 40]</th></tr>
<tr><th>PCIE:DRP06</th><th>[1, 27, 7]</th><th>[1, 26, 7]</th><th>[1, 27, 6]</th><th>[1, 26, 6]</th><th>[1, 27, 5]</th><th>[1, 26, 5]</th><th>[1, 27, 4]</th><th>[1, 26, 4]</th><th>[1, 27, 3]</th><th>[1, 26, 3]</th><th>[1, 27, 2]</th><th>[1, 26, 2]</th><th>[1, 27, 1]</th><th>[1, 26, 1]</th><th>[1, 27, 0]</th><th>[1, 26, 0]</th></tr>
<tr><th>PCIE:DRP07</th><th>[1, 27, 15]</th><th>[1, 26, 15]</th><th>[1, 27, 14]</th><th>[1, 26, 14]</th><th>[1, 27, 13]</th><th>[1, 26, 13]</th><th>[1, 27, 12]</th><th>[1, 26, 12]</th><th>[1, 27, 11]</th><th>[1, 26, 11]</th><th>[1, 27, 10]</th><th>[1, 26, 10]</th><th>[1, 27, 9]</th><th>[1, 26, 9]</th><th>[1, 27, 8]</th><th>[1, 26, 8]</th></tr>
<tr><th>PCIE:DRP08</th><th>[1, 27, 23]</th><th>[1, 26, 23]</th><th>[1, 27, 22]</th><th>[1, 26, 22]</th><th>[1, 27, 21]</th><th>[1, 26, 21]</th><th>[1, 27, 20]</th><th>[1, 26, 20]</th><th>[1, 27, 19]</th><th>[1, 26, 19]</th><th>[1, 27, 18]</th><th>[1, 26, 18]</th><th>[1, 27, 17]</th><th>[1, 26, 17]</th><th>[1, 27, 16]</th><th>[1, 26, 16]</th></tr>
<tr><th>PCIE:DRP09</th><th>[1, 27, 31]</th><th>[1, 26, 31]</th><th>[1, 27, 30]</th><th>[1, 26, 30]</th><th>[1, 27, 29]</th><th>[1, 26, 29]</th><th>[1, 27, 28]</th><th>[1, 26, 28]</th><th>[1, 27, 27]</th><th>[1, 26, 27]</th><th>[1, 27, 26]</th><th>[1, 26, 26]</th><th>[1, 27, 25]</th><th>[1, 26, 25]</th><th>[1, 27, 24]</th><th>[1, 26, 24]</th></tr>
<tr><th>PCIE:DRP0A</th><th>[1, 27, 39]</th><th>[1, 26, 39]</th><th>[1, 27, 38]</th><th>[1, 26, 38]</th><th>[1, 27, 37]</th><th>[1, 26, 37]</th><th>[1, 27, 36]</th><th>[1, 26, 36]</th><th>[1, 27, 35]</th><th>[1, 26, 35]</th><th>[1, 27, 34]</th><th>[1, 26, 34]</th><th>[1, 27, 33]</th><th>[1, 26, 33]</th><th>[1, 27, 32]</th><th>[1, 26, 32]</th></tr>
<tr><th>PCIE:DRP0B</th><th>[1, 27, 47]</th><th>[1, 26, 47]</th><th>[1, 27, 46]</th><th>[1, 26, 46]</th><th>[1, 27, 45]</th><th>[1, 26, 45]</th><th>[1, 27, 44]</th><th>[1, 26, 44]</th><th>[1, 27, 43]</th><th>[1, 26, 43]</th><th>[1, 27, 42]</th><th>[1, 26, 42]</th><th>[1, 27, 41]</th><th>[1, 26, 41]</th><th>[1, 27, 40]</th><th>[1, 26, 40]</th></tr>
<tr><th>PCIE:DRP0C</th><th>[2, 27, 7]</th><th>[2, 26, 7]</th><th>[2, 27, 6]</th><th>[2, 26, 6]</th><th>[2, 27, 5]</th><th>[2, 26, 5]</th><th>[2, 27, 4]</th><th>[2, 26, 4]</th><th>[2, 27, 3]</th><th>[2, 26, 3]</th><th>[2, 27, 2]</th><th>[2, 26, 2]</th><th>[2, 27, 1]</th><th>[2, 26, 1]</th><th>[2, 27, 0]</th><th>[2, 26, 0]</th></tr>
<tr><th>PCIE:DRP0D</th><th>[2, 27, 15]</th><th>[2, 26, 15]</th><th>[2, 27, 14]</th><th>[2, 26, 14]</th><th>[2, 27, 13]</th><th>[2, 26, 13]</th><th>[2, 27, 12]</th><th>[2, 26, 12]</th><th>[2, 27, 11]</th><th>[2, 26, 11]</th><th>[2, 27, 10]</th><th>[2, 26, 10]</th><th>[2, 27, 9]</th><th>[2, 26, 9]</th><th>[2, 27, 8]</th><th>[2, 26, 8]</th></tr>
<tr><th>PCIE:DRP0E</th><th>[2, 27, 23]</th><th>[2, 26, 23]</th><th>[2, 27, 22]</th><th>[2, 26, 22]</th><th>[2, 27, 21]</th><th>[2, 26, 21]</th><th>[2, 27, 20]</th><th>[2, 26, 20]</th><th>[2, 27, 19]</th><th>[2, 26, 19]</th><th>[2, 27, 18]</th><th>[2, 26, 18]</th><th>[2, 27, 17]</th><th>[2, 26, 17]</th><th>[2, 27, 16]</th><th>[2, 26, 16]</th></tr>
<tr><th>PCIE:DRP0F</th><th>[2, 27, 31]</th><th>[2, 26, 31]</th><th>[2, 27, 30]</th><th>[2, 26, 30]</th><th>[2, 27, 29]</th><th>[2, 26, 29]</th><th>[2, 27, 28]</th><th>[2, 26, 28]</th><th>[2, 27, 27]</th><th>[2, 26, 27]</th><th>[2, 27, 26]</th><th>[2, 26, 26]</th><th>[2, 27, 25]</th><th>[2, 26, 25]</th><th>[2, 27, 24]</th><th>[2, 26, 24]</th></tr>
<tr><th>PCIE:DRP10</th><th>[2, 27, 39]</th><th>[2, 26, 39]</th><th>[2, 27, 38]</th><th>[2, 26, 38]</th><th>[2, 27, 37]</th><th>[2, 26, 37]</th><th>[2, 27, 36]</th><th>[2, 26, 36]</th><th>[2, 27, 35]</th><th>[2, 26, 35]</th><th>[2, 27, 34]</th><th>[2, 26, 34]</th><th>[2, 27, 33]</th><th>[2, 26, 33]</th><th>[2, 27, 32]</th><th>[2, 26, 32]</th></tr>
<tr><th>PCIE:DRP11</th><th>[2, 27, 47]</th><th>[2, 26, 47]</th><th>[2, 27, 46]</th><th>[2, 26, 46]</th><th>[2, 27, 45]</th><th>[2, 26, 45]</th><th>[2, 27, 44]</th><th>[2, 26, 44]</th><th>[2, 27, 43]</th><th>[2, 26, 43]</th><th>[2, 27, 42]</th><th>[2, 26, 42]</th><th>[2, 27, 41]</th><th>[2, 26, 41]</th><th>[2, 27, 40]</th><th>[2, 26, 40]</th></tr>
<tr><th>PCIE:DRP12</th><th>[3, 27, 7]</th><th>[3, 26, 7]</th><th>[3, 27, 6]</th><th>[3, 26, 6]</th><th>[3, 27, 5]</th><th>[3, 26, 5]</th><th>[3, 27, 4]</th><th>[3, 26, 4]</th><th>[3, 27, 3]</th><th>[3, 26, 3]</th><th>[3, 27, 2]</th><th>[3, 26, 2]</th><th>[3, 27, 1]</th><th>[3, 26, 1]</th><th>[3, 27, 0]</th><th>[3, 26, 0]</th></tr>
<tr><th>PCIE:DRP13</th><th>[3, 27, 15]</th><th>[3, 26, 15]</th><th>[3, 27, 14]</th><th>[3, 26, 14]</th><th>[3, 27, 13]</th><th>[3, 26, 13]</th><th>[3, 27, 12]</th><th>[3, 26, 12]</th><th>[3, 27, 11]</th><th>[3, 26, 11]</th><th>[3, 27, 10]</th><th>[3, 26, 10]</th><th>[3, 27, 9]</th><th>[3, 26, 9]</th><th>[3, 27, 8]</th><th>[3, 26, 8]</th></tr>
<tr><th>PCIE:DRP14</th><th>[3, 27, 23]</th><th>[3, 26, 23]</th><th>[3, 27, 22]</th><th>[3, 26, 22]</th><th>[3, 27, 21]</th><th>[3, 26, 21]</th><th>[3, 27, 20]</th><th>[3, 26, 20]</th><th>[3, 27, 19]</th><th>[3, 26, 19]</th><th>[3, 27, 18]</th><th>[3, 26, 18]</th><th>[3, 27, 17]</th><th>[3, 26, 17]</th><th>[3, 27, 16]</th><th>[3, 26, 16]</th></tr>
<tr><th>PCIE:DRP15</th><th>[3, 27, 31]</th><th>[3, 26, 31]</th><th>[3, 27, 30]</th><th>[3, 26, 30]</th><th>[3, 27, 29]</th><th>[3, 26, 29]</th><th>[3, 27, 28]</th><th>[3, 26, 28]</th><th>[3, 27, 27]</th><th>[3, 26, 27]</th><th>[3, 27, 26]</th><th>[3, 26, 26]</th><th>[3, 27, 25]</th><th>[3, 26, 25]</th><th>[3, 27, 24]</th><th>[3, 26, 24]</th></tr>
<tr><th>PCIE:DRP16</th><th>[3, 27, 39]</th><th>[3, 26, 39]</th><th>[3, 27, 38]</th><th>[3, 26, 38]</th><th>[3, 27, 37]</th><th>[3, 26, 37]</th><th>[3, 27, 36]</th><th>[3, 26, 36]</th><th>[3, 27, 35]</th><th>[3, 26, 35]</th><th>[3, 27, 34]</th><th>[3, 26, 34]</th><th>[3, 27, 33]</th><th>[3, 26, 33]</th><th>[3, 27, 32]</th><th>[3, 26, 32]</th></tr>
<tr><th>PCIE:DRP17</th><th>[3, 27, 47]</th><th>[3, 26, 47]</th><th>[3, 27, 46]</th><th>[3, 26, 46]</th><th>[3, 27, 45]</th><th>[3, 26, 45]</th><th>[3, 27, 44]</th><th>[3, 26, 44]</th><th>[3, 27, 43]</th><th>[3, 26, 43]</th><th>[3, 27, 42]</th><th>[3, 26, 42]</th><th>[3, 27, 41]</th><th>[3, 26, 41]</th><th>[3, 27, 40]</th><th>[3, 26, 40]</th></tr>
<tr><th>PCIE:DRP18</th><th>[4, 27, 7]</th><th>[4, 26, 7]</th><th>[4, 27, 6]</th><th>[4, 26, 6]</th><th>[4, 27, 5]</th><th>[4, 26, 5]</th><th>[4, 27, 4]</th><th>[4, 26, 4]</th><th>[4, 27, 3]</th><th>[4, 26, 3]</th><th>[4, 27, 2]</th><th>[4, 26, 2]</th><th>[4, 27, 1]</th><th>[4, 26, 1]</th><th>[4, 27, 0]</th><th>[4, 26, 0]</th></tr>
<tr><th>PCIE:DRP19</th><th>[4, 27, 15]</th><th>[4, 26, 15]</th><th>[4, 27, 14]</th><th>[4, 26, 14]</th><th>[4, 27, 13]</th><th>[4, 26, 13]</th><th>[4, 27, 12]</th><th>[4, 26, 12]</th><th>[4, 27, 11]</th><th>[4, 26, 11]</th><th>[4, 27, 10]</th><th>[4, 26, 10]</th><th>[4, 27, 9]</th><th>[4, 26, 9]</th><th>[4, 27, 8]</th><th>[4, 26, 8]</th></tr>
<tr><th>PCIE:DRP1A</th><th>[4, 27, 23]</th><th>[4, 26, 23]</th><th>[4, 27, 22]</th><th>[4, 26, 22]</th><th>[4, 27, 21]</th><th>[4, 26, 21]</th><th>[4, 27, 20]</th><th>[4, 26, 20]</th><th>[4, 27, 19]</th><th>[4, 26, 19]</th><th>[4, 27, 18]</th><th>[4, 26, 18]</th><th>[4, 27, 17]</th><th>[4, 26, 17]</th><th>[4, 27, 16]</th><th>[4, 26, 16]</th></tr>
<tr><th>PCIE:DRP1B</th><th>[4, 27, 31]</th><th>[4, 26, 31]</th><th>[4, 27, 30]</th><th>[4, 26, 30]</th><th>[4, 27, 29]</th><th>[4, 26, 29]</th><th>[4, 27, 28]</th><th>[4, 26, 28]</th><th>[4, 27, 27]</th><th>[4, 26, 27]</th><th>[4, 27, 26]</th><th>[4, 26, 26]</th><th>[4, 27, 25]</th><th>[4, 26, 25]</th><th>[4, 27, 24]</th><th>[4, 26, 24]</th></tr>
<tr><th>PCIE:DRP1C</th><th>[4, 27, 39]</th><th>[4, 26, 39]</th><th>[4, 27, 38]</th><th>[4, 26, 38]</th><th>[4, 27, 37]</th><th>[4, 26, 37]</th><th>[4, 27, 36]</th><th>[4, 26, 36]</th><th>[4, 27, 35]</th><th>[4, 26, 35]</th><th>[4, 27, 34]</th><th>[4, 26, 34]</th><th>[4, 27, 33]</th><th>[4, 26, 33]</th><th>[4, 27, 32]</th><th>[4, 26, 32]</th></tr>
<tr><th>PCIE:DRP1D</th><th>[4, 27, 47]</th><th>[4, 26, 47]</th><th>[4, 27, 46]</th><th>[4, 26, 46]</th><th>[4, 27, 45]</th><th>[4, 26, 45]</th><th>[4, 27, 44]</th><th>[4, 26, 44]</th><th>[4, 27, 43]</th><th>[4, 26, 43]</th><th>[4, 27, 42]</th><th>[4, 26, 42]</th><th>[4, 27, 41]</th><th>[4, 26, 41]</th><th>[4, 27, 40]</th><th>[4, 26, 40]</th></tr>
<tr><th>PCIE:DRP1E</th><th>[5, 27, 7]</th><th>[5, 26, 7]</th><th>[5, 27, 6]</th><th>[5, 26, 6]</th><th>[5, 27, 5]</th><th>[5, 26, 5]</th><th>[5, 27, 4]</th><th>[5, 26, 4]</th><th>[5, 27, 3]</th><th>[5, 26, 3]</th><th>[5, 27, 2]</th><th>[5, 26, 2]</th><th>[5, 27, 1]</th><th>[5, 26, 1]</th><th>[5, 27, 0]</th><th>[5, 26, 0]</th></tr>
<tr><th>PCIE:DRP1F</th><th>[5, 27, 15]</th><th>[5, 26, 15]</th><th>[5, 27, 14]</th><th>[5, 26, 14]</th><th>[5, 27, 13]</th><th>[5, 26, 13]</th><th>[5, 27, 12]</th><th>[5, 26, 12]</th><th>[5, 27, 11]</th><th>[5, 26, 11]</th><th>[5, 27, 10]</th><th>[5, 26, 10]</th><th>[5, 27, 9]</th><th>[5, 26, 9]</th><th>[5, 27, 8]</th><th>[5, 26, 8]</th></tr>
<tr><th>PCIE:DRP20</th><th>[5, 27, 23]</th><th>[5, 26, 23]</th><th>[5, 27, 22]</th><th>[5, 26, 22]</th><th>[5, 27, 21]</th><th>[5, 26, 21]</th><th>[5, 27, 20]</th><th>[5, 26, 20]</th><th>[5, 27, 19]</th><th>[5, 26, 19]</th><th>[5, 27, 18]</th><th>[5, 26, 18]</th><th>[5, 27, 17]</th><th>[5, 26, 17]</th><th>[5, 27, 16]</th><th>[5, 26, 16]</th></tr>
<tr><th>PCIE:DRP21</th><th>[5, 27, 31]</th><th>[5, 26, 31]</th><th>[5, 27, 30]</th><th>[5, 26, 30]</th><th>[5, 27, 29]</th><th>[5, 26, 29]</th><th>[5, 27, 28]</th><th>[5, 26, 28]</th><th>[5, 27, 27]</th><th>[5, 26, 27]</th><th>[5, 27, 26]</th><th>[5, 26, 26]</th><th>[5, 27, 25]</th><th>[5, 26, 25]</th><th>[5, 27, 24]</th><th>[5, 26, 24]</th></tr>
<tr><th>PCIE:DRP22</th><th>[5, 27, 39]</th><th>[5, 26, 39]</th><th>[5, 27, 38]</th><th>[5, 26, 38]</th><th>[5, 27, 37]</th><th>[5, 26, 37]</th><th>[5, 27, 36]</th><th>[5, 26, 36]</th><th>[5, 27, 35]</th><th>[5, 26, 35]</th><th>[5, 27, 34]</th><th>[5, 26, 34]</th><th>[5, 27, 33]</th><th>[5, 26, 33]</th><th>[5, 27, 32]</th><th>[5, 26, 32]</th></tr>
<tr><th>PCIE:DRP23</th><th>[5, 27, 47]</th><th>[5, 26, 47]</th><th>[5, 27, 46]</th><th>[5, 26, 46]</th><th>[5, 27, 45]</th><th>[5, 26, 45]</th><th>[5, 27, 44]</th><th>[5, 26, 44]</th><th>[5, 27, 43]</th><th>[5, 26, 43]</th><th>[5, 27, 42]</th><th>[5, 26, 42]</th><th>[5, 27, 41]</th><th>[5, 26, 41]</th><th>[5, 27, 40]</th><th>[5, 26, 40]</th></tr>
<tr><th>PCIE:DRP24</th><th>[6, 27, 7]</th><th>[6, 26, 7]</th><th>[6, 27, 6]</th><th>[6, 26, 6]</th><th>[6, 27, 5]</th><th>[6, 26, 5]</th><th>[6, 27, 4]</th><th>[6, 26, 4]</th><th>[6, 27, 3]</th><th>[6, 26, 3]</th><th>[6, 27, 2]</th><th>[6, 26, 2]</th><th>[6, 27, 1]</th><th>[6, 26, 1]</th><th>[6, 27, 0]</th><th>[6, 26, 0]</th></tr>
<tr><th>PCIE:DRP25</th><th>[6, 27, 15]</th><th>[6, 26, 15]</th><th>[6, 27, 14]</th><th>[6, 26, 14]</th><th>[6, 27, 13]</th><th>[6, 26, 13]</th><th>[6, 27, 12]</th><th>[6, 26, 12]</th><th>[6, 27, 11]</th><th>[6, 26, 11]</th><th>[6, 27, 10]</th><th>[6, 26, 10]</th><th>[6, 27, 9]</th><th>[6, 26, 9]</th><th>[6, 27, 8]</th><th>[6, 26, 8]</th></tr>
<tr><th>PCIE:DRP26</th><th>[6, 27, 23]</th><th>[6, 26, 23]</th><th>[6, 27, 22]</th><th>[6, 26, 22]</th><th>[6, 27, 21]</th><th>[6, 26, 21]</th><th>[6, 27, 20]</th><th>[6, 26, 20]</th><th>[6, 27, 19]</th><th>[6, 26, 19]</th><th>[6, 27, 18]</th><th>[6, 26, 18]</th><th>[6, 27, 17]</th><th>[6, 26, 17]</th><th>[6, 27, 16]</th><th>[6, 26, 16]</th></tr>
<tr><th>PCIE:DRP27</th><th>[6, 27, 31]</th><th>[6, 26, 31]</th><th>[6, 27, 30]</th><th>[6, 26, 30]</th><th>[6, 27, 29]</th><th>[6, 26, 29]</th><th>[6, 27, 28]</th><th>[6, 26, 28]</th><th>[6, 27, 27]</th><th>[6, 26, 27]</th><th>[6, 27, 26]</th><th>[6, 26, 26]</th><th>[6, 27, 25]</th><th>[6, 26, 25]</th><th>[6, 27, 24]</th><th>[6, 26, 24]</th></tr>
<tr><th>PCIE:DRP28</th><th>[6, 27, 39]</th><th>[6, 26, 39]</th><th>[6, 27, 38]</th><th>[6, 26, 38]</th><th>[6, 27, 37]</th><th>[6, 26, 37]</th><th>[6, 27, 36]</th><th>[6, 26, 36]</th><th>[6, 27, 35]</th><th>[6, 26, 35]</th><th>[6, 27, 34]</th><th>[6, 26, 34]</th><th>[6, 27, 33]</th><th>[6, 26, 33]</th><th>[6, 27, 32]</th><th>[6, 26, 32]</th></tr>
<tr><th>PCIE:DRP29</th><th>[6, 27, 47]</th><th>[6, 26, 47]</th><th>[6, 27, 46]</th><th>[6, 26, 46]</th><th>[6, 27, 45]</th><th>[6, 26, 45]</th><th>[6, 27, 44]</th><th>[6, 26, 44]</th><th>[6, 27, 43]</th><th>[6, 26, 43]</th><th>[6, 27, 42]</th><th>[6, 26, 42]</th><th>[6, 27, 41]</th><th>[6, 26, 41]</th><th>[6, 27, 40]</th><th>[6, 26, 40]</th></tr>
<tr><th>PCIE:DRP2A</th><th>[7, 27, 7]</th><th>[7, 26, 7]</th><th>[7, 27, 6]</th><th>[7, 26, 6]</th><th>[7, 27, 5]</th><th>[7, 26, 5]</th><th>[7, 27, 4]</th><th>[7, 26, 4]</th><th>[7, 27, 3]</th><th>[7, 26, 3]</th><th>[7, 27, 2]</th><th>[7, 26, 2]</th><th>[7, 27, 1]</th><th>[7, 26, 1]</th><th>[7, 27, 0]</th><th>[7, 26, 0]</th></tr>
<tr><th>PCIE:DRP2B</th><th>[7, 27, 15]</th><th>[7, 26, 15]</th><th>[7, 27, 14]</th><th>[7, 26, 14]</th><th>[7, 27, 13]</th><th>[7, 26, 13]</th><th>[7, 27, 12]</th><th>[7, 26, 12]</th><th>[7, 27, 11]</th><th>[7, 26, 11]</th><th>[7, 27, 10]</th><th>[7, 26, 10]</th><th>[7, 27, 9]</th><th>[7, 26, 9]</th><th>[7, 27, 8]</th><th>[7, 26, 8]</th></tr>
<tr><th>PCIE:DRP2C</th><th>[7, 27, 23]</th><th>[7, 26, 23]</th><th>[7, 27, 22]</th><th>[7, 26, 22]</th><th>[7, 27, 21]</th><th>[7, 26, 21]</th><th>[7, 27, 20]</th><th>[7, 26, 20]</th><th>[7, 27, 19]</th><th>[7, 26, 19]</th><th>[7, 27, 18]</th><th>[7, 26, 18]</th><th>[7, 27, 17]</th><th>[7, 26, 17]</th><th>[7, 27, 16]</th><th>[7, 26, 16]</th></tr>
<tr><th>PCIE:DRP2D</th><th>[7, 27, 31]</th><th>[7, 26, 31]</th><th>[7, 27, 30]</th><th>[7, 26, 30]</th><th>[7, 27, 29]</th><th>[7, 26, 29]</th><th>[7, 27, 28]</th><th>[7, 26, 28]</th><th>[7, 27, 27]</th><th>[7, 26, 27]</th><th>[7, 27, 26]</th><th>[7, 26, 26]</th><th>[7, 27, 25]</th><th>[7, 26, 25]</th><th>[7, 27, 24]</th><th>[7, 26, 24]</th></tr>
<tr><th>PCIE:DRP2E</th><th>[7, 27, 39]</th><th>[7, 26, 39]</th><th>[7, 27, 38]</th><th>[7, 26, 38]</th><th>[7, 27, 37]</th><th>[7, 26, 37]</th><th>[7, 27, 36]</th><th>[7, 26, 36]</th><th>[7, 27, 35]</th><th>[7, 26, 35]</th><th>[7, 27, 34]</th><th>[7, 26, 34]</th><th>[7, 27, 33]</th><th>[7, 26, 33]</th><th>[7, 27, 32]</th><th>[7, 26, 32]</th></tr>
<tr><th>PCIE:DRP2F</th><th>[7, 27, 47]</th><th>[7, 26, 47]</th><th>[7, 27, 46]</th><th>[7, 26, 46]</th><th>[7, 27, 45]</th><th>[7, 26, 45]</th><th>[7, 27, 44]</th><th>[7, 26, 44]</th><th>[7, 27, 43]</th><th>[7, 26, 43]</th><th>[7, 27, 42]</th><th>[7, 26, 42]</th><th>[7, 27, 41]</th><th>[7, 26, 41]</th><th>[7, 27, 40]</th><th>[7, 26, 40]</th></tr>
<tr><th>PCIE:DRP30</th><th>[8, 27, 7]</th><th>[8, 26, 7]</th><th>[8, 27, 6]</th><th>[8, 26, 6]</th><th>[8, 27, 5]</th><th>[8, 26, 5]</th><th>[8, 27, 4]</th><th>[8, 26, 4]</th><th>[8, 27, 3]</th><th>[8, 26, 3]</th><th>[8, 27, 2]</th><th>[8, 26, 2]</th><th>[8, 27, 1]</th><th>[8, 26, 1]</th><th>[8, 27, 0]</th><th>[8, 26, 0]</th></tr>
<tr><th>PCIE:DRP31</th><th>[8, 27, 15]</th><th>[8, 26, 15]</th><th>[8, 27, 14]</th><th>[8, 26, 14]</th><th>[8, 27, 13]</th><th>[8, 26, 13]</th><th>[8, 27, 12]</th><th>[8, 26, 12]</th><th>[8, 27, 11]</th><th>[8, 26, 11]</th><th>[8, 27, 10]</th><th>[8, 26, 10]</th><th>[8, 27, 9]</th><th>[8, 26, 9]</th><th>[8, 27, 8]</th><th>[8, 26, 8]</th></tr>
<tr><th>PCIE:DRP32</th><th>[8, 27, 23]</th><th>[8, 26, 23]</th><th>[8, 27, 22]</th><th>[8, 26, 22]</th><th>[8, 27, 21]</th><th>[8, 26, 21]</th><th>[8, 27, 20]</th><th>[8, 26, 20]</th><th>[8, 27, 19]</th><th>[8, 26, 19]</th><th>[8, 27, 18]</th><th>[8, 26, 18]</th><th>[8, 27, 17]</th><th>[8, 26, 17]</th><th>[8, 27, 16]</th><th>[8, 26, 16]</th></tr>
<tr><th>PCIE:DRP33</th><th>[8, 27, 31]</th><th>[8, 26, 31]</th><th>[8, 27, 30]</th><th>[8, 26, 30]</th><th>[8, 27, 29]</th><th>[8, 26, 29]</th><th>[8, 27, 28]</th><th>[8, 26, 28]</th><th>[8, 27, 27]</th><th>[8, 26, 27]</th><th>[8, 27, 26]</th><th>[8, 26, 26]</th><th>[8, 27, 25]</th><th>[8, 26, 25]</th><th>[8, 27, 24]</th><th>[8, 26, 24]</th></tr>
<tr><th>PCIE:DRP34</th><th>[8, 27, 39]</th><th>[8, 26, 39]</th><th>[8, 27, 38]</th><th>[8, 26, 38]</th><th>[8, 27, 37]</th><th>[8, 26, 37]</th><th>[8, 27, 36]</th><th>[8, 26, 36]</th><th>[8, 27, 35]</th><th>[8, 26, 35]</th><th>[8, 27, 34]</th><th>[8, 26, 34]</th><th>[8, 27, 33]</th><th>[8, 26, 33]</th><th>[8, 27, 32]</th><th>[8, 26, 32]</th></tr>
<tr><th>PCIE:DRP35</th><th>[8, 27, 47]</th><th>[8, 26, 47]</th><th>[8, 27, 46]</th><th>[8, 26, 46]</th><th>[8, 27, 45]</th><th>[8, 26, 45]</th><th>[8, 27, 44]</th><th>[8, 26, 44]</th><th>[8, 27, 43]</th><th>[8, 26, 43]</th><th>[8, 27, 42]</th><th>[8, 26, 42]</th><th>[8, 27, 41]</th><th>[8, 26, 41]</th><th>[8, 27, 40]</th><th>[8, 26, 40]</th></tr>
<tr><th>PCIE:DRP36</th><th>[9, 27, 7]</th><th>[9, 26, 7]</th><th>[9, 27, 6]</th><th>[9, 26, 6]</th><th>[9, 27, 5]</th><th>[9, 26, 5]</th><th>[9, 27, 4]</th><th>[9, 26, 4]</th><th>[9, 27, 3]</th><th>[9, 26, 3]</th><th>[9, 27, 2]</th><th>[9, 26, 2]</th><th>[9, 27, 1]</th><th>[9, 26, 1]</th><th>[9, 27, 0]</th><th>[9, 26, 0]</th></tr>
<tr><th>PCIE:DRP37</th><th>[9, 27, 15]</th><th>[9, 26, 15]</th><th>[9, 27, 14]</th><th>[9, 26, 14]</th><th>[9, 27, 13]</th><th>[9, 26, 13]</th><th>[9, 27, 12]</th><th>[9, 26, 12]</th><th>[9, 27, 11]</th><th>[9, 26, 11]</th><th>[9, 27, 10]</th><th>[9, 26, 10]</th><th>[9, 27, 9]</th><th>[9, 26, 9]</th><th>[9, 27, 8]</th><th>[9, 26, 8]</th></tr>
<tr><th>PCIE:DRP38</th><th>[9, 27, 23]</th><th>[9, 26, 23]</th><th>[9, 27, 22]</th><th>[9, 26, 22]</th><th>[9, 27, 21]</th><th>[9, 26, 21]</th><th>[9, 27, 20]</th><th>[9, 26, 20]</th><th>[9, 27, 19]</th><th>[9, 26, 19]</th><th>[9, 27, 18]</th><th>[9, 26, 18]</th><th>[9, 27, 17]</th><th>[9, 26, 17]</th><th>[9, 27, 16]</th><th>[9, 26, 16]</th></tr>
<tr><th>PCIE:DRP39</th><th>[9, 27, 31]</th><th>[9, 26, 31]</th><th>[9, 27, 30]</th><th>[9, 26, 30]</th><th>[9, 27, 29]</th><th>[9, 26, 29]</th><th>[9, 27, 28]</th><th>[9, 26, 28]</th><th>[9, 27, 27]</th><th>[9, 26, 27]</th><th>[9, 27, 26]</th><th>[9, 26, 26]</th><th>[9, 27, 25]</th><th>[9, 26, 25]</th><th>[9, 27, 24]</th><th>[9, 26, 24]</th></tr>
<tr><th>PCIE:DRP3A</th><th>[9, 27, 39]</th><th>[9, 26, 39]</th><th>[9, 27, 38]</th><th>[9, 26, 38]</th><th>[9, 27, 37]</th><th>[9, 26, 37]</th><th>[9, 27, 36]</th><th>[9, 26, 36]</th><th>[9, 27, 35]</th><th>[9, 26, 35]</th><th>[9, 27, 34]</th><th>[9, 26, 34]</th><th>[9, 27, 33]</th><th>[9, 26, 33]</th><th>[9, 27, 32]</th><th>[9, 26, 32]</th></tr>
<tr><th>PCIE:DRP3B</th><th>[9, 27, 47]</th><th>[9, 26, 47]</th><th>[9, 27, 46]</th><th>[9, 26, 46]</th><th>[9, 27, 45]</th><th>[9, 26, 45]</th><th>[9, 27, 44]</th><th>[9, 26, 44]</th><th>[9, 27, 43]</th><th>[9, 26, 43]</th><th>[9, 27, 42]</th><th>[9, 26, 42]</th><th>[9, 27, 41]</th><th>[9, 26, 41]</th><th>[9, 27, 40]</th><th>[9, 26, 40]</th></tr>
<tr><th>PCIE:DRP3C</th><th>[10, 27, 7]</th><th>[10, 26, 7]</th><th>[10, 27, 6]</th><th>[10, 26, 6]</th><th>[10, 27, 5]</th><th>[10, 26, 5]</th><th>[10, 27, 4]</th><th>[10, 26, 4]</th><th>[10, 27, 3]</th><th>[10, 26, 3]</th><th>[10, 27, 2]</th><th>[10, 26, 2]</th><th>[10, 27, 1]</th><th>[10, 26, 1]</th><th>[10, 27, 0]</th><th>[10, 26, 0]</th></tr>
<tr><th>PCIE:DRP3D</th><th>[10, 27, 15]</th><th>[10, 26, 15]</th><th>[10, 27, 14]</th><th>[10, 26, 14]</th><th>[10, 27, 13]</th><th>[10, 26, 13]</th><th>[10, 27, 12]</th><th>[10, 26, 12]</th><th>[10, 27, 11]</th><th>[10, 26, 11]</th><th>[10, 27, 10]</th><th>[10, 26, 10]</th><th>[10, 27, 9]</th><th>[10, 26, 9]</th><th>[10, 27, 8]</th><th>[10, 26, 8]</th></tr>
<tr><th>PCIE:DRP3E</th><th>[10, 27, 23]</th><th>[10, 26, 23]</th><th>[10, 27, 22]</th><th>[10, 26, 22]</th><th>[10, 27, 21]</th><th>[10, 26, 21]</th><th>[10, 27, 20]</th><th>[10, 26, 20]</th><th>[10, 27, 19]</th><th>[10, 26, 19]</th><th>[10, 27, 18]</th><th>[10, 26, 18]</th><th>[10, 27, 17]</th><th>[10, 26, 17]</th><th>[10, 27, 16]</th><th>[10, 26, 16]</th></tr>
<tr><th>PCIE:DRP3F</th><th>[10, 27, 31]</th><th>[10, 26, 31]</th><th>[10, 27, 30]</th><th>[10, 26, 30]</th><th>[10, 27, 29]</th><th>[10, 26, 29]</th><th>[10, 27, 28]</th><th>[10, 26, 28]</th><th>[10, 27, 27]</th><th>[10, 26, 27]</th><th>[10, 27, 26]</th><th>[10, 26, 26]</th><th>[10, 27, 25]</th><th>[10, 26, 25]</th><th>[10, 27, 24]</th><th>[10, 26, 24]</th></tr>
<tr><th>PCIE:DRP40</th><th>[10, 27, 39]</th><th>[10, 26, 39]</th><th>[10, 27, 38]</th><th>[10, 26, 38]</th><th>[10, 27, 37]</th><th>[10, 26, 37]</th><th>[10, 27, 36]</th><th>[10, 26, 36]</th><th>[10, 27, 35]</th><th>[10, 26, 35]</th><th>[10, 27, 34]</th><th>[10, 26, 34]</th><th>[10, 27, 33]</th><th>[10, 26, 33]</th><th>[10, 27, 32]</th><th>[10, 26, 32]</th></tr>
<tr><th>PCIE:DRP41</th><th>[10, 27, 47]</th><th>[10, 26, 47]</th><th>[10, 27, 46]</th><th>[10, 26, 46]</th><th>[10, 27, 45]</th><th>[10, 26, 45]</th><th>[10, 27, 44]</th><th>[10, 26, 44]</th><th>[10, 27, 43]</th><th>[10, 26, 43]</th><th>[10, 27, 42]</th><th>[10, 26, 42]</th><th>[10, 27, 41]</th><th>[10, 26, 41]</th><th>[10, 27, 40]</th><th>[10, 26, 40]</th></tr>
<tr><th>PCIE:DRP42</th><th>[11, 27, 7]</th><th>[11, 26, 7]</th><th>[11, 27, 6]</th><th>[11, 26, 6]</th><th>[11, 27, 5]</th><th>[11, 26, 5]</th><th>[11, 27, 4]</th><th>[11, 26, 4]</th><th>[11, 27, 3]</th><th>[11, 26, 3]</th><th>[11, 27, 2]</th><th>[11, 26, 2]</th><th>[11, 27, 1]</th><th>[11, 26, 1]</th><th>[11, 27, 0]</th><th>[11, 26, 0]</th></tr>
<tr><th>PCIE:DRP43</th><th>[11, 27, 15]</th><th>[11, 26, 15]</th><th>[11, 27, 14]</th><th>[11, 26, 14]</th><th>[11, 27, 13]</th><th>[11, 26, 13]</th><th>[11, 27, 12]</th><th>[11, 26, 12]</th><th>[11, 27, 11]</th><th>[11, 26, 11]</th><th>[11, 27, 10]</th><th>[11, 26, 10]</th><th>[11, 27, 9]</th><th>[11, 26, 9]</th><th>[11, 27, 8]</th><th>[11, 26, 8]</th></tr>
<tr><th>PCIE:DRP44</th><th>[11, 27, 23]</th><th>[11, 26, 23]</th><th>[11, 27, 22]</th><th>[11, 26, 22]</th><th>[11, 27, 21]</th><th>[11, 26, 21]</th><th>[11, 27, 20]</th><th>[11, 26, 20]</th><th>[11, 27, 19]</th><th>[11, 26, 19]</th><th>[11, 27, 18]</th><th>[11, 26, 18]</th><th>[11, 27, 17]</th><th>[11, 26, 17]</th><th>[11, 27, 16]</th><th>[11, 26, 16]</th></tr>
<tr><th>PCIE:DRP45</th><th>[11, 27, 31]</th><th>[11, 26, 31]</th><th>[11, 27, 30]</th><th>[11, 26, 30]</th><th>[11, 27, 29]</th><th>[11, 26, 29]</th><th>[11, 27, 28]</th><th>[11, 26, 28]</th><th>[11, 27, 27]</th><th>[11, 26, 27]</th><th>[11, 27, 26]</th><th>[11, 26, 26]</th><th>[11, 27, 25]</th><th>[11, 26, 25]</th><th>[11, 27, 24]</th><th>[11, 26, 24]</th></tr>
<tr><th>PCIE:DRP46</th><th>[11, 27, 39]</th><th>[11, 26, 39]</th><th>[11, 27, 38]</th><th>[11, 26, 38]</th><th>[11, 27, 37]</th><th>[11, 26, 37]</th><th>[11, 27, 36]</th><th>[11, 26, 36]</th><th>[11, 27, 35]</th><th>[11, 26, 35]</th><th>[11, 27, 34]</th><th>[11, 26, 34]</th><th>[11, 27, 33]</th><th>[11, 26, 33]</th><th>[11, 27, 32]</th><th>[11, 26, 32]</th></tr>
<tr><th>PCIE:DRP47</th><th>[11, 27, 47]</th><th>[11, 26, 47]</th><th>[11, 27, 46]</th><th>[11, 26, 46]</th><th>[11, 27, 45]</th><th>[11, 26, 45]</th><th>[11, 27, 44]</th><th>[11, 26, 44]</th><th>[11, 27, 43]</th><th>[11, 26, 43]</th><th>[11, 27, 42]</th><th>[11, 26, 42]</th><th>[11, 27, 41]</th><th>[11, 26, 41]</th><th>[11, 27, 40]</th><th>[11, 26, 40]</th></tr>
<tr><th>PCIE:DRP48</th><th>[12, 27, 7]</th><th>[12, 26, 7]</th><th>[12, 27, 6]</th><th>[12, 26, 6]</th><th>[12, 27, 5]</th><th>[12, 26, 5]</th><th>[12, 27, 4]</th><th>[12, 26, 4]</th><th>[12, 27, 3]</th><th>[12, 26, 3]</th><th>[12, 27, 2]</th><th>[12, 26, 2]</th><th>[12, 27, 1]</th><th>[12, 26, 1]</th><th>[12, 27, 0]</th><th>[12, 26, 0]</th></tr>
<tr><th>PCIE:DRP49</th><th>[12, 27, 15]</th><th>[12, 26, 15]</th><th>[12, 27, 14]</th><th>[12, 26, 14]</th><th>[12, 27, 13]</th><th>[12, 26, 13]</th><th>[12, 27, 12]</th><th>[12, 26, 12]</th><th>[12, 27, 11]</th><th>[12, 26, 11]</th><th>[12, 27, 10]</th><th>[12, 26, 10]</th><th>[12, 27, 9]</th><th>[12, 26, 9]</th><th>[12, 27, 8]</th><th>[12, 26, 8]</th></tr>
<tr><th>PCIE:DRP4A</th><th>[12, 27, 23]</th><th>[12, 26, 23]</th><th>[12, 27, 22]</th><th>[12, 26, 22]</th><th>[12, 27, 21]</th><th>[12, 26, 21]</th><th>[12, 27, 20]</th><th>[12, 26, 20]</th><th>[12, 27, 19]</th><th>[12, 26, 19]</th><th>[12, 27, 18]</th><th>[12, 26, 18]</th><th>[12, 27, 17]</th><th>[12, 26, 17]</th><th>[12, 27, 16]</th><th>[12, 26, 16]</th></tr>
<tr><th>PCIE:DRP4B</th><th>[12, 27, 31]</th><th>[12, 26, 31]</th><th>[12, 27, 30]</th><th>[12, 26, 30]</th><th>[12, 27, 29]</th><th>[12, 26, 29]</th><th>[12, 27, 28]</th><th>[12, 26, 28]</th><th>[12, 27, 27]</th><th>[12, 26, 27]</th><th>[12, 27, 26]</th><th>[12, 26, 26]</th><th>[12, 27, 25]</th><th>[12, 26, 25]</th><th>[12, 27, 24]</th><th>[12, 26, 24]</th></tr>
<tr><th>PCIE:DRP4C</th><th>[12, 27, 39]</th><th>[12, 26, 39]</th><th>[12, 27, 38]</th><th>[12, 26, 38]</th><th>[12, 27, 37]</th><th>[12, 26, 37]</th><th>[12, 27, 36]</th><th>[12, 26, 36]</th><th>[12, 27, 35]</th><th>[12, 26, 35]</th><th>[12, 27, 34]</th><th>[12, 26, 34]</th><th>[12, 27, 33]</th><th>[12, 26, 33]</th><th>[12, 27, 32]</th><th>[12, 26, 32]</th></tr>
<tr><th>PCIE:DRP4D</th><th>[12, 27, 47]</th><th>[12, 26, 47]</th><th>[12, 27, 46]</th><th>[12, 26, 46]</th><th>[12, 27, 45]</th><th>[12, 26, 45]</th><th>[12, 27, 44]</th><th>[12, 26, 44]</th><th>[12, 27, 43]</th><th>[12, 26, 43]</th><th>[12, 27, 42]</th><th>[12, 26, 42]</th><th>[12, 27, 41]</th><th>[12, 26, 41]</th><th>[12, 27, 40]</th><th>[12, 26, 40]</th></tr>
<tr><th>PCIE:DRP4E</th><th>[13, 27, 7]</th><th>[13, 26, 7]</th><th>[13, 27, 6]</th><th>[13, 26, 6]</th><th>[13, 27, 5]</th><th>[13, 26, 5]</th><th>[13, 27, 4]</th><th>[13, 26, 4]</th><th>[13, 27, 3]</th><th>[13, 26, 3]</th><th>[13, 27, 2]</th><th>[13, 26, 2]</th><th>[13, 27, 1]</th><th>[13, 26, 1]</th><th>[13, 27, 0]</th><th>[13, 26, 0]</th></tr>
<tr><th>PCIE:DRP4F</th><th>[13, 27, 15]</th><th>[13, 26, 15]</th><th>[13, 27, 14]</th><th>[13, 26, 14]</th><th>[13, 27, 13]</th><th>[13, 26, 13]</th><th>[13, 27, 12]</th><th>[13, 26, 12]</th><th>[13, 27, 11]</th><th>[13, 26, 11]</th><th>[13, 27, 10]</th><th>[13, 26, 10]</th><th>[13, 27, 9]</th><th>[13, 26, 9]</th><th>[13, 27, 8]</th><th>[13, 26, 8]</th></tr>
<tr><th>PCIE:DRP50</th><th>[13, 27, 23]</th><th>[13, 26, 23]</th><th>[13, 27, 22]</th><th>[13, 26, 22]</th><th>[13, 27, 21]</th><th>[13, 26, 21]</th><th>[13, 27, 20]</th><th>[13, 26, 20]</th><th>[13, 27, 19]</th><th>[13, 26, 19]</th><th>[13, 27, 18]</th><th>[13, 26, 18]</th><th>[13, 27, 17]</th><th>[13, 26, 17]</th><th>[13, 27, 16]</th><th>[13, 26, 16]</th></tr>
<tr><th>PCIE:DRP51</th><th>[13, 27, 31]</th><th>[13, 26, 31]</th><th>[13, 27, 30]</th><th>[13, 26, 30]</th><th>[13, 27, 29]</th><th>[13, 26, 29]</th><th>[13, 27, 28]</th><th>[13, 26, 28]</th><th>[13, 27, 27]</th><th>[13, 26, 27]</th><th>[13, 27, 26]</th><th>[13, 26, 26]</th><th>[13, 27, 25]</th><th>[13, 26, 25]</th><th>[13, 27, 24]</th><th>[13, 26, 24]</th></tr>
<tr><th>PCIE:DRP52</th><th>[13, 27, 39]</th><th>[13, 26, 39]</th><th>[13, 27, 38]</th><th>[13, 26, 38]</th><th>[13, 27, 37]</th><th>[13, 26, 37]</th><th>[13, 27, 36]</th><th>[13, 26, 36]</th><th>[13, 27, 35]</th><th>[13, 26, 35]</th><th>[13, 27, 34]</th><th>[13, 26, 34]</th><th>[13, 27, 33]</th><th>[13, 26, 33]</th><th>[13, 27, 32]</th><th>[13, 26, 32]</th></tr>
<tr><th>PCIE:DRP53</th><th>[13, 27, 47]</th><th>[13, 26, 47]</th><th>[13, 27, 46]</th><th>[13, 26, 46]</th><th>[13, 27, 45]</th><th>[13, 26, 45]</th><th>[13, 27, 44]</th><th>[13, 26, 44]</th><th>[13, 27, 43]</th><th>[13, 26, 43]</th><th>[13, 27, 42]</th><th>[13, 26, 42]</th><th>[13, 27, 41]</th><th>[13, 26, 41]</th><th>[13, 27, 40]</th><th>[13, 26, 40]</th></tr>
<tr><th>PCIE:DRP54</th><th>[14, 27, 7]</th><th>[14, 26, 7]</th><th>[14, 27, 6]</th><th>[14, 26, 6]</th><th>[14, 27, 5]</th><th>[14, 26, 5]</th><th>[14, 27, 4]</th><th>[14, 26, 4]</th><th>[14, 27, 3]</th><th>[14, 26, 3]</th><th>[14, 27, 2]</th><th>[14, 26, 2]</th><th>[14, 27, 1]</th><th>[14, 26, 1]</th><th>[14, 27, 0]</th><th>[14, 26, 0]</th></tr>
<tr><th>PCIE:DRP55</th><th>[14, 27, 15]</th><th>[14, 26, 15]</th><th>[14, 27, 14]</th><th>[14, 26, 14]</th><th>[14, 27, 13]</th><th>[14, 26, 13]</th><th>[14, 27, 12]</th><th>[14, 26, 12]</th><th>[14, 27, 11]</th><th>[14, 26, 11]</th><th>[14, 27, 10]</th><th>[14, 26, 10]</th><th>[14, 27, 9]</th><th>[14, 26, 9]</th><th>[14, 27, 8]</th><th>[14, 26, 8]</th></tr>
<tr><th>PCIE:DRP56</th><th>[14, 27, 23]</th><th>[14, 26, 23]</th><th>[14, 27, 22]</th><th>[14, 26, 22]</th><th>[14, 27, 21]</th><th>[14, 26, 21]</th><th>[14, 27, 20]</th><th>[14, 26, 20]</th><th>[14, 27, 19]</th><th>[14, 26, 19]</th><th>[14, 27, 18]</th><th>[14, 26, 18]</th><th>[14, 27, 17]</th><th>[14, 26, 17]</th><th>[14, 27, 16]</th><th>[14, 26, 16]</th></tr>
<tr><th>PCIE:DRP57</th><th>[14, 27, 31]</th><th>[14, 26, 31]</th><th>[14, 27, 30]</th><th>[14, 26, 30]</th><th>[14, 27, 29]</th><th>[14, 26, 29]</th><th>[14, 27, 28]</th><th>[14, 26, 28]</th><th>[14, 27, 27]</th><th>[14, 26, 27]</th><th>[14, 27, 26]</th><th>[14, 26, 26]</th><th>[14, 27, 25]</th><th>[14, 26, 25]</th><th>[14, 27, 24]</th><th>[14, 26, 24]</th></tr>
<tr><th>PCIE:DRP58</th><th>[14, 27, 39]</th><th>[14, 26, 39]</th><th>[14, 27, 38]</th><th>[14, 26, 38]</th><th>[14, 27, 37]</th><th>[14, 26, 37]</th><th>[14, 27, 36]</th><th>[14, 26, 36]</th><th>[14, 27, 35]</th><th>[14, 26, 35]</th><th>[14, 27, 34]</th><th>[14, 26, 34]</th><th>[14, 27, 33]</th><th>[14, 26, 33]</th><th>[14, 27, 32]</th><th>[14, 26, 32]</th></tr>
<tr><th>PCIE:DRP59</th><th>[14, 27, 47]</th><th>[14, 26, 47]</th><th>[14, 27, 46]</th><th>[14, 26, 46]</th><th>[14, 27, 45]</th><th>[14, 26, 45]</th><th>[14, 27, 44]</th><th>[14, 26, 44]</th><th>[14, 27, 43]</th><th>[14, 26, 43]</th><th>[14, 27, 42]</th><th>[14, 26, 42]</th><th>[14, 27, 41]</th><th>[14, 26, 41]</th><th>[14, 27, 40]</th><th>[14, 26, 40]</th></tr>
<tr><th>PCIE:DRP5A</th><th>[15, 27, 7]</th><th>[15, 26, 7]</th><th>[15, 27, 6]</th><th>[15, 26, 6]</th><th>[15, 27, 5]</th><th>[15, 26, 5]</th><th>[15, 27, 4]</th><th>[15, 26, 4]</th><th>[15, 27, 3]</th><th>[15, 26, 3]</th><th>[15, 27, 2]</th><th>[15, 26, 2]</th><th>[15, 27, 1]</th><th>[15, 26, 1]</th><th>[15, 27, 0]</th><th>[15, 26, 0]</th></tr>
<tr><th>PCIE:DRP5B</th><th>[15, 27, 15]</th><th>[15, 26, 15]</th><th>[15, 27, 14]</th><th>[15, 26, 14]</th><th>[15, 27, 13]</th><th>[15, 26, 13]</th><th>[15, 27, 12]</th><th>[15, 26, 12]</th><th>[15, 27, 11]</th><th>[15, 26, 11]</th><th>[15, 27, 10]</th><th>[15, 26, 10]</th><th>[15, 27, 9]</th><th>[15, 26, 9]</th><th>[15, 27, 8]</th><th>[15, 26, 8]</th></tr>
<tr><th>PCIE:DRP5C</th><th>[15, 27, 23]</th><th>[15, 26, 23]</th><th>[15, 27, 22]</th><th>[15, 26, 22]</th><th>[15, 27, 21]</th><th>[15, 26, 21]</th><th>[15, 27, 20]</th><th>[15, 26, 20]</th><th>[15, 27, 19]</th><th>[15, 26, 19]</th><th>[15, 27, 18]</th><th>[15, 26, 18]</th><th>[15, 27, 17]</th><th>[15, 26, 17]</th><th>[15, 27, 16]</th><th>[15, 26, 16]</th></tr>
<tr><th>PCIE:DRP5D</th><th>[15, 27, 31]</th><th>[15, 26, 31]</th><th>[15, 27, 30]</th><th>[15, 26, 30]</th><th>[15, 27, 29]</th><th>[15, 26, 29]</th><th>[15, 27, 28]</th><th>[15, 26, 28]</th><th>[15, 27, 27]</th><th>[15, 26, 27]</th><th>[15, 27, 26]</th><th>[15, 26, 26]</th><th>[15, 27, 25]</th><th>[15, 26, 25]</th><th>[15, 27, 24]</th><th>[15, 26, 24]</th></tr>
<tr><th>PCIE:DRP5E</th><th>[15, 27, 39]</th><th>[15, 26, 39]</th><th>[15, 27, 38]</th><th>[15, 26, 38]</th><th>[15, 27, 37]</th><th>[15, 26, 37]</th><th>[15, 27, 36]</th><th>[15, 26, 36]</th><th>[15, 27, 35]</th><th>[15, 26, 35]</th><th>[15, 27, 34]</th><th>[15, 26, 34]</th><th>[15, 27, 33]</th><th>[15, 26, 33]</th><th>[15, 27, 32]</th><th>[15, 26, 32]</th></tr>
<tr><th>PCIE:DRP5F</th><th>[15, 27, 47]</th><th>[15, 26, 47]</th><th>[15, 27, 46]</th><th>[15, 26, 46]</th><th>[15, 27, 45]</th><th>[15, 26, 45]</th><th>[15, 27, 44]</th><th>[15, 26, 44]</th><th>[15, 27, 43]</th><th>[15, 26, 43]</th><th>[15, 27, 42]</th><th>[15, 26, 42]</th><th>[15, 27, 41]</th><th>[15, 26, 41]</th><th>[15, 27, 40]</th><th>[15, 26, 40]</th></tr>
<tr><th>PCIE:DRP60</th><th>[16, 27, 7]</th><th>[16, 26, 7]</th><th>[16, 27, 6]</th><th>[16, 26, 6]</th><th>[16, 27, 5]</th><th>[16, 26, 5]</th><th>[16, 27, 4]</th><th>[16, 26, 4]</th><th>[16, 27, 3]</th><th>[16, 26, 3]</th><th>[16, 27, 2]</th><th>[16, 26, 2]</th><th>[16, 27, 1]</th><th>[16, 26, 1]</th><th>[16, 27, 0]</th><th>[16, 26, 0]</th></tr>
<tr><th>PCIE:DRP61</th><th>[16, 27, 15]</th><th>[16, 26, 15]</th><th>[16, 27, 14]</th><th>[16, 26, 14]</th><th>[16, 27, 13]</th><th>[16, 26, 13]</th><th>[16, 27, 12]</th><th>[16, 26, 12]</th><th>[16, 27, 11]</th><th>[16, 26, 11]</th><th>[16, 27, 10]</th><th>[16, 26, 10]</th><th>[16, 27, 9]</th><th>[16, 26, 9]</th><th>[16, 27, 8]</th><th>[16, 26, 8]</th></tr>
<tr><th>PCIE:DRP62</th><th>[16, 27, 23]</th><th>[16, 26, 23]</th><th>[16, 27, 22]</th><th>[16, 26, 22]</th><th>[16, 27, 21]</th><th>[16, 26, 21]</th><th>[16, 27, 20]</th><th>[16, 26, 20]</th><th>[16, 27, 19]</th><th>[16, 26, 19]</th><th>[16, 27, 18]</th><th>[16, 26, 18]</th><th>[16, 27, 17]</th><th>[16, 26, 17]</th><th>[16, 27, 16]</th><th>[16, 26, 16]</th></tr>
<tr><th>PCIE:DRP63</th><th>[16, 27, 31]</th><th>[16, 26, 31]</th><th>[16, 27, 30]</th><th>[16, 26, 30]</th><th>[16, 27, 29]</th><th>[16, 26, 29]</th><th>[16, 27, 28]</th><th>[16, 26, 28]</th><th>[16, 27, 27]</th><th>[16, 26, 27]</th><th>[16, 27, 26]</th><th>[16, 26, 26]</th><th>[16, 27, 25]</th><th>[16, 26, 25]</th><th>[16, 27, 24]</th><th>[16, 26, 24]</th></tr>
<tr><th>PCIE:DRP64</th><th>[16, 27, 39]</th><th>[16, 26, 39]</th><th>[16, 27, 38]</th><th>[16, 26, 38]</th><th>[16, 27, 37]</th><th>[16, 26, 37]</th><th>[16, 27, 36]</th><th>[16, 26, 36]</th><th>[16, 27, 35]</th><th>[16, 26, 35]</th><th>[16, 27, 34]</th><th>[16, 26, 34]</th><th>[16, 27, 33]</th><th>[16, 26, 33]</th><th>[16, 27, 32]</th><th>[16, 26, 32]</th></tr>
<tr><th>PCIE:DRP65</th><th>[16, 27, 47]</th><th>[16, 26, 47]</th><th>[16, 27, 46]</th><th>[16, 26, 46]</th><th>[16, 27, 45]</th><th>[16, 26, 45]</th><th>[16, 27, 44]</th><th>[16, 26, 44]</th><th>[16, 27, 43]</th><th>[16, 26, 43]</th><th>[16, 27, 42]</th><th>[16, 26, 42]</th><th>[16, 27, 41]</th><th>[16, 26, 41]</th><th>[16, 27, 40]</th><th>[16, 26, 40]</th></tr>
<tr><th>PCIE:DRP66</th><th>[17, 27, 7]</th><th>[17, 26, 7]</th><th>[17, 27, 6]</th><th>[17, 26, 6]</th><th>[17, 27, 5]</th><th>[17, 26, 5]</th><th>[17, 27, 4]</th><th>[17, 26, 4]</th><th>[17, 27, 3]</th><th>[17, 26, 3]</th><th>[17, 27, 2]</th><th>[17, 26, 2]</th><th>[17, 27, 1]</th><th>[17, 26, 1]</th><th>[17, 27, 0]</th><th>[17, 26, 0]</th></tr>
<tr><th>PCIE:DRP67</th><th>[17, 27, 15]</th><th>[17, 26, 15]</th><th>[17, 27, 14]</th><th>[17, 26, 14]</th><th>[17, 27, 13]</th><th>[17, 26, 13]</th><th>[17, 27, 12]</th><th>[17, 26, 12]</th><th>[17, 27, 11]</th><th>[17, 26, 11]</th><th>[17, 27, 10]</th><th>[17, 26, 10]</th><th>[17, 27, 9]</th><th>[17, 26, 9]</th><th>[17, 27, 8]</th><th>[17, 26, 8]</th></tr>
<tr><th>PCIE:DRP68</th><th>[17, 27, 23]</th><th>[17, 26, 23]</th><th>[17, 27, 22]</th><th>[17, 26, 22]</th><th>[17, 27, 21]</th><th>[17, 26, 21]</th><th>[17, 27, 20]</th><th>[17, 26, 20]</th><th>[17, 27, 19]</th><th>[17, 26, 19]</th><th>[17, 27, 18]</th><th>[17, 26, 18]</th><th>[17, 27, 17]</th><th>[17, 26, 17]</th><th>[17, 27, 16]</th><th>[17, 26, 16]</th></tr>
<tr><th>PCIE:DRP69</th><th>[17, 27, 31]</th><th>[17, 26, 31]</th><th>[17, 27, 30]</th><th>[17, 26, 30]</th><th>[17, 27, 29]</th><th>[17, 26, 29]</th><th>[17, 27, 28]</th><th>[17, 26, 28]</th><th>[17, 27, 27]</th><th>[17, 26, 27]</th><th>[17, 27, 26]</th><th>[17, 26, 26]</th><th>[17, 27, 25]</th><th>[17, 26, 25]</th><th>[17, 27, 24]</th><th>[17, 26, 24]</th></tr>
<tr><th>PCIE:DRP6A</th><th>[17, 27, 39]</th><th>[17, 26, 39]</th><th>[17, 27, 38]</th><th>[17, 26, 38]</th><th>[17, 27, 37]</th><th>[17, 26, 37]</th><th>[17, 27, 36]</th><th>[17, 26, 36]</th><th>[17, 27, 35]</th><th>[17, 26, 35]</th><th>[17, 27, 34]</th><th>[17, 26, 34]</th><th>[17, 27, 33]</th><th>[17, 26, 33]</th><th>[17, 27, 32]</th><th>[17, 26, 32]</th></tr>
<tr><th>PCIE:DRP6B</th><th>[17, 27, 47]</th><th>[17, 26, 47]</th><th>[17, 27, 46]</th><th>[17, 26, 46]</th><th>[17, 27, 45]</th><th>[17, 26, 45]</th><th>[17, 27, 44]</th><th>[17, 26, 44]</th><th>[17, 27, 43]</th><th>[17, 26, 43]</th><th>[17, 27, 42]</th><th>[17, 26, 42]</th><th>[17, 27, 41]</th><th>[17, 26, 41]</th><th>[17, 27, 40]</th><th>[17, 26, 40]</th></tr>
<tr><th>PCIE:DRP6C</th><th>[18, 27, 7]</th><th>[18, 26, 7]</th><th>[18, 27, 6]</th><th>[18, 26, 6]</th><th>[18, 27, 5]</th><th>[18, 26, 5]</th><th>[18, 27, 4]</th><th>[18, 26, 4]</th><th>[18, 27, 3]</th><th>[18, 26, 3]</th><th>[18, 27, 2]</th><th>[18, 26, 2]</th><th>[18, 27, 1]</th><th>[18, 26, 1]</th><th>[18, 27, 0]</th><th>[18, 26, 0]</th></tr>
<tr><th>PCIE:DRP6D</th><th>[18, 27, 15]</th><th>[18, 26, 15]</th><th>[18, 27, 14]</th><th>[18, 26, 14]</th><th>[18, 27, 13]</th><th>[18, 26, 13]</th><th>[18, 27, 12]</th><th>[18, 26, 12]</th><th>[18, 27, 11]</th><th>[18, 26, 11]</th><th>[18, 27, 10]</th><th>[18, 26, 10]</th><th>[18, 27, 9]</th><th>[18, 26, 9]</th><th>[18, 27, 8]</th><th>[18, 26, 8]</th></tr>
<tr><th>PCIE:DRP6E</th><th>[18, 27, 23]</th><th>[18, 26, 23]</th><th>[18, 27, 22]</th><th>[18, 26, 22]</th><th>[18, 27, 21]</th><th>[18, 26, 21]</th><th>[18, 27, 20]</th><th>[18, 26, 20]</th><th>[18, 27, 19]</th><th>[18, 26, 19]</th><th>[18, 27, 18]</th><th>[18, 26, 18]</th><th>[18, 27, 17]</th><th>[18, 26, 17]</th><th>[18, 27, 16]</th><th>[18, 26, 16]</th></tr>
<tr><th>PCIE:DRP6F</th><th>[18, 27, 31]</th><th>[18, 26, 31]</th><th>[18, 27, 30]</th><th>[18, 26, 30]</th><th>[18, 27, 29]</th><th>[18, 26, 29]</th><th>[18, 27, 28]</th><th>[18, 26, 28]</th><th>[18, 27, 27]</th><th>[18, 26, 27]</th><th>[18, 27, 26]</th><th>[18, 26, 26]</th><th>[18, 27, 25]</th><th>[18, 26, 25]</th><th>[18, 27, 24]</th><th>[18, 26, 24]</th></tr>
<tr><th>PCIE:DRP70</th><th>[18, 27, 39]</th><th>[18, 26, 39]</th><th>[18, 27, 38]</th><th>[18, 26, 38]</th><th>[18, 27, 37]</th><th>[18, 26, 37]</th><th>[18, 27, 36]</th><th>[18, 26, 36]</th><th>[18, 27, 35]</th><th>[18, 26, 35]</th><th>[18, 27, 34]</th><th>[18, 26, 34]</th><th>[18, 27, 33]</th><th>[18, 26, 33]</th><th>[18, 27, 32]</th><th>[18, 26, 32]</th></tr>
<tr><th>PCIE:DRP71</th><th>[18, 27, 47]</th><th>[18, 26, 47]</th><th>[18, 27, 46]</th><th>[18, 26, 46]</th><th>[18, 27, 45]</th><th>[18, 26, 45]</th><th>[18, 27, 44]</th><th>[18, 26, 44]</th><th>[18, 27, 43]</th><th>[18, 26, 43]</th><th>[18, 27, 42]</th><th>[18, 26, 42]</th><th>[18, 27, 41]</th><th>[18, 26, 41]</th><th>[18, 27, 40]</th><th>[18, 26, 40]</th></tr>
<tr><th>PCIE:DRP72</th><th>[19, 27, 7]</th><th>[19, 26, 7]</th><th>[19, 27, 6]</th><th>[19, 26, 6]</th><th>[19, 27, 5]</th><th>[19, 26, 5]</th><th>[19, 27, 4]</th><th>[19, 26, 4]</th><th>[19, 27, 3]</th><th>[19, 26, 3]</th><th>[19, 27, 2]</th><th>[19, 26, 2]</th><th>[19, 27, 1]</th><th>[19, 26, 1]</th><th>[19, 27, 0]</th><th>[19, 26, 0]</th></tr>
<tr><th>PCIE:DRP73</th><th>[19, 27, 15]</th><th>[19, 26, 15]</th><th>[19, 27, 14]</th><th>[19, 26, 14]</th><th>[19, 27, 13]</th><th>[19, 26, 13]</th><th>[19, 27, 12]</th><th>[19, 26, 12]</th><th>[19, 27, 11]</th><th>[19, 26, 11]</th><th>[19, 27, 10]</th><th>[19, 26, 10]</th><th>[19, 27, 9]</th><th>[19, 26, 9]</th><th>[19, 27, 8]</th><th>[19, 26, 8]</th></tr>
<tr><th>PCIE:DRP74</th><th>[19, 27, 23]</th><th>[19, 26, 23]</th><th>[19, 27, 22]</th><th>[19, 26, 22]</th><th>[19, 27, 21]</th><th>[19, 26, 21]</th><th>[19, 27, 20]</th><th>[19, 26, 20]</th><th>[19, 27, 19]</th><th>[19, 26, 19]</th><th>[19, 27, 18]</th><th>[19, 26, 18]</th><th>[19, 27, 17]</th><th>[19, 26, 17]</th><th>[19, 27, 16]</th><th>[19, 26, 16]</th></tr>
<tr><th>PCIE:DRP75</th><th>[19, 27, 31]</th><th>[19, 26, 31]</th><th>[19, 27, 30]</th><th>[19, 26, 30]</th><th>[19, 27, 29]</th><th>[19, 26, 29]</th><th>[19, 27, 28]</th><th>[19, 26, 28]</th><th>[19, 27, 27]</th><th>[19, 26, 27]</th><th>[19, 27, 26]</th><th>[19, 26, 26]</th><th>[19, 27, 25]</th><th>[19, 26, 25]</th><th>[19, 27, 24]</th><th>[19, 26, 24]</th></tr>
<tr><th>PCIE:DRP76</th><th>[19, 27, 39]</th><th>[19, 26, 39]</th><th>[19, 27, 38]</th><th>[19, 26, 38]</th><th>[19, 27, 37]</th><th>[19, 26, 37]</th><th>[19, 27, 36]</th><th>[19, 26, 36]</th><th>[19, 27, 35]</th><th>[19, 26, 35]</th><th>[19, 27, 34]</th><th>[19, 26, 34]</th><th>[19, 27, 33]</th><th>[19, 26, 33]</th><th>[19, 27, 32]</th><th>[19, 26, 32]</th></tr>
<tr><th>PCIE:DRP77</th><th>[19, 27, 47]</th><th>[19, 26, 47]</th><th>[19, 27, 46]</th><th>[19, 26, 46]</th><th>[19, 27, 45]</th><th>[19, 26, 45]</th><th>[19, 27, 44]</th><th>[19, 26, 44]</th><th>[19, 27, 43]</th><th>[19, 26, 43]</th><th>[19, 27, 42]</th><th>[19, 26, 42]</th><th>[19, 27, 41]</th><th>[19, 26, 41]</th><th>[19, 27, 40]</th><th>[19, 26, 40]</th></tr>
<tr><th>PCIE:DSN_CAP_ID</th><th>[4, 27, 39]</th><th>[4, 26, 39]</th><th>[4, 27, 38]</th><th>[4, 26, 38]</th><th>[4, 27, 37]</th><th>[4, 26, 37]</th><th>[4, 27, 36]</th><th>[4, 26, 36]</th><th>[4, 27, 35]</th><th>[4, 26, 35]</th><th>[4, 27, 34]</th><th>[4, 26, 34]</th><th>[4, 27, 33]</th><th>[4, 26, 33]</th><th>[4, 27, 32]</th><th>[4, 26, 32]</th></tr>
<tr><th>PCIE:SUBSYSTEM_ID</th><th>[10, 27, 15]</th><th>[10, 26, 15]</th><th>[10, 27, 14]</th><th>[10, 26, 14]</th><th>[10, 27, 13]</th><th>[10, 26, 13]</th><th>[10, 27, 12]</th><th>[10, 26, 12]</th><th>[10, 27, 11]</th><th>[10, 26, 11]</th><th>[10, 27, 10]</th><th>[10, 26, 10]</th><th>[10, 27, 9]</th><th>[10, 26, 9]</th><th>[10, 27, 8]</th><th>[10, 26, 8]</th></tr>
<tr><th>PCIE:SUBSYSTEM_VENDOR_ID</th><th>[10, 27, 23]</th><th>[10, 26, 23]</th><th>[10, 27, 22]</th><th>[10, 26, 22]</th><th>[10, 27, 21]</th><th>[10, 26, 21]</th><th>[10, 27, 20]</th><th>[10, 26, 20]</th><th>[10, 27, 19]</th><th>[10, 26, 19]</th><th>[10, 27, 18]</th><th>[10, 26, 18]</th><th>[10, 27, 17]</th><th>[10, 26, 17]</th><th>[10, 27, 16]</th><th>[10, 26, 16]</th></tr>
<tr><th>PCIE:VC_CAP_ID</th><th>[10, 27, 47]</th><th>[10, 26, 47]</th><th>[10, 27, 46]</th><th>[10, 26, 46]</th><th>[10, 27, 45]</th><th>[10, 26, 45]</th><th>[10, 27, 44]</th><th>[10, 26, 44]</th><th>[10, 27, 43]</th><th>[10, 26, 43]</th><th>[10, 27, 42]</th><th>[10, 26, 42]</th><th>[10, 27, 41]</th><th>[10, 26, 41]</th><th>[10, 27, 40]</th><th>[10, 26, 40]</th></tr>
<tr><th>PCIE:VENDOR_ID</th><th>[11, 27, 15]</th><th>[11, 26, 15]</th><th>[11, 27, 14]</th><th>[11, 26, 14]</th><th>[11, 27, 13]</th><th>[11, 26, 13]</th><th>[11, 27, 12]</th><th>[11, 26, 12]</th><th>[11, 27, 11]</th><th>[11, 26, 11]</th><th>[11, 27, 10]</th><th>[11, 26, 10]</th><th>[11, 27, 9]</th><th>[11, 26, 9]</th><th>[11, 27, 8]</th><th>[11, 26, 8]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_ID</th><th>[11, 27, 31]</th><th>[11, 26, 31]</th><th>[11, 27, 30]</th><th>[11, 26, 30]</th><th>[11, 27, 29]</th><th>[11, 26, 29]</th><th>[11, 27, 28]</th><th>[11, 26, 28]</th><th>[11, 27, 27]</th><th>[11, 26, 27]</th><th>[11, 27, 26]</th><th>[11, 26, 26]</th><th>[11, 27, 25]</th><th>[11, 26, 25]</th><th>[11, 27, 24]</th><th>[11, 26, 24]</th></tr>
<tr><th>PCIE:VSEC_CAP_ID</th><th>[11, 27, 47]</th><th>[11, 26, 47]</th><th>[11, 27, 46]</th><th>[11, 26, 46]</th><th>[11, 27, 45]</th><th>[11, 26, 45]</th><th>[11, 27, 44]</th><th>[11, 26, 44]</th><th>[11, 27, 43]</th><th>[11, 26, 43]</th><th>[11, 27, 42]</th><th>[11, 26, 42]</th><th>[11, 27, 41]</th><th>[11, 26, 41]</th><th>[11, 27, 40]</th><th>[11, 26, 40]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSI"></div>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_INT_MSG_NUM_MSIX"></div>
<div id="bits-xc6v-PCIE-PCIE:INFER_EI"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_INT_MSG_NUM"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_PMESUPPORT"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_TX_LASTPACKET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_INT_MSG_NUM_MSI</th><th>[0, 26, 18]</th><th>[0, 27, 17]</th><th>[0, 26, 17]</th><th>[0, 27, 16]</th><th>[0, 26, 16]</th></tr>
<tr><th>PCIE:AER_CAP_INT_MSG_NUM_MSIX</th><th>[0, 27, 20]</th><th>[0, 26, 20]</th><th>[0, 27, 19]</th><th>[0, 26, 19]</th><th>[0, 27, 18]</th></tr>
<tr><th>PCIE:INFER_EI</th><th>[12, 27, 44]</th><th>[12, 26, 44]</th><th>[12, 27, 43]</th><th>[12, 26, 43]</th><th>[12, 27, 42]</th></tr>
<tr><th>PCIE:PCIE_CAP_INT_MSG_NUM</th><th>[8, 26, 6]</th><th>[8, 27, 5]</th><th>[8, 26, 5]</th><th>[8, 27, 4]</th><th>[8, 26, 4]</th></tr>
<tr><th>PCIE:PM_CAP_PMESUPPORT</th><th>[8, 26, 35]</th><th>[8, 27, 34]</th><th>[8, 26, 34]</th><th>[8, 27, 33]</th><th>[8, 26, 33]</th></tr>
<tr><th>PCIE:VC0_TX_LASTPACKET</th><th>[14, 27, 37]</th><th>[14, 26, 37]</th><th>[14, 27, 36]</th><th>[14, 26, 36]</th><th>[14, 27, 35]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:AER_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:DSN_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:DSN_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:VC_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:VC_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_LENGTH"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_NEXTPTR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_BASE_PTR</th><th>[0, 27, 29]</th><th>[0, 26, 29]</th><th>[0, 27, 28]</th><th>[0, 26, 28]</th><th>[0, 27, 27]</th><th>[0, 26, 27]</th><th>[0, 27, 26]</th><th>[0, 26, 26]</th><th>[0, 27, 25]</th><th>[0, 26, 25]</th><th>[0, 27, 24]</th><th>[0, 26, 24]</th></tr>
<tr><th>PCIE:AER_CAP_NEXTPTR</th><th>[0, 27, 37]</th><th>[0, 26, 37]</th><th>[0, 27, 36]</th><th>[0, 26, 36]</th><th>[0, 27, 35]</th><th>[0, 26, 35]</th><th>[0, 27, 34]</th><th>[0, 26, 34]</th><th>[0, 27, 33]</th><th>[0, 26, 33]</th><th>[0, 27, 32]</th><th>[0, 26, 32]</th></tr>
<tr><th>PCIE:DSN_BASE_PTR</th><th>[4, 27, 29]</th><th>[4, 26, 29]</th><th>[4, 27, 28]</th><th>[4, 26, 28]</th><th>[4, 27, 27]</th><th>[4, 26, 27]</th><th>[4, 27, 26]</th><th>[4, 26, 26]</th><th>[4, 27, 25]</th><th>[4, 26, 25]</th><th>[4, 27, 24]</th><th>[4, 26, 24]</th></tr>
<tr><th>PCIE:DSN_CAP_NEXTPTR</th><th>[4, 27, 45]</th><th>[4, 26, 45]</th><th>[4, 27, 44]</th><th>[4, 26, 44]</th><th>[4, 27, 43]</th><th>[4, 26, 43]</th><th>[4, 27, 42]</th><th>[4, 26, 42]</th><th>[4, 27, 41]</th><th>[4, 26, 41]</th><th>[4, 27, 40]</th><th>[4, 26, 40]</th></tr>
<tr><th>PCIE:VC_BASE_PTR</th><th>[10, 27, 29]</th><th>[10, 26, 29]</th><th>[10, 27, 28]</th><th>[10, 26, 28]</th><th>[10, 27, 27]</th><th>[10, 26, 27]</th><th>[10, 27, 26]</th><th>[10, 26, 26]</th><th>[10, 27, 25]</th><th>[10, 26, 25]</th><th>[10, 27, 24]</th><th>[10, 26, 24]</th></tr>
<tr><th>PCIE:VC_CAP_NEXTPTR</th><th>[10, 27, 37]</th><th>[10, 26, 37]</th><th>[10, 27, 36]</th><th>[10, 26, 36]</th><th>[10, 27, 35]</th><th>[10, 26, 35]</th><th>[10, 27, 34]</th><th>[10, 26, 34]</th><th>[10, 27, 33]</th><th>[10, 26, 33]</th><th>[10, 27, 32]</th><th>[10, 26, 32]</th></tr>
<tr><th>PCIE:VSEC_BASE_PTR</th><th>[11, 27, 21]</th><th>[11, 26, 21]</th><th>[11, 27, 20]</th><th>[11, 26, 20]</th><th>[11, 27, 19]</th><th>[11, 26, 19]</th><th>[11, 27, 18]</th><th>[11, 26, 18]</th><th>[11, 27, 17]</th><th>[11, 26, 17]</th><th>[11, 27, 16]</th><th>[11, 26, 16]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_LENGTH</th><th>[11, 27, 37]</th><th>[11, 26, 37]</th><th>[11, 27, 36]</th><th>[11, 26, 36]</th><th>[11, 27, 35]</th><th>[11, 26, 35]</th><th>[11, 27, 34]</th><th>[11, 26, 34]</th><th>[11, 27, 33]</th><th>[11, 26, 33]</th><th>[11, 27, 32]</th><th>[11, 26, 32]</th></tr>
<tr><th>PCIE:VSEC_CAP_NEXTPTR</th><th>[12, 26, 6]</th><th>[12, 27, 5]</th><th>[12, 26, 5]</th><th>[12, 27, 4]</th><th>[12, 26, 4]</th><th>[12, 27, 3]</th><th>[12, 26, 3]</th><th>[12, 27, 2]</th><th>[12, 26, 2]</th><th>[12, 27, 1]</th><th>[12, 26, 1]</th><th>[12, 27, 0]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:BAR0"></div>
<div id="bits-xc6v-PCIE-PCIE:BAR1"></div>
<div id="bits-xc6v-PCIE-PCIE:BAR2"></div>
<div id="bits-xc6v-PCIE-PCIE:BAR3"></div>
<div id="bits-xc6v-PCIE-PCIE:BAR4"></div>
<div id="bits-xc6v-PCIE-PCIE:BAR5"></div>
<div id="bits-xc6v-PCIE-PCIE:CARDBUS_CIS_POINTER"></div>
<div id="bits-xc6v-PCIE-PCIE:EXPANSION_ROM"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_WORD0"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_WORD1"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_WORD2"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_WORD3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:BAR0</th><th>[1, 27, 7]</th><th>[1, 26, 7]</th><th>[1, 27, 6]</th><th>[1, 26, 6]</th><th>[1, 27, 5]</th><th>[1, 26, 5]</th><th>[1, 27, 4]</th><th>[1, 26, 4]</th><th>[1, 27, 3]</th><th>[1, 26, 3]</th><th>[1, 27, 2]</th><th>[1, 26, 2]</th><th>[1, 27, 1]</th><th>[1, 26, 1]</th><th>[1, 27, 0]</th><th>[1, 26, 0]</th><th>[0, 27, 47]</th><th>[0, 26, 47]</th><th>[0, 27, 46]</th><th>[0, 26, 46]</th><th>[0, 27, 45]</th><th>[0, 26, 45]</th><th>[0, 27, 44]</th><th>[0, 26, 44]</th><th>[0, 27, 43]</th><th>[0, 26, 43]</th><th>[0, 27, 42]</th><th>[0, 26, 42]</th><th>[0, 27, 41]</th><th>[0, 26, 41]</th><th>[0, 27, 40]</th><th>[0, 26, 40]</th></tr>
<tr><th>PCIE:BAR1</th><th>[1, 27, 23]</th><th>[1, 26, 23]</th><th>[1, 27, 22]</th><th>[1, 26, 22]</th><th>[1, 27, 21]</th><th>[1, 26, 21]</th><th>[1, 27, 20]</th><th>[1, 26, 20]</th><th>[1, 27, 19]</th><th>[1, 26, 19]</th><th>[1, 27, 18]</th><th>[1, 26, 18]</th><th>[1, 27, 17]</th><th>[1, 26, 17]</th><th>[1, 27, 16]</th><th>[1, 26, 16]</th><th>[1, 27, 15]</th><th>[1, 26, 15]</th><th>[1, 27, 14]</th><th>[1, 26, 14]</th><th>[1, 27, 13]</th><th>[1, 26, 13]</th><th>[1, 27, 12]</th><th>[1, 26, 12]</th><th>[1, 27, 11]</th><th>[1, 26, 11]</th><th>[1, 27, 10]</th><th>[1, 26, 10]</th><th>[1, 27, 9]</th><th>[1, 26, 9]</th><th>[1, 27, 8]</th><th>[1, 26, 8]</th></tr>
<tr><th>PCIE:BAR2</th><th>[1, 27, 39]</th><th>[1, 26, 39]</th><th>[1, 27, 38]</th><th>[1, 26, 38]</th><th>[1, 27, 37]</th><th>[1, 26, 37]</th><th>[1, 27, 36]</th><th>[1, 26, 36]</th><th>[1, 27, 35]</th><th>[1, 26, 35]</th><th>[1, 27, 34]</th><th>[1, 26, 34]</th><th>[1, 27, 33]</th><th>[1, 26, 33]</th><th>[1, 27, 32]</th><th>[1, 26, 32]</th><th>[1, 27, 31]</th><th>[1, 26, 31]</th><th>[1, 27, 30]</th><th>[1, 26, 30]</th><th>[1, 27, 29]</th><th>[1, 26, 29]</th><th>[1, 27, 28]</th><th>[1, 26, 28]</th><th>[1, 27, 27]</th><th>[1, 26, 27]</th><th>[1, 27, 26]</th><th>[1, 26, 26]</th><th>[1, 27, 25]</th><th>[1, 26, 25]</th><th>[1, 27, 24]</th><th>[1, 26, 24]</th></tr>
<tr><th>PCIE:BAR3</th><th>[2, 27, 7]</th><th>[2, 26, 7]</th><th>[2, 27, 6]</th><th>[2, 26, 6]</th><th>[2, 27, 5]</th><th>[2, 26, 5]</th><th>[2, 27, 4]</th><th>[2, 26, 4]</th><th>[2, 27, 3]</th><th>[2, 26, 3]</th><th>[2, 27, 2]</th><th>[2, 26, 2]</th><th>[2, 27, 1]</th><th>[2, 26, 1]</th><th>[2, 27, 0]</th><th>[2, 26, 0]</th><th>[1, 27, 47]</th><th>[1, 26, 47]</th><th>[1, 27, 46]</th><th>[1, 26, 46]</th><th>[1, 27, 45]</th><th>[1, 26, 45]</th><th>[1, 27, 44]</th><th>[1, 26, 44]</th><th>[1, 27, 43]</th><th>[1, 26, 43]</th><th>[1, 27, 42]</th><th>[1, 26, 42]</th><th>[1, 27, 41]</th><th>[1, 26, 41]</th><th>[1, 27, 40]</th><th>[1, 26, 40]</th></tr>
<tr><th>PCIE:BAR4</th><th>[2, 27, 23]</th><th>[2, 26, 23]</th><th>[2, 27, 22]</th><th>[2, 26, 22]</th><th>[2, 27, 21]</th><th>[2, 26, 21]</th><th>[2, 27, 20]</th><th>[2, 26, 20]</th><th>[2, 27, 19]</th><th>[2, 26, 19]</th><th>[2, 27, 18]</th><th>[2, 26, 18]</th><th>[2, 27, 17]</th><th>[2, 26, 17]</th><th>[2, 27, 16]</th><th>[2, 26, 16]</th><th>[2, 27, 15]</th><th>[2, 26, 15]</th><th>[2, 27, 14]</th><th>[2, 26, 14]</th><th>[2, 27, 13]</th><th>[2, 26, 13]</th><th>[2, 27, 12]</th><th>[2, 26, 12]</th><th>[2, 27, 11]</th><th>[2, 26, 11]</th><th>[2, 27, 10]</th><th>[2, 26, 10]</th><th>[2, 27, 9]</th><th>[2, 26, 9]</th><th>[2, 27, 8]</th><th>[2, 26, 8]</th></tr>
<tr><th>PCIE:BAR5</th><th>[2, 27, 39]</th><th>[2, 26, 39]</th><th>[2, 27, 38]</th><th>[2, 26, 38]</th><th>[2, 27, 37]</th><th>[2, 26, 37]</th><th>[2, 27, 36]</th><th>[2, 26, 36]</th><th>[2, 27, 35]</th><th>[2, 26, 35]</th><th>[2, 27, 34]</th><th>[2, 26, 34]</th><th>[2, 27, 33]</th><th>[2, 26, 33]</th><th>[2, 27, 32]</th><th>[2, 26, 32]</th><th>[2, 27, 31]</th><th>[2, 26, 31]</th><th>[2, 27, 30]</th><th>[2, 26, 30]</th><th>[2, 27, 29]</th><th>[2, 26, 29]</th><th>[2, 27, 28]</th><th>[2, 26, 28]</th><th>[2, 27, 27]</th><th>[2, 26, 27]</th><th>[2, 27, 26]</th><th>[2, 26, 26]</th><th>[2, 27, 25]</th><th>[2, 26, 25]</th><th>[2, 27, 24]</th><th>[2, 26, 24]</th></tr>
<tr><th>PCIE:CARDBUS_CIS_POINTER</th><th>[3, 27, 31]</th><th>[3, 26, 31]</th><th>[3, 27, 30]</th><th>[3, 26, 30]</th><th>[3, 27, 29]</th><th>[3, 26, 29]</th><th>[3, 27, 28]</th><th>[3, 26, 28]</th><th>[3, 27, 27]</th><th>[3, 26, 27]</th><th>[3, 27, 26]</th><th>[3, 26, 26]</th><th>[3, 27, 25]</th><th>[3, 26, 25]</th><th>[3, 27, 24]</th><th>[3, 26, 24]</th><th>[3, 27, 23]</th><th>[3, 26, 23]</th><th>[3, 27, 22]</th><th>[3, 26, 22]</th><th>[3, 27, 21]</th><th>[3, 26, 21]</th><th>[3, 27, 20]</th><th>[3, 26, 20]</th><th>[3, 27, 19]</th><th>[3, 26, 19]</th><th>[3, 27, 18]</th><th>[3, 26, 18]</th><th>[3, 27, 17]</th><th>[3, 26, 17]</th><th>[3, 27, 16]</th><th>[3, 26, 16]</th></tr>
<tr><th>PCIE:EXPANSION_ROM</th><th>[3, 27, 7]</th><th>[3, 26, 7]</th><th>[3, 27, 6]</th><th>[3, 26, 6]</th><th>[3, 27, 5]</th><th>[3, 26, 5]</th><th>[3, 27, 4]</th><th>[3, 26, 4]</th><th>[3, 27, 3]</th><th>[3, 26, 3]</th><th>[3, 27, 2]</th><th>[3, 26, 2]</th><th>[3, 27, 1]</th><th>[3, 26, 1]</th><th>[3, 27, 0]</th><th>[3, 26, 0]</th><th>[2, 27, 47]</th><th>[2, 26, 47]</th><th>[2, 27, 46]</th><th>[2, 26, 46]</th><th>[2, 27, 45]</th><th>[2, 26, 45]</th><th>[2, 27, 44]</th><th>[2, 26, 44]</th><th>[2, 27, 43]</th><th>[2, 26, 43]</th><th>[2, 27, 42]</th><th>[2, 26, 42]</th><th>[2, 27, 41]</th><th>[2, 26, 41]</th><th>[2, 27, 40]</th><th>[2, 26, 40]</th></tr>
<tr><th>PCIE:SPARE_WORD0</th><th>[15, 27, 47]</th><th>[15, 26, 47]</th><th>[15, 27, 46]</th><th>[15, 26, 46]</th><th>[15, 27, 45]</th><th>[15, 26, 45]</th><th>[15, 27, 44]</th><th>[15, 26, 44]</th><th>[15, 27, 43]</th><th>[15, 26, 43]</th><th>[15, 27, 42]</th><th>[15, 26, 42]</th><th>[15, 27, 41]</th><th>[15, 26, 41]</th><th>[15, 27, 40]</th><th>[15, 26, 40]</th><th>[15, 27, 39]</th><th>[15, 26, 39]</th><th>[15, 27, 38]</th><th>[15, 26, 38]</th><th>[15, 27, 37]</th><th>[15, 26, 37]</th><th>[15, 27, 36]</th><th>[15, 26, 36]</th><th>[15, 27, 35]</th><th>[15, 26, 35]</th><th>[15, 27, 34]</th><th>[15, 26, 34]</th><th>[15, 27, 33]</th><th>[15, 26, 33]</th><th>[15, 27, 32]</th><th>[15, 26, 32]</th></tr>
<tr><th>PCIE:SPARE_WORD1</th><th>[16, 27, 15]</th><th>[16, 26, 15]</th><th>[16, 27, 14]</th><th>[16, 26, 14]</th><th>[16, 27, 13]</th><th>[16, 26, 13]</th><th>[16, 27, 12]</th><th>[16, 26, 12]</th><th>[16, 27, 11]</th><th>[16, 26, 11]</th><th>[16, 27, 10]</th><th>[16, 26, 10]</th><th>[16, 27, 9]</th><th>[16, 26, 9]</th><th>[16, 27, 8]</th><th>[16, 26, 8]</th><th>[16, 27, 7]</th><th>[16, 26, 7]</th><th>[16, 27, 6]</th><th>[16, 26, 6]</th><th>[16, 27, 5]</th><th>[16, 26, 5]</th><th>[16, 27, 4]</th><th>[16, 26, 4]</th><th>[16, 27, 3]</th><th>[16, 26, 3]</th><th>[16, 27, 2]</th><th>[16, 26, 2]</th><th>[16, 27, 1]</th><th>[16, 26, 1]</th><th>[16, 27, 0]</th><th>[16, 26, 0]</th></tr>
<tr><th>PCIE:SPARE_WORD2</th><th>[16, 27, 31]</th><th>[16, 26, 31]</th><th>[16, 27, 30]</th><th>[16, 26, 30]</th><th>[16, 27, 29]</th><th>[16, 26, 29]</th><th>[16, 27, 28]</th><th>[16, 26, 28]</th><th>[16, 27, 27]</th><th>[16, 26, 27]</th><th>[16, 27, 26]</th><th>[16, 26, 26]</th><th>[16, 27, 25]</th><th>[16, 26, 25]</th><th>[16, 27, 24]</th><th>[16, 26, 24]</th><th>[16, 27, 23]</th><th>[16, 26, 23]</th><th>[16, 27, 22]</th><th>[16, 26, 22]</th><th>[16, 27, 21]</th><th>[16, 26, 21]</th><th>[16, 27, 20]</th><th>[16, 26, 20]</th><th>[16, 27, 19]</th><th>[16, 26, 19]</th><th>[16, 27, 18]</th><th>[16, 26, 18]</th><th>[16, 27, 17]</th><th>[16, 26, 17]</th><th>[16, 27, 16]</th><th>[16, 26, 16]</th></tr>
<tr><th>PCIE:SPARE_WORD3</th><th>[16, 27, 47]</th><th>[16, 26, 47]</th><th>[16, 27, 46]</th><th>[16, 26, 46]</th><th>[16, 27, 45]</th><th>[16, 26, 45]</th><th>[16, 27, 44]</th><th>[16, 26, 44]</th><th>[16, 27, 43]</th><th>[16, 26, 43]</th><th>[16, 27, 42]</th><th>[16, 26, 42]</th><th>[16, 27, 41]</th><th>[16, 26, 41]</th><th>[16, 27, 40]</th><th>[16, 26, 40]</th><th>[16, 27, 39]</th><th>[16, 26, 39]</th><th>[16, 27, 38]</th><th>[16, 26, 38]</th><th>[16, 27, 37]</th><th>[16, 26, 37]</th><th>[16, 27, 36]</th><th>[16, 26, 36]</th><th>[16, 27, 35]</th><th>[16, 26, 35]</th><th>[16, 27, 34]</th><th>[16, 26, 34]</th><th>[16, 27, 33]</th><th>[16, 26, 33]</th><th>[16, 27, 32]</th><th>[16, 26, 32]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:AER_CAP_VERSION"></div>
<div id="bits-xc6v-PCIE-PCIE:CPL_TIMEOUT_RANGES_SUPPORTED"></div>
<div id="bits-xc6v-PCIE-PCIE:DSN_CAP_VERSION"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_SPEED"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CTRL2_TARGET_LINK_SPEED"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_VERSION"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_DEVICE_PORT_TYPE"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_REVISION"></div>
<div id="bits-xc6v-PCIE-PCIE:VC_CAP_VERSION"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_HDR_REVISION"></div>
<div id="bits-xc6v-PCIE-PCIE:VSEC_CAP_VERSION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:AER_CAP_VERSION</th><th>[0, 26, 23]</th><th>[0, 27, 22]</th><th>[0, 26, 22]</th><th>[0, 27, 21]</th></tr>
<tr><th>PCIE:CPL_TIMEOUT_RANGES_SUPPORTED</th><th>[3, 27, 46]</th><th>[3, 26, 46]</th><th>[3, 27, 45]</th><th>[3, 26, 45]</th></tr>
<tr><th>PCIE:DSN_CAP_VERSION</th><th>[5, 27, 1]</th><th>[5, 26, 1]</th><th>[5, 27, 0]</th><th>[5, 26, 0]</th></tr>
<tr><th>PCIE:LINK_CAP_MAX_LINK_SPEED</th><th>[5, 27, 46]</th><th>[5, 26, 46]</th><th>[5, 27, 45]</th><th>[5, 26, 45]</th></tr>
<tr><th>PCIE:LINK_CTRL2_TARGET_LINK_SPEED</th><th>[6, 27, 3]</th><th>[6, 26, 3]</th><th>[6, 27, 2]</th><th>[6, 26, 2]</th></tr>
<tr><th>PCIE:PCIE_CAP_CAPABILITY_VERSION</th><th>[8, 27, 1]</th><th>[8, 26, 1]</th><th>[8, 27, 0]</th><th>[8, 26, 0]</th></tr>
<tr><th>PCIE:PCIE_CAP_DEVICE_PORT_TYPE</th><th>[8, 27, 3]</th><th>[8, 26, 3]</th><th>[8, 27, 2]</th><th>[8, 26, 2]</th></tr>
<tr><th>PCIE:PCIE_REVISION</th><th>[8, 27, 15]</th><th>[8, 26, 15]</th><th>[8, 27, 14]</th><th>[8, 26, 14]</th></tr>
<tr><th>PCIE:VC_CAP_VERSION</th><th>[13, 26, 45]</th><th>[13, 27, 44]</th><th>[13, 26, 44]</th><th>[13, 27, 43]</th></tr>
<tr><th>PCIE:VSEC_CAP_HDR_REVISION</th><th>[11, 27, 39]</th><th>[11, 26, 39]</th><th>[11, 27, 38]</th><th>[11, 26, 38]</th></tr>
<tr><th>PCIE:VSEC_CAP_VERSION</th><th>[12, 27, 9]</th><th>[12, 26, 9]</th><th>[12, 27, 8]</th><th>[12, 26, 8]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:CAPABILITIES_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:DNSTREAM_LINK_NUM"></div>
<div id="bits-xc6v-PCIE-PCIE:HEADER_TYPE"></div>
<div id="bits-xc6v-PCIE-PCIE:INTERRUPT_PIN"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN1"></div>
<div id="bits-xc6v-PCIE-PCIE:N_FTS_COMCLK_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:N_FTS_GEN1"></div>
<div id="bits-xc6v-PCIE-PCIE:N_FTS_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_CAPABILITY_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_BASE_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_NEXTPTR"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA0"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA1"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA2"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA3"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA4"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA5"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA6"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA7"></div>
<div id="bits-xc6v-PCIE-PCIE:REVISION_ID"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BYTE0"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BYTE1"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BYTE2"></div>
<div id="bits-xc6v-PCIE-PCIE:SPARE_BYTE3"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CAPABILITIES_PTR</th><th>[3, 27, 11]</th><th>[3, 26, 11]</th><th>[3, 27, 10]</th><th>[3, 26, 10]</th><th>[3, 27, 9]</th><th>[3, 26, 9]</th><th>[3, 27, 8]</th><th>[3, 26, 8]</th></tr>
<tr><th>PCIE:DNSTREAM_LINK_NUM</th><th>[13, 27, 27]</th><th>[13, 26, 27]</th><th>[13, 27, 26]</th><th>[13, 26, 26]</th><th>[13, 27, 25]</th><th>[13, 26, 25]</th><th>[13, 27, 24]</th><th>[13, 26, 24]</th></tr>
<tr><th>PCIE:HEADER_TYPE</th><th>[5, 27, 19]</th><th>[5, 26, 19]</th><th>[5, 27, 18]</th><th>[5, 26, 18]</th><th>[5, 27, 17]</th><th>[5, 26, 17]</th><th>[5, 27, 16]</th><th>[5, 26, 16]</th></tr>
<tr><th>PCIE:INTERRUPT_PIN</th><th>[5, 27, 23]</th><th>[5, 26, 23]</th><th>[5, 27, 22]</th><th>[5, 26, 22]</th><th>[5, 27, 21]</th><th>[5, 26, 21]</th><th>[5, 27, 20]</th><th>[5, 26, 20]</th></tr>
<tr><th>PCIE:MSIX_BASE_PTR</th><th>[6, 27, 35]</th><th>[6, 26, 35]</th><th>[6, 27, 34]</th><th>[6, 26, 34]</th><th>[6, 27, 33]</th><th>[6, 26, 33]</th><th>[6, 27, 32]</th><th>[6, 26, 32]</th></tr>
<tr><th>PCIE:MSIX_CAP_ID</th><th>[6, 27, 39]</th><th>[6, 26, 39]</th><th>[6, 27, 38]</th><th>[6, 26, 38]</th><th>[6, 27, 37]</th><th>[6, 26, 37]</th><th>[6, 27, 36]</th><th>[6, 26, 36]</th></tr>
<tr><th>PCIE:MSIX_CAP_NEXTPTR</th><th>[6, 27, 43]</th><th>[6, 26, 43]</th><th>[6, 27, 42]</th><th>[6, 26, 42]</th><th>[6, 27, 41]</th><th>[6, 26, 41]</th><th>[6, 27, 40]</th><th>[6, 26, 40]</th></tr>
<tr><th>PCIE:MSI_BASE_PTR</th><th>[6, 27, 11]</th><th>[6, 26, 11]</th><th>[6, 27, 10]</th><th>[6, 26, 10]</th><th>[6, 27, 9]</th><th>[6, 26, 9]</th><th>[6, 27, 8]</th><th>[6, 26, 8]</th></tr>
<tr><th>PCIE:MSI_CAP_ID</th><th>[6, 27, 19]</th><th>[6, 26, 19]</th><th>[6, 27, 18]</th><th>[6, 26, 18]</th><th>[6, 27, 17]</th><th>[6, 26, 17]</th><th>[6, 27, 16]</th><th>[6, 26, 16]</th></tr>
<tr><th>PCIE:MSI_CAP_NEXTPTR</th><th>[6, 27, 27]</th><th>[6, 26, 27]</th><th>[6, 27, 26]</th><th>[6, 26, 26]</th><th>[6, 27, 25]</th><th>[6, 26, 25]</th><th>[6, 27, 24]</th><th>[6, 26, 24]</th></tr>
<tr><th>PCIE:N_FTS_COMCLK_GEN1</th><th>[13, 27, 6]</th><th>[13, 26, 6]</th><th>[13, 27, 5]</th><th>[13, 26, 5]</th><th>[13, 27, 4]</th><th>[13, 26, 4]</th><th>[13, 27, 3]</th><th>[13, 26, 3]</th></tr>
<tr><th>PCIE:N_FTS_COMCLK_GEN2</th><th>[13, 27, 11]</th><th>[13, 26, 11]</th><th>[13, 27, 10]</th><th>[13, 26, 10]</th><th>[13, 27, 9]</th><th>[13, 26, 9]</th><th>[13, 27, 8]</th><th>[13, 26, 8]</th></tr>
<tr><th>PCIE:N_FTS_GEN1</th><th>[13, 27, 15]</th><th>[13, 26, 15]</th><th>[13, 27, 14]</th><th>[13, 26, 14]</th><th>[13, 27, 13]</th><th>[13, 26, 13]</th><th>[13, 27, 12]</th><th>[13, 26, 12]</th></tr>
<tr><th>PCIE:N_FTS_GEN2</th><th>[13, 27, 19]</th><th>[13, 26, 19]</th><th>[13, 27, 18]</th><th>[13, 26, 18]</th><th>[13, 27, 17]</th><th>[13, 26, 17]</th><th>[13, 27, 16]</th><th>[13, 26, 16]</th></tr>
<tr><th>PCIE:PCIE_BASE_PTR</th><th>[7, 27, 43]</th><th>[7, 26, 43]</th><th>[7, 27, 42]</th><th>[7, 26, 42]</th><th>[7, 27, 41]</th><th>[7, 26, 41]</th><th>[7, 27, 40]</th><th>[7, 26, 40]</th></tr>
<tr><th>PCIE:PCIE_CAP_CAPABILITY_ID</th><th>[7, 27, 47]</th><th>[7, 26, 47]</th><th>[7, 27, 46]</th><th>[7, 26, 46]</th><th>[7, 27, 45]</th><th>[7, 26, 45]</th><th>[7, 27, 44]</th><th>[7, 26, 44]</th></tr>
<tr><th>PCIE:PCIE_CAP_NEXTPTR</th><th>[8, 27, 11]</th><th>[8, 26, 11]</th><th>[8, 27, 10]</th><th>[8, 26, 10]</th><th>[8, 27, 9]</th><th>[8, 26, 9]</th><th>[8, 27, 8]</th><th>[8, 26, 8]</th></tr>
<tr><th>PCIE:PM_BASE_PTR</th><th>[8, 27, 19]</th><th>[8, 26, 19]</th><th>[8, 27, 18]</th><th>[8, 26, 18]</th><th>[8, 27, 17]</th><th>[8, 26, 17]</th><th>[8, 27, 16]</th><th>[8, 26, 16]</th></tr>
<tr><th>PCIE:PM_CAP_ID</th><th>[8, 27, 27]</th><th>[8, 26, 27]</th><th>[8, 27, 26]</th><th>[8, 26, 26]</th><th>[8, 27, 25]</th><th>[8, 26, 25]</th><th>[8, 27, 24]</th><th>[8, 26, 24]</th></tr>
<tr><th>PCIE:PM_CAP_NEXTPTR</th><th>[8, 27, 31]</th><th>[8, 26, 31]</th><th>[8, 27, 30]</th><th>[8, 26, 30]</th><th>[8, 27, 29]</th><th>[8, 26, 29]</th><th>[8, 27, 28]</th><th>[8, 26, 28]</th></tr>
<tr><th>PCIE:PM_DATA0</th><th>[9, 27, 3]</th><th>[9, 26, 3]</th><th>[9, 27, 2]</th><th>[9, 26, 2]</th><th>[9, 27, 1]</th><th>[9, 26, 1]</th><th>[9, 27, 0]</th><th>[9, 26, 0]</th></tr>
<tr><th>PCIE:PM_DATA1</th><th>[9, 27, 7]</th><th>[9, 26, 7]</th><th>[9, 27, 6]</th><th>[9, 26, 6]</th><th>[9, 27, 5]</th><th>[9, 26, 5]</th><th>[9, 27, 4]</th><th>[9, 26, 4]</th></tr>
<tr><th>PCIE:PM_DATA2</th><th>[9, 27, 11]</th><th>[9, 26, 11]</th><th>[9, 27, 10]</th><th>[9, 26, 10]</th><th>[9, 27, 9]</th><th>[9, 26, 9]</th><th>[9, 27, 8]</th><th>[9, 26, 8]</th></tr>
<tr><th>PCIE:PM_DATA3</th><th>[9, 27, 15]</th><th>[9, 26, 15]</th><th>[9, 27, 14]</th><th>[9, 26, 14]</th><th>[9, 27, 13]</th><th>[9, 26, 13]</th><th>[9, 27, 12]</th><th>[9, 26, 12]</th></tr>
<tr><th>PCIE:PM_DATA4</th><th>[9, 27, 19]</th><th>[9, 26, 19]</th><th>[9, 27, 18]</th><th>[9, 26, 18]</th><th>[9, 27, 17]</th><th>[9, 26, 17]</th><th>[9, 27, 16]</th><th>[9, 26, 16]</th></tr>
<tr><th>PCIE:PM_DATA5</th><th>[9, 27, 23]</th><th>[9, 26, 23]</th><th>[9, 27, 22]</th><th>[9, 26, 22]</th><th>[9, 27, 21]</th><th>[9, 26, 21]</th><th>[9, 27, 20]</th><th>[9, 26, 20]</th></tr>
<tr><th>PCIE:PM_DATA6</th><th>[9, 27, 27]</th><th>[9, 26, 27]</th><th>[9, 27, 26]</th><th>[9, 26, 26]</th><th>[9, 27, 25]</th><th>[9, 26, 25]</th><th>[9, 27, 24]</th><th>[9, 26, 24]</th></tr>
<tr><th>PCIE:PM_DATA7</th><th>[9, 27, 31]</th><th>[9, 26, 31]</th><th>[9, 27, 30]</th><th>[9, 26, 30]</th><th>[9, 27, 29]</th><th>[9, 26, 29]</th><th>[9, 27, 28]</th><th>[9, 26, 28]</th></tr>
<tr><th>PCIE:REVISION_ID</th><th>[9, 27, 35]</th><th>[9, 26, 35]</th><th>[9, 27, 34]</th><th>[9, 26, 34]</th><th>[9, 27, 33]</th><th>[9, 26, 33]</th><th>[9, 27, 32]</th><th>[9, 26, 32]</th></tr>
<tr><th>PCIE:SLOT_CAP_SLOT_POWER_LIMIT_VALUE</th><th>[10, 27, 4]</th><th>[10, 26, 4]</th><th>[10, 27, 3]</th><th>[10, 26, 3]</th><th>[10, 27, 2]</th><th>[10, 26, 2]</th><th>[10, 27, 1]</th><th>[10, 26, 1]</th></tr>
<tr><th>PCIE:SPARE_BYTE0</th><th>[15, 26, 13]</th><th>[15, 27, 12]</th><th>[15, 26, 12]</th><th>[15, 27, 11]</th><th>[15, 26, 11]</th><th>[15, 27, 10]</th><th>[15, 26, 10]</th><th>[15, 27, 9]</th></tr>
<tr><th>PCIE:SPARE_BYTE1</th><th>[15, 27, 19]</th><th>[15, 26, 19]</th><th>[15, 27, 18]</th><th>[15, 26, 18]</th><th>[15, 27, 17]</th><th>[15, 26, 17]</th><th>[15, 27, 16]</th><th>[15, 26, 16]</th></tr>
<tr><th>PCIE:SPARE_BYTE2</th><th>[15, 27, 23]</th><th>[15, 26, 23]</th><th>[15, 27, 22]</th><th>[15, 26, 22]</th><th>[15, 27, 21]</th><th>[15, 26, 21]</th><th>[15, 27, 20]</th><th>[15, 26, 20]</th></tr>
<tr><th>PCIE:SPARE_BYTE3</th><th>[15, 27, 27]</th><th>[15, 26, 27]</th><th>[15, 27, 26]</th><th>[15, 26, 26]</th><th>[15, 27, 25]</th><th>[15, 26, 25]</th><th>[15, 27, 24]</th><th>[15, 26, 24]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:CLASS_CODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CLASS_CODE</th><th>[3, 27, 43]</th><th>[3, 26, 43]</th><th>[3, 27, 42]</th><th>[3, 26, 42]</th><th>[3, 27, 41]</th><th>[3, 26, 41]</th><th>[3, 27, 40]</th><th>[3, 26, 40]</th><th>[3, 27, 39]</th><th>[3, 26, 39]</th><th>[3, 27, 38]</th><th>[3, 26, 38]</th><th>[3, 27, 37]</th><th>[3, 26, 37]</th><th>[3, 27, 36]</th><th>[3, 26, 36]</th><th>[3, 27, 35]</th><th>[3, 26, 35]</th><th>[3, 27, 34]</th><th>[3, 26, 34]</th><th>[3, 27, 33]</th><th>[3, 26, 33]</th><th>[3, 27, 32]</th><th>[3, 26, 32]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_ENDPOINT_L1_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_14_12"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_31_29"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_BIR"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_BIR"></div>
<div id="bits-xc6v-PCIE-PCIE:MSI_CAP_MULTIMSGCAP"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL0_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL1_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL2_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL3_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL4_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL5_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL6_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PGL7_LANE"></div>
<div id="bits-xc6v-PCIE-PCIE:PL_AUTO_CONFIG"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_AUXCURRENT"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_CAP_VERSION"></div>
<div id="bits-xc6v-PCIE-PCIE:USER_CLK_FREQ"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:DEV_CAP_ENDPOINT_L0S_LATENCY</th><th>[4, 26, 1]</th><th>[4, 27, 0]</th><th>[4, 26, 0]</th></tr>
<tr><th>PCIE:DEV_CAP_ENDPOINT_L1_LATENCY</th><th>[4, 27, 2]</th><th>[4, 26, 2]</th><th>[4, 27, 1]</th></tr>
<tr><th>PCIE:DEV_CAP_MAX_PAYLOAD_SUPPORTED</th><th>[4, 26, 5]</th><th>[4, 27, 4]</th><th>[4, 26, 4]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_14_12</th><th>[4, 26, 9]</th><th>[4, 27, 8]</th><th>[4, 26, 8]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_31_29</th><th>[4, 27, 11]</th><th>[4, 26, 11]</th><th>[4, 27, 10]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1</th><th>[5, 26, 33]</th><th>[5, 27, 32]</th><th>[5, 26, 32]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2</th><th>[5, 27, 34]</th><th>[5, 26, 34]</th><th>[5, 27, 33]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN1</th><th>[5, 26, 36]</th><th>[5, 27, 35]</th><th>[5, 26, 35]</th></tr>
<tr><th>PCIE:LINK_CAP_L0S_EXIT_LATENCY_GEN2</th><th>[5, 27, 37]</th><th>[5, 26, 37]</th><th>[5, 27, 36]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1</th><th>[5, 26, 39]</th><th>[5, 27, 38]</th><th>[5, 26, 38]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2</th><th>[5, 26, 41]</th><th>[5, 27, 40]</th><th>[5, 26, 40]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN1</th><th>[5, 27, 42]</th><th>[5, 26, 42]</th><th>[5, 27, 41]</th></tr>
<tr><th>PCIE:LINK_CAP_L1_EXIT_LATENCY_GEN2</th><th>[5, 26, 44]</th><th>[5, 27, 43]</th><th>[5, 26, 43]</th></tr>
<tr><th>PCIE:MSIX_CAP_PBA_BIR</th><th>[6, 27, 45]</th><th>[6, 26, 45]</th><th>[6, 27, 44]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_BIR</th><th>[7, 27, 15]</th><th>[7, 26, 15]</th><th>[7, 27, 14]</th></tr>
<tr><th>PCIE:MSI_CAP_MULTIMSGCAP</th><th>[6, 27, 21]</th><th>[6, 26, 21]</th><th>[6, 27, 20]</th></tr>
<tr><th>PCIE:PGL0_LANE</th><th>[14, 26, 41]</th><th>[14, 27, 40]</th><th>[14, 26, 40]</th></tr>
<tr><th>PCIE:PGL1_LANE</th><th>[14, 27, 42]</th><th>[14, 26, 42]</th><th>[14, 27, 41]</th></tr>
<tr><th>PCIE:PGL2_LANE</th><th>[14, 26, 44]</th><th>[14, 27, 43]</th><th>[14, 26, 43]</th></tr>
<tr><th>PCIE:PGL3_LANE</th><th>[14, 27, 45]</th><th>[14, 26, 45]</th><th>[14, 27, 44]</th></tr>
<tr><th>PCIE:PGL4_LANE</th><th>[14, 26, 47]</th><th>[14, 27, 46]</th><th>[14, 26, 46]</th></tr>
<tr><th>PCIE:PGL5_LANE</th><th>[15, 26, 1]</th><th>[15, 27, 0]</th><th>[15, 26, 0]</th></tr>
<tr><th>PCIE:PGL6_LANE</th><th>[15, 27, 2]</th><th>[15, 26, 2]</th><th>[15, 27, 1]</th></tr>
<tr><th>PCIE:PGL7_LANE</th><th>[15, 26, 4]</th><th>[15, 27, 3]</th><th>[15, 26, 3]</th></tr>
<tr><th>PCIE:PL_AUTO_CONFIG</th><th>[13, 27, 21]</th><th>[13, 26, 21]</th><th>[13, 27, 20]</th></tr>
<tr><th>PCIE:PM_CAP_AUXCURRENT</th><th>[8, 26, 21]</th><th>[8, 27, 20]</th><th>[8, 26, 20]</th></tr>
<tr><th>PCIE:PM_CAP_VERSION</th><th>[8, 26, 37]</th><th>[8, 27, 36]</th><th>[8, 26, 36]</th></tr>
<tr><th>PCIE:USER_CLK_FREQ</th><th>[12, 26, 11]</th><th>[12, 27, 10]</th><th>[12, 26, 10]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT"></div>
<div id="bits-xc6v-PCIE-PCIE:DEV_CAP_RSVD_17_16"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_ASPM_SUPPORT"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_RSVD_23_22"></div>
<div id="bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT_FUNC"></div>
<div id="bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT_FUNC"></div>
<div id="bits-xc6v-PCIE-PCIE:PCIE_CAP_RSVD_15_14"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE0"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE1"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE2"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE3"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE4"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE5"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE6"></div>
<div id="bits-xc6v-PCIE-PCIE:PM_DATA_SCALE7"></div>
<div id="bits-xc6v-PCIE-PCIE:RECRC_CHK"></div>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_RX_RAM_RDATA_LATENCY"></div>
<div id="bits-xc6v-PCIE-PCIE:TL_TX_RAM_RDATA_LATENCY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT</th><th>[4, 26, 6]</th><th>[4, 27, 5]</th></tr>
<tr><th>PCIE:DEV_CAP_RSVD_17_16</th><th>[4, 26, 10]</th><th>[4, 27, 9]</th></tr>
<tr><th>PCIE:LINK_CAP_ASPM_SUPPORT</th><th>[5, 26, 30]</th><th>[5, 27, 29]</th></tr>
<tr><th>PCIE:LINK_CAP_RSVD_23_22</th><th>[5, 27, 47]</th><th>[5, 26, 47]</th></tr>
<tr><th>PCIE:LL_ACK_TIMEOUT_FUNC</th><th>[12, 27, 24]</th><th>[12, 26, 24]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT_FUNC</th><th>[12, 27, 40]</th><th>[12, 26, 40]</th></tr>
<tr><th>PCIE:PCIE_CAP_RSVD_15_14</th><th>[8, 26, 13]</th><th>[8, 27, 12]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE0</th><th>[8, 27, 39]</th><th>[8, 26, 39]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE1</th><th>[8, 27, 40]</th><th>[8, 26, 40]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE2</th><th>[8, 27, 41]</th><th>[8, 26, 41]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE3</th><th>[8, 27, 42]</th><th>[8, 26, 42]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE4</th><th>[8, 27, 43]</th><th>[8, 26, 43]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE5</th><th>[8, 27, 44]</th><th>[8, 26, 44]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE6</th><th>[8, 27, 45]</th><th>[8, 26, 45]</th></tr>
<tr><th>PCIE:PM_DATA_SCALE7</th><th>[8, 27, 46]</th><th>[8, 26, 46]</th></tr>
<tr><th>PCIE:RECRC_CHK</th><th>[14, 27, 38]</th><th>[14, 26, 38]</th></tr>
<tr><th>PCIE:SLOT_CAP_SLOT_POWER_LIMIT_SCALE</th><th>[10, 27, 0]</th><th>[10, 26, 0]</th></tr>
<tr><th>PCIE:TL_RX_RAM_RDATA_LATENCY</th><th>[13, 26, 39]</th><th>[13, 27, 38]</th></tr>
<tr><th>PCIE:TL_TX_RAM_RDATA_LATENCY</th><th>[13, 27, 42]</th><th>[13, 26, 42]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:EXT_CFG_CAP_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:LINK_CAP_MAX_LINK_WIDTH"></div>
<div id="bits-xc6v-PCIE-PCIE:LTSSM_MAX_LINK_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:EXT_CFG_CAP_PTR</th><th>[5, 27, 4]</th><th>[5, 26, 4]</th><th>[5, 27, 3]</th><th>[5, 26, 3]</th><th>[5, 27, 2]</th><th>[5, 26, 2]</th></tr>
<tr><th>PCIE:LINK_CAP_MAX_LINK_WIDTH</th><th>[12, 27, 47]</th><th>[12, 26, 47]</th><th>[12, 27, 46]</th><th>[12, 26, 46]</th><th>[12, 27, 45]</th><th>[12, 26, 45]</th></tr>
<tr><th>PCIE:LTSSM_MAX_LINK_WIDTH</th><th>[13, 27, 2]</th><th>[13, 26, 2]</th><th>[13, 27, 1]</th><th>[13, 26, 1]</th><th>[13, 27, 0]</th><th>[13, 26, 0]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:EXT_CFG_XP_CAP_PTR"></div>
<div id="bits-xc6v-PCIE-PCIE:LAST_CONFIG_DWORD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:EXT_CFG_XP_CAP_PTR</th><th>[5, 27, 12]</th><th>[5, 26, 12]</th><th>[5, 27, 11]</th><th>[5, 26, 11]</th><th>[5, 27, 10]</th><th>[5, 26, 10]</th><th>[5, 27, 9]</th><th>[5, 26, 9]</th><th>[5, 27, 8]</th><th>[5, 26, 8]</th></tr>
<tr><th>PCIE:LAST_CONFIG_DWORD</th><th>[5, 26, 29]</th><th>[5, 27, 28]</th><th>[5, 26, 28]</th><th>[5, 27, 27]</th><th>[5, 26, 27]</th><th>[5, 27, 26]</th><th>[5, 26, 26]</th><th>[5, 27, 25]</th><th>[5, 26, 25]</th><th>[5, 27, 24]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_PBA_OFFSET"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_OFFSET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:MSIX_CAP_PBA_OFFSET</th><th>[7, 26, 14]</th><th>[7, 27, 13]</th><th>[7, 26, 13]</th><th>[7, 27, 12]</th><th>[7, 26, 12]</th><th>[7, 27, 11]</th><th>[7, 26, 11]</th><th>[7, 27, 10]</th><th>[7, 26, 10]</th><th>[7, 27, 9]</th><th>[7, 26, 9]</th><th>[7, 27, 8]</th><th>[7, 26, 8]</th><th>[7, 27, 7]</th><th>[7, 26, 7]</th><th>[7, 27, 6]</th><th>[7, 26, 6]</th><th>[7, 27, 5]</th><th>[7, 26, 5]</th><th>[7, 27, 4]</th><th>[7, 26, 4]</th><th>[7, 27, 3]</th><th>[7, 26, 3]</th><th>[7, 27, 2]</th><th>[7, 26, 2]</th><th>[7, 27, 1]</th><th>[7, 26, 1]</th><th>[7, 27, 0]</th><th>[7, 26, 0]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_OFFSET</th><th>[7, 26, 30]</th><th>[7, 27, 29]</th><th>[7, 26, 29]</th><th>[7, 27, 28]</th><th>[7, 26, 28]</th><th>[7, 27, 27]</th><th>[7, 26, 27]</th><th>[7, 27, 26]</th><th>[7, 26, 26]</th><th>[7, 27, 25]</th><th>[7, 26, 25]</th><th>[7, 27, 24]</th><th>[7, 26, 24]</th><th>[7, 27, 23]</th><th>[7, 26, 23]</th><th>[7, 27, 22]</th><th>[7, 26, 22]</th><th>[7, 27, 21]</th><th>[7, 26, 21]</th><th>[7, 27, 20]</th><th>[7, 26, 20]</th><th>[7, 27, 19]</th><th>[7, 26, 19]</th><th>[7, 27, 18]</th><th>[7, 26, 18]</th><th>[7, 27, 17]</th><th>[7, 26, 17]</th><th>[7, 27, 16]</th><th>[7, 26, 16]</th></tr>
<tr><td>Non-inverted</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:ENABLE_MSG_ROUTE"></div>
<div id="bits-xc6v-PCIE-PCIE:MSIX_CAP_TABLE_SIZE"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CD"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PD"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:ENABLE_MSG_ROUTE</th><th>[13, 26, 37]</th><th>[13, 27, 36]</th><th>[13, 26, 36]</th><th>[13, 27, 35]</th><th>[13, 26, 35]</th><th>[13, 27, 34]</th><th>[13, 26, 34]</th><th>[13, 27, 33]</th><th>[13, 26, 33]</th><th>[13, 27, 32]</th><th>[13, 26, 32]</th></tr>
<tr><th>PCIE:MSIX_CAP_TABLE_SIZE</th><th>[7, 26, 37]</th><th>[7, 27, 36]</th><th>[7, 26, 36]</th><th>[7, 27, 35]</th><th>[7, 26, 35]</th><th>[7, 27, 34]</th><th>[7, 26, 34]</th><th>[7, 27, 33]</th><th>[7, 26, 33]</th><th>[7, 27, 32]</th><th>[7, 26, 32]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_CD</th><th>[14, 26, 13]</th><th>[14, 27, 12]</th><th>[14, 26, 12]</th><th>[14, 27, 11]</th><th>[14, 26, 11]</th><th>[14, 27, 10]</th><th>[14, 26, 10]</th><th>[14, 27, 9]</th><th>[14, 26, 9]</th><th>[14, 27, 8]</th><th>[14, 26, 8]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_PD</th><th>[14, 26, 29]</th><th>[14, 27, 28]</th><th>[14, 26, 28]</th><th>[14, 27, 27]</th><th>[14, 26, 27]</th><th>[14, 27, 26]</th><th>[14, 26, 26]</th><th>[14, 27, 25]</th><th>[14, 26, 25]</th><th>[14, 27, 24]</th><th>[14, 26, 24]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_RX_RAM_LIMIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:SLOT_CAP_PHYSICAL_SLOT_NUM</th><th>[9, 27, 46]</th><th>[9, 26, 46]</th><th>[9, 27, 45]</th><th>[9, 26, 45]</th><th>[9, 27, 44]</th><th>[9, 26, 44]</th><th>[9, 27, 43]</th><th>[9, 26, 43]</th><th>[9, 27, 42]</th><th>[9, 26, 42]</th><th>[9, 27, 41]</th><th>[9, 26, 41]</th><th>[9, 27, 40]</th></tr>
<tr><th>PCIE:VC0_RX_RAM_LIMIT</th><th>[14, 26, 6]</th><th>[14, 27, 5]</th><th>[14, 26, 5]</th><th>[14, 27, 4]</th><th>[14, 26, 4]</th><th>[14, 27, 3]</th><th>[14, 26, 3]</th><th>[14, 27, 2]</th><th>[14, 26, 2]</th><th>[14, 27, 1]</th><th>[14, 26, 1]</th><th>[14, 27, 0]</th><th>[14, 26, 0]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:LL_ACK_TIMEOUT"></div>
<div id="bits-xc6v-PCIE-PCIE:LL_REPLAY_TIMEOUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:LL_ACK_TIMEOUT</th><th>[12, 26, 23]</th><th>[12, 27, 22]</th><th>[12, 26, 22]</th><th>[12, 27, 21]</th><th>[12, 26, 21]</th><th>[12, 27, 20]</th><th>[12, 26, 20]</th><th>[12, 27, 19]</th><th>[12, 26, 19]</th><th>[12, 27, 18]</th><th>[12, 26, 18]</th><th>[12, 27, 17]</th><th>[12, 26, 17]</th><th>[12, 27, 16]</th><th>[12, 26, 16]</th></tr>
<tr><th>PCIE:LL_REPLAY_TIMEOUT</th><th>[12, 26, 39]</th><th>[12, 27, 38]</th><th>[12, 26, 38]</th><th>[12, 27, 37]</th><th>[12, 26, 37]</th><th>[12, 27, 36]</th><th>[12, 26, 36]</th><th>[12, 27, 35]</th><th>[12, 26, 35]</th><th>[12, 27, 34]</th><th>[12, 26, 34]</th><th>[12, 27, 33]</th><th>[12, 26, 33]</th><th>[12, 27, 32]</th><th>[12, 26, 32]</th></tr>
<tr><td>Non-inverted</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6v-PCIE-PCIE:CRM_MODULE_RSTS"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_CH"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_NPH"></div>
<div id="bits-xc6v-PCIE-PCIE:VC0_TOTAL_CREDITS_PH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PCIE:CRM_MODULE_RSTS</th><th>[12, 27, 14]</th><th>[12, 26, 14]</th><th>[12, 27, 13]</th><th>[12, 26, 13]</th><th>[12, 27, 12]</th><th>[12, 26, 12]</th><th>[12, 27, 11]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_CH</th><th>[14, 26, 19]</th><th>[14, 27, 18]</th><th>[14, 26, 18]</th><th>[14, 27, 17]</th><th>[14, 26, 17]</th><th>[14, 27, 16]</th><th>[14, 26, 16]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_NPH</th><th>[14, 27, 22]</th><th>[14, 26, 22]</th><th>[14, 27, 21]</th><th>[14, 26, 21]</th><th>[14, 27, 20]</th><th>[14, 26, 20]</th><th>[14, 27, 19]</th></tr>
<tr><th>PCIE:VC0_TOTAL_CREDITS_PH</th><th>[14, 26, 35]</th><th>[14, 27, 34]</th><th>[14, 26, 34]</th><th>[14, 27, 33]</th><th>[14, 26, 33]</th><th>[14, 27, 32]</th><th>[14, 26, 32]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="emac.html" class="btn btn-neutral float-left" title="Ethernet MACs" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="gtx.html" class="btn btn-neutral float-right" title="GTX transceivers" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>