Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Dec  9 14:59:17 2025
| Host         : Alienware-M16R2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          20          
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.331     -165.020                     25                  227        0.122        0.000                      0                  227        4.500        0.000                       0                   153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.331     -165.020                     25                  227        0.122        0.000                      0                  227        4.500        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           25  Failing Endpoints,  Worst Slack      -11.331ns,  Total Violation     -165.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.331ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg7/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.266ns  (logic 3.928ns (18.470%)  route 17.338ns (81.530%))
  Logic Levels:           28  (LUT4=5 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    21.100    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    21.224 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    21.798    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    21.922 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    22.378    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.502 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    23.052    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    23.176 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    23.997    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    24.121 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.714    24.835    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124    24.959 r  mfr0/rg0/rg3/U17/data_out_i_5__19/O
                         net (fo=1, routed)           0.607    25.566    mfr0/rg0/rg3/U17/alu0/m0/s13[28]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124    25.690 r  mfr0/rg0/rg3/U17/data_out_i_3__19/O
                         net (fo=3, routed)           0.611    26.301    mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124    26.425 r  mfr0/rg0/rg3/U17/data_out_i_1__18_comp/O
                         net (fo=1, routed)           0.000    26.425    mfr0/rg0/rg7/U16/data_in[0]
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.792    mfr0/rg0/rg7/U16/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U16/data_out_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.077    15.094    mfr0/rg0/rg7/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -26.425    
  -------------------------------------------------------------------
                         slack                                -11.331    

Slack (VIOLATED) :        -11.295ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg7/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.233ns  (logic 3.928ns (18.499%)  route 17.305ns (81.501%))
  Logic Levels:           28  (LUT4=5 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    21.100    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    21.224 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    21.798    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    21.922 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    22.378    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.502 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    23.052    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    23.176 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    23.997    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    24.121 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.592    24.712    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.124    24.836 r  mfr0/rg0/rg3/U17/data_out_i_4__26/O
                         net (fo=3, routed)           0.569    25.405    mfr0/rg0/rg3/U17/alu0/m0/a13/add1/cw_2
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    25.529 r  mfr0/rg0/rg3/U17/data_out_i_4__25/O
                         net (fo=3, routed)           0.738    26.267    mfr0/rg0/rg3/U17/alu0/m0/s13[29]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124    26.391 r  mfr0/rg0/rg3/U17/data_out_i_1__19_comp/O
                         net (fo=1, routed)           0.000    26.391    mfr0/rg0/rg7/U15/data_in[0]
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.792    mfr0/rg0/rg7/U15/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U15/data_out_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.079    15.096    mfr0/rg0/rg7/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -26.391    
  -------------------------------------------------------------------
                         slack                                -11.295    

Slack (VIOLATED) :        -11.037ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg7/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.976ns  (logic 3.928ns (18.726%)  route 17.048ns (81.274%))
  Logic Levels:           28  (LUT4=5 LUT5=1 LUT6=22)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    21.100    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    21.224 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    21.798    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    21.922 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    22.378    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.502 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    23.052    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    23.176 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    23.997    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    24.121 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.714    24.835    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124    24.959 r  mfr0/rg0/rg3/U17/data_out_i_5__19/O
                         net (fo=1, routed)           0.607    25.566    mfr0/rg0/rg3/U17/alu0/m0/s13[28]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124    25.690 r  mfr0/rg0/rg3/U17/data_out_i_3__19/O
                         net (fo=3, routed)           0.321    26.011    mfr0/rg0/rg3/U16/alu0/m0/a14/add1/fa3/cw_0_alias
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    26.135 r  mfr0/rg0/rg3/U16/data_out_i_1__17_comp/O
                         net (fo=1, routed)           0.000    26.135    mfr0/rg0/rg7/U17/data_in[0]
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.792    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.081    15.098    mfr0/rg0/rg7/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -26.135    
  -------------------------------------------------------------------
                         slack                                -11.037    

Slack (VIOLATED) :        -10.888ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg6/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.822ns  (logic 3.804ns (18.269%)  route 17.018ns (81.731%))
  Logic Levels:           27  (LUT2=1 LUT4=6 LUT5=3 LUT6=17)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    21.359    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    21.483 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.587    22.071    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.124    22.195 r  mfr0/rg0/rg2/U17/data_out_i_7__5/O
                         net (fo=4, routed)           0.465    22.660    mfr0/rg0/rg2/U16/cw_2_3
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    22.784 r  mfr0/rg0/rg2/U16/data_out_i_5__23/O
                         net (fo=3, routed)           0.823    23.607    mfr0/rg0/rg2/U16/data_out_reg_4[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I3_O)        0.124    23.731 r  mfr0/rg0/rg2/U16/data_out_i_4__22_rewire/O
                         net (fo=2, routed)           0.568    24.299    mfr0/rg0/rg2/U17/s13[0]
    SLICE_X11Y7          LUT5 (Prop_lut5_I3_O)        0.124    24.423 r  mfr0/rg0/rg2/U17/data_out_i_3__23_rewire/O
                         net (fo=3, routed)           0.766    25.189    mfr0/rg0/rg2/U17/cw_0
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.124    25.313 r  mfr0/rg0/rg2/U17/data_out_i_2__26/O
                         net (fo=1, routed)           0.544    25.857    mfr0/rg0/rg2/U16/data_out_reg_20
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124    25.981 r  mfr0/rg0/rg2/U16/data_out_i_1__13/O
                         net (fo=1, routed)           0.000    25.981    mfr0/rg0/rg6/U17/data_in[0]
    SLICE_X10Y8          FDRE                                         r  mfr0/rg0/rg6/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450    14.791    mfr0/rg0/rg6/U17/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  mfr0/rg0/rg6/U17/data_out_reg/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y8          FDRE (Setup_fdre_C_D)        0.077    15.093    mfr0/rg0/rg6/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -25.981    
  -------------------------------------------------------------------
                         slack                                -10.888    

Slack (VIOLATED) :        -10.879ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg6/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.764ns  (logic 3.928ns (18.917%)  route 16.836ns (81.083%))
  Logic Levels:           28  (LUT4=8 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    21.359    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    21.483 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.587    22.071    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.124    22.195 r  mfr0/rg0/rg2/U17/data_out_i_7__5/O
                         net (fo=4, routed)           0.465    22.660    mfr0/rg0/rg2/U16/cw_2_3
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    22.784 r  mfr0/rg0/rg2/U16/data_out_i_5__23/O
                         net (fo=3, routed)           0.750    23.533    mfr0/rg0/rg2/U16/data_out_reg_4[0]
    SLICE_X11Y1          LUT6 (Prop_lut6_I4_O)        0.124    23.657 r  mfr0/rg0/rg2/U16/data_out_i_6__1/O
                         net (fo=4, routed)           0.434    24.092    mfr0/rg0/rg2/U15/cw_0_3
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.124    24.216 r  mfr0/rg0/rg2/U15/data_out_i_4__23/O
                         net (fo=3, routed)           0.633    24.849    mfr0/rg0/rg2/U16/s13[0]
    SLICE_X10Y7          LUT4 (Prop_lut4_I2_O)        0.124    24.973 r  mfr0/rg0/rg2/U16/data_out_i_3__22/O
                         net (fo=1, routed)           0.548    25.520    mfr0/rg0/rg2/U16/alu0/m0/a14/add1/fa2/cw_1
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.124    25.644 r  mfr0/rg0/rg2/U16/data_out_i_2__27/O
                         net (fo=1, routed)           0.154    25.799    mfr0/rg0/rg2/U15/data_out_reg_10
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124    25.923 r  mfr0/rg0/rg2/U15/data_out_i_1__14/O
                         net (fo=1, routed)           0.000    25.923    mfr0/rg0/rg6/U16/data_in[0]
    SLICE_X11Y9          FDRE                                         r  mfr0/rg0/rg6/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449    14.790    mfr0/rg0/rg6/U16/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  mfr0/rg0/rg6/U16/data_out_reg/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X11Y9          FDRE (Setup_fdre_C_D)        0.029    15.044    mfr0/rg0/rg6/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -25.923    
  -------------------------------------------------------------------
                         slack                                -10.879    

Slack (VIOLATED) :        -10.824ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg7/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.760ns  (logic 3.928ns (18.921%)  route 16.832ns (81.079%))
  Logic Levels:           28  (LUT4=6 LUT5=2 LUT6=20)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    21.100    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    21.224 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    21.798    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    21.922 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    22.378    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.502 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    23.052    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    23.176 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.829    24.005    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124    24.129 r  mfr0/rg0/rg3/U17/data_out_i_7__3/O
                         net (fo=2, routed)           0.441    24.570    mfr0/rg0/rg3/U17/alu0/m0/a12/add1/cw_2
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124    24.694 r  mfr0/rg0/rg3/U17/data_out_i_5__26/O
                         net (fo=3, routed)           0.493    25.187    mfr0/rg0/rg3/U17/alu0/m0/s12[28]
    SLICE_X8Y2           LUT5 (Prop_lut5_I4_O)        0.124    25.311 r  mfr0/rg0/rg3/U17/data_out_i_2__29_comp/O
                         net (fo=1, routed)           0.483    25.794    mfr0/rg0/rg3/U17/data_out_i_2__29_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124    25.918 r  mfr0/rg0/rg3/U17/data_out_i_1__16_comp_1/O
                         net (fo=1, routed)           0.000    25.918    mfr0/rg0/rg7/U18/data_in[0]
    SLICE_X8Y2           FDRE                                         r  mfr0/rg0/rg7/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451    14.792    mfr0/rg0/rg7/U18/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  mfr0/rg0/rg7/U18/data_out_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y2           FDRE (Setup_fdre_C_D)        0.077    15.094    mfr0/rg0/rg7/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -25.918    
  -------------------------------------------------------------------
                         slack                                -10.824    

Slack (VIOLATED) :        -10.586ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg6/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.520ns  (logic 3.944ns (19.221%)  route 16.576ns (80.779%))
  Logic Levels:           26  (LUT3=1 LUT4=6 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    21.359    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    21.483 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.587    22.071    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.124    22.195 r  mfr0/rg0/rg2/U17/data_out_i_7__5/O
                         net (fo=4, routed)           0.465    22.660    mfr0/rg0/rg2/U16/cw_2_3
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    22.784 r  mfr0/rg0/rg2/U16/data_out_i_5__23/O
                         net (fo=3, routed)           0.823    23.607    mfr0/rg0/rg2/U16/data_out_reg_4[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I3_O)        0.124    23.731 r  mfr0/rg0/rg2/U16/data_out_i_4__22_rewire/O
                         net (fo=2, routed)           0.989    24.720    mfr0/rg0/rg2/U18/s13[1]
    SLICE_X10Y8          LUT3 (Prop_lut3_I2_O)        0.157    24.877 r  mfr0/rg0/rg2/U18/data_out_i_2__25_rewire/O
                         net (fo=1, routed)           0.446    25.323    mfr0/rg0/rg2/U17/data_out_reg_16
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.355    25.678 r  mfr0/rg0/rg2/U17/data_out_i_1__12/O
                         net (fo=1, routed)           0.000    25.678    mfr0/rg0/rg6/U18/data_in[0]
    SLICE_X10Y9          FDRE                                         r  mfr0/rg0/rg6/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449    14.790    mfr0/rg0/rg6/U18/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  mfr0/rg0/rg6/U18/data_out_reg/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.077    15.092    mfr0/rg0/rg6/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -25.678    
  -------------------------------------------------------------------
                         slack                                -10.586    

Slack (VIOLATED) :        -10.465ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg6/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.404ns  (logic 3.804ns (18.643%)  route 16.600ns (81.357%))
  Logic Levels:           27  (LUT4=5 LUT5=1 LUT6=21)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    21.100    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    21.224 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    21.798    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    21.922 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    22.378    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    22.502 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    23.052    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    23.176 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    23.997    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    24.121 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.575    24.695    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X10Y1          LUT6 (Prop_lut6_I1_O)        0.124    24.819 r  mfr0/rg0/rg3/U17/data_out_i_4__24/O
                         net (fo=3, routed)           0.619    25.438    mfr0/rg0/rg3/U18/data_out_i_2__29[0]
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    25.562 r  mfr0/rg0/rg3/U18/data_out_i_1__15_comp/O
                         net (fo=1, routed)           0.000    25.562    mfr0/rg0/rg6/U15/data_in[0]
    SLICE_X8Y4           FDRE                                         r  mfr0/rg0/rg6/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450    14.791    mfr0/rg0/rg6/U15/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  mfr0/rg0/rg6/U15/data_out_reg/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.081    15.097    mfr0/rg0/rg6/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -25.562    
  -------------------------------------------------------------------
                         slack                                -10.465    

Slack (VIOLATED) :        -9.686ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg5/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.571ns  (logic 3.680ns (18.804%)  route 15.891ns (81.196%))
  Logic Levels:           26  (LUT4=7 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    20.653    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    20.777 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    21.359    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    21.483 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.760    22.243    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.124    22.367 r  mfr0/rg0/rg2/U17/data_out_i_5__22/O
                         net (fo=3, routed)           0.567    22.935    mfr0/rg0/rg2/U18/s12[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I2_O)        0.124    23.059 r  mfr0/rg0/rg2/U18/data_out_i_4__21/O
                         net (fo=3, routed)           0.592    23.650    mfr0/rg0/rg1/U15/data_out_i_2__24[0]
    SLICE_X10Y11         LUT4 (Prop_lut4_I2_O)        0.124    23.774 r  mfr0/rg0/rg1/U15/data_out_i_3__25/O
                         net (fo=1, routed)           0.304    24.078    mfr0/rg0/rg2/U18/cw_2_20
    SLICE_X11Y10         LUT5 (Prop_lut5_I0_O)        0.124    24.202 r  mfr0/rg0/rg2/U18/data_out_i_2__24/O
                         net (fo=1, routed)           0.402    24.605    mfr0/rg0/rg2/U18/data_out_i_2__24_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124    24.729 r  mfr0/rg0/rg2/U18/data_out_i_1__11/O
                         net (fo=1, routed)           0.000    24.729    mfr0/rg0/rg5/U15/data_in[0]
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.448    14.789    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y11         FDRE (Setup_fdre_C_D)        0.029    15.043    mfr0/rg0/rg5/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -24.729    
  -------------------------------------------------------------------
                         slack                                 -9.686    

Slack (VIOLATED) :        -9.340ns  (required time - arrival time)
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mfr0/rg0/rg5/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.272ns  (logic 3.556ns (18.451%)  route 15.716ns (81.549%))
  Logic Levels:           25  (LUT2=1 LUT4=4 LUT5=2 LUT6=18)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          0.860     6.475    mfr0/rg0/rg0/U17/data_out_reg_0
    SLICE_X2Y8           LUT6 (Prop_lut6_I1_O)        0.124     6.599 r  mfr0/rg0/rg0/U17/data_out_i_11__15/O
                         net (fo=3, routed)           0.595     7.193    mfr0/rg0/rg0/U17/alu0/m0/a1/add0/fa0/cw_2
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.317 r  mfr0/rg0/rg0/U17/data_out_i_12__17/O
                         net (fo=3, routed)           0.484     7.801    mfr0/rg0/rg0/U17/alu0/m0/a2/add0/cw_0
    SLICE_X4Y7           LUT6 (Prop_lut6_I5_O)        0.124     7.925 r  mfr0/rg0/rg0/U17/data_out_i_12__16/O
                         net (fo=5, routed)           0.536     8.461    mfr0/rg0/rg0/U16/cw_0_17
    SLICE_X6Y6           LUT4 (Prop_lut4_I3_O)        0.124     8.585 r  mfr0/rg0/rg0/U16/data_out_i_12__15/O
                         net (fo=4, routed)           0.614     9.199    mfr0/rg0/rg0/U16/cw_1_15
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.124     9.323 r  mfr0/rg0/rg0/U16/data_out_i_14__15_comp/O
                         net (fo=3, routed)           0.441     9.763    mfr0/rg0/rg0/U16/cw_2_3
    SLICE_X4Y8           LUT6 (Prop_lut6_I4_O)        0.124     9.887 r  mfr0/rg0/rg0/U16/data_out_i_16__11/O
                         net (fo=2, routed)           0.454    10.341    mfr0/rg0/rg0/U15/cw_1_9
    SLICE_X5Y6           LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  mfr0/rg0/rg0/U15/data_out_i_16__10/O
                         net (fo=6, routed)           0.659    11.124    mfr0/rg0/rg1/U18/cw_0_38
    SLICE_X5Y6           LUT4 (Prop_lut4_I3_O)        0.124    11.248 r  mfr0/rg0/rg1/U18/data_out_i_22__8/O
                         net (fo=4, routed)           0.459    11.707    mfr0/rg0/rg1/U17/cw_1_12
    SLICE_X5Y9           LUT4 (Prop_lut4_I3_O)        0.124    11.831 r  mfr0/rg0/rg1/U17/data_out_i_18__9_comp/O
                         net (fo=2, routed)           0.694    12.525    mfr0/rg0/rg0/U15/data_out_reg_15[0]_repN_alias
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.124    12.649 r  mfr0/rg0/rg0/U15/data_out_i_15__10_comp/O
                         net (fo=6, routed)           1.083    13.732    mfr0/rg0/rg0/U15/cw_2_9
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.124    13.856 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    14.015    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    14.139 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    14.880    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    15.004 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    15.759    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    15.883 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    16.506    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    16.630 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    17.524    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    17.648 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    18.412    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    18.536 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    19.162    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    19.286 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    19.899    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    20.023 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.644    20.667    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    20.791 r  mfr0/rg0/rg2/U18/data_out_i_6__8_rewire_comp/O
                         net (fo=2, routed)           0.735    21.527    mfr0/rg0/rg1/U15/data_out_i_2__21[0]
    SLICE_X10Y9          LUT5 (Prop_lut5_I3_O)        0.124    21.651 r  mfr0/rg0/rg1/U15/data_out_i_5__21_rewire/O
                         net (fo=3, routed)           0.595    22.245    mfr0/rg0/rg1/U15/s12[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I4_O)        0.124    22.369 r  mfr0/rg0/rg1/U15/data_out_i_4__20/O
                         net (fo=2, routed)           0.559    22.928    mfr0/rg0/rg1/U16/s13[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124    23.052 r  mfr0/rg0/rg1/U16/data_out_i_3__26_comp/O
                         net (fo=3, routed)           0.616    23.668    mfr0/rg0/rg1/U16/cw_1_1
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    23.792 r  mfr0/rg0/rg1/U16/data_out_i_2__23/O
                         net (fo=1, routed)           0.514    24.307    mfr0/rg0/rg1/U15/data_out_reg_13
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124    24.431 r  mfr0/rg0/rg1/U15/data_out_i_1__10/O
                         net (fo=1, routed)           0.000    24.431    mfr0/rg0/rg5/U16/data_in[0]
    SLICE_X12Y10         FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.448    14.789    mfr0/rg0/rg5/U16/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDRE (Setup_fdre_C_D)        0.077    15.091    mfr0/rg0/rg5/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -24.431    
  -------------------------------------------------------------------
                         slack                                 -9.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbC/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.445    dbC/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  dbC/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dbC/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.642    dbC/PB_sync_0_reg_n_0
    SLICE_X13Y14         FDRE                                         r  dbC/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.831     1.958    dbC/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  dbC/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.075     1.520    dbC/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbU/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.588     1.471    dbU/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbU/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  dbU/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.065     1.677    dbU/PB_sync_0
    SLICE_X4Y16          FDRE                                         r  dbU/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.857     1.984    dbU/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbU/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y16          FDRE (Hold_fdre_C_D)         0.075     1.546    dbU/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbL/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.589     1.472    dbL/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  dbL/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dbL/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.692    dbL/PB_sync_0_reg_n_0
    SLICE_X6Y15          FDRE                                         r  dbL/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.858     1.985    dbL/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  dbL/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.060     1.532    dbL/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dbR/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.561     1.444    dbR/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  dbR/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDRE (Prop_fdre_C_Q)         0.164     1.608 r  dbR/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.664    dbR/PB_sync_0_reg_n_0
    SLICE_X8Y16          FDRE                                         r  dbR/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.829     1.956    dbR/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  dbR/PB_sync_1_reg/C
                         clock pessimism             -0.512     1.444    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.060     1.504    dbR/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 scroll0/sFSM/dbD/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/sFSM/dbD/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.565     1.448    scroll0/sFSM/dbD/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  scroll0/sFSM/dbD/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  scroll0/sFSM/dbD/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.056     1.668    scroll0/sFSM/dbD/PB_sync_0_reg_n_0
    SLICE_X14Y9          FDRE                                         r  scroll0/sFSM/dbD/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.835     1.962    scroll0/sFSM/dbD/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  scroll0/sFSM/dbD/PB_sync_1_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y9          FDRE (Hold_fdre_C_D)         0.060     1.508    scroll0/sFSM/dbD/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R0/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R1/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.031%)  route 0.114ns (37.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.581     1.464    scroll0/dH0/c0/R0/R0/U18/clk_IBUF_BUFG
    SLICE_X5Y23          FDRE                                         r  scroll0/dH0/c0/R0/R0/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  scroll0/dH0/c0/R0/R0/U18/data_out_reg/Q
                         net (fo=7, routed)           0.114     1.719    scroll0/dH0/c0/R0/R0/U16/data_out_reg_2
    SLICE_X4Y23          LUT5 (Prop_lut5_I1_O)        0.045     1.764 r  scroll0/dH0/c0/R0/R0/U16/data_out_i_1__22/O
                         net (fo=1, routed)           0.000     1.764    scroll0/dH0/c0/R0/R1/U18/data_out_reg_1[0]
    SLICE_X4Y23          FDRE                                         r  scroll0/dH0/c0/R0/R1/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.849     1.976    scroll0/dH0/c0/R0/R1/U18/clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  scroll0/dH0/c0/R0/R1/U18/data_out_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDRE (Hold_fdre_C_D)         0.092     1.569    scroll0/dH0/c0/R0/R1/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R2/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.172%)  route 0.131ns (40.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.585     1.468    scroll0/dH0/c0/R0/R1/U16/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/Q
                         net (fo=6, routed)           0.131     1.740    scroll0/dH0/c0/R0/R1/U16/data_out_reg_0
    SLICE_X5Y19          LUT4 (Prop_lut4_I0_O)        0.049     1.789 r  scroll0/dH0/c0/R0/R1/U16/data_out_i_1__26/O
                         net (fo=1, routed)           0.000     1.789    scroll0/dH0/c0/R0/R2/U18/data_out_reg_1[0]
    SLICE_X5Y19          FDRE                                         r  scroll0/dH0/c0/R0/R2/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.854     1.981    scroll0/dH0/c0/R0/R2/U18/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  scroll0/dH0/c0/R0/R2/U18/data_out_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.107     1.588    scroll0/dH0/c0/R0/R2/U18/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R1/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.585     1.468    scroll0/dH0/c0/R0/R1/U16/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/Q
                         net (fo=6, routed)           0.131     1.740    scroll0/dH0/c0/R0/R1/U16/data_out_reg_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  scroll0/dH0/c0/R0/R1/U16/data_out_i_1__25/O
                         net (fo=1, routed)           0.000     1.785    scroll0/dH0/c0/R0/R1/U15/Dw[0]
    SLICE_X5Y19          FDRE                                         r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.854     1.981    scroll0/dH0/c0/R0/R1/U15/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  scroll0/dH0/c0/R0/R1/U15/data_out_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.092     1.573    scroll0/dH0/c0/R0/R1/U15/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R2/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.585     1.468    scroll0/dH0/c0/R0/R1/U16/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  scroll0/dH0/c0/R0/R1/U16/data_out_reg/Q
                         net (fo=6, routed)           0.130     1.739    scroll0/dH0/c0/R0/R1/U15/data_out_reg_2
    SLICE_X5Y19          LUT5 (Prop_lut5_I2_O)        0.045     1.784 r  scroll0/dH0/c0/R0/R1/U15/data_out_i_1__27/O
                         net (fo=1, routed)           0.000     1.784    scroll0/dH0/c0/R0/R2/U17/data_out_reg_1[0]
    SLICE_X5Y19          FDRE                                         r  scroll0/dH0/c0/R0/R2/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.854     1.981    scroll0/dH0/c0/R0/R2/U17/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  scroll0/dH0/c0/R0/R2/U17/data_out_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.572    scroll0/dH0/c0/R0/R2/U17/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 scroll0/dH0/c0/R0/R3/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scroll0/dH0/c0/R0/R3/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.762%)  route 0.135ns (39.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.445    scroll0/dH0/c0/R0/R3/U17/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  scroll0/dH0/c0/R0/R3/U17/data_out_reg/Q
                         net (fo=3, routed)           0.135     1.744    scroll0/dH0/c0/R0/R3/U18/data_out_reg_3
    SLICE_X8Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  scroll0/dH0/c0/R0/R3/U18/data_out_i_1__32/O
                         net (fo=1, routed)           0.000     1.789    scroll0/dH0/c0/R0/R3/U16/Dw[0]
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.831     1.958    scroll0/dH0/c0/R0/R3/U16/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y14          FDRE (Hold_fdre_C_D)         0.121     1.566    scroll0/dH0/c0/R0/R3/U16/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y11   dbC/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y13   dbC/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y13   dbC/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   dbC/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   dbC/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   dbC/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y14   dbC/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y11   dbC/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y11   dbC/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   dbC/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   dbC/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   dbC/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y11   dbC/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   dbC/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   dbC/PB_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.873ns  (logic 5.950ns (37.482%)  route 9.924ns (62.518%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          4.408     5.860    mfr0/rg0/rg0/U16/sw_IBUF[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     5.984 r  mfr0/rg0/rg0/U16/data_out_i_9__2/O
                         net (fo=5, routed)           0.620     6.604    mfr0/rg0/rg0/U15/cw_2
    SLICE_X12Y6          LUT5 (Prop_lut5_I4_O)        0.124     6.728 r  mfr0/rg0/rg0/U15/data_out_i_9__1/O
                         net (fo=5, routed)           0.342     7.070    mfr0/rg0/rg1/U16/cw_0_24
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     7.194 r  mfr0/rg0/rg1/U16/data_out_i_9__0/O
                         net (fo=5, routed)           0.439     7.633    mfr0/rg0/rg1/U15/cw_2
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.124     7.757 r  mfr0/rg0/rg1/U15/data_out_i_9/O
                         net (fo=5, routed)           0.419     8.177    mfr0/rg0/rg2/U16/cw_0_19
    SLICE_X13Y4          LUT5 (Prop_lut5_I4_O)        0.124     8.301 r  mfr0/rg0/rg2/U16/led_OBUF[0]_inst_i_4/O
                         net (fo=5, routed)           1.042     9.342    mfr0/rg0/rg2/U15/cw_2_3
    SLICE_X1Y0           LUT5 (Prop_lut5_I4_O)        0.124     9.466 r  mfr0/rg0/rg2/U15/led_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.333     9.799    mfr0/rg0/rg3/U17/cw_0_2
    SLICE_X3Y1           LUT3 (Prop_lut3_I2_O)        0.124     9.923 r  mfr0/rg0/rg3/U17/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.403    10.326    mfr0/rg0/rg3/U15/cw_1
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124    10.450 r  mfr0/rg0/rg3/U15/led_OBUF[0]_inst_i_1/O
                         net (fo=16, routed)          1.919    12.368    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.873 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.873    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.013ns  (logic 1.474ns (36.733%)  route 2.539ns (63.267%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=41, routed)          2.044     2.268    mfr0/rg0/rg3/U15/sw_IBUF[1]
    SLICE_X3Y2           LUT5 (Prop_lut5_I1_O)        0.045     2.313 r  mfr0/rg0/rg3/U15/led_OBUF[0]_inst_i_1/O
                         net (fo=16, routed)          0.495     2.807    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.013 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.013    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mfr0/rg0/rg2/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.310ns  (logic 4.939ns (37.108%)  route 8.371ns (62.892%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.159    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mfr0/rg0/rg2/U16/data_out_reg/Q
                         net (fo=49, routed)          3.032     8.648    scroll0/dH0/c0/R0/R3/U15/outW[10]
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.150     8.798 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.433     9.231    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.326     9.557 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.481    10.038    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.010    11.171    scroll0/dH0/c0/R0/R3/U15/nibbleW[2]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.152    11.323 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.415    14.738    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    18.469 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.469    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg0/U17/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.120ns  (logic 4.953ns (37.749%)  route 8.167ns (62.251%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.637     5.158    mfr0/rg0/rg0/U17/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  mfr0/rg0/rg0/U17/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  mfr0/rg0/rg0/U17/data_out_reg/Q
                         net (fo=55, routed)          2.651     8.266    mfr0/rg0/rg0/U16/data_out_i_2__4_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.390 r  mfr0/rg0/rg0/U16/data_out_i_9__2/O
                         net (fo=5, routed)           0.620     9.009    mfr0/rg0/rg0/U15/cw_2
    SLICE_X12Y6          LUT5 (Prop_lut5_I4_O)        0.124     9.133 r  mfr0/rg0/rg0/U15/data_out_i_9__1/O
                         net (fo=5, routed)           0.342     9.476    mfr0/rg0/rg1/U16/cw_0_24
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.124     9.600 r  mfr0/rg0/rg1/U16/data_out_i_9__0/O
                         net (fo=5, routed)           0.439    10.039    mfr0/rg0/rg1/U15/cw_2
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  mfr0/rg0/rg1/U15/data_out_i_9/O
                         net (fo=5, routed)           0.419    10.582    mfr0/rg0/rg2/U16/cw_0_19
    SLICE_X13Y4          LUT5 (Prop_lut5_I4_O)        0.124    10.706 r  mfr0/rg0/rg2/U16/led_OBUF[0]_inst_i_4/O
                         net (fo=5, routed)           1.042    11.748    mfr0/rg0/rg2/U15/cw_2_3
    SLICE_X1Y0           LUT5 (Prop_lut5_I4_O)        0.124    11.872 r  mfr0/rg0/rg2/U15/led_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.333    12.204    mfr0/rg0/rg3/U17/cw_0_2
    SLICE_X3Y1           LUT3 (Prop_lut3_I2_O)        0.124    12.328 r  mfr0/rg0/rg3/U17/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.403    12.731    mfr0/rg0/rg3/U15/cw_1
    SLICE_X3Y2           LUT5 (Prop_lut5_I3_O)        0.124    12.855 r  mfr0/rg0/rg3/U15/led_OBUF[0]_inst_i_1/O
                         net (fo=16, routed)          1.919    14.774    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    18.279 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.279    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.083ns  (logic 4.691ns (35.852%)  route 8.393ns (64.148%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.159    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mfr0/rg0/rg2/U16/data_out_reg/Q
                         net (fo=49, routed)          3.032     8.648    scroll0/dH0/c0/R0/R3/U15/outW[10]
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.150     8.798 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.433     9.231    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.326     9.557 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.481    10.038    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.010    11.171    scroll0/dH0/c0/R0/R3/U15/nibbleW[2]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.124    11.295 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.437    14.732    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.243 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.243    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.040ns  (logic 4.930ns (37.805%)  route 8.111ns (62.195%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.159    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mfr0/rg0/rg2/U16/data_out_reg/Q
                         net (fo=49, routed)          3.032     8.648    scroll0/dH0/c0/R0/R3/U15/outW[10]
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.150     8.798 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.433     9.231    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.326     9.557 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.481    10.038    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806    10.967    scroll0/dH0/c0/R0/R3/U15/nibbleW[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.150    11.117 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.358    14.476    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    18.200 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.200    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.891ns  (logic 4.716ns (36.581%)  route 8.175ns (63.419%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.159    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mfr0/rg0/rg2/U16/data_out_reg/Q
                         net (fo=49, routed)          3.032     8.648    scroll0/dH0/c0/R0/R3/U15/outW[10]
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.150     8.798 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.433     9.231    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.326     9.557 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.481    10.038    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806    10.967    scroll0/dH0/c0/R0/R3/U15/nibbleW[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.124    11.091 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.423    14.514    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.050 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.050    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.714ns  (logic 4.456ns (35.052%)  route 8.257ns (64.948%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.636     5.157    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  mfr0/rg0/rg3/U15/data_out_reg/Q
                         net (fo=33, routed)          2.843     8.456    scroll0/dH0/c0/R0/R3/U15/outW[15]
    SLICE_X12Y9          LUT5 (Prop_lut5_I1_O)        0.124     8.580 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.928     9.508    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.632 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.466    10.098    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.222 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.822    11.044    scroll0/dH0/c0/R0/R3/U15/nibbleW[3]
    SLICE_X14Y10         LUT4 (Prop_lut4_I1_O)        0.124    11.168 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.198    14.366    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.871 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.871    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg2/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.685ns  (logic 4.715ns (37.170%)  route 7.970ns (62.830%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.638     5.159    mfr0/rg0/rg2/U16/clk_IBUF_BUFG
    SLICE_X1Y4           FDRE                                         r  mfr0/rg0/rg2/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  mfr0/rg0/rg2/U16/data_out_reg/Q
                         net (fo=49, routed)          3.032     8.648    scroll0/dH0/c0/R0/R3/U15/outW[10]
    SLICE_X13Y9          LUT5 (Prop_lut5_I0_O)        0.150     8.798 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.433     9.231    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_17_n_0
    SLICE_X13Y9          LUT6 (Prop_lut6_I5_O)        0.326     9.557 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.481    10.038    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.162 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.641    10.803    scroll0/dH0/c0/R0/R3/U15/nibbleW[2]
    SLICE_X15Y10         LUT4 (Prop_lut4_I0_O)        0.124    10.927 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.383    14.310    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.845 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.845    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.655ns  (logic 4.735ns (37.420%)  route 7.919ns (62.580%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.636     5.157    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  mfr0/rg0/rg3/U15/data_out_reg/Q
                         net (fo=33, routed)          2.843     8.456    scroll0/dH0/c0/R0/R3/U15/outW[15]
    SLICE_X12Y9          LUT5 (Prop_lut5_I1_O)        0.124     8.580 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.928     9.508    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_18_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124     9.632 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.466    10.098    scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.222 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.822    11.044    scroll0/dH0/c0/R0/R3/U15/nibbleW[3]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.152    11.196 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.860    14.057    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755    17.812 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.812    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.141ns (44.825%)  route 5.097ns (55.175%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.564     5.085    scroll0/dH0/c0/R0/R3/U16/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 f  scroll0/dH0/c0/R0/R3/U16/data_out_reg/Q
                         net (fo=20, routed)          1.446     7.049    scroll0/dH0/c0/R0/R3/U15/an[3][0]
    SLICE_X13Y10         LUT2 (Prop_lut2_I1_O)        0.124     7.173 r  scroll0/dH0/c0/R0/R3/U15/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.651    10.825    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.324 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.324    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.073ns  (logic 4.145ns (45.684%)  route 4.928ns (54.316%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.564     5.085    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=19, routed)          1.224     6.827    scroll0/dH0/c0/R0/R3/U15/cntW[0]
    SLICE_X13Y9          LUT2 (Prop_lut2_I0_O)        0.124     6.951 r  scroll0/dH0/c0/R0/R3/U15/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.704    10.655    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.158 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.158    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mfr0/rg0/rg3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.222ns  (logic 1.392ns (62.641%)  route 0.830ns (37.359%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.594     1.477    mfr0/rg0/rg3/U15/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  mfr0/rg0/rg3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  mfr0/rg0/rg3/U15/data_out_reg/Q
                         net (fo=33, routed)          0.336     1.954    mfr0/rg0/rg3/U15/data_out_reg_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.045     1.999 r  mfr0/rg0/rg3/U15/led_OBUF[0]_inst_i_1/O
                         net (fo=16, routed)          0.495     2.493    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.699 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.699    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.557ns (53.176%)  route 1.371ns (46.824%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U18/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mfr0/rg0/rg5/U18/data_out_reg/Q
                         net (fo=2, routed)           0.175     1.786    scroll0/dH0/c0/R0/R3/U15/data7[4]
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.290     2.121    scroll0/dH0/c0/R0/R3/U15/nibbleW[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.043     2.164 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.906     3.070    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.305     4.376 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.376    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.010ns  (logic 1.467ns (48.738%)  route 1.543ns (51.262%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mfr0/rg0/rg5/U15/data_out_reg/Q
                         net (fo=2, routed)           0.212     1.800    scroll0/dH0/c0/R0/R3/U15/data7[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.132     1.977    scroll0/dH0/c0/R0/R3/U15/nibbleW[3]
    SLICE_X15Y10         LUT4 (Prop_lut4_I1_O)        0.045     2.022 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.199     3.221    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.457 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.457    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.031ns  (logic 1.460ns (48.160%)  route 1.571ns (51.840%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U18/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mfr0/rg0/rg5/U18/data_out_reg/Q
                         net (fo=2, routed)           0.175     1.786    scroll0/dH0/c0/R0/R3/U15/data7[4]
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.290     2.121    scroll0/dH0/c0/R0/R3/U15/nibbleW[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.045     2.166 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.106     3.272    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.478 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.478    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.090ns  (logic 1.490ns (48.239%)  route 1.599ns (51.761%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U18/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mfr0/rg0/rg5/U18/data_out_reg/Q
                         net (fo=2, routed)           0.175     1.786    scroll0/dH0/c0/R0/R3/U15/data7[4]
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.214     2.045    scroll0/dH0/c0/R0/R3/U15/nibbleW[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.045     2.090 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.210     3.300    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.537 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.537    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.443ns (46.606%)  route 1.653ns (53.394%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mfr0/rg0/rg5/U15/data_out_reg/Q
                         net (fo=2, routed)           0.212     1.800    scroll0/dH0/c0/R0/R3/U15/data7[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.218     2.063    scroll0/dH0/c0/R0/R3/U15/nibbleW[3]
    SLICE_X15Y10         LUT4 (Prop_lut4_I2_O)        0.045     2.108 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.223     3.331    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.543 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.543    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.420ns (45.457%)  route 1.704ns (54.543%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.445    scroll0/dH0/c0/R0/R3/U16/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U16/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  scroll0/dH0/c0/R0/R3/U16/data_out_reg/Q
                         net (fo=20, routed)          0.450     2.059    scroll0/dH0/c0/R0/R3/U15/an[3][0]
    SLICE_X12Y9          LUT2 (Prop_lut2_I1_O)        0.045     2.104 r  scroll0/dH0/c0/R0/R3/U15/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.254     3.358    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.570 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.570    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U18/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.544ns (49.224%)  route 1.593ns (50.776%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U18/clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  mfr0/rg0/rg5/U18/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mfr0/rg0/rg5/U18/data_out_reg/Q
                         net (fo=2, routed)           0.175     1.786    scroll0/dH0/c0/R0/R3/U15/data7[4]
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.214     2.045    scroll0/dH0/c0/R0/R3/U15/nibbleW[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.048     2.093 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.203     3.297    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.287     4.584 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.584    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mfr0/rg0/rg5/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.160ns  (logic 1.524ns (48.226%)  route 1.636ns (51.774%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.564     1.447    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mfr0/rg0/rg5/U15/data_out_reg/Q
                         net (fo=2, routed)           0.212     1.800    scroll0/dH0/c0/R0/R3/U15/data7[7]
    SLICE_X14Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.218     2.063    scroll0/dH0/c0/R0/R3/U15/nibbleW[3]
    SLICE_X15Y10         LUT4 (Prop_lut4_I2_O)        0.046     2.109 r  scroll0/dH0/c0/R0/R3/U15/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.206     3.315    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.607 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.607    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.203ns  (logic 1.409ns (44.000%)  route 1.794ns (56.000%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.562     1.445    scroll0/dH0/c0/R0/R3/U15/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  scroll0/dH0/c0/R0/R3/U15/data_out_reg/Q
                         net (fo=19, routed)          0.452     2.061    scroll0/dH0/c0/R0/R3/U15/cntW[0]
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.045     2.106 r  scroll0/dH0/c0/R0/R3/U15/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.341     3.448    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.648 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.648    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg7/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.737ns  (logic 4.801ns (19.408%)  route 19.936ns (80.592%))
  Logic Levels:           28  (IBUF=1 LUT4=4 LUT5=2 LUT6=21)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    19.412    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    19.536 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    20.110    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.234 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    20.690    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    20.814 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    21.364    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    21.488 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    22.309    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    22.433 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.714    23.147    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.271 r  mfr0/rg0/rg3/U17/data_out_i_5__19/O
                         net (fo=1, routed)           0.607    23.878    mfr0/rg0/rg3/U17/alu0/m0/s13[28]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124    24.002 r  mfr0/rg0/rg3/U17/data_out_i_3__19/O
                         net (fo=3, routed)           0.611    24.613    mfr0/rg0/rg3/U17/alu0/m0/a14/add1/fa3/cw_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I3_O)        0.124    24.737 r  mfr0/rg0/rg3/U17/data_out_i_1__18_comp/O
                         net (fo=1, routed)           0.000    24.737    mfr0/rg0/rg7/U16/data_in[0]
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     4.792    mfr0/rg0/rg7/U16/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg7/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.704ns  (logic 4.801ns (19.434%)  route 19.903ns (80.566%))
  Logic Levels:           28  (IBUF=1 LUT4=4 LUT5=2 LUT6=21)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    19.412    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    19.536 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    20.110    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.234 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    20.690    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    20.814 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    21.364    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    21.488 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    22.309    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    22.433 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.592    23.024    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X10Y2          LUT6 (Prop_lut6_I1_O)        0.124    23.148 r  mfr0/rg0/rg3/U17/data_out_i_4__26/O
                         net (fo=3, routed)           0.569    23.718    mfr0/rg0/rg3/U17/alu0/m0/a13/add1/cw_2
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    23.842 r  mfr0/rg0/rg3/U17/data_out_i_4__25/O
                         net (fo=3, routed)           0.738    24.580    mfr0/rg0/rg3/U17/alu0/m0/s13[29]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124    24.704 r  mfr0/rg0/rg3/U17/data_out_i_1__19_comp/O
                         net (fo=1, routed)           0.000    24.704    mfr0/rg0/rg7/U15/data_in[0]
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     4.792    mfr0/rg0/rg7/U15/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg7/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.447ns  (logic 4.801ns (19.638%)  route 19.646ns (80.362%))
  Logic Levels:           28  (IBUF=1 LUT4=4 LUT5=2 LUT6=21)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    19.412    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    19.536 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    20.110    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.234 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    20.690    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    20.814 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    21.364    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    21.488 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    22.309    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    22.433 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.714    23.147    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X11Y4          LUT6 (Prop_lut6_I4_O)        0.124    23.271 r  mfr0/rg0/rg3/U17/data_out_i_5__19/O
                         net (fo=1, routed)           0.607    23.878    mfr0/rg0/rg3/U17/alu0/m0/s13[28]
    SLICE_X10Y5          LUT6 (Prop_lut6_I1_O)        0.124    24.002 r  mfr0/rg0/rg3/U17/data_out_i_3__19/O
                         net (fo=3, routed)           0.321    24.323    mfr0/rg0/rg3/U16/alu0/m0/a14/add1/fa3/cw_0_alias
    SLICE_X10Y6          LUT6 (Prop_lut6_I5_O)        0.124    24.447 r  mfr0/rg0/rg3/U16/data_out_i_1__17_comp/O
                         net (fo=1, routed)           0.000    24.447    mfr0/rg0/rg7/U17/data_in[0]
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     4.792    mfr0/rg0/rg7/U17/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  mfr0/rg0/rg7/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg6/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.293ns  (logic 4.677ns (19.252%)  route 19.616ns (80.748%))
  Logic Levels:           27  (IBUF=1 LUT2=1 LUT4=5 LUT5=4 LUT6=16)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    19.672    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    19.796 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.587    20.383    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.124    20.507 r  mfr0/rg0/rg2/U17/data_out_i_7__5/O
                         net (fo=4, routed)           0.465    20.972    mfr0/rg0/rg2/U16/cw_2_3
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    21.096 r  mfr0/rg0/rg2/U16/data_out_i_5__23/O
                         net (fo=3, routed)           0.823    21.919    mfr0/rg0/rg2/U16/data_out_reg_4[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I3_O)        0.124    22.043 r  mfr0/rg0/rg2/U16/data_out_i_4__22_rewire/O
                         net (fo=2, routed)           0.568    22.611    mfr0/rg0/rg2/U17/s13[0]
    SLICE_X11Y7          LUT5 (Prop_lut5_I3_O)        0.124    22.735 r  mfr0/rg0/rg2/U17/data_out_i_3__23_rewire/O
                         net (fo=3, routed)           0.766    23.501    mfr0/rg0/rg2/U17/cw_0
    SLICE_X10Y8          LUT2 (Prop_lut2_I0_O)        0.124    23.625 r  mfr0/rg0/rg2/U17/data_out_i_2__26/O
                         net (fo=1, routed)           0.544    24.169    mfr0/rg0/rg2/U16/data_out_reg_20
    SLICE_X10Y8          LUT6 (Prop_lut6_I3_O)        0.124    24.293 r  mfr0/rg0/rg2/U16/data_out_i_1__13/O
                         net (fo=1, routed)           0.000    24.293    mfr0/rg0/rg6/U17/data_in[0]
    SLICE_X10Y8          FDRE                                         r  mfr0/rg0/rg6/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450     4.791    mfr0/rg0/rg6/U17/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  mfr0/rg0/rg6/U17/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg6/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.235ns  (logic 4.801ns (19.810%)  route 19.434ns (80.190%))
  Logic Levels:           28  (IBUF=1 LUT4=7 LUT5=3 LUT6=17)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    19.672    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    19.796 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.587    20.383    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.124    20.507 r  mfr0/rg0/rg2/U17/data_out_i_7__5/O
                         net (fo=4, routed)           0.465    20.972    mfr0/rg0/rg2/U16/cw_2_3
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    21.096 r  mfr0/rg0/rg2/U16/data_out_i_5__23/O
                         net (fo=3, routed)           0.750    21.846    mfr0/rg0/rg2/U16/data_out_reg_4[0]
    SLICE_X11Y1          LUT6 (Prop_lut6_I4_O)        0.124    21.970 r  mfr0/rg0/rg2/U16/data_out_i_6__1/O
                         net (fo=4, routed)           0.434    22.404    mfr0/rg0/rg2/U15/cw_0_3
    SLICE_X11Y0          LUT4 (Prop_lut4_I3_O)        0.124    22.528 r  mfr0/rg0/rg2/U15/data_out_i_4__23/O
                         net (fo=3, routed)           0.633    23.161    mfr0/rg0/rg2/U16/s13[0]
    SLICE_X10Y7          LUT4 (Prop_lut4_I2_O)        0.124    23.285 r  mfr0/rg0/rg2/U16/data_out_i_3__22/O
                         net (fo=1, routed)           0.548    23.832    mfr0/rg0/rg2/U16/alu0/m0/a14/add1/fa2/cw_1
    SLICE_X11Y9          LUT5 (Prop_lut5_I0_O)        0.124    23.956 r  mfr0/rg0/rg2/U16/data_out_i_2__27/O
                         net (fo=1, routed)           0.154    24.111    mfr0/rg0/rg2/U15/data_out_reg_10
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124    24.235 r  mfr0/rg0/rg2/U15/data_out_i_1__14/O
                         net (fo=1, routed)           0.000    24.235    mfr0/rg0/rg6/U16/data_in[0]
    SLICE_X11Y9          FDRE                                         r  mfr0/rg0/rg6/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449     4.790    mfr0/rg0/rg6/U16/clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  mfr0/rg0/rg6/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg7/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.231ns  (logic 4.801ns (19.813%)  route 19.430ns (80.187%))
  Logic Levels:           28  (IBUF=1 LUT4=5 LUT5=3 LUT6=19)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    19.412    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    19.536 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    20.110    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.234 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    20.690    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    20.814 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    21.364    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    21.488 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.829    22.318    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.124    22.442 r  mfr0/rg0/rg3/U17/data_out_i_7__3/O
                         net (fo=2, routed)           0.441    22.882    mfr0/rg0/rg3/U17/alu0/m0/a12/add1/cw_2
    SLICE_X12Y3          LUT4 (Prop_lut4_I3_O)        0.124    23.006 r  mfr0/rg0/rg3/U17/data_out_i_5__26/O
                         net (fo=3, routed)           0.493    23.499    mfr0/rg0/rg3/U17/alu0/m0/s12[28]
    SLICE_X8Y2           LUT5 (Prop_lut5_I4_O)        0.124    23.623 r  mfr0/rg0/rg3/U17/data_out_i_2__29_comp/O
                         net (fo=1, routed)           0.483    24.107    mfr0/rg0/rg3/U17/data_out_i_2__29_n_0
    SLICE_X8Y2           LUT6 (Prop_lut6_I1_O)        0.124    24.231 r  mfr0/rg0/rg3/U17/data_out_i_1__16_comp_1/O
                         net (fo=1, routed)           0.000    24.231    mfr0/rg0/rg7/U18/data_in[0]
    SLICE_X8Y2           FDRE                                         r  mfr0/rg0/rg7/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.451     4.792    mfr0/rg0/rg7/U18/clk_IBUF_BUFG
    SLICE_X8Y2           FDRE                                         r  mfr0/rg0/rg7/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg6/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.990ns  (logic 4.817ns (20.078%)  route 19.173ns (79.922%))
  Logic Levels:           26  (IBUF=1 LUT3=1 LUT4=5 LUT5=3 LUT6=16)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    19.672    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    19.796 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.587    20.383    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.124    20.507 r  mfr0/rg0/rg2/U17/data_out_i_7__5/O
                         net (fo=4, routed)           0.465    20.972    mfr0/rg0/rg2/U16/cw_2_3
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    21.096 r  mfr0/rg0/rg2/U16/data_out_i_5__23/O
                         net (fo=3, routed)           0.823    21.919    mfr0/rg0/rg2/U16/data_out_reg_4[0]
    SLICE_X13Y7          LUT5 (Prop_lut5_I3_O)        0.124    22.043 r  mfr0/rg0/rg2/U16/data_out_i_4__22_rewire/O
                         net (fo=2, routed)           0.989    23.032    mfr0/rg0/rg2/U18/s13[1]
    SLICE_X10Y8          LUT3 (Prop_lut3_I2_O)        0.157    23.189 r  mfr0/rg0/rg2/U18/data_out_i_2__25_rewire/O
                         net (fo=1, routed)           0.446    23.635    mfr0/rg0/rg2/U17/data_out_reg_16
    SLICE_X10Y9          LUT6 (Prop_lut6_I3_O)        0.355    23.990 r  mfr0/rg0/rg2/U17/data_out_i_1__12/O
                         net (fo=1, routed)           0.000    23.990    mfr0/rg0/rg6/U18/data_in[0]
    SLICE_X10Y9          FDRE                                         r  mfr0/rg0/rg6/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.449     4.790    mfr0/rg0/rg6/U18/clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  mfr0/rg0/rg6/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg6/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.875ns  (logic 4.677ns (19.589%)  route 19.198ns (80.411%))
  Logic Levels:           27  (IBUF=1 LUT4=4 LUT5=2 LUT6=20)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.323    19.412    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y5           LUT4 (Prop_lut4_I3_O)        0.124    19.536 r  mfr0/rg0/rg2/U17/data_out_i_10__1/O
                         net (fo=2, routed)           0.573    20.110    mfr0/rg0/rg2/U15/cw_1
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.124    20.234 r  mfr0/rg0/rg2/U15/data_out_i_12__1/O
                         net (fo=3, routed)           0.456    20.690    mfr0/rg0/rg3/U17/cw_1_8
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.124    20.814 r  mfr0/rg0/rg3/U17/data_out_i_9__8/O
                         net (fo=5, routed)           0.550    21.364    mfr0/rg0/rg3/U17/alu0/m0/a11/add1/fa2/cw_1
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124    21.488 r  mfr0/rg0/rg3/U17/data_out_i_11__0/O
                         net (fo=3, routed)           0.821    22.309    mfr0/rg0/rg3/U17/alu0/m0/s11[27]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.124    22.433 r  mfr0/rg0/rg3/U17/data_out_i_6__6/O
                         net (fo=3, routed)           0.575    23.007    mfr0/rg0/rg3/U17/alu0/m0/s12[27]
    SLICE_X10Y1          LUT6 (Prop_lut6_I1_O)        0.124    23.131 r  mfr0/rg0/rg3/U17/data_out_i_4__24/O
                         net (fo=3, routed)           0.619    23.751    mfr0/rg0/rg3/U18/data_out_i_2__29[0]
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    23.875 r  mfr0/rg0/rg3/U18/data_out_i_1__15_comp/O
                         net (fo=1, routed)           0.000    23.875    mfr0/rg0/rg6/U15/data_in[0]
    SLICE_X8Y4           FDRE                                         r  mfr0/rg0/rg6/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.450     4.791    mfr0/rg0/rg6/U15/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  mfr0/rg0/rg6/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg5/U15/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.041ns  (logic 4.553ns (19.760%)  route 18.488ns (80.240%))
  Logic Levels:           26  (IBUF=1 LUT4=6 LUT5=3 LUT6=16)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.630    18.965    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X8Y5           LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  mfr0/rg0/rg2/U18/data_out_i_14__2/O
                         net (fo=4, routed)           0.582    19.672    mfr0/rg0/rg2/U17/cw_0_7
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.124    19.796 r  mfr0/rg0/rg2/U17/data_out_i_8__1/O
                         net (fo=2, routed)           0.760    20.556    mfr0/rg0/rg2/U17/alu0/m0/s11[21]
    SLICE_X9Y9           LUT6 (Prop_lut6_I4_O)        0.124    20.680 r  mfr0/rg0/rg2/U17/data_out_i_5__22/O
                         net (fo=3, routed)           0.567    21.247    mfr0/rg0/rg2/U18/s12[0]
    SLICE_X11Y9          LUT4 (Prop_lut4_I2_O)        0.124    21.371 r  mfr0/rg0/rg2/U18/data_out_i_4__21/O
                         net (fo=3, routed)           0.592    21.963    mfr0/rg0/rg1/U15/data_out_i_2__24[0]
    SLICE_X10Y11         LUT4 (Prop_lut4_I2_O)        0.124    22.087 r  mfr0/rg0/rg1/U15/data_out_i_3__25/O
                         net (fo=1, routed)           0.304    22.391    mfr0/rg0/rg2/U18/cw_2_20
    SLICE_X11Y10         LUT5 (Prop_lut5_I0_O)        0.124    22.515 r  mfr0/rg0/rg2/U18/data_out_i_2__24/O
                         net (fo=1, routed)           0.402    22.917    mfr0/rg0/rg2/U18/data_out_i_2__24_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I3_O)        0.124    23.041 r  mfr0/rg0/rg2/U18/data_out_i_1__11/O
                         net (fo=1, routed)           0.000    23.041    mfr0/rg0/rg5/U15/data_in[0]
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.448     4.789    mfr0/rg0/rg5/U15/clk_IBUF_BUFG
    SLICE_X11Y11         FDRE                                         r  mfr0/rg0/rg5/U15/data_out_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            mfr0/rg0/rg5/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.743ns  (logic 4.429ns (19.474%)  route 18.314ns (80.526%))
  Logic Levels:           25  (IBUF=1 LUT2=1 LUT4=3 LUT5=3 LUT6=17)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=33, routed)          3.845     5.298    mfr0/rg0/rg1/U17/sw_IBUF[0]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     5.422 r  mfr0/rg0/rg1/U17/data_out_i_16__13/O
                         net (fo=3, routed)           0.324     5.746    mfr0/rg0/rg1/U17/alu0/m0/a0/add0/fa1/cw_1
    SLICE_X2Y5           LUT5 (Prop_lut5_I4_O)        0.124     5.870 r  mfr0/rg0/rg1/U17/data_out_i_14__16/O
                         net (fo=5, routed)           0.683     6.553    mfr0/rg0/rg1/U18/data_out_i_9__16[0]
    SLICE_X3Y6           LUT4 (Prop_lut4_I2_O)        0.124     6.677 r  mfr0/rg0/rg1/U18/data_out_i_11__12/O
                         net (fo=3, routed)           0.607     7.284    mfr0/rg0/rg1/U18/data_out_reg_13[0]
    SLICE_X4Y6           LUT6 (Prop_lut6_I4_O)        0.124     7.408 r  mfr0/rg0/rg1/U18/data_out_i_13__11/O
                         net (fo=3, routed)           0.769     8.177    mfr0/rg0/rg0/U16/data_out_i_11__10[0]
    SLICE_X4Y8           LUT6 (Prop_lut6_I3_O)        0.124     8.301 r  mfr0/rg0/rg0/U16/data_out_i_10__13/O
                         net (fo=4, routed)           0.450     8.751    mfr0/rg0/rg0/U17/s4[0]
    SLICE_X3Y7           LUT4 (Prop_lut4_I2_O)        0.124     8.875 r  mfr0/rg0/rg0/U17/data_out_i_11__10/O
                         net (fo=4, routed)           0.853     9.728    mfr0/rg0/rg0/U15/cw_1_8
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.124     9.852 r  mfr0/rg0/rg0/U15/data_out_i_20__8/O
                         net (fo=1, routed)           0.779    10.631    mfr0/rg0/rg0/U17/data_out_i_16__9_1
    SLICE_X0Y8           LUT6 (Prop_lut6_I3_O)        0.124    10.755 r  mfr0/rg0/rg0/U17/data_out_i_14__12/O
                         net (fo=2, routed)           0.568    11.322    mfr0/rg0/rg0/U16/cw_1_12
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124    11.446 r  mfr0/rg0/rg0/U16/data_out_i_16__9/O
                         net (fo=3, routed)           0.598    12.044    mfr0/rg0/rg0/U15/cw_2_6
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124    12.168 r  mfr0/rg0/rg0/U15/data_out_i_17__6_replica/O
                         net (fo=1, routed)           0.159    12.327    mfr0/rg0/rg1/U18/cw_2_7_repN_alias
    SLICE_X0Y5           LUT6 (Prop_lut6_I2_O)        0.124    12.451 r  mfr0/rg0/rg1/U18/data_out_i_24__5_comp/O
                         net (fo=5, routed)           0.741    13.192    mfr0/rg0/rg1/U16/cw_0_13
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124    13.316 r  mfr0/rg0/rg1/U16/data_out_i_21__5/O
                         net (fo=2, routed)           0.755    14.072    mfr0/rg0/rg2/U18/cw_2_34
    SLICE_X8Y5           LUT6 (Prop_lut6_I0_O)        0.124    14.196 r  mfr0/rg0/rg2/U18/data_out_i_19__4/O
                         net (fo=2, routed)           0.623    14.818    mfr0/rg0/rg1/U15/data_out_i_17_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.124    14.942 r  mfr0/rg0/rg1/U15/data_out_i_16__2/O
                         net (fo=4, routed)           0.894    15.836    mfr0/rg0/rg1/U16/s8[0]
    SLICE_X11Y6          LUT6 (Prop_lut6_I1_O)        0.124    15.960 r  mfr0/rg0/rg1/U16/data_out_i_14__3/O
                         net (fo=5, routed)           0.764    16.724    mfr0/rg0/rg1/U17/s9[0]
    SLICE_X8Y9           LUT4 (Prop_lut4_I2_O)        0.124    16.848 r  mfr0/rg0/rg1/U17/data_out_i_11__1/O
                         net (fo=4, routed)           0.626    17.474    mfr0/rg0/rg1/U17/data_out_reg_5[0]
    SLICE_X8Y8           LUT6 (Prop_lut6_I4_O)        0.124    17.598 r  mfr0/rg0/rg1/U17/data_out_i_9__9/O
                         net (fo=4, routed)           0.614    18.212    mfr0/rg0/rg1/U16/cw_1_7
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.124    18.336 r  mfr0/rg0/rg1/U16/data_out_i_10__2_rewire/O
                         net (fo=3, routed)           0.644    18.980    mfr0/rg0/rg2/U18/cw_2_25
    SLICE_X9Y7           LUT6 (Prop_lut6_I3_O)        0.124    19.104 r  mfr0/rg0/rg2/U18/data_out_i_6__8_rewire_comp/O
                         net (fo=2, routed)           0.735    19.839    mfr0/rg0/rg1/U15/data_out_i_2__21[0]
    SLICE_X10Y9          LUT5 (Prop_lut5_I3_O)        0.124    19.963 r  mfr0/rg0/rg1/U15/data_out_i_5__21_rewire/O
                         net (fo=3, routed)           0.595    20.558    mfr0/rg0/rg1/U15/s12[0]
    SLICE_X11Y10         LUT6 (Prop_lut6_I4_O)        0.124    20.682 r  mfr0/rg0/rg1/U15/data_out_i_4__20/O
                         net (fo=2, routed)           0.559    21.240    mfr0/rg0/rg1/U16/s13[0]
    SLICE_X11Y12         LUT6 (Prop_lut6_I3_O)        0.124    21.364 r  mfr0/rg0/rg1/U16/data_out_i_3__26_comp/O
                         net (fo=3, routed)           0.616    21.980    mfr0/rg0/rg1/U16/cw_1_1
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    22.104 r  mfr0/rg0/rg1/U16/data_out_i_2__23/O
                         net (fo=1, routed)           0.514    22.619    mfr0/rg0/rg1/U15/data_out_reg_13
    SLICE_X12Y10         LUT6 (Prop_lut6_I3_O)        0.124    22.743 r  mfr0/rg0/rg1/U15/data_out_i_1__10/O
                         net (fo=1, routed)           0.000    22.743    mfr0/rg0/rg5/U16/data_in[0]
    SLICE_X12Y10         FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.448     4.789    mfr0/rg0/rg5/U16/clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  mfr0/rg0/rg5/U16/data_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dbU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.267ns (36.618%)  route 0.462ns (63.382%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.462     0.684    dbU/btnU_IBUF
    SLICE_X4Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.729 r  dbU/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     0.729    dbU/p_0_in
    SLICE_X4Y16          FDRE                                         r  dbU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.857     1.984    dbU/clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  dbU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.264ns (31.880%)  route 0.565ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.565     0.784    dbL/btnL_IBUF
    SLICE_X6Y15          LUT1 (Prop_lut1_I0_O)        0.045     0.829 r  dbL/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     0.829    dbL/PB_sync_0_i_1__1_n_0
    SLICE_X6Y15          FDRE                                         r  dbL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.858     1.985    dbL/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  dbL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.264ns (31.818%)  route 0.566ns (68.182%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.566     0.786    dbR/btnR_IBUF
    SLICE_X8Y16          LUT1 (Prop_lut1_I0_O)        0.045     0.831 r  dbR/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     0.831    dbR/PB_sync_0_i_1__2_n_0
    SLICE_X8Y16          FDRE                                         r  dbR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.829     1.956    dbR/clk_IBUF_BUFG
    SLICE_X8Y16          FDRE                                         r  dbR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            mfr0/rg0/rg1/U17/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.343ns (38.253%)  route 0.554ns (61.747%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=44, routed)          0.554     0.788    fsm0/reg0/dff1/sw_IBUF[5]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.833 r  fsm0/reg0/dff1/data_out_i_3__6/O
                         net (fo=1, routed)           0.000     0.833    fsm0/reg0/dff1/data_out_i_3__6_n_0
    SLICE_X2Y5           MUXF7 (Prop_muxf7_I1_O)      0.064     0.897 r  fsm0/reg0/dff1/data_out_reg_i_1__3/O
                         net (fo=3, routed)           0.000     0.897    mfr0/rg0/rg1/U17/data_out_reg_24[0]
    SLICE_X2Y5           FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     1.993    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbC/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.255ns (27.413%)  route 0.674ns (72.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.883    dbC/btnC_IBUF
    SLICE_X13Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.928 r  dbC/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     0.928    dbC/PB_sync_0_i_1__0_n_0
    SLICE_X13Y14         FDRE                                         r  dbC/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.831     1.958    dbC/clk_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  dbC/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            mfr0/rg0/rg1/U18/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.013ns  (logic 0.329ns (32.454%)  route 0.685ns (67.546%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=35, routed)          0.685     0.903    fsm0/reg0/dff1/sw_IBUF[4]
    SLICE_X4Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.948 r  fsm0/reg0/dff1/data_out_i_3__5/O
                         net (fo=1, routed)           0.000     0.948    fsm0/reg0/dff1/data_out_i_3__5_n_0
    SLICE_X4Y6           MUXF7 (Prop_muxf7_I1_O)      0.065     1.013 r  fsm0/reg0/dff1/data_out_reg_i_1__2/O
                         net (fo=1, routed)           0.000     1.013    mfr0/rg0/rg1/U18/data_out_reg_22[0]
    SLICE_X4Y6           FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.864     1.991    mfr0/rg0/rg1/U18/clk_IBUF_BUFG
    SLICE_X4Y6           FDRE                                         r  mfr0/rg0/rg1/U18/data_out_reg/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            mfr0/rg0/rg1/U17/data_out_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.343ns (33.669%)  route 0.676ns (66.331%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=44, routed)          0.554     0.788    fsm0/reg0/dff1/sw_IBUF[5]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.833 r  fsm0/reg0/dff1/data_out_i_3__6/O
                         net (fo=1, routed)           0.000     0.833    fsm0/reg0/dff1/data_out_i_3__6_n_0
    SLICE_X2Y5           MUXF7 (Prop_muxf7_I1_O)      0.064     0.897 r  fsm0/reg0/dff1/data_out_reg_i_1__3/O
                         net (fo=3, routed)           0.122     1.019    mfr0/rg0/rg1/U17/data_out_reg_24[0]
    SLICE_X1Y6           FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     1.993    mfr0/rg0/rg1/U17/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  mfr0/rg0/rg1/U17/data_out_reg_replica/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            scroll0/sFSM/dbD/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.266ns (25.904%)  route 0.760ns (74.096%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.760     0.980    scroll0/sFSM/dbD/btnD_IBUF
    SLICE_X14Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.025 r  scroll0/sFSM/dbD/PB_sync_0_i_1__3/O
                         net (fo=1, routed)           0.000     1.025    scroll0/sFSM/dbD/PB_sync_0_i_1__3_n_0
    SLICE_X14Y9          FDRE                                         r  scroll0/sFSM/dbD/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.835     1.962    scroll0/sFSM/dbD/clk_IBUF_BUFG
    SLICE_X14Y9          FDRE                                         r  scroll0/sFSM/dbD/PB_sync_0_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            mfr0/rg0/rg0/U16/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.341ns (33.053%)  route 0.690ns (66.947%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=36, routed)          0.561     0.793    fsm0/reg0/dff1/sw_IBUF[2]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  fsm0/reg0/dff1/data_out_i_3__3/O
                         net (fo=1, routed)           0.000     0.838    fsm0/reg0/dff1/data_out_i_3__3_n_0
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I1_O)      0.064     0.902 r  fsm0/reg0/dff1/data_out_reg_i_1__0/O
                         net (fo=4, routed)           0.129     1.031    mfr0/rg0/rg0/U16/data_out_reg_14[0]
    SLICE_X1Y6           FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     1.993    mfr0/rg0/rg0/U16/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            mfr0/rg0/rg0/U16/data_out_reg_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.341ns (33.053%)  route 0.690ns (66.947%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=36, routed)          0.561     0.793    fsm0/reg0/dff1/sw_IBUF[2]
    SLICE_X2Y7           LUT6 (Prop_lut6_I1_O)        0.045     0.838 r  fsm0/reg0/dff1/data_out_i_3__3/O
                         net (fo=1, routed)           0.000     0.838    fsm0/reg0/dff1/data_out_i_3__3_n_0
    SLICE_X2Y7           MUXF7 (Prop_muxf7_I1_O)      0.064     0.902 r  fsm0/reg0/dff1/data_out_reg_i_1__0/O
                         net (fo=4, routed)           0.129     1.031    mfr0/rg0/rg0/U16/data_out_reg_14[0]
    SLICE_X0Y6           FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.866     1.993    mfr0/rg0/rg0/U16/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  mfr0/rg0/rg0/U16/data_out_reg_replica_2/C





