
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={5,rS,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= PC.CIA=>ALU.A                                           Premise(F3)
	S6= SEXT.Out=>ALU.B                                         Premise(F4)
	S7= ALU.Out=>ALUOut_MEM.In                                  Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_MEM.Out=>A_WB.In                                     Premise(F8)
	S11= FU.OutID2=>B_EX.In                                     Premise(F9)
	S12= B_MEM.Out=>B_WB.In                                     Premise(F10)
	S13= A_EX.Out=>CMPU.A                                       Premise(F11)
	S14= B_EX.Out=>CMPU.B                                       Premise(F12)
	S15= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F13)
	S16= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F14)
	S17= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F15)
	S18= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F16)
	S19= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F17)
	S20= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F18)
	S21= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F19)
	S22= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F21)
	S24= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F22)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F23)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F24)
	S27= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= FU.Bub_IF=>CU_IF.Bub                                   Premise(F29)
	S32= FU.Halt_IF=>CU_IF.Halt                                 Premise(F30)
	S33= ICache.Hit=>CU_IF.ICacheHit                            Premise(F31)
	S34= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F32)
	S35= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F33)
	S36= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F34)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F35)
	S38= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F36)
	S39= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F37)
	S40= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F38)
	S41= ConditionReg_MEM.Out=>CU_MEM.zero                      Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F44)
	S47= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F45)
	S48= CMPU.zero=>ConditionReg_MEM.In                         Premise(F46)
	S49= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F47)
	S50= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F48)
	S51= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F49)
	S52= ICache.Hit=>FU.ICacheHit                               Premise(F50)
	S53= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F51)
	S54= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F52)
	S55= IR_EX.Out=>FU.IR_EX                                    Premise(F53)
	S56= IR_ID.Out=>FU.IR_ID                                    Premise(F54)
	S57= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F55)
	S58= IR_MEM.Out=>FU.IR_MEM                                  Premise(F56)
	S59= IR_WB.Out=>FU.IR_WB                                    Premise(F57)
	S60= GPR.Rdata1=>FU.InID1                                   Premise(F58)
	S61= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F59)
	S62= GPR.Rdata2=>FU.InID2                                   Premise(F60)
	S63= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F61)
	S64= IR_ID.Out25_21=>GPR.RReg1                              Premise(F62)
	S65= IR_ID.Out20_16=>GPR.RReg2                              Premise(F63)
	S66= IMMU.Addr=>IAddrReg.In                                 Premise(F64)
	S67= PC.Out=>ICache.IEA                                     Premise(F65)
	S68= ICache.IEA=addr                                        Path(S4,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S69,S33)
	S71= FU.ICacheHit=ICacheHit(addr)                           Path(S69,S52)
	S72= PC.Out=>ICache.IEA                                     Premise(F66)
	S73= IMem.MEM8WordOut=>ICache.WData                         Premise(F67)
	S74= ICache.Out=>ICacheReg.In                               Premise(F68)
	S75= PC.Out=>IMMU.IEA                                       Premise(F69)
	S76= IMMU.IEA=addr                                          Path(S4,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F70)
	S78= IMMU.PID=pid                                           Path(S3,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S66)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S34)
	S83= IAddrReg.Out=>IMem.RAddr                               Premise(F71)
	S84= ICacheReg.Out=>IRMux.CacheData                         Premise(F72)
	S85= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F73)
	S86= IMem.Out=>IRMux.MemData                                Premise(F74)
	S87= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F75)
	S88= IR_MEM.Out=>IR_DMMU1.In                                Premise(F76)
	S89= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F77)
	S90= IR_ID.Out=>IR_EX.In                                    Premise(F78)
	S91= ICache.Out=>IR_ID.In                                   Premise(F79)
	S92= IRMux.Out=>IR_ID.In                                    Premise(F80)
	S93= ICache.Out=>IR_IMMU.In                                 Premise(F81)
	S94= IR_EX.Out=>IR_MEM.In                                   Premise(F82)
	S95= IR_DMMU2.Out=>IR_WB.In                                 Premise(F83)
	S96= IR_MEM.Out=>IR_WB.In                                   Premise(F84)
	S97= ALUOut_MEM.Out=>PC.In                                  Premise(F85)
	S98= IR_EX.Out15_0=>SEXT.In                                 Premise(F86)
	S99= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F87)
	S100= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F88)
	S101= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F89)
	S102= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F90)
	S103= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F91)
	S104= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F92)
	S105= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F93)
	S106= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F94)
	S107= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F95)
	S108= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F96)
	S109= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S110= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F98)
	S111= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F99)
	S112= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F100)
	S113= IR_ID.Out31_26=>CU_ID.Op                              Premise(F101)
	S114= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F102)
	S115= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F103)
	S116= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F104)
	S117= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F105)
	S118= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F106)
	S119= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F107)
	S120= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F108)
	S121= IR_WB.Out31_26=>CU_WB.Op                              Premise(F109)
	S122= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F110)
	S123= CtrlPC=0                                              Premise(F111)
	S124= CtrlPCInc=0                                           Premise(F112)
	S125= PC[Out]=addr                                          PC-Hold(S1,S123,S124)
	S126= CtrlALUOut_MEM=0                                      Premise(F113)
	S127= CtrlALUOut_WB=0                                       Premise(F114)
	S128= CtrlA_EX=0                                            Premise(F115)
	S129= CtrlA_MEM=0                                           Premise(F116)
	S130= CtrlA_WB=0                                            Premise(F117)
	S131= CtrlB_EX=0                                            Premise(F118)
	S132= CtrlB_MEM=0                                           Premise(F119)
	S133= CtrlB_WB=0                                            Premise(F120)
	S134= CtrlICache=0                                          Premise(F121)
	S135= CtrlIMMU=0                                            Premise(F122)
	S136= CtrlConditionReg_MEM=0                                Premise(F123)
	S137= CtrlConditionReg_DMMU1=0                              Premise(F124)
	S138= CtrlConditionReg_DMMU2=0                              Premise(F125)
	S139= CtrlConditionReg_WB=0                                 Premise(F126)
	S140= CtrlIR_DMMU1=0                                        Premise(F127)
	S141= CtrlIR_DMMU2=0                                        Premise(F128)
	S142= CtrlIR_EX=0                                           Premise(F129)
	S143= CtrlIR_ID=0                                           Premise(F130)
	S144= CtrlIR_IMMU=1                                         Premise(F131)
	S145= CtrlIR_MEM=0                                          Premise(F132)
	S146= CtrlIR_WB=0                                           Premise(F133)
	S147= CtrlGPR=0                                             Premise(F134)
	S148= CtrlIAddrReg=1                                        Premise(F135)
	S149= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S80,S148)
	S150= CtrlIMem=0                                            Premise(F136)
	S151= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S2,S150)
	S152= CtrlICacheReg=1                                       Premise(F137)
	S153= CtrlASIDIn=0                                          Premise(F138)
	S154= CtrlCP0=0                                             Premise(F139)
	S155= CP0[ASID]=pid                                         CP0-Hold(S0,S154)
	S156= CtrlEPCIn=0                                           Premise(F140)
	S157= CtrlExCodeIn=0                                        Premise(F141)
	S158= CtrlIRMux=0                                           Premise(F142)
	S159= GPR[rS]=a                                             Premise(F143)
	S160= GPR[rT]=b                                             Premise(F144)

IMMU	S161= PC.Out=addr                                           PC-Out(S125)
	S162= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S149)
	S163= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S149)
	S164= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S149)
	S165= CP0.ASID=pid                                          CP0-Read-ASID(S155)
	S166= PC.CIA=>ALU.A                                         Premise(F145)
	S167= SEXT.Out=>ALU.B                                       Premise(F146)
	S168= ALU.Out=>ALUOut_MEM.In                                Premise(F147)
	S169= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F148)
	S170= FU.OutID1=>A_EX.In                                    Premise(F149)
	S171= A_MEM.Out=>A_WB.In                                    Premise(F150)
	S172= FU.OutID2=>B_EX.In                                    Premise(F151)
	S173= B_MEM.Out=>B_WB.In                                    Premise(F152)
	S174= A_EX.Out=>CMPU.A                                      Premise(F153)
	S175= B_EX.Out=>CMPU.B                                      Premise(F154)
	S176= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F155)
	S177= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F156)
	S178= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F157)
	S179= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F158)
	S180= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F159)
	S181= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F160)
	S182= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F161)
	S183= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F162)
	S184= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F163)
	S185= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F164)
	S186= FU.Bub_ID=>CU_ID.Bub                                  Premise(F165)
	S187= FU.Halt_ID=>CU_ID.Halt                                Premise(F166)
	S188= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F167)
	S189= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F168)
	S190= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F169)
	S191= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F170)
	S192= FU.Bub_IF=>CU_IF.Bub                                  Premise(F171)
	S193= FU.Halt_IF=>CU_IF.Halt                                Premise(F172)
	S194= ICache.Hit=>CU_IF.ICacheHit                           Premise(F173)
	S195= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F174)
	S196= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F175)
	S197= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F176)
	S198= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F177)
	S199= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F178)
	S200= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F179)
	S201= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F180)
	S202= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F181)
	S203= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F182)
	S204= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F183)
	S205= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S206= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F185)
	S207= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F186)
	S208= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F187)
	S209= CMPU.zero=>ConditionReg_MEM.In                        Premise(F188)
	S210= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F189)
	S211= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F190)
	S212= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F191)
	S213= ICache.Hit=>FU.ICacheHit                              Premise(F192)
	S214= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F193)
	S215= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F194)
	S216= IR_EX.Out=>FU.IR_EX                                   Premise(F195)
	S217= IR_ID.Out=>FU.IR_ID                                   Premise(F196)
	S218= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F197)
	S219= IR_MEM.Out=>FU.IR_MEM                                 Premise(F198)
	S220= IR_WB.Out=>FU.IR_WB                                   Premise(F199)
	S221= GPR.Rdata1=>FU.InID1                                  Premise(F200)
	S222= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F201)
	S223= GPR.Rdata2=>FU.InID2                                  Premise(F202)
	S224= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F203)
	S225= IR_ID.Out25_21=>GPR.RReg1                             Premise(F204)
	S226= IR_ID.Out20_16=>GPR.RReg2                             Premise(F205)
	S227= IMMU.Addr=>IAddrReg.In                                Premise(F206)
	S228= PC.Out=>ICache.IEA                                    Premise(F207)
	S229= ICache.IEA=addr                                       Path(S161,S228)
	S230= ICache.Hit=ICacheHit(addr)                            ICache-Search(S229)
	S231= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S230,S194)
	S232= FU.ICacheHit=ICacheHit(addr)                          Path(S230,S213)
	S233= PC.Out=>ICache.IEA                                    Premise(F208)
	S234= IMem.MEM8WordOut=>ICache.WData                        Premise(F209)
	S235= ICache.Out=>ICacheReg.In                              Premise(F210)
	S236= PC.Out=>IMMU.IEA                                      Premise(F211)
	S237= IMMU.IEA=addr                                         Path(S161,S236)
	S238= CP0.ASID=>IMMU.PID                                    Premise(F212)
	S239= IMMU.PID=pid                                          Path(S165,S238)
	S240= IMMU.Addr={pid,addr}                                  IMMU-Search(S239,S237)
	S241= IAddrReg.In={pid,addr}                                Path(S240,S227)
	S242= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S239,S237)
	S243= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S242,S195)
	S244= IAddrReg.Out=>IMem.RAddr                              Premise(F213)
	S245= IMem.RAddr={pid,addr}                                 Path(S162,S244)
	S246= IMem.Out={5,rS,rT,offset}                             IMem-Read(S245,S151)
	S247= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S245,S151)
	S248= ICache.WData=IMemGet8Word({pid,addr})                 Path(S247,S234)
	S249= ICacheReg.Out=>IRMux.CacheData                        Premise(F214)
	S250= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F215)
	S251= IMem.Out=>IRMux.MemData                               Premise(F216)
	S252= IRMux.MemData={5,rS,rT,offset}                        Path(S246,S251)
	S253= IRMux.Out={5,rS,rT,offset}                            IRMux-Select2(S252)
	S254= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F217)
	S255= IR_MEM.Out=>IR_DMMU1.In                               Premise(F218)
	S256= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F219)
	S257= IR_ID.Out=>IR_EX.In                                   Premise(F220)
	S258= ICache.Out=>IR_ID.In                                  Premise(F221)
	S259= IRMux.Out=>IR_ID.In                                   Premise(F222)
	S260= IR_ID.In={5,rS,rT,offset}                             Path(S253,S259)
	S261= ICache.Out=>IR_IMMU.In                                Premise(F223)
	S262= IR_EX.Out=>IR_MEM.In                                  Premise(F224)
	S263= IR_DMMU2.Out=>IR_WB.In                                Premise(F225)
	S264= IR_MEM.Out=>IR_WB.In                                  Premise(F226)
	S265= ALUOut_MEM.Out=>PC.In                                 Premise(F227)
	S266= IR_EX.Out15_0=>SEXT.In                                Premise(F228)
	S267= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F229)
	S268= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F230)
	S269= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F231)
	S270= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F232)
	S271= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F233)
	S272= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F234)
	S273= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F235)
	S274= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F236)
	S275= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F237)
	S276= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F238)
	S277= IR_EX.Out31_26=>CU_EX.Op                              Premise(F239)
	S278= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F240)
	S279= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F241)
	S280= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F242)
	S281= IR_ID.Out31_26=>CU_ID.Op                              Premise(F243)
	S282= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F244)
	S283= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F245)
	S284= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F246)
	S285= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F247)
	S286= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F248)
	S287= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F249)
	S288= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F250)
	S289= IR_WB.Out31_26=>CU_WB.Op                              Premise(F251)
	S290= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F252)
	S291= CtrlPC=0                                              Premise(F253)
	S292= CtrlPCInc=1                                           Premise(F254)
	S293= PC[Out]=addr+4                                        PC-Inc(S125,S291,S292)
	S294= PC[CIA]=addr                                          PC-Inc(S125,S291,S292)
	S295= CtrlALUOut_MEM=0                                      Premise(F255)
	S296= CtrlALUOut_WB=0                                       Premise(F256)
	S297= CtrlA_EX=0                                            Premise(F257)
	S298= CtrlA_MEM=0                                           Premise(F258)
	S299= CtrlA_WB=0                                            Premise(F259)
	S300= CtrlB_EX=0                                            Premise(F260)
	S301= CtrlB_MEM=0                                           Premise(F261)
	S302= CtrlB_WB=0                                            Premise(F262)
	S303= CtrlICache=1                                          Premise(F263)
	S304= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S229,S248,S303)
	S305= CtrlIMMU=0                                            Premise(F264)
	S306= CtrlConditionReg_MEM=0                                Premise(F265)
	S307= CtrlConditionReg_DMMU1=0                              Premise(F266)
	S308= CtrlConditionReg_DMMU2=0                              Premise(F267)
	S309= CtrlConditionReg_WB=0                                 Premise(F268)
	S310= CtrlIR_DMMU1=0                                        Premise(F269)
	S311= CtrlIR_DMMU2=0                                        Premise(F270)
	S312= CtrlIR_EX=0                                           Premise(F271)
	S313= CtrlIR_ID=1                                           Premise(F272)
	S314= [IR_ID]={5,rS,rT,offset}                              IR_ID-Write(S260,S313)
	S315= CtrlIR_IMMU=0                                         Premise(F273)
	S316= CtrlIR_MEM=0                                          Premise(F274)
	S317= CtrlIR_WB=0                                           Premise(F275)
	S318= CtrlGPR=0                                             Premise(F276)
	S319= GPR[rS]=a                                             GPR-Hold(S159,S318)
	S320= GPR[rT]=b                                             GPR-Hold(S160,S318)
	S321= CtrlIAddrReg=0                                        Premise(F277)
	S322= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S149,S321)
	S323= CtrlIMem=0                                            Premise(F278)
	S324= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S151,S323)
	S325= CtrlICacheReg=0                                       Premise(F279)
	S326= CtrlASIDIn=0                                          Premise(F280)
	S327= CtrlCP0=0                                             Premise(F281)
	S328= CP0[ASID]=pid                                         CP0-Hold(S155,S327)
	S329= CtrlEPCIn=0                                           Premise(F282)
	S330= CtrlExCodeIn=0                                        Premise(F283)
	S331= CtrlIRMux=0                                           Premise(F284)

ID	S332= PC.Out=addr+4                                         PC-Out(S293)
	S333= PC.CIA=addr                                           PC-Out(S294)
	S334= PC.CIA31_28=addr[31:28]                               PC-Out(S294)
	S335= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S314)
	S336= IR_ID.Out31_26=5                                      IR-Out(S314)
	S337= IR_ID.Out25_21=rS                                     IR-Out(S314)
	S338= IR_ID.Out20_16=rT                                     IR-Out(S314)
	S339= IR_ID.Out15_0=offset                                  IR-Out(S314)
	S340= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S322)
	S341= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S322)
	S342= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S322)
	S343= CP0.ASID=pid                                          CP0-Read-ASID(S328)
	S344= PC.CIA=>ALU.A                                         Premise(F285)
	S345= ALU.A=addr                                            Path(S333,S344)
	S346= SEXT.Out=>ALU.B                                       Premise(F286)
	S347= ALU.Out=>ALUOut_MEM.In                                Premise(F287)
	S348= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F288)
	S349= FU.OutID1=>A_EX.In                                    Premise(F289)
	S350= A_MEM.Out=>A_WB.In                                    Premise(F290)
	S351= FU.OutID2=>B_EX.In                                    Premise(F291)
	S352= B_MEM.Out=>B_WB.In                                    Premise(F292)
	S353= A_EX.Out=>CMPU.A                                      Premise(F293)
	S354= B_EX.Out=>CMPU.B                                      Premise(F294)
	S355= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F295)
	S356= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F296)
	S357= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F297)
	S358= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F298)
	S359= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F299)
	S360= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F300)
	S361= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F301)
	S362= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F302)
	S363= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F303)
	S364= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F304)
	S365= FU.Bub_ID=>CU_ID.Bub                                  Premise(F305)
	S366= FU.Halt_ID=>CU_ID.Halt                                Premise(F306)
	S367= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F307)
	S368= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F308)
	S369= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F309)
	S370= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F310)
	S371= FU.Bub_IF=>CU_IF.Bub                                  Premise(F311)
	S372= FU.Halt_IF=>CU_IF.Halt                                Premise(F312)
	S373= ICache.Hit=>CU_IF.ICacheHit                           Premise(F313)
	S374= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F314)
	S375= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F315)
	S376= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F316)
	S377= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F317)
	S378= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F318)
	S379= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F319)
	S380= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F320)
	S381= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F321)
	S382= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F322)
	S383= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F323)
	S384= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F324)
	S385= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F325)
	S386= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F326)
	S387= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F327)
	S388= CMPU.zero=>ConditionReg_MEM.In                        Premise(F328)
	S389= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F329)
	S390= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F330)
	S391= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F331)
	S392= ICache.Hit=>FU.ICacheHit                              Premise(F332)
	S393= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F333)
	S394= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F334)
	S395= IR_EX.Out=>FU.IR_EX                                   Premise(F335)
	S396= IR_ID.Out=>FU.IR_ID                                   Premise(F336)
	S397= FU.IR_ID={5,rS,rT,offset}                             Path(S335,S396)
	S398= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F337)
	S399= IR_MEM.Out=>FU.IR_MEM                                 Premise(F338)
	S400= IR_WB.Out=>FU.IR_WB                                   Premise(F339)
	S401= GPR.Rdata1=>FU.InID1                                  Premise(F340)
	S402= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F341)
	S403= FU.InID1_RReg=rS                                      Path(S337,S402)
	S404= GPR.Rdata2=>FU.InID2                                  Premise(F342)
	S405= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F343)
	S406= FU.InID2_RReg=rT                                      Path(S338,S405)
	S407= IR_ID.Out25_21=>GPR.RReg1                             Premise(F344)
	S408= GPR.RReg1=rS                                          Path(S337,S407)
	S409= GPR.Rdata1=a                                          GPR-Read(S408,S319)
	S410= FU.InID1=a                                            Path(S409,S401)
	S411= FU.OutID1=FU(a)                                       FU-Forward(S410)
	S412= A_EX.In=FU(a)                                         Path(S411,S349)
	S413= IR_ID.Out20_16=>GPR.RReg2                             Premise(F345)
	S414= GPR.RReg2=rT                                          Path(S338,S413)
	S415= GPR.Rdata2=b                                          GPR-Read(S414,S320)
	S416= FU.InID2=b                                            Path(S415,S404)
	S417= FU.OutID2=FU(b)                                       FU-Forward(S416)
	S418= B_EX.In=FU(b)                                         Path(S417,S351)
	S419= IMMU.Addr=>IAddrReg.In                                Premise(F346)
	S420= PC.Out=>ICache.IEA                                    Premise(F347)
	S421= ICache.IEA=addr+4                                     Path(S332,S420)
	S422= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S421)
	S423= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S422,S373)
	S424= FU.ICacheHit=ICacheHit(addr+4)                        Path(S422,S392)
	S425= PC.Out=>ICache.IEA                                    Premise(F348)
	S426= IMem.MEM8WordOut=>ICache.WData                        Premise(F349)
	S427= ICache.Out=>ICacheReg.In                              Premise(F350)
	S428= PC.Out=>IMMU.IEA                                      Premise(F351)
	S429= IMMU.IEA=addr+4                                       Path(S332,S428)
	S430= CP0.ASID=>IMMU.PID                                    Premise(F352)
	S431= IMMU.PID=pid                                          Path(S343,S430)
	S432= IMMU.Addr={pid,addr+4}                                IMMU-Search(S431,S429)
	S433= IAddrReg.In={pid,addr+4}                              Path(S432,S419)
	S434= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S431,S429)
	S435= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S434,S374)
	S436= IAddrReg.Out=>IMem.RAddr                              Premise(F353)
	S437= IMem.RAddr={pid,addr}                                 Path(S340,S436)
	S438= IMem.Out={5,rS,rT,offset}                             IMem-Read(S437,S324)
	S439= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S437,S324)
	S440= ICache.WData=IMemGet8Word({pid,addr})                 Path(S439,S426)
	S441= ICacheReg.Out=>IRMux.CacheData                        Premise(F354)
	S442= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F355)
	S443= IMem.Out=>IRMux.MemData                               Premise(F356)
	S444= IRMux.MemData={5,rS,rT,offset}                        Path(S438,S443)
	S445= IRMux.Out={5,rS,rT,offset}                            IRMux-Select2(S444)
	S446= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F357)
	S447= IR_MEM.Out=>IR_DMMU1.In                               Premise(F358)
	S448= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F359)
	S449= IR_ID.Out=>IR_EX.In                                   Premise(F360)
	S450= IR_EX.In={5,rS,rT,offset}                             Path(S335,S449)
	S451= ICache.Out=>IR_ID.In                                  Premise(F361)
	S452= IRMux.Out=>IR_ID.In                                   Premise(F362)
	S453= IR_ID.In={5,rS,rT,offset}                             Path(S445,S452)
	S454= ICache.Out=>IR_IMMU.In                                Premise(F363)
	S455= IR_EX.Out=>IR_MEM.In                                  Premise(F364)
	S456= IR_DMMU2.Out=>IR_WB.In                                Premise(F365)
	S457= IR_MEM.Out=>IR_WB.In                                  Premise(F366)
	S458= ALUOut_MEM.Out=>PC.In                                 Premise(F367)
	S459= IR_EX.Out15_0=>SEXT.In                                Premise(F368)
	S460= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F369)
	S461= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F370)
	S462= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F371)
	S463= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F372)
	S464= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F373)
	S465= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F374)
	S466= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F375)
	S467= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F376)
	S468= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F377)
	S469= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F378)
	S470= IR_EX.Out31_26=>CU_EX.Op                              Premise(F379)
	S471= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F380)
	S472= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F381)
	S473= CU_ID.IRFunc1=rT                                      Path(S338,S472)
	S474= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F382)
	S475= CU_ID.IRFunc2=rS                                      Path(S337,S474)
	S476= IR_ID.Out31_26=>CU_ID.Op                              Premise(F383)
	S477= CU_ID.Op=5                                            Path(S336,S476)
	S478= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F384)
	S479= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F385)
	S480= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F386)
	S481= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F387)
	S482= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F388)
	S483= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F389)
	S484= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F390)
	S485= IR_WB.Out31_26=>CU_WB.Op                              Premise(F391)
	S486= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F392)
	S487= CtrlPC=0                                              Premise(F393)
	S488= CtrlPCInc=0                                           Premise(F394)
	S489= PC[CIA]=addr                                          PC-Hold(S294,S488)
	S490= PC[Out]=addr+4                                        PC-Hold(S293,S487,S488)
	S491= CtrlALUOut_MEM=0                                      Premise(F395)
	S492= CtrlALUOut_WB=0                                       Premise(F396)
	S493= CtrlA_EX=1                                            Premise(F397)
	S494= [A_EX]=FU(a)                                          A_EX-Write(S412,S493)
	S495= CtrlA_MEM=0                                           Premise(F398)
	S496= CtrlA_WB=0                                            Premise(F399)
	S497= CtrlB_EX=1                                            Premise(F400)
	S498= [B_EX]=FU(b)                                          B_EX-Write(S418,S497)
	S499= CtrlB_MEM=0                                           Premise(F401)
	S500= CtrlB_WB=0                                            Premise(F402)
	S501= CtrlICache=0                                          Premise(F403)
	S502= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S304,S501)
	S503= CtrlIMMU=0                                            Premise(F404)
	S504= CtrlConditionReg_MEM=0                                Premise(F405)
	S505= CtrlConditionReg_DMMU1=0                              Premise(F406)
	S506= CtrlConditionReg_DMMU2=0                              Premise(F407)
	S507= CtrlConditionReg_WB=0                                 Premise(F408)
	S508= CtrlIR_DMMU1=0                                        Premise(F409)
	S509= CtrlIR_DMMU2=0                                        Premise(F410)
	S510= CtrlIR_EX=1                                           Premise(F411)
	S511= [IR_EX]={5,rS,rT,offset}                              IR_EX-Write(S450,S510)
	S512= CtrlIR_ID=0                                           Premise(F412)
	S513= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S314,S512)
	S514= CtrlIR_IMMU=0                                         Premise(F413)
	S515= CtrlIR_MEM=0                                          Premise(F414)
	S516= CtrlIR_WB=0                                           Premise(F415)
	S517= CtrlGPR=0                                             Premise(F416)
	S518= GPR[rS]=a                                             GPR-Hold(S319,S517)
	S519= GPR[rT]=b                                             GPR-Hold(S320,S517)
	S520= CtrlIAddrReg=0                                        Premise(F417)
	S521= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S322,S520)
	S522= CtrlIMem=0                                            Premise(F418)
	S523= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S324,S522)
	S524= CtrlICacheReg=0                                       Premise(F419)
	S525= CtrlASIDIn=0                                          Premise(F420)
	S526= CtrlCP0=0                                             Premise(F421)
	S527= CP0[ASID]=pid                                         CP0-Hold(S328,S526)
	S528= CtrlEPCIn=0                                           Premise(F422)
	S529= CtrlExCodeIn=0                                        Premise(F423)
	S530= CtrlIRMux=0                                           Premise(F424)

EX	S531= PC.CIA=addr                                           PC-Out(S489)
	S532= PC.CIA31_28=addr[31:28]                               PC-Out(S489)
	S533= PC.Out=addr+4                                         PC-Out(S490)
	S534= A_EX.Out=FU(a)                                        A_EX-Out(S494)
	S535= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S494)
	S536= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S494)
	S537= B_EX.Out=FU(b)                                        B_EX-Out(S498)
	S538= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S498)
	S539= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S498)
	S540= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S511)
	S541= IR_EX.Out31_26=5                                      IR_EX-Out(S511)
	S542= IR_EX.Out25_21=rS                                     IR_EX-Out(S511)
	S543= IR_EX.Out20_16=rT                                     IR_EX-Out(S511)
	S544= IR_EX.Out15_0=offset                                  IR_EX-Out(S511)
	S545= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S513)
	S546= IR_ID.Out31_26=5                                      IR-Out(S513)
	S547= IR_ID.Out25_21=rS                                     IR-Out(S513)
	S548= IR_ID.Out20_16=rT                                     IR-Out(S513)
	S549= IR_ID.Out15_0=offset                                  IR-Out(S513)
	S550= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S521)
	S551= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S521)
	S552= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S521)
	S553= CP0.ASID=pid                                          CP0-Read-ASID(S527)
	S554= PC.CIA=>ALU.A                                         Premise(F425)
	S555= ALU.A=addr                                            Path(S531,S554)
	S556= SEXT.Out=>ALU.B                                       Premise(F426)
	S557= ALU.Func=6'b010010                                    Premise(F427)
	S558= ALU.Out=>ALUOut_MEM.In                                Premise(F428)
	S559= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F429)
	S560= FU.OutID1=>A_EX.In                                    Premise(F430)
	S561= A_MEM.Out=>A_WB.In                                    Premise(F431)
	S562= FU.OutID2=>B_EX.In                                    Premise(F432)
	S563= B_MEM.Out=>B_WB.In                                    Premise(F433)
	S564= A_EX.Out=>CMPU.A                                      Premise(F434)
	S565= CMPU.A=FU(a)                                          Path(S534,S564)
	S566= B_EX.Out=>CMPU.B                                      Premise(F435)
	S567= CMPU.B=FU(b)                                          Path(S537,S566)
	S568= CMPU.Func=6'b000011                                   Premise(F436)
	S569= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S565,S567)
	S570= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S565,S567)
	S571= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S565,S567)
	S572= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S565,S567)
	S573= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F437)
	S574= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F438)
	S575= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F439)
	S576= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F440)
	S577= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F441)
	S578= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F442)
	S579= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F443)
	S580= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F444)
	S581= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F445)
	S582= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F446)
	S583= FU.Bub_ID=>CU_ID.Bub                                  Premise(F447)
	S584= FU.Halt_ID=>CU_ID.Halt                                Premise(F448)
	S585= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F449)
	S586= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F450)
	S587= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F451)
	S588= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F452)
	S589= FU.Bub_IF=>CU_IF.Bub                                  Premise(F453)
	S590= FU.Halt_IF=>CU_IF.Halt                                Premise(F454)
	S591= ICache.Hit=>CU_IF.ICacheHit                           Premise(F455)
	S592= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F456)
	S593= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F457)
	S594= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F458)
	S595= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F459)
	S596= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F460)
	S597= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F461)
	S598= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F462)
	S599= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F463)
	S600= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F464)
	S601= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F465)
	S602= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F466)
	S603= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F467)
	S604= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F468)
	S605= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F469)
	S606= CMPU.zero=>ConditionReg_MEM.In                        Premise(F470)
	S607= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S570,S606)
	S608= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F471)
	S609= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F472)
	S610= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F473)
	S611= ICache.Hit=>FU.ICacheHit                              Premise(F474)
	S612= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F475)
	S613= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F476)
	S614= IR_EX.Out=>FU.IR_EX                                   Premise(F477)
	S615= FU.IR_EX={5,rS,rT,offset}                             Path(S540,S614)
	S616= IR_ID.Out=>FU.IR_ID                                   Premise(F478)
	S617= FU.IR_ID={5,rS,rT,offset}                             Path(S545,S616)
	S618= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F479)
	S619= IR_MEM.Out=>FU.IR_MEM                                 Premise(F480)
	S620= IR_WB.Out=>FU.IR_WB                                   Premise(F481)
	S621= FU.InEX_WReg=5'b00000                                 Premise(F482)
	S622= GPR.Rdata1=>FU.InID1                                  Premise(F483)
	S623= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F484)
	S624= FU.InID1_RReg=rS                                      Path(S547,S623)
	S625= GPR.Rdata2=>FU.InID2                                  Premise(F485)
	S626= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F486)
	S627= FU.InID2_RReg=rT                                      Path(S548,S626)
	S628= IR_ID.Out25_21=>GPR.RReg1                             Premise(F487)
	S629= GPR.RReg1=rS                                          Path(S547,S628)
	S630= GPR.Rdata1=a                                          GPR-Read(S629,S518)
	S631= FU.InID1=a                                            Path(S630,S622)
	S632= FU.OutID1=FU(a)                                       FU-Forward(S631)
	S633= A_EX.In=FU(a)                                         Path(S632,S560)
	S634= IR_ID.Out20_16=>GPR.RReg2                             Premise(F488)
	S635= GPR.RReg2=rT                                          Path(S548,S634)
	S636= GPR.Rdata2=b                                          GPR-Read(S635,S519)
	S637= FU.InID2=b                                            Path(S636,S625)
	S638= FU.OutID2=FU(b)                                       FU-Forward(S637)
	S639= B_EX.In=FU(b)                                         Path(S638,S562)
	S640= IMMU.Addr=>IAddrReg.In                                Premise(F489)
	S641= PC.Out=>ICache.IEA                                    Premise(F490)
	S642= ICache.IEA=addr+4                                     Path(S533,S641)
	S643= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S642)
	S644= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S643,S591)
	S645= FU.ICacheHit=ICacheHit(addr+4)                        Path(S643,S611)
	S646= PC.Out=>ICache.IEA                                    Premise(F491)
	S647= IMem.MEM8WordOut=>ICache.WData                        Premise(F492)
	S648= ICache.Out=>ICacheReg.In                              Premise(F493)
	S649= PC.Out=>IMMU.IEA                                      Premise(F494)
	S650= IMMU.IEA=addr+4                                       Path(S533,S649)
	S651= CP0.ASID=>IMMU.PID                                    Premise(F495)
	S652= IMMU.PID=pid                                          Path(S553,S651)
	S653= IMMU.Addr={pid,addr+4}                                IMMU-Search(S652,S650)
	S654= IAddrReg.In={pid,addr+4}                              Path(S653,S640)
	S655= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S652,S650)
	S656= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S655,S592)
	S657= IAddrReg.Out=>IMem.RAddr                              Premise(F496)
	S658= IMem.RAddr={pid,addr}                                 Path(S550,S657)
	S659= IMem.Out={5,rS,rT,offset}                             IMem-Read(S658,S523)
	S660= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S658,S523)
	S661= ICache.WData=IMemGet8Word({pid,addr})                 Path(S660,S647)
	S662= ICacheReg.Out=>IRMux.CacheData                        Premise(F497)
	S663= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F498)
	S664= IMem.Out=>IRMux.MemData                               Premise(F499)
	S665= IRMux.MemData={5,rS,rT,offset}                        Path(S659,S664)
	S666= IRMux.Out={5,rS,rT,offset}                            IRMux-Select2(S665)
	S667= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F500)
	S668= IR_MEM.Out=>IR_DMMU1.In                               Premise(F501)
	S669= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F502)
	S670= IR_ID.Out=>IR_EX.In                                   Premise(F503)
	S671= IR_EX.In={5,rS,rT,offset}                             Path(S545,S670)
	S672= ICache.Out=>IR_ID.In                                  Premise(F504)
	S673= IRMux.Out=>IR_ID.In                                   Premise(F505)
	S674= IR_ID.In={5,rS,rT,offset}                             Path(S666,S673)
	S675= ICache.Out=>IR_IMMU.In                                Premise(F506)
	S676= IR_EX.Out=>IR_MEM.In                                  Premise(F507)
	S677= IR_MEM.In={5,rS,rT,offset}                            Path(S540,S676)
	S678= IR_DMMU2.Out=>IR_WB.In                                Premise(F508)
	S679= IR_MEM.Out=>IR_WB.In                                  Premise(F509)
	S680= ALUOut_MEM.Out=>PC.In                                 Premise(F510)
	S681= IR_EX.Out15_0=>SEXT.In                                Premise(F511)
	S682= SEXT.In=offset                                        Path(S544,S681)
	S683= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S682)
	S684= ALU.B={14{offset[15]},offset,2{0}}                    Path(S683,S556)
	S685= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S555,S684)
	S686= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S685,S558)
	S687= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S555,S684)
	S688= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S555,S684)
	S689= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S555,S684)
	S690= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S555,S684)
	S691= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F512)
	S692= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F513)
	S693= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F514)
	S694= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F515)
	S695= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F516)
	S696= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F517)
	S697= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F518)
	S698= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F519)
	S699= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F520)
	S700= CU_EX.IRFunc1=rT                                      Path(S543,S699)
	S701= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F521)
	S702= CU_EX.IRFunc2=rS                                      Path(S542,S701)
	S703= IR_EX.Out31_26=>CU_EX.Op                              Premise(F522)
	S704= CU_EX.Op=5                                            Path(S541,S703)
	S705= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F523)
	S706= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F524)
	S707= CU_ID.IRFunc1=rT                                      Path(S548,S706)
	S708= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F525)
	S709= CU_ID.IRFunc2=rS                                      Path(S547,S708)
	S710= IR_ID.Out31_26=>CU_ID.Op                              Premise(F526)
	S711= CU_ID.Op=5                                            Path(S546,S710)
	S712= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F527)
	S713= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F528)
	S714= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F529)
	S715= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F530)
	S716= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F531)
	S717= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F532)
	S718= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F533)
	S719= IR_WB.Out31_26=>CU_WB.Op                              Premise(F534)
	S720= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F535)
	S721= CtrlPC=0                                              Premise(F536)
	S722= CtrlPCInc=0                                           Premise(F537)
	S723= PC[CIA]=addr                                          PC-Hold(S489,S722)
	S724= PC[Out]=addr+4                                        PC-Hold(S490,S721,S722)
	S725= CtrlALUOut_MEM=1                                      Premise(F538)
	S726= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S686,S725)
	S727= CtrlALUOut_WB=0                                       Premise(F539)
	S728= CtrlA_EX=0                                            Premise(F540)
	S729= [A_EX]=FU(a)                                          A_EX-Hold(S494,S728)
	S730= CtrlA_MEM=0                                           Premise(F541)
	S731= CtrlA_WB=0                                            Premise(F542)
	S732= CtrlB_EX=0                                            Premise(F543)
	S733= [B_EX]=FU(b)                                          B_EX-Hold(S498,S732)
	S734= CtrlB_MEM=0                                           Premise(F544)
	S735= CtrlB_WB=0                                            Premise(F545)
	S736= CtrlICache=0                                          Premise(F546)
	S737= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S502,S736)
	S738= CtrlIMMU=0                                            Premise(F547)
	S739= CtrlConditionReg_MEM=1                                Premise(F548)
	S740= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S607,S739)
	S741= CtrlConditionReg_DMMU1=0                              Premise(F549)
	S742= CtrlConditionReg_DMMU2=0                              Premise(F550)
	S743= CtrlConditionReg_WB=0                                 Premise(F551)
	S744= CtrlIR_DMMU1=0                                        Premise(F552)
	S745= CtrlIR_DMMU2=0                                        Premise(F553)
	S746= CtrlIR_EX=0                                           Premise(F554)
	S747= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S511,S746)
	S748= CtrlIR_ID=0                                           Premise(F555)
	S749= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S513,S748)
	S750= CtrlIR_IMMU=0                                         Premise(F556)
	S751= CtrlIR_MEM=1                                          Premise(F557)
	S752= [IR_MEM]={5,rS,rT,offset}                             IR_MEM-Write(S677,S751)
	S753= CtrlIR_WB=0                                           Premise(F558)
	S754= CtrlGPR=0                                             Premise(F559)
	S755= GPR[rS]=a                                             GPR-Hold(S518,S754)
	S756= GPR[rT]=b                                             GPR-Hold(S519,S754)
	S757= CtrlIAddrReg=0                                        Premise(F560)
	S758= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S521,S757)
	S759= CtrlIMem=0                                            Premise(F561)
	S760= IMem[{pid,addr}]={5,rS,rT,offset}                     IMem-Hold(S523,S759)
	S761= CtrlICacheReg=0                                       Premise(F562)
	S762= CtrlASIDIn=0                                          Premise(F563)
	S763= CtrlCP0=0                                             Premise(F564)
	S764= CP0[ASID]=pid                                         CP0-Hold(S527,S763)
	S765= CtrlEPCIn=0                                           Premise(F565)
	S766= CtrlExCodeIn=0                                        Premise(F566)
	S767= CtrlIRMux=0                                           Premise(F567)

MEM	S768= PC.CIA=addr                                           PC-Out(S723)
	S769= PC.CIA31_28=addr[31:28]                               PC-Out(S723)
	S770= PC.Out=addr+4                                         PC-Out(S724)
	S771= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S726)
	S772= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S726)
	S773= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S726)
	S774= A_EX.Out=FU(a)                                        A_EX-Out(S729)
	S775= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S729)
	S776= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S729)
	S777= B_EX.Out=FU(b)                                        B_EX-Out(S733)
	S778= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S733)
	S779= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S733)
	S780= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S740)
	S781= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S740)
	S782= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S740)
	S783= IR_EX.Out={5,rS,rT,offset}                            IR_EX-Out(S747)
	S784= IR_EX.Out31_26=5                                      IR_EX-Out(S747)
	S785= IR_EX.Out25_21=rS                                     IR_EX-Out(S747)
	S786= IR_EX.Out20_16=rT                                     IR_EX-Out(S747)
	S787= IR_EX.Out15_0=offset                                  IR_EX-Out(S747)
	S788= IR_ID.Out={5,rS,rT,offset}                            IR-Out(S749)
	S789= IR_ID.Out31_26=5                                      IR-Out(S749)
	S790= IR_ID.Out25_21=rS                                     IR-Out(S749)
	S791= IR_ID.Out20_16=rT                                     IR-Out(S749)
	S792= IR_ID.Out15_0=offset                                  IR-Out(S749)
	S793= IR_MEM.Out={5,rS,rT,offset}                           IR_MEM-Out(S752)
	S794= IR_MEM.Out31_26=5                                     IR_MEM-Out(S752)
	S795= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S752)
	S796= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S752)
	S797= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S752)
	S798= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S758)
	S799= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S758)
	S800= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S758)
	S801= CP0.ASID=pid                                          CP0-Read-ASID(S764)
	S802= PC.CIA=>ALU.A                                         Premise(F568)
	S803= ALU.A=addr                                            Path(S768,S802)
	S804= SEXT.Out=>ALU.B                                       Premise(F569)
	S805= ALU.Out=>ALUOut_MEM.In                                Premise(F570)
	S806= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F571)
	S807= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S771,S806)
	S808= FU.OutID1=>A_EX.In                                    Premise(F572)
	S809= A_MEM.Out=>A_WB.In                                    Premise(F573)
	S810= FU.OutID2=>B_EX.In                                    Premise(F574)
	S811= B_MEM.Out=>B_WB.In                                    Premise(F575)
	S812= A_EX.Out=>CMPU.A                                      Premise(F576)
	S813= CMPU.A=FU(a)                                          Path(S774,S812)
	S814= B_EX.Out=>CMPU.B                                      Premise(F577)
	S815= CMPU.B=FU(b)                                          Path(S777,S814)
	S816= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F578)
	S817= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F579)
	S818= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F580)
	S819= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F581)
	S820= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F582)
	S821= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F583)
	S822= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F584)
	S823= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F585)
	S824= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F586)
	S825= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F587)
	S826= FU.Bub_ID=>CU_ID.Bub                                  Premise(F588)
	S827= FU.Halt_ID=>CU_ID.Halt                                Premise(F589)
	S828= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F590)
	S829= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F591)
	S830= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F592)
	S831= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F593)
	S832= FU.Bub_IF=>CU_IF.Bub                                  Premise(F594)
	S833= FU.Halt_IF=>CU_IF.Halt                                Premise(F595)
	S834= ICache.Hit=>CU_IF.ICacheHit                           Premise(F596)
	S835= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F597)
	S836= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F598)
	S837= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F599)
	S838= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F600)
	S839= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F601)
	S840= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F602)
	S841= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F603)
	S842= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F604)
	S843= CU_MEM.zero=CompareS(FU(a),FU(b))                     Path(S780,S842)
	S844= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F605)
	S845= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F606)
	S846= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F607)
	S847= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F608)
	S848= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F609)
	S849= ConditionReg_DMMU1.In=CompareS(FU(a),FU(b))           Path(S780,S848)
	S850= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F610)
	S851= CMPU.zero=>ConditionReg_MEM.In                        Premise(F611)
	S852= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F612)
	S853= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F613)
	S854= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S780,S853)
	S855= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F614)
	S856= ICache.Hit=>FU.ICacheHit                              Premise(F615)
	S857= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F616)
	S858= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F617)
	S859= IR_EX.Out=>FU.IR_EX                                   Premise(F618)
	S860= FU.IR_EX={5,rS,rT,offset}                             Path(S783,S859)
	S861= IR_ID.Out=>FU.IR_ID                                   Premise(F619)
	S862= FU.IR_ID={5,rS,rT,offset}                             Path(S788,S861)
	S863= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F620)
	S864= IR_MEM.Out=>FU.IR_MEM                                 Premise(F621)
	S865= FU.IR_MEM={5,rS,rT,offset}                            Path(S793,S864)
	S866= IR_WB.Out=>FU.IR_WB                                   Premise(F622)
	S867= GPR.Rdata1=>FU.InID1                                  Premise(F623)
	S868= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F624)
	S869= FU.InID1_RReg=rS                                      Path(S790,S868)
	S870= GPR.Rdata2=>FU.InID2                                  Premise(F625)
	S871= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F626)
	S872= FU.InID2_RReg=rT                                      Path(S791,S871)
	S873= FU.InMEM_WReg=5'b00000                                Premise(F627)
	S874= IR_ID.Out25_21=>GPR.RReg1                             Premise(F628)
	S875= GPR.RReg1=rS                                          Path(S790,S874)
	S876= GPR.Rdata1=a                                          GPR-Read(S875,S755)
	S877= FU.InID1=a                                            Path(S876,S867)
	S878= FU.OutID1=FU(a)                                       FU-Forward(S877)
	S879= A_EX.In=FU(a)                                         Path(S878,S808)
	S880= IR_ID.Out20_16=>GPR.RReg2                             Premise(F629)
	S881= GPR.RReg2=rT                                          Path(S791,S880)
	S882= GPR.Rdata2=b                                          GPR-Read(S881,S756)
	S883= FU.InID2=b                                            Path(S882,S870)
	S884= FU.OutID2=FU(b)                                       FU-Forward(S883)
	S885= B_EX.In=FU(b)                                         Path(S884,S810)
	S886= IMMU.Addr=>IAddrReg.In                                Premise(F630)
	S887= PC.Out=>ICache.IEA                                    Premise(F631)
	S888= ICache.IEA=addr+4                                     Path(S770,S887)
	S889= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S888)
	S890= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S889,S834)
	S891= FU.ICacheHit=ICacheHit(addr+4)                        Path(S889,S856)
	S892= PC.Out=>ICache.IEA                                    Premise(F632)
	S893= IMem.MEM8WordOut=>ICache.WData                        Premise(F633)
	S894= ICache.Out=>ICacheReg.In                              Premise(F634)
	S895= PC.Out=>IMMU.IEA                                      Premise(F635)
	S896= IMMU.IEA=addr+4                                       Path(S770,S895)
	S897= CP0.ASID=>IMMU.PID                                    Premise(F636)
	S898= IMMU.PID=pid                                          Path(S801,S897)
	S899= IMMU.Addr={pid,addr+4}                                IMMU-Search(S898,S896)
	S900= IAddrReg.In={pid,addr+4}                              Path(S899,S886)
	S901= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S898,S896)
	S902= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S901,S835)
	S903= IAddrReg.Out=>IMem.RAddr                              Premise(F637)
	S904= IMem.RAddr={pid,addr}                                 Path(S798,S903)
	S905= IMem.Out={5,rS,rT,offset}                             IMem-Read(S904,S760)
	S906= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S904,S760)
	S907= ICache.WData=IMemGet8Word({pid,addr})                 Path(S906,S893)
	S908= ICacheReg.Out=>IRMux.CacheData                        Premise(F638)
	S909= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F639)
	S910= IMem.Out=>IRMux.MemData                               Premise(F640)
	S911= IRMux.MemData={5,rS,rT,offset}                        Path(S905,S910)
	S912= IRMux.Out={5,rS,rT,offset}                            IRMux-Select2(S911)
	S913= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F641)
	S914= IR_MEM.Out=>IR_DMMU1.In                               Premise(F642)
	S915= IR_DMMU1.In={5,rS,rT,offset}                          Path(S793,S914)
	S916= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F643)
	S917= IR_ID.Out=>IR_EX.In                                   Premise(F644)
	S918= IR_EX.In={5,rS,rT,offset}                             Path(S788,S917)
	S919= ICache.Out=>IR_ID.In                                  Premise(F645)
	S920= IRMux.Out=>IR_ID.In                                   Premise(F646)
	S921= IR_ID.In={5,rS,rT,offset}                             Path(S912,S920)
	S922= ICache.Out=>IR_IMMU.In                                Premise(F647)
	S923= IR_EX.Out=>IR_MEM.In                                  Premise(F648)
	S924= IR_MEM.In={5,rS,rT,offset}                            Path(S783,S923)
	S925= IR_DMMU2.Out=>IR_WB.In                                Premise(F649)
	S926= IR_MEM.Out=>IR_WB.In                                  Premise(F650)
	S927= IR_WB.In={5,rS,rT,offset}                             Path(S793,S926)
	S928= ALUOut_MEM.Out=>PC.In                                 Premise(F651)
	S929= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S771,S928)
	S930= IR_EX.Out15_0=>SEXT.In                                Premise(F652)
	S931= SEXT.In=offset                                        Path(S787,S930)
	S932= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S931)
	S933= ALU.B={14{offset[15]},offset,2{0}}                    Path(S932,S804)
	S934= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F653)
	S935= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F654)
	S936= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F655)
	S937= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F656)
	S938= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F657)
	S939= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F658)
	S940= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F659)
	S941= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F660)
	S942= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F661)
	S943= CU_EX.IRFunc1=rT                                      Path(S786,S942)
	S944= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F662)
	S945= CU_EX.IRFunc2=rS                                      Path(S785,S944)
	S946= IR_EX.Out31_26=>CU_EX.Op                              Premise(F663)
	S947= CU_EX.Op=5                                            Path(S784,S946)
	S948= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F664)
	S949= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F665)
	S950= CU_ID.IRFunc1=rT                                      Path(S791,S949)
	S951= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F666)
	S952= CU_ID.IRFunc2=rS                                      Path(S790,S951)
	S953= IR_ID.Out31_26=>CU_ID.Op                              Premise(F667)
	S954= CU_ID.Op=5                                            Path(S789,S953)
	S955= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F668)
	S956= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F669)
	S957= CU_MEM.IRFunc1=rT                                     Path(S796,S956)
	S958= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F670)
	S959= CU_MEM.IRFunc2=rS                                     Path(S795,S958)
	S960= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F671)
	S961= CU_MEM.Op=5                                           Path(S794,S960)
	S962= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F672)
	S963= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F673)
	S964= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F674)
	S965= IR_WB.Out31_26=>CU_WB.Op                              Premise(F675)
	S966= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F676)
	S967= CtrlPC=1                                              Premise(F677)
	S968= CtrlPCInc=0                                           Premise(F678)
	S969= PC[CIA]=addr                                          PC-Hold(S723,S968)
	S970= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S929,S967,S968)
	S971= CtrlALUOut_MEM=0                                      Premise(F679)
	S972= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S726,S971)
	S973= CtrlALUOut_WB=1                                       Premise(F680)
	S974= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S807,S973)
	S975= CtrlA_EX=0                                            Premise(F681)
	S976= [A_EX]=FU(a)                                          A_EX-Hold(S729,S975)
	S977= CtrlA_MEM=0                                           Premise(F682)
	S978= CtrlA_WB=1                                            Premise(F683)
	S979= CtrlB_EX=0                                            Premise(F684)
	S980= [B_EX]=FU(b)                                          B_EX-Hold(S733,S979)
	S981= CtrlB_MEM=0                                           Premise(F685)
	S982= CtrlB_WB=1                                            Premise(F686)
	S983= CtrlICache=0                                          Premise(F687)
	S984= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S737,S983)
	S985= CtrlIMMU=0                                            Premise(F688)
	S986= CtrlConditionReg_MEM=0                                Premise(F689)
	S987= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S740,S986)
	S988= CtrlConditionReg_DMMU1=1                              Premise(F690)
	S989= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))            ConditionReg_DMMU1-Write(S849,S988)
	S990= CtrlConditionReg_DMMU2=0                              Premise(F691)
	S991= CtrlConditionReg_WB=1                                 Premise(F692)
	S992= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S854,S991)
	S993= CtrlIR_DMMU1=1                                        Premise(F693)
	S994= [IR_DMMU1]={5,rS,rT,offset}                           IR_DMMU1-Write(S915,S993)
	S995= CtrlIR_DMMU2=0                                        Premise(F694)
	S996= CtrlIR_EX=0                                           Premise(F695)
	S997= [IR_EX]={5,rS,rT,offset}                              IR_EX-Hold(S747,S996)
	S998= CtrlIR_ID=0                                           Premise(F696)
	S999= [IR_ID]={5,rS,rT,offset}                              IR_ID-Hold(S749,S998)
	S1000= CtrlIR_IMMU=0                                        Premise(F697)
	S1001= CtrlIR_MEM=0                                         Premise(F698)
	S1002= [IR_MEM]={5,rS,rT,offset}                            IR_MEM-Hold(S752,S1001)
	S1003= CtrlIR_WB=1                                          Premise(F699)
	S1004= [IR_WB]={5,rS,rT,offset}                             IR_WB-Write(S927,S1003)
	S1005= CtrlGPR=0                                            Premise(F700)
	S1006= GPR[rS]=a                                            GPR-Hold(S755,S1005)
	S1007= GPR[rT]=b                                            GPR-Hold(S756,S1005)
	S1008= CtrlIAddrReg=0                                       Premise(F701)
	S1009= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S758,S1008)
	S1010= CtrlIMem=0                                           Premise(F702)
	S1011= IMem[{pid,addr}]={5,rS,rT,offset}                    IMem-Hold(S760,S1010)
	S1012= CtrlICacheReg=0                                      Premise(F703)
	S1013= CtrlASIDIn=0                                         Premise(F704)
	S1014= CtrlCP0=0                                            Premise(F705)
	S1015= CP0[ASID]=pid                                        CP0-Hold(S764,S1014)
	S1016= CtrlEPCIn=0                                          Premise(F706)
	S1017= CtrlExCodeIn=0                                       Premise(F707)
	S1018= CtrlIRMux=0                                          Premise(F708)

WB	S1019= PC.CIA=addr                                          PC-Out(S969)
	S1020= PC.CIA31_28=addr[31:28]                              PC-Out(S969)
	S1021= PC.Out=addr+{14{offset[15]},offset,2{0}}             PC-Out(S970)
	S1022= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}     ALUOut_MEM-Out(S972)
	S1023= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S972)
	S1024= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S972)
	S1025= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_WB-Out(S974)
	S1026= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S974)
	S1027= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S974)
	S1028= A_EX.Out=FU(a)                                       A_EX-Out(S976)
	S1029= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S976)
	S1030= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S976)
	S1031= B_EX.Out=FU(b)                                       B_EX-Out(S980)
	S1032= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S980)
	S1033= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S980)
	S1034= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))           ConditionReg_MEM-Out(S987)
	S1035= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0] ConditionReg_MEM-Out(S987)
	S1036= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0] ConditionReg_MEM-Out(S987)
	S1037= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(b))         ConditionReg_DMMU1-Out(S989)
	S1038= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(b))}[1:0]ConditionReg_DMMU1-Out(S989)
	S1039= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(b))}[4:0]ConditionReg_DMMU1-Out(S989)
	S1040= ConditionReg_WB.Out=CompareS(FU(a),FU(b))            ConditionReg_WB-Out(S992)
	S1041= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_WB-Out(S992)
	S1042= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_WB-Out(S992)
	S1043= IR_DMMU1.Out={5,rS,rT,offset}                        IR_DMMU1-Out(S994)
	S1044= IR_DMMU1.Out31_26=5                                  IR_DMMU1-Out(S994)
	S1045= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S994)
	S1046= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S994)
	S1047= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S994)
	S1048= IR_EX.Out={5,rS,rT,offset}                           IR_EX-Out(S997)
	S1049= IR_EX.Out31_26=5                                     IR_EX-Out(S997)
	S1050= IR_EX.Out25_21=rS                                    IR_EX-Out(S997)
	S1051= IR_EX.Out20_16=rT                                    IR_EX-Out(S997)
	S1052= IR_EX.Out15_0=offset                                 IR_EX-Out(S997)
	S1053= IR_ID.Out={5,rS,rT,offset}                           IR-Out(S999)
	S1054= IR_ID.Out31_26=5                                     IR-Out(S999)
	S1055= IR_ID.Out25_21=rS                                    IR-Out(S999)
	S1056= IR_ID.Out20_16=rT                                    IR-Out(S999)
	S1057= IR_ID.Out15_0=offset                                 IR-Out(S999)
	S1058= IR_MEM.Out={5,rS,rT,offset}                          IR_MEM-Out(S1002)
	S1059= IR_MEM.Out31_26=5                                    IR_MEM-Out(S1002)
	S1060= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1002)
	S1061= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1002)
	S1062= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1002)
	S1063= IR_WB.Out={5,rS,rT,offset}                           IR-Out(S1004)
	S1064= IR_WB.Out31_26=5                                     IR-Out(S1004)
	S1065= IR_WB.Out25_21=rS                                    IR-Out(S1004)
	S1066= IR_WB.Out20_16=rT                                    IR-Out(S1004)
	S1067= IR_WB.Out15_0=offset                                 IR-Out(S1004)
	S1068= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1009)
	S1069= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1009)
	S1070= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1009)
	S1071= CP0.ASID=pid                                         CP0-Read-ASID(S1015)
	S1072= PC.CIA=>ALU.A                                        Premise(F991)
	S1073= ALU.A=addr                                           Path(S1019,S1072)
	S1074= SEXT.Out=>ALU.B                                      Premise(F992)
	S1075= ALU.Out=>ALUOut_MEM.In                               Premise(F993)
	S1076= ALUOut_MEM.Out=>ALUOut_WB.In                         Premise(F994)
	S1077= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}       Path(S1022,S1076)
	S1078= FU.OutID1=>A_EX.In                                   Premise(F995)
	S1079= A_MEM.Out=>A_WB.In                                   Premise(F996)
	S1080= FU.OutID2=>B_EX.In                                   Premise(F997)
	S1081= B_MEM.Out=>B_WB.In                                   Premise(F998)
	S1082= A_EX.Out=>CMPU.A                                     Premise(F999)
	S1083= CMPU.A=FU(a)                                         Path(S1028,S1082)
	S1084= B_EX.Out=>CMPU.B                                     Premise(F1000)
	S1085= CMPU.B=FU(b)                                         Path(S1031,S1084)
	S1086= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1001)
	S1087= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1002)
	S1088= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1003)
	S1089= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1004)
	S1090= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1005)
	S1091= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1006)
	S1092= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1007)
	S1093= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1008)
	S1094= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1009)
	S1095= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1010)
	S1096= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1011)
	S1097= FU.Halt_ID=>CU_ID.Halt                               Premise(F1012)
	S1098= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1013)
	S1099= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1014)
	S1100= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1015)
	S1101= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1016)
	S1102= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1017)
	S1103= FU.Halt_IF=>CU_IF.Halt                               Premise(F1018)
	S1104= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1019)
	S1105= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1020)
	S1106= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1021)
	S1107= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1022)
	S1108= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1023)
	S1109= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1024)
	S1110= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1025)
	S1111= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1026)
	S1112= ConditionReg_MEM.Out=>CU_MEM.zero                    Premise(F1027)
	S1113= CU_MEM.zero=CompareS(FU(a),FU(b))                    Path(S1034,S1112)
	S1114= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1028)
	S1115= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1029)
	S1116= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1030)
	S1117= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1031)
	S1118= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F1032)
	S1119= ConditionReg_DMMU1.In=CompareS(FU(a),FU(b))          Path(S1034,S1118)
	S1120= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F1033)
	S1121= ConditionReg_DMMU2.In=CompareS(FU(a),FU(b))          Path(S1037,S1120)
	S1122= CMPU.zero=>ConditionReg_MEM.In                       Premise(F1034)
	S1123= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F1035)
	S1124= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F1036)
	S1125= ConditionReg_WB.In=CompareS(FU(a),FU(b))             Path(S1034,S1124)
	S1126= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1037)
	S1127= ICache.Hit=>FU.ICacheHit                             Premise(F1038)
	S1128= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1039)
	S1129= FU.IR_DMMU1={5,rS,rT,offset}                         Path(S1043,S1128)
	S1130= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1040)
	S1131= IR_EX.Out=>FU.IR_EX                                  Premise(F1041)
	S1132= FU.IR_EX={5,rS,rT,offset}                            Path(S1048,S1131)
	S1133= IR_ID.Out=>FU.IR_ID                                  Premise(F1042)
	S1134= FU.IR_ID={5,rS,rT,offset}                            Path(S1053,S1133)
	S1135= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1043)
	S1136= IR_MEM.Out=>FU.IR_MEM                                Premise(F1044)
	S1137= FU.IR_MEM={5,rS,rT,offset}                           Path(S1058,S1136)
	S1138= IR_WB.Out=>FU.IR_WB                                  Premise(F1045)
	S1139= FU.IR_WB={5,rS,rT,offset}                            Path(S1063,S1138)
	S1140= GPR.Rdata1=>FU.InID1                                 Premise(F1046)
	S1141= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1047)
	S1142= FU.InID1_RReg=rS                                     Path(S1055,S1141)
	S1143= GPR.Rdata2=>FU.InID2                                 Premise(F1048)
	S1144= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1049)
	S1145= FU.InID2_RReg=rT                                     Path(S1056,S1144)
	S1146= FU.InWB_WReg=5'b00000                                Premise(F1050)
	S1147= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1051)
	S1148= GPR.RReg1=rS                                         Path(S1055,S1147)
	S1149= GPR.Rdata1=a                                         GPR-Read(S1148,S1006)
	S1150= FU.InID1=a                                           Path(S1149,S1140)
	S1151= FU.OutID1=FU(a)                                      FU-Forward(S1150)
	S1152= A_EX.In=FU(a)                                        Path(S1151,S1078)
	S1153= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1052)
	S1154= GPR.RReg2=rT                                         Path(S1056,S1153)
	S1155= GPR.Rdata2=b                                         GPR-Read(S1154,S1007)
	S1156= FU.InID2=b                                           Path(S1155,S1143)
	S1157= FU.OutID2=FU(b)                                      FU-Forward(S1156)
	S1158= B_EX.In=FU(b)                                        Path(S1157,S1080)
	S1159= IMMU.Addr=>IAddrReg.In                               Premise(F1053)
	S1160= PC.Out=>ICache.IEA                                   Premise(F1054)
	S1161= ICache.IEA=addr+{14{offset[15]},offset,2{0}}         Path(S1021,S1160)
	S1162= ICache.Hit=ICacheHit(addr+{14{offset[15]},offset,2{0}})ICache-Search(S1161)
	S1163= CU_IF.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1162,S1104)
	S1164= FU.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S1162,S1127)
	S1165= PC.Out=>ICache.IEA                                   Premise(F1055)
	S1166= IMem.MEM8WordOut=>ICache.WData                       Premise(F1056)
	S1167= ICache.Out=>ICacheReg.In                             Premise(F1057)
	S1168= PC.Out=>IMMU.IEA                                     Premise(F1058)
	S1169= IMMU.IEA=addr+{14{offset[15]},offset,2{0}}           Path(S1021,S1168)
	S1170= CP0.ASID=>IMMU.PID                                   Premise(F1059)
	S1171= IMMU.PID=pid                                         Path(S1071,S1170)
	S1172= IMMU.Addr={pid,addr+{14{offset[15]},offset,2{0}}}    IMMU-Search(S1171,S1169)
	S1173= IAddrReg.In={pid,addr+{14{offset[15]},offset,2{0}}}  Path(S1172,S1159)
	S1174= IMMU.Hit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})IMMU-Search(S1171,S1169)
	S1175= CU_IF.IMMUHit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})Path(S1174,S1105)
	S1176= IAddrReg.Out=>IMem.RAddr                             Premise(F1060)
	S1177= IMem.RAddr={pid,addr}                                Path(S1068,S1176)
	S1178= IMem.Out={5,rS,rT,offset}                            IMem-Read(S1177,S1011)
	S1179= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1177,S1011)
	S1180= ICache.WData=IMemGet8Word({pid,addr})                Path(S1179,S1166)
	S1181= ICacheReg.Out=>IRMux.CacheData                       Premise(F1061)
	S1182= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1062)
	S1183= IMem.Out=>IRMux.MemData                              Premise(F1063)
	S1184= IRMux.MemData={5,rS,rT,offset}                       Path(S1178,S1183)
	S1185= IRMux.Out={5,rS,rT,offset}                           IRMux-Select2(S1184)
	S1186= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1064)
	S1187= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1065)
	S1188= IR_DMMU1.In={5,rS,rT,offset}                         Path(S1058,S1187)
	S1189= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1066)
	S1190= IR_DMMU2.In={5,rS,rT,offset}                         Path(S1043,S1189)
	S1191= IR_ID.Out=>IR_EX.In                                  Premise(F1067)
	S1192= IR_EX.In={5,rS,rT,offset}                            Path(S1053,S1191)
	S1193= ICache.Out=>IR_ID.In                                 Premise(F1068)
	S1194= IRMux.Out=>IR_ID.In                                  Premise(F1069)
	S1195= IR_ID.In={5,rS,rT,offset}                            Path(S1185,S1194)
	S1196= ICache.Out=>IR_IMMU.In                               Premise(F1070)
	S1197= IR_EX.Out=>IR_MEM.In                                 Premise(F1071)
	S1198= IR_MEM.In={5,rS,rT,offset}                           Path(S1048,S1197)
	S1199= IR_DMMU2.Out=>IR_WB.In                               Premise(F1072)
	S1200= IR_MEM.Out=>IR_WB.In                                 Premise(F1073)
	S1201= IR_WB.In={5,rS,rT,offset}                            Path(S1058,S1200)
	S1202= ALUOut_MEM.Out=>PC.In                                Premise(F1074)
	S1203= PC.In=addr+{14{offset[15]},offset,2{0}}              Path(S1022,S1202)
	S1204= IR_EX.Out15_0=>SEXT.In                               Premise(F1075)
	S1205= SEXT.In=offset                                       Path(S1052,S1204)
	S1206= SEXT.Out={14{offset[15]},offset,2{0}}                SEXT(S1205)
	S1207= ALU.B={14{offset[15]},offset,2{0}}                   Path(S1206,S1074)
	S1208= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1076)
	S1209= CU_DMMU1.IRFunc1=rT                                  Path(S1046,S1208)
	S1210= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1077)
	S1211= CU_DMMU1.IRFunc2=rS                                  Path(S1045,S1210)
	S1212= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1078)
	S1213= CU_DMMU1.Op=5                                        Path(S1044,S1212)
	S1214= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1079)
	S1215= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1080)
	S1216= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1081)
	S1217= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1082)
	S1218= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1083)
	S1219= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1084)
	S1220= CU_EX.IRFunc1=rT                                     Path(S1051,S1219)
	S1221= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1085)
	S1222= CU_EX.IRFunc2=rS                                     Path(S1050,S1221)
	S1223= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1086)
	S1224= CU_EX.Op=5                                           Path(S1049,S1223)
	S1225= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1087)
	S1226= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1088)
	S1227= CU_ID.IRFunc1=rT                                     Path(S1056,S1226)
	S1228= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1089)
	S1229= CU_ID.IRFunc2=rS                                     Path(S1055,S1228)
	S1230= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1090)
	S1231= CU_ID.Op=5                                           Path(S1054,S1230)
	S1232= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1091)
	S1233= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1092)
	S1234= CU_MEM.IRFunc1=rT                                    Path(S1061,S1233)
	S1235= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1093)
	S1236= CU_MEM.IRFunc2=rS                                    Path(S1060,S1235)
	S1237= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1094)
	S1238= CU_MEM.Op=5                                          Path(S1059,S1237)
	S1239= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1095)
	S1240= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1096)
	S1241= CU_WB.IRFunc1=rT                                     Path(S1066,S1240)
	S1242= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1097)
	S1243= CU_WB.IRFunc2=rS                                     Path(S1065,S1242)
	S1244= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1098)
	S1245= CU_WB.Op=5                                           Path(S1064,S1244)
	S1246= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1099)
	S1247= CtrlPC=0                                             Premise(F1100)
	S1248= CtrlPCInc=0                                          Premise(F1101)
	S1249= PC[CIA]=addr                                         PC-Hold(S969,S1248)
	S1250= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S970,S1247,S1248)
	S1251= CtrlALUOut_MEM=0                                     Premise(F1102)
	S1252= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S972,S1251)
	S1253= CtrlALUOut_WB=0                                      Premise(F1103)
	S1254= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S974,S1253)
	S1255= CtrlA_EX=0                                           Premise(F1104)
	S1256= [A_EX]=FU(a)                                         A_EX-Hold(S976,S1255)
	S1257= CtrlA_MEM=0                                          Premise(F1105)
	S1258= CtrlA_WB=0                                           Premise(F1106)
	S1259= CtrlB_EX=0                                           Premise(F1107)
	S1260= [B_EX]=FU(b)                                         B_EX-Hold(S980,S1259)
	S1261= CtrlB_MEM=0                                          Premise(F1108)
	S1262= CtrlB_WB=0                                           Premise(F1109)
	S1263= CtrlICache=0                                         Premise(F1110)
	S1264= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S984,S1263)
	S1265= CtrlIMMU=0                                           Premise(F1111)
	S1266= CtrlConditionReg_MEM=0                               Premise(F1112)
	S1267= [ConditionReg_MEM]=CompareS(FU(a),FU(b))             ConditionReg_MEM-Hold(S987,S1266)
	S1268= CtrlConditionReg_DMMU1=0                             Premise(F1113)
	S1269= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S989,S1268)
	S1270= CtrlConditionReg_DMMU2=0                             Premise(F1114)
	S1271= CtrlConditionReg_WB=0                                Premise(F1115)
	S1272= [ConditionReg_WB]=CompareS(FU(a),FU(b))              ConditionReg_WB-Hold(S992,S1271)
	S1273= CtrlIR_DMMU1=0                                       Premise(F1116)
	S1274= [IR_DMMU1]={5,rS,rT,offset}                          IR_DMMU1-Hold(S994,S1273)
	S1275= CtrlIR_DMMU2=0                                       Premise(F1117)
	S1276= CtrlIR_EX=0                                          Premise(F1118)
	S1277= [IR_EX]={5,rS,rT,offset}                             IR_EX-Hold(S997,S1276)
	S1278= CtrlIR_ID=0                                          Premise(F1119)
	S1279= [IR_ID]={5,rS,rT,offset}                             IR_ID-Hold(S999,S1278)
	S1280= CtrlIR_IMMU=0                                        Premise(F1120)
	S1281= CtrlIR_MEM=0                                         Premise(F1121)
	S1282= [IR_MEM]={5,rS,rT,offset}                            IR_MEM-Hold(S1002,S1281)
	S1283= CtrlIR_WB=0                                          Premise(F1122)
	S1284= [IR_WB]={5,rS,rT,offset}                             IR_WB-Hold(S1004,S1283)
	S1285= CtrlGPR=0                                            Premise(F1123)
	S1286= GPR[rS]=a                                            GPR-Hold(S1006,S1285)
	S1287= GPR[rT]=b                                            GPR-Hold(S1007,S1285)
	S1288= CtrlIAddrReg=0                                       Premise(F1124)
	S1289= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1009,S1288)
	S1290= CtrlIMem=0                                           Premise(F1125)
	S1291= IMem[{pid,addr}]={5,rS,rT,offset}                    IMem-Hold(S1011,S1290)
	S1292= CtrlICacheReg=0                                      Premise(F1126)
	S1293= CtrlASIDIn=0                                         Premise(F1127)
	S1294= CtrlCP0=0                                            Premise(F1128)
	S1295= CP0[ASID]=pid                                        CP0-Hold(S1015,S1294)
	S1296= CtrlEPCIn=0                                          Premise(F1129)
	S1297= CtrlExCodeIn=0                                       Premise(F1130)
	S1298= CtrlIRMux=0                                          Premise(F1131)

POST	S1249= PC[CIA]=addr                                         PC-Hold(S969,S1248)
	S1250= PC[Out]=addr+{14{offset[15]},offset,2{0}}            PC-Hold(S970,S1247,S1248)
	S1252= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}       ALUOut_MEM-Hold(S972,S1251)
	S1254= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}        ALUOut_WB-Hold(S974,S1253)
	S1256= [A_EX]=FU(a)                                         A_EX-Hold(S976,S1255)
	S1260= [B_EX]=FU(b)                                         B_EX-Hold(S980,S1259)
	S1264= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S984,S1263)
	S1267= [ConditionReg_MEM]=CompareS(FU(a),FU(b))             ConditionReg_MEM-Hold(S987,S1266)
	S1269= [ConditionReg_DMMU1]=CompareS(FU(a),FU(b))           ConditionReg_DMMU1-Hold(S989,S1268)
	S1272= [ConditionReg_WB]=CompareS(FU(a),FU(b))              ConditionReg_WB-Hold(S992,S1271)
	S1274= [IR_DMMU1]={5,rS,rT,offset}                          IR_DMMU1-Hold(S994,S1273)
	S1277= [IR_EX]={5,rS,rT,offset}                             IR_EX-Hold(S997,S1276)
	S1279= [IR_ID]={5,rS,rT,offset}                             IR_ID-Hold(S999,S1278)
	S1282= [IR_MEM]={5,rS,rT,offset}                            IR_MEM-Hold(S1002,S1281)
	S1284= [IR_WB]={5,rS,rT,offset}                             IR_WB-Hold(S1004,S1283)
	S1286= GPR[rS]=a                                            GPR-Hold(S1006,S1285)
	S1287= GPR[rT]=b                                            GPR-Hold(S1007,S1285)
	S1289= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1009,S1288)
	S1291= IMem[{pid,addr}]={5,rS,rT,offset}                    IMem-Hold(S1011,S1290)
	S1295= CP0[ASID]=pid                                        CP0-Hold(S1015,S1294)

