Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Thu Nov 19 07:51:28 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.6210
  Critical Path Slack:         2.3902
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.6333
  Critical Path Slack:         8.2913
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.5221
  Critical Path Slack:         1.7524
  Critical Path Clk Period:   10.8000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:       10.3304
  Critical Path Slack:        -0.2781
  Critical Path Clk Period:   10.8000
  Total Negative Slack:       -0.8548
  No. of Violating Paths:      4.0000
  Worst Hold Violation:       -0.1779
  Total Hold Violation:      -14.1372
  No. of Hold Violations:    428.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        2.5316
  Critical Path Slack:         4.5014
  Critical Path Clk Period:   21.6000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.0503
  Total Hold Violation:       -0.6491
  No. of Hold Violations:     24.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6592
  Leaf Cell Count:              29803
  Buf/Inv Cell Count:            6693
  Buf Cell Count:                1282
  Inv Cell Count:                5411
  CT Buf/Inv Cell Count:          555
  Combinational Cell Count:     24416
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      54441.0150
  Noncombinational Area:   37280.0009
  Buf/Inv Area:             7189.3411
  Total Buffer Area:        1725.6625
  Total Inverter Area:      5463.6786
  Macro/Black Box Area:        0.0000
  Net Area:                  854.5778
  Net XLength        :    613557.5625
  Net YLength        :    583967.7500
  -----------------------------------
  Cell Area:               91721.0158
  Design Area:             92575.5937
  Net Length        :    1197525.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         32374
  Nets With Violations:            27
  Max Trans Violations:            11
  Max Cap Violations:               0
  Max Net Length Violations:       16
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             97.1862
  -----------------------------------------
  Overall Compile Time:             98.0991
  Overall Compile Wall Clock Time:  98.3747

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.2781  TNS: 0.8548  Number of Violating Paths: 4  (with Crosstalk delta delays)
  Design  WNS: 0.2781  TNS: 0.8548  Number of Violating Paths: 4  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.1779  TNS: 14.7863  Number of Violating Paths: 452  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.1779  TNS: 14.7863  Number of Violating Paths: 452  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
