0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FSM/FSM.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FSM/FSM.srcs/sources_1/new/FSM_Pattern_Reg.v,1734165231,verilog,,,,FSM_Pattern_Reg,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FSM/FSM.srcs/sources_1/new/FSM_updown.v,1734169745,verilog,,,,FSM_updown,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FSM/FSM.srcs/sources_1/new/Module_assigment.v,1734175984,verilog,,,,Module_assigment,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FSM/FSM.srcs/sources_1/new/Pattern_mealy.v,1734174722,verilog,,,,Pattern_mealy,,,,,,,,
C:/Users/Sreeram/Downloads/M504/FSM_counter.v,1734165620,verilog,,,,FSM_counter,,,,,,,,
