{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696271195748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696271195748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 14:26:35 2023 " "Processing started: Mon Oct 02 14:26:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696271195748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696271195748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Quad_DFF -c Quad_DFF " "Command: quartus_map --read_settings_files=on --write_settings_files=off Quad_DFF -c Quad_DFF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696271195748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696271196000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_noclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_noclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_noCLK-arch " "Found design unit 1: DFF_noCLK-arch" {  } { { "DFF_noCLK.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_noCLK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696271196317 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_noCLK " "Found entity 1: DFF_noCLK" {  } { { "DFF_noCLK.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_noCLK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696271196317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696271196317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quad_DFF-arch " "Found design unit 1: Quad_DFF-arch" {  } { { "Quad_DFF.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/Quad_DFF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696271196319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quad_DFF " "Found entity 1: Quad_DFF" {  } { { "Quad_DFF.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/Quad_DFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696271196319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696271196319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dff_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_schematic " "Found entity 1: DFF_schematic" {  } { { "DFF_schematic.bdf" "" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696271196321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696271196321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFF_schematic " "Elaborating entity \"DFF_schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696271196343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Quad_DFF Quad_DFF:inst " "Elaborating entity \"Quad_DFF\" for hierarchy \"Quad_DFF:inst\"" {  } { { "DFF_schematic.bdf" "inst" { Schematic "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_schematic.bdf" { { 288 536 736 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696271196345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_ENvec Quad_DFF.vhd(13) " "Verilog HDL or VHDL warning at Quad_DFF.vhd(13): object \"s_ENvec\" assigned a value but never read" {  } { { "Quad_DFF.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/Quad_DFF.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1696271196346 "|DFF_schematic|Quad_DFF:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DFF_noCLK Quad_DFF:inst\|DFF_noCLK:\\gen_d12:0:comp_D12 A:arch " "Elaborating entity \"DFF_noCLK\" using architecture \"A:arch\" for hierarchy \"Quad_DFF:inst\|DFF_noCLK:\\gen_d12:0:comp_D12\"" {  } { { "Quad_DFF.vhd" "\\gen_d12:0:comp_D12" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/Quad_DFF.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696271196348 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out DFF_noCLK.vhd(16) " "VHDL Process Statement warning at DFF_noCLK.vhd(16): signal \"s_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_noCLK.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_noCLK.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1696271196349 "|DFF_schematic|Quad_DFF:inst|DFF_noCLK:\gen_d12:0:comp_D12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_out DFF_noCLK.vhd(17) " "VHDL Process Statement warning at DFF_noCLK.vhd(17): signal \"s_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_noCLK.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_noCLK.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1696271196349 "|DFF_schematic|Quad_DFF:inst|DFF_noCLK:\gen_d12:0:comp_D12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_out DFF_noCLK.vhd(14) " "VHDL Process Statement warning at DFF_noCLK.vhd(14): inferring latch(es) for signal or variable \"s_out\", which holds its previous value in one or more paths through the process" {  } { { "DFF_noCLK.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_noCLK.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1696271196349 "|DFF_schematic|Quad_DFF:inst|DFF_noCLK:\gen_d12:0:comp_D12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_out DFF_noCLK.vhd(14) " "Inferred latch for \"s_out\" at DFF_noCLK.vhd(14)" {  } { { "DFF_noCLK.vhd" "" { Text "C:/Users/woollastoncb/Digital_II/Quartus_Projects/Lab06/Quad_DFF/DFF_noCLK.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1696271196349 "|DFF_schematic|Quad_DFF:inst|DFF_noCLK:\gen_d12:0:comp_D12"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1696271196717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1696271196717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1696271196778 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1696271196778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1696271196778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1696271196778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696271196795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 14:26:36 2023 " "Processing ended: Mon Oct 02 14:26:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696271196795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696271196795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696271196795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696271196795 ""}
