|TopDE
iCLK_50 => iCLK_50.IN17
iCLK_28 => iCLK_28.IN1
iCLK_50_4 => iCLK_50_4.IN1
iCLK_50_2 => iCLK_50_2.IN1
iKEY[0] => iKEY[0].IN1
iKEY[1] => iKEY[1].IN1
iKEY[2] => iKEY[2].IN1
iKEY[3] => iKEY[3].IN1
iSW[0] => iSW[0].IN1
iSW[1] => iSW[1].IN1
iSW[2] => iSW[2].IN1
iSW[3] => iSW[3].IN1
iSW[4] => iSW[4].IN1
iSW[5] => iSW[5].IN1
iSW[6] => iSW[6].IN1
iSW[7] => iSW[7].IN1
iSW[8] => PCinicial[22].IN1
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[9] => wOutput.OUTPUTSELECT
iSW[10] => iSW[10].IN1
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wOutput.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[11] => wVGAReadIn.OUTPUTSELECT
iSW[12] => iSW[12].IN2
iSW[13] => wRegDispSelect[0].IN1
iSW[14] => wRegDispSelect[1].IN1
iSW[15] => wRegDispSelect[2].IN1
iSW[16] => wRegDispSelect[3].IN1
iSW[17] => wRegDispSelect[4].IN1
oLEDG[0] <= CPU:CPU0.wControlState
oLEDG[1] <= CPU:CPU0.wControlState
oLEDG[2] <= CPU:CPU0.wControlState
oLEDG[3] <= CPU:CPU0.wControlState
oLEDG[4] <= CPU:CPU0.wControlState
oLEDG[5] <= CPU:CPU0.wControlState
oLEDG[6] <= CLOCK_Interface:CLKI0.CLKSelectFast
oLEDG[7] <= CLOCK_Interface:CLKI0.CLKSelectAuto
oLEDG[8] <= CLK.DB_MAX_OUTPUT_PORT_TYPE
oLEDR[0] <= CPU:CPU0.wControlSignals
oLEDR[1] <= CPU:CPU0.wControlSignals
oLEDR[2] <= CPU:CPU0.wControlSignals
oLEDR[3] <= CPU:CPU0.wControlSignals
oLEDR[4] <= CPU:CPU0.wControlSignals
oLEDR[5] <= CPU:CPU0.wControlSignals
oLEDR[6] <= CPU:CPU0.wControlSignals
oLEDR[7] <= CPU:CPU0.wControlSignals
oLEDR[8] <= CPU:CPU0.wControlSignals
oLEDR[9] <= CPU:CPU0.wControlSignals
oLEDR[10] <= CPU:CPU0.wControlSignals
oLEDR[11] <= CPU:CPU0.wControlSignals
oLEDR[12] <= CPU:CPU0.wControlSignals
oLEDR[13] <= CPU:CPU0.wControlSignals
oLEDR[14] <= CPU:CPU0.wControlSignals
oLEDR[15] <= CPU:CPU0.wControlSignals
oLEDR[16] <= CPU:CPU0.wControlSignals
oLEDR[17] <= CPU:CPU0.wControlSignals
oHEX0_D[0] <= Display7_Interface:DisplayI7.HEX0_D
oHEX0_D[1] <= Display7_Interface:DisplayI7.HEX0_D
oHEX0_D[2] <= Display7_Interface:DisplayI7.HEX0_D
oHEX0_D[3] <= Display7_Interface:DisplayI7.HEX0_D
oHEX0_D[4] <= Display7_Interface:DisplayI7.HEX0_D
oHEX0_D[5] <= Display7_Interface:DisplayI7.HEX0_D
oHEX0_D[6] <= Display7_Interface:DisplayI7.HEX0_D
oHEX1_D[0] <= Display7_Interface:DisplayI7.HEX1_D
oHEX1_D[1] <= Display7_Interface:DisplayI7.HEX1_D
oHEX1_D[2] <= Display7_Interface:DisplayI7.HEX1_D
oHEX1_D[3] <= Display7_Interface:DisplayI7.HEX1_D
oHEX1_D[4] <= Display7_Interface:DisplayI7.HEX1_D
oHEX1_D[5] <= Display7_Interface:DisplayI7.HEX1_D
oHEX1_D[6] <= Display7_Interface:DisplayI7.HEX1_D
oHEX2_D[0] <= Display7_Interface:DisplayI7.HEX2_D
oHEX2_D[1] <= Display7_Interface:DisplayI7.HEX2_D
oHEX2_D[2] <= Display7_Interface:DisplayI7.HEX2_D
oHEX2_D[3] <= Display7_Interface:DisplayI7.HEX2_D
oHEX2_D[4] <= Display7_Interface:DisplayI7.HEX2_D
oHEX2_D[5] <= Display7_Interface:DisplayI7.HEX2_D
oHEX2_D[6] <= Display7_Interface:DisplayI7.HEX2_D
oHEX3_D[0] <= Display7_Interface:DisplayI7.HEX3_D
oHEX3_D[1] <= Display7_Interface:DisplayI7.HEX3_D
oHEX3_D[2] <= Display7_Interface:DisplayI7.HEX3_D
oHEX3_D[3] <= Display7_Interface:DisplayI7.HEX3_D
oHEX3_D[4] <= Display7_Interface:DisplayI7.HEX3_D
oHEX3_D[5] <= Display7_Interface:DisplayI7.HEX3_D
oHEX3_D[6] <= Display7_Interface:DisplayI7.HEX3_D
oHEX4_D[0] <= Display7_Interface:DisplayI7.HEX4_D
oHEX4_D[1] <= Display7_Interface:DisplayI7.HEX4_D
oHEX4_D[2] <= Display7_Interface:DisplayI7.HEX4_D
oHEX4_D[3] <= Display7_Interface:DisplayI7.HEX4_D
oHEX4_D[4] <= Display7_Interface:DisplayI7.HEX4_D
oHEX4_D[5] <= Display7_Interface:DisplayI7.HEX4_D
oHEX4_D[6] <= Display7_Interface:DisplayI7.HEX4_D
oHEX5_D[0] <= Display7_Interface:DisplayI7.HEX5_D
oHEX5_D[1] <= Display7_Interface:DisplayI7.HEX5_D
oHEX5_D[2] <= Display7_Interface:DisplayI7.HEX5_D
oHEX5_D[3] <= Display7_Interface:DisplayI7.HEX5_D
oHEX5_D[4] <= Display7_Interface:DisplayI7.HEX5_D
oHEX5_D[5] <= Display7_Interface:DisplayI7.HEX5_D
oHEX5_D[6] <= Display7_Interface:DisplayI7.HEX5_D
oHEX6_D[0] <= Display7_Interface:DisplayI7.HEX6_D
oHEX6_D[1] <= Display7_Interface:DisplayI7.HEX6_D
oHEX6_D[2] <= Display7_Interface:DisplayI7.HEX6_D
oHEX6_D[3] <= Display7_Interface:DisplayI7.HEX6_D
oHEX6_D[4] <= Display7_Interface:DisplayI7.HEX6_D
oHEX6_D[5] <= Display7_Interface:DisplayI7.HEX6_D
oHEX6_D[6] <= Display7_Interface:DisplayI7.HEX6_D
oHEX7_D[0] <= Display7_Interface:DisplayI7.HEX7_D
oHEX7_D[1] <= Display7_Interface:DisplayI7.HEX7_D
oHEX7_D[2] <= Display7_Interface:DisplayI7.HEX7_D
oHEX7_D[3] <= Display7_Interface:DisplayI7.HEX7_D
oHEX7_D[4] <= Display7_Interface:DisplayI7.HEX7_D
oHEX7_D[5] <= Display7_Interface:DisplayI7.HEX7_D
oHEX7_D[6] <= Display7_Interface:DisplayI7.HEX7_D
oHEX0_DP <= Display7_Interface:DisplayI7.HEX0_DP
oHEX1_DP <= Display7_Interface:DisplayI7.HEX1_DP
oHEX2_DP <= Display7_Interface:DisplayI7.HEX2_DP
oHEX3_DP <= Display7_Interface:DisplayI7.HEX3_DP
oHEX4_DP <= Display7_Interface:DisplayI7.HEX4_DP
oHEX5_DP <= Display7_Interface:DisplayI7.HEX5_DP
oHEX6_DP <= Display7_Interface:DisplayI7.HEX6_DP
oHEX7_DP <= Display7_Interface:DisplayI7.HEX7_DP
oVGA_CLOCK <= VGA_Interface:VGA0.oVGA_CLOCK
oVGA_HS <= VGA_Interface:VGA0.oVGA_HS
oVGA_VS <= VGA_Interface:VGA0.oVGA_VS
oVGA_BLANK_N <= VGA_Interface:VGA0.oVGA_BLANK_N
oVGA_SYNC_N <= VGA_Interface:VGA0.oVGA_SYNC_N
oVGA_R[0] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[1] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[2] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[3] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[4] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[5] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[6] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[7] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[8] <= VGA_Interface:VGA0.oVGA_R
oVGA_R[9] <= VGA_Interface:VGA0.oVGA_R
oVGA_G[0] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[1] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[2] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[3] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[4] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[5] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[6] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[7] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[8] <= VGA_Interface:VGA0.oVGA_G
oVGA_G[9] <= VGA_Interface:VGA0.oVGA_G
oVGA_B[0] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[1] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[2] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[3] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[4] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[5] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[6] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[7] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[8] <= VGA_Interface:VGA0.oVGA_B
oVGA_B[9] <= VGA_Interface:VGA0.oVGA_B
oTD1_RESET_N <= AudioCODEC_Interface:Audio0.oTD1_RESET_N
I2C_SDAT <> AudioCODEC_Interface:Audio0.I2C_SDAT
oI2C_SCLK <= AudioCODEC_Interface:Audio0.oI2C_SCLK
AUD_ADCLRCK <> AudioCODEC_Interface:Audio0.AUD_ADCLRCK
iAUD_ADCDAT => iAUD_ADCDAT.IN1
AUD_DACLRCK <= AUD_DACLRCK.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DACDAT <= AudioCODEC_Interface:Audio0.oAUD_DACDAT
AUD_BCLK <> AudioCODEC_Interface:Audio0.AUD_BCLK
AUD_BCLK <> Sintetizador_Interface:SINT0.AUD_BCLK
oAUD_XCK <= AudioCODEC_Interface:Audio0.oAUD_XCK
PS2_KBCLK <> TecladoPS2_Interface:TEC0.PS2_KBCLK
PS2_KBCLK <> MousePS2_Interface:MOUSE0.PS2_KBCLK
PS2_KBDAT <> TecladoPS2_Interface:TEC0.PS2_KBDAT
PS2_KBDAT <> MousePS2_Interface:MOUSE0.PS2_KBDAT
LCD_D[0] <> LCD_Interface:LCD0.LCD_D
LCD_D[1] <> LCD_Interface:LCD0.LCD_D
LCD_D[2] <> LCD_Interface:LCD0.LCD_D
LCD_D[3] <> LCD_Interface:LCD0.LCD_D
LCD_D[4] <> LCD_Interface:LCD0.LCD_D
LCD_D[5] <> LCD_Interface:LCD0.LCD_D
LCD_D[6] <> LCD_Interface:LCD0.LCD_D
LCD_D[7] <> LCD_Interface:LCD0.LCD_D
oLCD_ON <= LCD_Interface:LCD0.oLCD_ON
oLCD_BLON <= LCD_Interface:LCD0.oLCD_BLON
oLCD_RW <= LCD_Interface:LCD0.oLCD_RW
oLCD_EN <= LCD_Interface:LCD0.oLCD_EN
oLCD_RS <= LCD_Interface:LCD0.oLCD_RS
SRAM_DQ[0] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[1] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[2] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[3] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[4] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[5] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[6] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[7] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[8] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[9] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[10] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[11] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[12] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[13] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[14] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[15] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[16] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[17] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[18] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[19] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[20] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[21] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[22] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[23] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[24] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[25] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[26] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[27] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[28] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[29] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[30] <> SRAM_Interface:SRAM0.SRAM_DQ
SRAM_DQ[31] <> SRAM_Interface:SRAM0.SRAM_DQ
oSRAM_A[0] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[1] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[2] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[3] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[4] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[5] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[6] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[7] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[8] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[9] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[10] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[11] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[12] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[13] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[14] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[15] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[16] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[17] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_A[18] <= SRAM_Interface:SRAM0.oSRAM_A
oSRAM_ADSC_N <= SRAM_Interface:SRAM0.oSRAM_ADSC_N
oSRAM_ADSP_N <= SRAM_Interface:SRAM0.oSRAM_ADSP_N
oSRAM_ADV_N <= SRAM_Interface:SRAM0.oSRAM_ADV_N
oSRAM_BE_N[0] <= SRAM_Interface:SRAM0.oSRAM_BE_N
oSRAM_BE_N[1] <= SRAM_Interface:SRAM0.oSRAM_BE_N
oSRAM_BE_N[2] <= SRAM_Interface:SRAM0.oSRAM_BE_N
oSRAM_BE_N[3] <= SRAM_Interface:SRAM0.oSRAM_BE_N
oSRAM_CE1_N <= SRAM_Interface:SRAM0.oSRAM_CE1_N
oSRAM_CE2 <= SRAM_Interface:SRAM0.oSRAM_CE2
oSRAM_CE3_N <= SRAM_Interface:SRAM0.oSRAM_CE3_N
oSRAM_CLK <= SRAM_Interface:SRAM0.oSRAM_CLK
oSRAM_GW_N <= SRAM_Interface:SRAM0.oSRAM_GW_N
oSRAM_OE_N <= SRAM_Interface:SRAM0.oSRAM_OE_N
oSRAM_WE_N <= SRAM_Interface:SRAM0.oSRAM_WE_N
oUART_TXD <= RS232_Interface:SERIAL0.oUART_TXD
iUART_RXD => iUART_RXD.IN1
oUART_CTS <= RS232_Interface:SERIAL0.oUART_CTS
iUART_RTS => iUART_RTS.IN1
oIRDA_TXD <= IrDA_Interface:IRDA.oIRDA_TXD
iIRDA_RXD => iIRDA_RXD.IN1
OCLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
OCLK100 <= iCLK_100.DB_MAX_OUTPUT_PORT_TYPE
OCLK200 <= CLOCK_Interface:CLKI0.oCLK_200
OwRegDispSelect[0] <= wRegDispSelect[0].DB_MAX_OUTPUT_PORT_TYPE
OwRegDispSelect[1] <= wRegDispSelect[1].DB_MAX_OUTPUT_PORT_TYPE
OwRegDispSelect[2] <= wRegDispSelect[2].DB_MAX_OUTPUT_PORT_TYPE
OwRegDispSelect[3] <= wRegDispSelect[3].DB_MAX_OUTPUT_PORT_TYPE
OwRegDispSelect[4] <= wRegDispSelect[4].DB_MAX_OUTPUT_PORT_TYPE
OwPC[0] <= wPC[0].DB_MAX_OUTPUT_PORT_TYPE
OwPC[1] <= wPC[1].DB_MAX_OUTPUT_PORT_TYPE
OwPC[2] <= wPC[2].DB_MAX_OUTPUT_PORT_TYPE
OwPC[3] <= wPC[3].DB_MAX_OUTPUT_PORT_TYPE
OwPC[4] <= wPC[4].DB_MAX_OUTPUT_PORT_TYPE
OwPC[5] <= wPC[5].DB_MAX_OUTPUT_PORT_TYPE
OwPC[6] <= wPC[6].DB_MAX_OUTPUT_PORT_TYPE
OwPC[7] <= wPC[7].DB_MAX_OUTPUT_PORT_TYPE
OwPC[8] <= wPC[8].DB_MAX_OUTPUT_PORT_TYPE
OwPC[9] <= wPC[9].DB_MAX_OUTPUT_PORT_TYPE
OwPC[10] <= wPC[10].DB_MAX_OUTPUT_PORT_TYPE
OwPC[11] <= wPC[11].DB_MAX_OUTPUT_PORT_TYPE
OwPC[12] <= wPC[12].DB_MAX_OUTPUT_PORT_TYPE
OwPC[13] <= wPC[13].DB_MAX_OUTPUT_PORT_TYPE
OwPC[14] <= wPC[14].DB_MAX_OUTPUT_PORT_TYPE
OwPC[15] <= wPC[15].DB_MAX_OUTPUT_PORT_TYPE
OwPC[16] <= wPC[16].DB_MAX_OUTPUT_PORT_TYPE
OwPC[17] <= wPC[17].DB_MAX_OUTPUT_PORT_TYPE
OwPC[18] <= wPC[18].DB_MAX_OUTPUT_PORT_TYPE
OwPC[19] <= wPC[19].DB_MAX_OUTPUT_PORT_TYPE
OwPC[20] <= wPC[20].DB_MAX_OUTPUT_PORT_TYPE
OwPC[21] <= wPC[21].DB_MAX_OUTPUT_PORT_TYPE
OwPC[22] <= wPC[22].DB_MAX_OUTPUT_PORT_TYPE
OwPC[23] <= wPC[23].DB_MAX_OUTPUT_PORT_TYPE
OwPC[24] <= wPC[24].DB_MAX_OUTPUT_PORT_TYPE
OwPC[25] <= wPC[25].DB_MAX_OUTPUT_PORT_TYPE
OwPC[26] <= wPC[26].DB_MAX_OUTPUT_PORT_TYPE
OwPC[27] <= wPC[27].DB_MAX_OUTPUT_PORT_TYPE
OwPC[28] <= wPC[28].DB_MAX_OUTPUT_PORT_TYPE
OwPC[29] <= wPC[29].DB_MAX_OUTPUT_PORT_TYPE
OwPC[30] <= wPC[30].DB_MAX_OUTPUT_PORT_TYPE
OwPC[31] <= wPC[31].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[0] <= wInstr[0].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[1] <= wInstr[1].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[2] <= wInstr[2].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[3] <= wInstr[3].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[4] <= wInstr[4].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[5] <= wInstr[5].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[6] <= wInstr[6].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[7] <= wInstr[7].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[8] <= wInstr[8].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[9] <= wInstr[9].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[10] <= wInstr[10].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[11] <= wInstr[11].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[12] <= wInstr[12].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[13] <= wInstr[13].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[14] <= wInstr[14].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[15] <= wInstr[15].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[16] <= wInstr[16].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[17] <= wInstr[17].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[18] <= wInstr[18].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[19] <= wInstr[19].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[20] <= wInstr[20].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[21] <= wInstr[21].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[22] <= wInstr[22].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[23] <= wInstr[23].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[24] <= wInstr[24].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[25] <= wInstr[25].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[26] <= wInstr[26].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[27] <= wInstr[27].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[28] <= wInstr[28].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[29] <= wInstr[29].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[30] <= wInstr[30].DB_MAX_OUTPUT_PORT_TYPE
OwInstr[31] <= wInstr[31].DB_MAX_OUTPUT_PORT_TYPE
OwRegDisp[0] <= CPU:CPU0.wRegDisp
OwRegDisp[1] <= CPU:CPU0.wRegDisp
OwRegDisp[2] <= CPU:CPU0.wRegDisp
OwRegDisp[3] <= CPU:CPU0.wRegDisp
OwRegDisp[4] <= CPU:CPU0.wRegDisp
OwRegDisp[5] <= CPU:CPU0.wRegDisp
OwRegDisp[6] <= CPU:CPU0.wRegDisp
OwRegDisp[7] <= CPU:CPU0.wRegDisp
OwRegDisp[8] <= CPU:CPU0.wRegDisp
OwRegDisp[9] <= CPU:CPU0.wRegDisp
OwRegDisp[10] <= CPU:CPU0.wRegDisp
OwRegDisp[11] <= CPU:CPU0.wRegDisp
OwRegDisp[12] <= CPU:CPU0.wRegDisp
OwRegDisp[13] <= CPU:CPU0.wRegDisp
OwRegDisp[14] <= CPU:CPU0.wRegDisp
OwRegDisp[15] <= CPU:CPU0.wRegDisp
OwRegDisp[16] <= CPU:CPU0.wRegDisp
OwRegDisp[17] <= CPU:CPU0.wRegDisp
OwRegDisp[18] <= CPU:CPU0.wRegDisp
OwRegDisp[19] <= CPU:CPU0.wRegDisp
OwRegDisp[20] <= CPU:CPU0.wRegDisp
OwRegDisp[21] <= CPU:CPU0.wRegDisp
OwRegDisp[22] <= CPU:CPU0.wRegDisp
OwRegDisp[23] <= CPU:CPU0.wRegDisp
OwRegDisp[24] <= CPU:CPU0.wRegDisp
OwRegDisp[25] <= CPU:CPU0.wRegDisp
OwRegDisp[26] <= CPU:CPU0.wRegDisp
OwRegDisp[27] <= CPU:CPU0.wRegDisp
OwRegDisp[28] <= CPU:CPU0.wRegDisp
OwRegDisp[29] <= CPU:CPU0.wRegDisp
OwRegDisp[30] <= CPU:CPU0.wRegDisp
OwRegDisp[31] <= CPU:CPU0.wRegDisp
OwRegDispFPU[0] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[1] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[2] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[3] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[4] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[5] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[6] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[7] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[8] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[9] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[10] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[11] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[12] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[13] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[14] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[15] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[16] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[17] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[18] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[19] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[20] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[21] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[22] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[23] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[24] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[25] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[26] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[27] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[28] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[29] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[30] <= CPU:CPU0.wRegDispFPU
OwRegDispFPU[31] <= CPU:CPU0.wRegDispFPU
OflagBank[0] <= CPU:CPU0.flagBank
OflagBank[1] <= CPU:CPU0.flagBank
OflagBank[2] <= CPU:CPU0.flagBank
OflagBank[3] <= CPU:CPU0.flagBank
OflagBank[4] <= CPU:CPU0.flagBank
OflagBank[5] <= CPU:CPU0.flagBank
OflagBank[6] <= CPU:CPU0.flagBank
OflagBank[7] <= CPU:CPU0.flagBank
ODReadEnable <= DReadEnable.DB_MAX_OUTPUT_PORT_TYPE
ODWriteEnable <= DWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
ODAddress[0] <= DAddress[0].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[1] <= DAddress[1].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[2] <= DAddress[2].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[3] <= DAddress[3].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[4] <= DAddress[4].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[5] <= DAddress[5].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[6] <= DAddress[6].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[7] <= DAddress[7].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[8] <= DAddress[8].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[9] <= DAddress[9].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[10] <= DAddress[10].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[11] <= DAddress[11].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[12] <= DAddress[12].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[13] <= DAddress[13].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[14] <= DAddress[14].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[15] <= DAddress[15].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[16] <= DAddress[16].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[17] <= DAddress[17].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[18] <= DAddress[18].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[19] <= DAddress[19].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[20] <= DAddress[20].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[21] <= DAddress[21].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[22] <= DAddress[22].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[23] <= DAddress[23].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[24] <= DAddress[24].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[25] <= DAddress[25].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[26] <= DAddress[26].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[27] <= DAddress[27].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[28] <= DAddress[28].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[29] <= DAddress[29].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[30] <= DAddress[30].DB_MAX_OUTPUT_PORT_TYPE
ODAddress[31] <= DAddress[31].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[0] <= DWriteData[0].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[1] <= DWriteData[1].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[2] <= DWriteData[2].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[3] <= DWriteData[3].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[4] <= DWriteData[4].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[5] <= DWriteData[5].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[6] <= DWriteData[6].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[7] <= DWriteData[7].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[8] <= DWriteData[8].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[9] <= DWriteData[9].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[10] <= DWriteData[10].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[11] <= DWriteData[11].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[12] <= DWriteData[12].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[13] <= DWriteData[13].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[14] <= DWriteData[14].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[15] <= DWriteData[15].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[16] <= DWriteData[16].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[17] <= DWriteData[17].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[18] <= DWriteData[18].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[19] <= DWriteData[19].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[20] <= DWriteData[20].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[21] <= DWriteData[21].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[22] <= DWriteData[22].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[23] <= DWriteData[23].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[24] <= DWriteData[24].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[25] <= DWriteData[25].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[26] <= DWriteData[26].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[27] <= DWriteData[27].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[28] <= DWriteData[28].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[29] <= DWriteData[29].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[30] <= DWriteData[30].DB_MAX_OUTPUT_PORT_TYPE
ODWriteData[31] <= DWriteData[31].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[0] <= DReadData[0].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[1] <= DReadData[1].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[2] <= DReadData[2].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[3] <= DReadData[3].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[4] <= DReadData[4].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[5] <= DReadData[5].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[6] <= DReadData[6].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[7] <= DReadData[7].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[8] <= DReadData[8].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[9] <= DReadData[9].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[10] <= DReadData[10].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[11] <= DReadData[11].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[12] <= DReadData[12].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[13] <= DReadData[13].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[14] <= DReadData[14].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[15] <= DReadData[15].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[16] <= DReadData[16].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[17] <= DReadData[17].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[18] <= DReadData[18].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[19] <= DReadData[19].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[20] <= DReadData[20].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[21] <= DReadData[21].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[22] <= DReadData[22].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[23] <= DReadData[23].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[24] <= DReadData[24].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[25] <= DReadData[25].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[26] <= DReadData[26].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[27] <= DReadData[27].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[28] <= DReadData[28].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[29] <= DReadData[29].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[30] <= DReadData[30].DB_MAX_OUTPUT_PORT_TYPE
ODReadData[31] <= DReadData[31].DB_MAX_OUTPUT_PORT_TYPE
ODByteEnable[0] <= DByteEnable[0].DB_MAX_OUTPUT_PORT_TYPE
ODByteEnable[1] <= DByteEnable[1].DB_MAX_OUTPUT_PORT_TYPE
ODByteEnable[2] <= DByteEnable[2].DB_MAX_OUTPUT_PORT_TYPE
ODByteEnable[3] <= DByteEnable[3].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[0] <= IAddress[0].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[1] <= IAddress[1].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[2] <= IAddress[2].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[3] <= IAddress[3].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[4] <= IAddress[4].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[5] <= IAddress[5].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[6] <= IAddress[6].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[7] <= IAddress[7].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[8] <= IAddress[8].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[9] <= IAddress[9].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[10] <= IAddress[10].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[11] <= IAddress[11].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[12] <= IAddress[12].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[13] <= IAddress[13].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[14] <= IAddress[14].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[15] <= IAddress[15].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[16] <= IAddress[16].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[17] <= IAddress[17].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[18] <= IAddress[18].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[19] <= IAddress[19].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[20] <= IAddress[20].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[21] <= IAddress[21].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[22] <= IAddress[22].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[23] <= IAddress[23].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[24] <= IAddress[24].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[25] <= IAddress[25].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[26] <= IAddress[26].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[27] <= IAddress[27].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[28] <= IAddress[28].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[29] <= IAddress[29].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[30] <= IAddress[30].DB_MAX_OUTPUT_PORT_TYPE
OIAddress[31] <= IAddress[31].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[0] <= IReadData[0].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[1] <= IReadData[1].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[2] <= IReadData[2].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[3] <= IReadData[3].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[4] <= IReadData[4].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[5] <= IReadData[5].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[6] <= IReadData[6].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[7] <= IReadData[7].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[8] <= IReadData[8].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[9] <= IReadData[9].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[10] <= IReadData[10].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[11] <= IReadData[11].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[12] <= IReadData[12].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[13] <= IReadData[13].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[14] <= IReadData[14].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[15] <= IReadData[15].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[16] <= IReadData[16].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[17] <= IReadData[17].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[18] <= IReadData[18].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[19] <= IReadData[19].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[20] <= IReadData[20].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[21] <= IReadData[21].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[22] <= IReadData[22].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[23] <= IReadData[23].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[24] <= IReadData[24].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[25] <= IReadData[25].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[26] <= IReadData[26].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[27] <= IReadData[27].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[28] <= IReadData[28].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[29] <= IReadData[29].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[30] <= IReadData[30].DB_MAX_OUTPUT_PORT_TYPE
OIReadData[31] <= IReadData[31].DB_MAX_OUTPUT_PORT_TYPE
OControlState[0] <= CPU:CPU0.wControlState
OControlState[1] <= CPU:CPU0.wControlState
OControlState[2] <= CPU:CPU0.wControlState
OControlState[3] <= CPU:CPU0.wControlState
OControlState[4] <= CPU:CPU0.wControlState
OControlState[5] <= CPU:CPU0.wControlState
OControlState[6] <= <GND>
SD_DAT3 <> SPI_Interface:SDCARD.SD_CS
SD_DAT <> SPI_Interface:SDCARD.SD_MISO
SD_CMD <> SPI_Interface:SDCARD.SD_MOSI
oSD_CLK <= SPI_Interface:SDCARD.SD_CLK


|TopDE|CLOCK_Interface:CLKI0
iCLK_50 => ~NO_FANOUT~
iCLK_50_4 => iCLK_50_4.IN1
oCLK_100 <= PLL:PLL1.c0
oCLK_200 <= PLL:PLL1.c2
CLK <= CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_X <= ck1.DB_MAX_OUTPUT_PORT_TYPE
Reset <= Reset.DB_MAX_OUTPUT_PORT_TYPE
CLKSelectFast <= CLKSelectFast~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLKSelectAuto <= CLKSelectAuto~reg0.DB_MAX_OUTPUT_PORT_TYPE
iKEY[0] => Reset~reg0.DATAIN
iKEY[1] => CLKSelectFast~reg0.CLK
iKEY[2] => CLKSelectAuto~reg0.CLK
iKEY[3] => CLKManual.CLK
fdiv[0] => Add0.IN16
fdiv[1] => Add0.IN15
fdiv[2] => Add0.IN14
fdiv[3] => Add0.IN13
fdiv[4] => Add0.IN12
fdiv[5] => Add0.IN11
fdiv[6] => Add0.IN10
fdiv[7] => Add0.IN9
Timmer => _.IN1
iBreak => CLKSelectAuto~reg0.ACLR


|TopDE|CLOCK_Interface:CLKI0|PLL:PLL1
areset => areset.IN1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TopDE|CLOCK_Interface:CLKI0|PLL:PLL1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TopDE|CLOCK_Interface:CLKI0|mono:Timmer10
clock50 => saida.CLK
clock50 => contador[0].CLK
clock50 => contador[1].CLK
clock50 => contador[2].CLK
clock50 => contador[3].CLK
clock50 => contador[4].CLK
clock50 => contador[5].CLK
clock50 => contador[6].CLK
clock50 => contador[7].CLK
clock50 => contador[8].CLK
clock50 => contador[9].CLK
clock50 => contador[10].CLK
clock50 => contador[11].CLK
clock50 => contador[12].CLK
clock50 => contador[13].CLK
clock50 => contador[14].CLK
clock50 => contador[15].CLK
clock50 => contador[16].CLK
clock50 => contador[17].CLK
clock50 => contador[18].CLK
clock50 => contador[19].CLK
clock50 => contador[20].CLK
clock50 => contador[21].CLK
clock50 => contador[22].CLK
clock50 => contador[23].CLK
clock50 => contador[24].CLK
clock50 => contador[25].CLK
clock50 => contador[26].CLK
clock50 => contador[27].CLK
clock50 => contador[28].CLK
clock50 => contador[29].CLK
clock50 => contador[30].CLK
clock50 => contador[31].CLK
clock => clock_ctrl.DATAB
ctrl => saida.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
ctrl => contador.OUTPUTSELECT
clock_ctrl <= clock_ctrl.DB_MAX_OUTPUT_PORT_TYPE
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => saida.OUTPUTSELECT


|TopDE|CPU:CPU0
iCLK => iCLK.IN1
iCLK50 => iCLK50.IN1
iRST => iRST.IN1
iInitialPC[0] => iInitialPC[0].IN1
iInitialPC[1] => iInitialPC[1].IN1
iInitialPC[2] => iInitialPC[2].IN1
iInitialPC[3] => iInitialPC[3].IN1
iInitialPC[4] => iInitialPC[4].IN1
iInitialPC[5] => iInitialPC[5].IN1
iInitialPC[6] => iInitialPC[6].IN1
iInitialPC[7] => iInitialPC[7].IN1
iInitialPC[8] => iInitialPC[8].IN1
iInitialPC[9] => iInitialPC[9].IN1
iInitialPC[10] => iInitialPC[10].IN1
iInitialPC[11] => iInitialPC[11].IN1
iInitialPC[12] => iInitialPC[12].IN1
iInitialPC[13] => iInitialPC[13].IN1
iInitialPC[14] => iInitialPC[14].IN1
iInitialPC[15] => iInitialPC[15].IN1
iInitialPC[16] => iInitialPC[16].IN1
iInitialPC[17] => iInitialPC[17].IN1
iInitialPC[18] => iInitialPC[18].IN1
iInitialPC[19] => iInitialPC[19].IN1
iInitialPC[20] => iInitialPC[20].IN1
iInitialPC[21] => iInitialPC[21].IN1
iInitialPC[22] => iInitialPC[22].IN1
iInitialPC[23] => iInitialPC[23].IN1
iInitialPC[24] => iInitialPC[24].IN1
iInitialPC[25] => iInitialPC[25].IN1
iInitialPC[26] => iInitialPC[26].IN1
iInitialPC[27] => iInitialPC[27].IN1
iInitialPC[28] => iInitialPC[28].IN1
iInitialPC[29] => iInitialPC[29].IN1
iInitialPC[30] => iInitialPC[30].IN1
iInitialPC[31] => iInitialPC[31].IN1
wRegDisp[0] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[1] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[2] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[3] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[4] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[5] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[6] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[7] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[8] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[9] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[10] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[11] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[12] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[13] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[14] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[15] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[16] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[17] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[18] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[19] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[20] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[21] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[22] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[23] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[24] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[25] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[26] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[27] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[28] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[29] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[30] <= Datapath_PIPEM:Processor.oRegDisp
wRegDisp[31] <= Datapath_PIPEM:Processor.oRegDisp
wRegDispFPU[0] <= <GND>
wRegDispFPU[1] <= <GND>
wRegDispFPU[2] <= <GND>
wRegDispFPU[3] <= <GND>
wRegDispFPU[4] <= <VCC>
wRegDispFPU[5] <= <VCC>
wRegDispFPU[6] <= <GND>
wRegDispFPU[7] <= <VCC>
wRegDispFPU[8] <= <GND>
wRegDispFPU[9] <= <GND>
wRegDispFPU[10] <= <GND>
wRegDispFPU[11] <= <GND>
wRegDispFPU[12] <= <VCC>
wRegDispFPU[13] <= <VCC>
wRegDispFPU[14] <= <GND>
wRegDispFPU[15] <= <VCC>
wRegDispFPU[16] <= <GND>
wRegDispFPU[17] <= <VCC>
wRegDispFPU[18] <= <VCC>
wRegDispFPU[19] <= <VCC>
wRegDispFPU[20] <= <VCC>
wRegDispFPU[21] <= <GND>
wRegDispFPU[22] <= <VCC>
wRegDispFPU[23] <= <VCC>
wRegDispFPU[24] <= <GND>
wRegDispFPU[25] <= <VCC>
wRegDispFPU[26] <= <VCC>
wRegDispFPU[27] <= <VCC>
wRegDispFPU[28] <= <VCC>
wRegDispFPU[29] <= <GND>
wRegDispFPU[30] <= <VCC>
wRegDispFPU[31] <= <VCC>
wRegDispCOP0[0] <= <GND>
wRegDispCOP0[1] <= <VCC>
wRegDispCOP0[2] <= <GND>
wRegDispCOP0[3] <= <VCC>
wRegDispCOP0[4] <= <GND>
wRegDispCOP0[5] <= <GND>
wRegDispCOP0[6] <= <VCC>
wRegDispCOP0[7] <= <VCC>
wRegDispCOP0[8] <= <GND>
wRegDispCOP0[9] <= <VCC>
wRegDispCOP0[10] <= <GND>
wRegDispCOP0[11] <= <VCC>
wRegDispCOP0[12] <= <GND>
wRegDispCOP0[13] <= <GND>
wRegDispCOP0[14] <= <VCC>
wRegDispCOP0[15] <= <VCC>
wRegDispCOP0[16] <= <GND>
wRegDispCOP0[17] <= <VCC>
wRegDispCOP0[18] <= <GND>
wRegDispCOP0[19] <= <VCC>
wRegDispCOP0[20] <= <GND>
wRegDispCOP0[21] <= <GND>
wRegDispCOP0[22] <= <VCC>
wRegDispCOP0[23] <= <VCC>
wRegDispCOP0[24] <= <GND>
wRegDispCOP0[25] <= <VCC>
wRegDispCOP0[26] <= <GND>
wRegDispCOP0[27] <= <VCC>
wRegDispCOP0[28] <= <GND>
wRegDispCOP0[29] <= <GND>
wRegDispCOP0[30] <= <VCC>
wRegDispCOP0[31] <= <VCC>
wRegDispSelect[0] => wRegDispSelect[0].IN1
wRegDispSelect[1] => wRegDispSelect[1].IN1
wRegDispSelect[2] => wRegDispSelect[2].IN1
wRegDispSelect[3] => wRegDispSelect[3].IN1
wRegDispSelect[4] => wRegDispSelect[4].IN1
wDebug[0] <= Datapath_PIPEM:Processor.oDebug
wDebug[1] <= Datapath_PIPEM:Processor.oDebug
wDebug[2] <= Datapath_PIPEM:Processor.oDebug
wDebug[3] <= Datapath_PIPEM:Processor.oDebug
wDebug[4] <= Datapath_PIPEM:Processor.oDebug
wDebug[5] <= Datapath_PIPEM:Processor.oDebug
wDebug[6] <= Datapath_PIPEM:Processor.oDebug
wDebug[7] <= Datapath_PIPEM:Processor.oDebug
wDebug[8] <= Datapath_PIPEM:Processor.oDebug
wDebug[9] <= Datapath_PIPEM:Processor.oDebug
wDebug[10] <= Datapath_PIPEM:Processor.oDebug
wDebug[11] <= Datapath_PIPEM:Processor.oDebug
wDebug[12] <= Datapath_PIPEM:Processor.oDebug
wDebug[13] <= Datapath_PIPEM:Processor.oDebug
wDebug[14] <= Datapath_PIPEM:Processor.oDebug
wDebug[15] <= Datapath_PIPEM:Processor.oDebug
wDebug[16] <= Datapath_PIPEM:Processor.oDebug
wDebug[17] <= Datapath_PIPEM:Processor.oDebug
wDebug[18] <= Datapath_PIPEM:Processor.oDebug
wDebug[19] <= Datapath_PIPEM:Processor.oDebug
wDebug[20] <= Datapath_PIPEM:Processor.oDebug
wDebug[21] <= Datapath_PIPEM:Processor.oDebug
wDebug[22] <= Datapath_PIPEM:Processor.oDebug
wDebug[23] <= Datapath_PIPEM:Processor.oDebug
wDebug[24] <= Datapath_PIPEM:Processor.oDebug
wDebug[25] <= Datapath_PIPEM:Processor.oDebug
wDebug[26] <= Datapath_PIPEM:Processor.oDebug
wDebug[27] <= Datapath_PIPEM:Processor.oDebug
wDebug[28] <= Datapath_PIPEM:Processor.oDebug
wDebug[29] <= Datapath_PIPEM:Processor.oDebug
wDebug[30] <= Datapath_PIPEM:Processor.oDebug
wDebug[31] <= Datapath_PIPEM:Processor.oDebug
flagBank[0] <= <VCC>
flagBank[1] <= <VCC>
flagBank[2] <= <VCC>
flagBank[3] <= <VCC>
flagBank[4] <= <VCC>
flagBank[5] <= <VCC>
flagBank[6] <= <VCC>
flagBank[7] <= <VCC>
wPC[0] <= Datapath_PIPEM:Processor.oPC
wPC[1] <= Datapath_PIPEM:Processor.oPC
wPC[2] <= Datapath_PIPEM:Processor.oPC
wPC[3] <= Datapath_PIPEM:Processor.oPC
wPC[4] <= Datapath_PIPEM:Processor.oPC
wPC[5] <= Datapath_PIPEM:Processor.oPC
wPC[6] <= Datapath_PIPEM:Processor.oPC
wPC[7] <= Datapath_PIPEM:Processor.oPC
wPC[8] <= Datapath_PIPEM:Processor.oPC
wPC[9] <= Datapath_PIPEM:Processor.oPC
wPC[10] <= Datapath_PIPEM:Processor.oPC
wPC[11] <= Datapath_PIPEM:Processor.oPC
wPC[12] <= Datapath_PIPEM:Processor.oPC
wPC[13] <= Datapath_PIPEM:Processor.oPC
wPC[14] <= Datapath_PIPEM:Processor.oPC
wPC[15] <= Datapath_PIPEM:Processor.oPC
wPC[16] <= Datapath_PIPEM:Processor.oPC
wPC[17] <= Datapath_PIPEM:Processor.oPC
wPC[18] <= Datapath_PIPEM:Processor.oPC
wPC[19] <= Datapath_PIPEM:Processor.oPC
wPC[20] <= Datapath_PIPEM:Processor.oPC
wPC[21] <= Datapath_PIPEM:Processor.oPC
wPC[22] <= Datapath_PIPEM:Processor.oPC
wPC[23] <= Datapath_PIPEM:Processor.oPC
wPC[24] <= Datapath_PIPEM:Processor.oPC
wPC[25] <= Datapath_PIPEM:Processor.oPC
wPC[26] <= Datapath_PIPEM:Processor.oPC
wPC[27] <= Datapath_PIPEM:Processor.oPC
wPC[28] <= Datapath_PIPEM:Processor.oPC
wPC[29] <= Datapath_PIPEM:Processor.oPC
wPC[30] <= Datapath_PIPEM:Processor.oPC
wPC[31] <= Datapath_PIPEM:Processor.oPC
wInstr[0] <= Datapath_PIPEM:Processor.oInstr
wInstr[1] <= Datapath_PIPEM:Processor.oInstr
wInstr[2] <= Datapath_PIPEM:Processor.oInstr
wInstr[3] <= Datapath_PIPEM:Processor.oInstr
wInstr[4] <= Datapath_PIPEM:Processor.oInstr
wInstr[5] <= Datapath_PIPEM:Processor.oInstr
wInstr[6] <= Datapath_PIPEM:Processor.oInstr
wInstr[7] <= Datapath_PIPEM:Processor.oInstr
wInstr[8] <= Datapath_PIPEM:Processor.oInstr
wInstr[9] <= Datapath_PIPEM:Processor.oInstr
wInstr[10] <= Datapath_PIPEM:Processor.oInstr
wInstr[11] <= Datapath_PIPEM:Processor.oInstr
wInstr[12] <= Datapath_PIPEM:Processor.oInstr
wInstr[13] <= Datapath_PIPEM:Processor.oInstr
wInstr[14] <= Datapath_PIPEM:Processor.oInstr
wInstr[15] <= Datapath_PIPEM:Processor.oInstr
wInstr[16] <= Datapath_PIPEM:Processor.oInstr
wInstr[17] <= Datapath_PIPEM:Processor.oInstr
wInstr[18] <= Datapath_PIPEM:Processor.oInstr
wInstr[19] <= Datapath_PIPEM:Processor.oInstr
wInstr[20] <= Datapath_PIPEM:Processor.oInstr
wInstr[21] <= Datapath_PIPEM:Processor.oInstr
wInstr[22] <= Datapath_PIPEM:Processor.oInstr
wInstr[23] <= Datapath_PIPEM:Processor.oInstr
wInstr[24] <= Datapath_PIPEM:Processor.oInstr
wInstr[25] <= Datapath_PIPEM:Processor.oInstr
wInstr[26] <= Datapath_PIPEM:Processor.oInstr
wInstr[27] <= Datapath_PIPEM:Processor.oInstr
wInstr[28] <= Datapath_PIPEM:Processor.oInstr
wInstr[29] <= Datapath_PIPEM:Processor.oInstr
wInstr[30] <= Datapath_PIPEM:Processor.oInstr
wInstr[31] <= Datapath_PIPEM:Processor.oInstr
wControlSignals[0] <= Datapath_PIPEM:Processor.oCOrigPC
wControlSignals[1] <= Datapath_PIPEM:Processor.oCOrigPC
wControlSignals[2] <= Datapath_PIPEM:Processor.oCOrigPC
wControlSignals[3] <= Datapath_PIPEM:Processor.oCRegDst
wControlSignals[4] <= Datapath_PIPEM:Processor.oCRegDst
wControlSignals[5] <= Datapath_PIPEM:Processor.oCOrigALU
wControlSignals[6] <= Datapath_PIPEM:Processor.oCOrigALU
wControlSignals[7] <= Datapath_PIPEM:Processor.oCALUOp
wControlSignals[8] <= Datapath_PIPEM:Processor.oCALUOp
wControlSignals[9] <= Datapath_PIPEM:Processor.oCRegWrite
wControlSignals[10] <= Datapath_PIPEM:Processor.DwMemWrite
wControlSignals[11] <= Datapath_PIPEM:Processor.DwMemRead
wControlSignals[12] <= <GND>
wControlSignals[13] <= <GND>
wControlSignals[14] <= <GND>
wControlSignals[15] <= <GND>
wControlSignals[16] <= <GND>
wControlSignals[17] <= <GND>
wControlState[0] <= <VCC>
wControlState[1] <= <VCC>
wControlState[2] <= <VCC>
wControlState[3] <= <VCC>
wControlState[4] <= <VCC>
wControlState[5] <= <VCC>
wVGASelect[0] => wVGASelect[0].IN1
wVGASelect[1] => wVGASelect[1].IN1
wVGASelect[2] => wVGASelect[2].IN1
wVGASelect[3] => wVGASelect[3].IN1
wVGASelect[4] => wVGASelect[4].IN1
wVGASelectFPU[0] => ~NO_FANOUT~
wVGASelectFPU[1] => ~NO_FANOUT~
wVGASelectFPU[2] => ~NO_FANOUT~
wVGASelectFPU[3] => ~NO_FANOUT~
wVGASelectFPU[4] => ~NO_FANOUT~
wVGARead[0] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[1] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[2] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[3] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[4] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[5] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[6] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[7] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[8] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[9] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[10] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[11] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[12] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[13] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[14] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[15] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[16] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[17] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[18] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[19] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[20] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[21] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[22] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[23] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[24] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[25] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[26] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[27] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[28] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[29] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[30] <= Datapath_PIPEM:Processor.oVGARead
wVGARead[31] <= Datapath_PIPEM:Processor.oVGARead
wVGAReadFPU[0] <= <GND>
wVGAReadFPU[1] <= <GND>
wVGAReadFPU[2] <= <GND>
wVGAReadFPU[3] <= <GND>
wVGAReadFPU[4] <= <GND>
wVGAReadFPU[5] <= <GND>
wVGAReadFPU[6] <= <GND>
wVGAReadFPU[7] <= <GND>
wVGAReadFPU[8] <= <GND>
wVGAReadFPU[9] <= <GND>
wVGAReadFPU[10] <= <GND>
wVGAReadFPU[11] <= <GND>
wVGAReadFPU[12] <= <GND>
wVGAReadFPU[13] <= <GND>
wVGAReadFPU[14] <= <GND>
wVGAReadFPU[15] <= <GND>
wVGAReadFPU[16] <= <GND>
wVGAReadFPU[17] <= <GND>
wVGAReadFPU[18] <= <GND>
wVGAReadFPU[19] <= <GND>
wVGAReadFPU[20] <= <GND>
wVGAReadFPU[21] <= <GND>
wVGAReadFPU[22] <= <GND>
wVGAReadFPU[23] <= <GND>
wVGAReadFPU[24] <= <GND>
wVGAReadFPU[25] <= <GND>
wVGAReadFPU[26] <= <GND>
wVGAReadFPU[27] <= <GND>
wVGAReadFPU[28] <= <GND>
wVGAReadFPU[29] <= <GND>
wVGAReadFPU[30] <= <GND>
wVGAReadFPU[31] <= <GND>
DwReadEnable <= Datapath_PIPEM:Processor.DwMemRead
DwWriteEnable <= Datapath_PIPEM:Processor.DwMemWrite
DwByteEnable[0] <= Datapath_PIPEM:Processor.DwByteEnable
DwByteEnable[1] <= Datapath_PIPEM:Processor.DwByteEnable
DwByteEnable[2] <= Datapath_PIPEM:Processor.DwByteEnable
DwByteEnable[3] <= Datapath_PIPEM:Processor.DwByteEnable
DwWriteData[0] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[1] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[2] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[3] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[4] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[5] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[6] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[7] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[8] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[9] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[10] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[11] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[12] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[13] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[14] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[15] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[16] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[17] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[18] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[19] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[20] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[21] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[22] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[23] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[24] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[25] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[26] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[27] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[28] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[29] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[30] <= Datapath_PIPEM:Processor.DwMemWriteData
DwWriteData[31] <= Datapath_PIPEM:Processor.DwMemWriteData
DwReadData[0] => DwReadData[0].IN1
DwReadData[1] => DwReadData[1].IN1
DwReadData[2] => DwReadData[2].IN1
DwReadData[3] => DwReadData[3].IN1
DwReadData[4] => DwReadData[4].IN1
DwReadData[5] => DwReadData[5].IN1
DwReadData[6] => DwReadData[6].IN1
DwReadData[7] => DwReadData[7].IN1
DwReadData[8] => DwReadData[8].IN1
DwReadData[9] => DwReadData[9].IN1
DwReadData[10] => DwReadData[10].IN1
DwReadData[11] => DwReadData[11].IN1
DwReadData[12] => DwReadData[12].IN1
DwReadData[13] => DwReadData[13].IN1
DwReadData[14] => DwReadData[14].IN1
DwReadData[15] => DwReadData[15].IN1
DwReadData[16] => DwReadData[16].IN1
DwReadData[17] => DwReadData[17].IN1
DwReadData[18] => DwReadData[18].IN1
DwReadData[19] => DwReadData[19].IN1
DwReadData[20] => DwReadData[20].IN1
DwReadData[21] => DwReadData[21].IN1
DwReadData[22] => DwReadData[22].IN1
DwReadData[23] => DwReadData[23].IN1
DwReadData[24] => DwReadData[24].IN1
DwReadData[25] => DwReadData[25].IN1
DwReadData[26] => DwReadData[26].IN1
DwReadData[27] => DwReadData[27].IN1
DwReadData[28] => DwReadData[28].IN1
DwReadData[29] => DwReadData[29].IN1
DwReadData[30] => DwReadData[30].IN1
DwReadData[31] => DwReadData[31].IN1
DwAddress[0] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[1] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[2] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[3] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[4] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[5] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[6] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[7] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[8] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[9] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[10] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[11] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[12] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[13] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[14] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[15] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[16] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[17] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[18] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[19] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[20] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[21] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[22] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[23] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[24] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[25] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[26] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[27] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[28] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[29] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[30] <= Datapath_PIPEM:Processor.DwMemAddress
DwAddress[31] <= Datapath_PIPEM:Processor.DwMemAddress
IwReadEnable <= Datapath_PIPEM:Processor.IwMemRead
IwWriteEnable <= Datapath_PIPEM:Processor.IwMemWrite
IwByteEnable[0] <= Datapath_PIPEM:Processor.IwByteEnable
IwByteEnable[1] <= Datapath_PIPEM:Processor.IwByteEnable
IwByteEnable[2] <= Datapath_PIPEM:Processor.IwByteEnable
IwByteEnable[3] <= Datapath_PIPEM:Processor.IwByteEnable
IwWriteData[0] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[1] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[2] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[3] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[4] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[5] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[6] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[7] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[8] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[9] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[10] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[11] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[12] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[13] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[14] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[15] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[16] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[17] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[18] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[19] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[20] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[21] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[22] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[23] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[24] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[25] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[26] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[27] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[28] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[29] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[30] <= Datapath_PIPEM:Processor.IwMemWriteData
IwWriteData[31] <= Datapath_PIPEM:Processor.IwMemWriteData
IwReadData[0] => IwReadData[0].IN1
IwReadData[1] => IwReadData[1].IN1
IwReadData[2] => IwReadData[2].IN1
IwReadData[3] => IwReadData[3].IN1
IwReadData[4] => IwReadData[4].IN1
IwReadData[5] => IwReadData[5].IN1
IwReadData[6] => IwReadData[6].IN1
IwReadData[7] => IwReadData[7].IN1
IwReadData[8] => IwReadData[8].IN1
IwReadData[9] => IwReadData[9].IN1
IwReadData[10] => IwReadData[10].IN1
IwReadData[11] => IwReadData[11].IN1
IwReadData[12] => IwReadData[12].IN1
IwReadData[13] => IwReadData[13].IN1
IwReadData[14] => IwReadData[14].IN1
IwReadData[15] => IwReadData[15].IN1
IwReadData[16] => IwReadData[16].IN1
IwReadData[17] => IwReadData[17].IN1
IwReadData[18] => IwReadData[18].IN1
IwReadData[19] => IwReadData[19].IN1
IwReadData[20] => IwReadData[20].IN1
IwReadData[21] => IwReadData[21].IN1
IwReadData[22] => IwReadData[22].IN1
IwReadData[23] => IwReadData[23].IN1
IwReadData[24] => IwReadData[24].IN1
IwReadData[25] => IwReadData[25].IN1
IwReadData[26] => IwReadData[26].IN1
IwReadData[27] => IwReadData[27].IN1
IwReadData[28] => IwReadData[28].IN1
IwReadData[29] => IwReadData[29].IN1
IwReadData[30] => IwReadData[30].IN1
IwReadData[31] => IwReadData[31].IN1
IwAddress[0] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[1] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[2] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[3] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[4] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[5] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[6] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[7] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[8] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[9] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[10] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[11] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[12] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[13] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[14] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[15] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[16] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[17] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[18] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[19] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[20] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[21] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[22] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[23] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[24] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[25] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[26] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[27] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[28] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[29] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[30] <= Datapath_PIPEM:Processor.IwMemAddress
IwAddress[31] <= Datapath_PIPEM:Processor.IwMemAddress
iPendingInterrupt[0] => ~NO_FANOUT~
iPendingInterrupt[1] => ~NO_FANOUT~
iPendingInterrupt[2] => ~NO_FANOUT~
iPendingInterrupt[3] => ~NO_FANOUT~
iPendingInterrupt[4] => ~NO_FANOUT~
iPendingInterrupt[5] => ~NO_FANOUT~
iPendingInterrupt[6] => ~NO_FANOUT~
iPendingInterrupt[7] => ~NO_FANOUT~


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor
iCLK => iCLK.IN2
iCLK50 => ~NO_FANOUT~
iRST => iRST.IN2
iInitialPC[0] => PC.DATAB
iInitialPC[1] => PC.DATAB
iInitialPC[2] => PC.DATAB
iInitialPC[3] => PC.DATAB
iInitialPC[4] => PC.DATAB
iInitialPC[5] => PC.DATAB
iInitialPC[6] => PC.DATAB
iInitialPC[7] => PC.DATAB
iInitialPC[8] => PC.DATAB
iInitialPC[9] => PC.DATAB
iInitialPC[10] => PC.DATAB
iInitialPC[11] => PC.DATAB
iInitialPC[12] => PC.DATAB
iInitialPC[13] => PC.DATAB
iInitialPC[14] => PC.DATAB
iInitialPC[15] => PC.DATAB
iInitialPC[16] => PC.DATAB
iInitialPC[17] => PC.DATAB
iInitialPC[18] => PC.DATAB
iInitialPC[19] => PC.DATAB
iInitialPC[20] => PC.DATAB
iInitialPC[21] => PC.DATAB
iInitialPC[22] => PC.DATAB
iInitialPC[23] => PC.DATAB
iInitialPC[24] => PC.DATAB
iInitialPC[25] => PC.DATAB
iInitialPC[26] => PC.DATAB
iInitialPC[27] => PC.DATAB
iInitialPC[28] => PC.DATAB
iInitialPC[29] => PC.DATAB
iInitialPC[30] => PC.DATAB
iInitialPC[31] => PC.DATAB
oPC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
oPC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
oPC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
oPC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
oPC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
oPC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
oPC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
oPC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
oPC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
oPC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
oPC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
oPC[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
oPC[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
oPC[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
oPC[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
oPC[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
oPC[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
oPC[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
oPC[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
oPC[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
oPC[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
oPC[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
oPC[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
oPC[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
oPC[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
oPC[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
oPC[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
oPC[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
oPC[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
oPC[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
oPC[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
oPC[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
oInstr[0] <= IwMemReadData[0].DB_MAX_OUTPUT_PORT_TYPE
oInstr[1] <= IwMemReadData[1].DB_MAX_OUTPUT_PORT_TYPE
oInstr[2] <= IwMemReadData[2].DB_MAX_OUTPUT_PORT_TYPE
oInstr[3] <= IwMemReadData[3].DB_MAX_OUTPUT_PORT_TYPE
oInstr[4] <= IwMemReadData[4].DB_MAX_OUTPUT_PORT_TYPE
oInstr[5] <= IwMemReadData[5].DB_MAX_OUTPUT_PORT_TYPE
oInstr[6] <= IwMemReadData[6].DB_MAX_OUTPUT_PORT_TYPE
oInstr[7] <= IwMemReadData[7].DB_MAX_OUTPUT_PORT_TYPE
oInstr[8] <= IwMemReadData[8].DB_MAX_OUTPUT_PORT_TYPE
oInstr[9] <= IwMemReadData[9].DB_MAX_OUTPUT_PORT_TYPE
oInstr[10] <= IwMemReadData[10].DB_MAX_OUTPUT_PORT_TYPE
oInstr[11] <= IwMemReadData[11].DB_MAX_OUTPUT_PORT_TYPE
oInstr[12] <= IwMemReadData[12].DB_MAX_OUTPUT_PORT_TYPE
oInstr[13] <= IwMemReadData[13].DB_MAX_OUTPUT_PORT_TYPE
oInstr[14] <= IwMemReadData[14].DB_MAX_OUTPUT_PORT_TYPE
oInstr[15] <= IwMemReadData[15].DB_MAX_OUTPUT_PORT_TYPE
oInstr[16] <= IwMemReadData[16].DB_MAX_OUTPUT_PORT_TYPE
oInstr[17] <= IwMemReadData[17].DB_MAX_OUTPUT_PORT_TYPE
oInstr[18] <= IwMemReadData[18].DB_MAX_OUTPUT_PORT_TYPE
oInstr[19] <= IwMemReadData[19].DB_MAX_OUTPUT_PORT_TYPE
oInstr[20] <= IwMemReadData[20].DB_MAX_OUTPUT_PORT_TYPE
oInstr[21] <= IwMemReadData[21].DB_MAX_OUTPUT_PORT_TYPE
oInstr[22] <= IwMemReadData[22].DB_MAX_OUTPUT_PORT_TYPE
oInstr[23] <= IwMemReadData[23].DB_MAX_OUTPUT_PORT_TYPE
oInstr[24] <= IwMemReadData[24].DB_MAX_OUTPUT_PORT_TYPE
oInstr[25] <= IwMemReadData[25].DB_MAX_OUTPUT_PORT_TYPE
oInstr[26] <= IwMemReadData[26].DB_MAX_OUTPUT_PORT_TYPE
oInstr[27] <= IwMemReadData[27].DB_MAX_OUTPUT_PORT_TYPE
oInstr[28] <= IwMemReadData[28].DB_MAX_OUTPUT_PORT_TYPE
oInstr[29] <= IwMemReadData[29].DB_MAX_OUTPUT_PORT_TYPE
oInstr[30] <= IwMemReadData[30].DB_MAX_OUTPUT_PORT_TYPE
oInstr[31] <= IwMemReadData[31].DB_MAX_OUTPUT_PORT_TYPE
oDebug[0] <= HazardUnitM:hUnit.oHazard
oDebug[1] <= <GND>
oDebug[2] <= <GND>
oDebug[3] <= <GND>
oDebug[4] <= <GND>
oDebug[5] <= <GND>
oDebug[6] <= <GND>
oDebug[7] <= <GND>
oDebug[8] <= <GND>
oDebug[9] <= <GND>
oDebug[10] <= <GND>
oDebug[11] <= <GND>
oDebug[12] <= <GND>
oDebug[13] <= <GND>
oDebug[14] <= <GND>
oDebug[15] <= <GND>
oDebug[16] <= <GND>
oDebug[17] <= <GND>
oDebug[18] <= <GND>
oDebug[19] <= <GND>
oDebug[20] <= <GND>
oDebug[21] <= <GND>
oDebug[22] <= <GND>
oDebug[23] <= <GND>
oDebug[24] <= <GND>
oDebug[25] <= <GND>
oDebug[26] <= <GND>
oDebug[27] <= <GND>
oDebug[28] <= <GND>
oDebug[29] <= <GND>
oDebug[30] <= <GND>
oDebug[31] <= <GND>
oRegDisp[0] <= Registers:memReg.oRegDisp
oRegDisp[1] <= Registers:memReg.oRegDisp
oRegDisp[2] <= Registers:memReg.oRegDisp
oRegDisp[3] <= Registers:memReg.oRegDisp
oRegDisp[4] <= Registers:memReg.oRegDisp
oRegDisp[5] <= Registers:memReg.oRegDisp
oRegDisp[6] <= Registers:memReg.oRegDisp
oRegDisp[7] <= Registers:memReg.oRegDisp
oRegDisp[8] <= Registers:memReg.oRegDisp
oRegDisp[9] <= Registers:memReg.oRegDisp
oRegDisp[10] <= Registers:memReg.oRegDisp
oRegDisp[11] <= Registers:memReg.oRegDisp
oRegDisp[12] <= Registers:memReg.oRegDisp
oRegDisp[13] <= Registers:memReg.oRegDisp
oRegDisp[14] <= Registers:memReg.oRegDisp
oRegDisp[15] <= Registers:memReg.oRegDisp
oRegDisp[16] <= Registers:memReg.oRegDisp
oRegDisp[17] <= Registers:memReg.oRegDisp
oRegDisp[18] <= Registers:memReg.oRegDisp
oRegDisp[19] <= Registers:memReg.oRegDisp
oRegDisp[20] <= Registers:memReg.oRegDisp
oRegDisp[21] <= Registers:memReg.oRegDisp
oRegDisp[22] <= Registers:memReg.oRegDisp
oRegDisp[23] <= Registers:memReg.oRegDisp
oRegDisp[24] <= Registers:memReg.oRegDisp
oRegDisp[25] <= Registers:memReg.oRegDisp
oRegDisp[26] <= Registers:memReg.oRegDisp
oRegDisp[27] <= Registers:memReg.oRegDisp
oRegDisp[28] <= Registers:memReg.oRegDisp
oRegDisp[29] <= Registers:memReg.oRegDisp
oRegDisp[30] <= Registers:memReg.oRegDisp
oRegDisp[31] <= Registers:memReg.oRegDisp
iRegDispSelect[0] => iRegDispSelect[0].IN1
iRegDispSelect[1] => iRegDispSelect[1].IN1
iRegDispSelect[2] => iRegDispSelect[2].IN1
iRegDispSelect[3] => iRegDispSelect[3].IN1
iRegDispSelect[4] => iRegDispSelect[4].IN1
iVGASelect[0] => wVGASelect[0].IN1
iVGASelect[1] => wVGASelect[1].IN1
iVGASelect[2] => wVGASelect[2].IN1
iVGASelect[3] => wVGASelect[3].IN1
iVGASelect[4] => wVGASelect[4].IN1
oVGARead[0] <= Registers:memReg.oVGARead
oVGARead[1] <= Registers:memReg.oVGARead
oVGARead[2] <= Registers:memReg.oVGARead
oVGARead[3] <= Registers:memReg.oVGARead
oVGARead[4] <= Registers:memReg.oVGARead
oVGARead[5] <= Registers:memReg.oVGARead
oVGARead[6] <= Registers:memReg.oVGARead
oVGARead[7] <= Registers:memReg.oVGARead
oVGARead[8] <= Registers:memReg.oVGARead
oVGARead[9] <= Registers:memReg.oVGARead
oVGARead[10] <= Registers:memReg.oVGARead
oVGARead[11] <= Registers:memReg.oVGARead
oVGARead[12] <= Registers:memReg.oVGARead
oVGARead[13] <= Registers:memReg.oVGARead
oVGARead[14] <= Registers:memReg.oVGARead
oVGARead[15] <= Registers:memReg.oVGARead
oVGARead[16] <= Registers:memReg.oVGARead
oVGARead[17] <= Registers:memReg.oVGARead
oVGARead[18] <= Registers:memReg.oVGARead
oVGARead[19] <= Registers:memReg.oVGARead
oVGARead[20] <= Registers:memReg.oVGARead
oVGARead[21] <= Registers:memReg.oVGARead
oVGARead[22] <= Registers:memReg.oVGARead
oVGARead[23] <= Registers:memReg.oVGARead
oVGARead[24] <= Registers:memReg.oVGARead
oVGARead[25] <= Registers:memReg.oVGARead
oVGARead[26] <= Registers:memReg.oVGARead
oVGARead[27] <= Registers:memReg.oVGARead
oVGARead[28] <= Registers:memReg.oVGARead
oVGARead[29] <= Registers:memReg.oVGARead
oVGARead[30] <= Registers:memReg.oVGARead
oVGARead[31] <= Registers:memReg.oVGARead
oLoadType[0] <= wMEM_LoadType[0].DB_MAX_OUTPUT_PORT_TYPE
oLoadType[1] <= wMEM_LoadType[1].DB_MAX_OUTPUT_PORT_TYPE
oLoadType[2] <= wMEM_LoadType[2].DB_MAX_OUTPUT_PORT_TYPE
oWriteType[0] <= wMEM_WriteType[0].DB_MAX_OUTPUT_PORT_TYPE
oWriteType[1] <= wMEM_WriteType[1].DB_MAX_OUTPUT_PORT_TYPE
oCRegDst[0] <= Control_PIPEM:Controlunit.oRegDst
oCRegDst[1] <= Control_PIPEM:Controlunit.oRegDst
oCOrigALU[0] <= Control_PIPEM:Controlunit.oOrigALU
oCOrigALU[1] <= Control_PIPEM:Controlunit.oOrigALU
oCSavePC[0] <= Control_PIPEM:Controlunit.oSavePC
oCSavePC[1] <= <GND>
oCALUOp[0] <= Control_PIPEM:Controlunit.oOpALU
oCALUOp[1] <= Control_PIPEM:Controlunit.oOpALU
oCOrigPC[0] <= Control_PIPEM:Controlunit.oOrigPC
oCOrigPC[1] <= Control_PIPEM:Controlunit.oOrigPC
oCOrigPC[2] <= Control_PIPEM:Controlunit.oOrigPC
oCRegWrite <= Control_PIPEM:Controlunit.oEscreveReg
oCJump <= Control_PIPEM:Controlunit.oJump
oCBranch <= Control_PIPEM:Controlunit.oBranch
oCJr <= wID_CJr.DB_MAX_OUTPUT_PORT_TYPE
DwMemWriteData[0] <= MemStore:MemStore0.oData
DwMemWriteData[1] <= MemStore:MemStore0.oData
DwMemWriteData[2] <= MemStore:MemStore0.oData
DwMemWriteData[3] <= MemStore:MemStore0.oData
DwMemWriteData[4] <= MemStore:MemStore0.oData
DwMemWriteData[5] <= MemStore:MemStore0.oData
DwMemWriteData[6] <= MemStore:MemStore0.oData
DwMemWriteData[7] <= MemStore:MemStore0.oData
DwMemWriteData[8] <= MemStore:MemStore0.oData
DwMemWriteData[9] <= MemStore:MemStore0.oData
DwMemWriteData[10] <= MemStore:MemStore0.oData
DwMemWriteData[11] <= MemStore:MemStore0.oData
DwMemWriteData[12] <= MemStore:MemStore0.oData
DwMemWriteData[13] <= MemStore:MemStore0.oData
DwMemWriteData[14] <= MemStore:MemStore0.oData
DwMemWriteData[15] <= MemStore:MemStore0.oData
DwMemWriteData[16] <= MemStore:MemStore0.oData
DwMemWriteData[17] <= MemStore:MemStore0.oData
DwMemWriteData[18] <= MemStore:MemStore0.oData
DwMemWriteData[19] <= MemStore:MemStore0.oData
DwMemWriteData[20] <= MemStore:MemStore0.oData
DwMemWriteData[21] <= MemStore:MemStore0.oData
DwMemWriteData[22] <= MemStore:MemStore0.oData
DwMemWriteData[23] <= MemStore:MemStore0.oData
DwMemWriteData[24] <= MemStore:MemStore0.oData
DwMemWriteData[25] <= MemStore:MemStore0.oData
DwMemWriteData[26] <= MemStore:MemStore0.oData
DwMemWriteData[27] <= MemStore:MemStore0.oData
DwMemWriteData[28] <= MemStore:MemStore0.oData
DwMemWriteData[29] <= MemStore:MemStore0.oData
DwMemWriteData[30] <= MemStore:MemStore0.oData
DwMemWriteData[31] <= MemStore:MemStore0.oData
DwMemAddress[0] <= DwMemAddress[0].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[1] <= DwMemAddress[1].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[2] <= RegEXMEM[34].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[3] <= RegEXMEM[35].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[4] <= RegEXMEM[36].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[5] <= RegEXMEM[37].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[6] <= RegEXMEM[38].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[7] <= RegEXMEM[39].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[8] <= RegEXMEM[40].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[9] <= RegEXMEM[41].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[10] <= RegEXMEM[42].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[11] <= RegEXMEM[43].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[12] <= RegEXMEM[44].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[13] <= RegEXMEM[45].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[14] <= RegEXMEM[46].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[15] <= RegEXMEM[47].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[16] <= RegEXMEM[48].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[17] <= RegEXMEM[49].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[18] <= RegEXMEM[50].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[19] <= RegEXMEM[51].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[20] <= RegEXMEM[52].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[21] <= RegEXMEM[53].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[22] <= RegEXMEM[54].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[23] <= RegEXMEM[55].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[24] <= RegEXMEM[56].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[25] <= RegEXMEM[57].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[26] <= RegEXMEM[58].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[27] <= RegEXMEM[59].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[28] <= RegEXMEM[60].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[29] <= RegEXMEM[61].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[30] <= RegEXMEM[62].DB_MAX_OUTPUT_PORT_TYPE
DwMemAddress[31] <= RegEXMEM[63].DB_MAX_OUTPUT_PORT_TYPE
DwMemReadData[0] => DwMemReadData[0].IN1
DwMemReadData[1] => DwMemReadData[1].IN1
DwMemReadData[2] => DwMemReadData[2].IN1
DwMemReadData[3] => DwMemReadData[3].IN1
DwMemReadData[4] => DwMemReadData[4].IN1
DwMemReadData[5] => DwMemReadData[5].IN1
DwMemReadData[6] => DwMemReadData[6].IN1
DwMemReadData[7] => DwMemReadData[7].IN1
DwMemReadData[8] => DwMemReadData[8].IN1
DwMemReadData[9] => DwMemReadData[9].IN1
DwMemReadData[10] => DwMemReadData[10].IN1
DwMemReadData[11] => DwMemReadData[11].IN1
DwMemReadData[12] => DwMemReadData[12].IN1
DwMemReadData[13] => DwMemReadData[13].IN1
DwMemReadData[14] => DwMemReadData[14].IN1
DwMemReadData[15] => DwMemReadData[15].IN1
DwMemReadData[16] => DwMemReadData[16].IN1
DwMemReadData[17] => DwMemReadData[17].IN1
DwMemReadData[18] => DwMemReadData[18].IN1
DwMemReadData[19] => DwMemReadData[19].IN1
DwMemReadData[20] => DwMemReadData[20].IN1
DwMemReadData[21] => DwMemReadData[21].IN1
DwMemReadData[22] => DwMemReadData[22].IN1
DwMemReadData[23] => DwMemReadData[23].IN1
DwMemReadData[24] => DwMemReadData[24].IN1
DwMemReadData[25] => DwMemReadData[25].IN1
DwMemReadData[26] => DwMemReadData[26].IN1
DwMemReadData[27] => DwMemReadData[27].IN1
DwMemReadData[28] => DwMemReadData[28].IN1
DwMemReadData[29] => DwMemReadData[29].IN1
DwMemReadData[30] => DwMemReadData[30].IN1
DwMemReadData[31] => DwMemReadData[31].IN1
DwMemRead <= wMEM_MemRead.DB_MAX_OUTPUT_PORT_TYPE
DwMemWrite <= RegEXMEM[102].DB_MAX_OUTPUT_PORT_TYPE
DwByteEnable[0] <= MemStore:MemStore0.oByteEnable
DwByteEnable[1] <= MemStore:MemStore0.oByteEnable
DwByteEnable[2] <= MemStore:MemStore0.oByteEnable
DwByteEnable[3] <= MemStore:MemStore0.oByteEnable
IwMemWriteData[0] <= <GND>
IwMemWriteData[1] <= <GND>
IwMemWriteData[2] <= <GND>
IwMemWriteData[3] <= <GND>
IwMemWriteData[4] <= <GND>
IwMemWriteData[5] <= <GND>
IwMemWriteData[6] <= <GND>
IwMemWriteData[7] <= <GND>
IwMemWriteData[8] <= <GND>
IwMemWriteData[9] <= <GND>
IwMemWriteData[10] <= <GND>
IwMemWriteData[11] <= <GND>
IwMemWriteData[12] <= <GND>
IwMemWriteData[13] <= <GND>
IwMemWriteData[14] <= <GND>
IwMemWriteData[15] <= <GND>
IwMemWriteData[16] <= <GND>
IwMemWriteData[17] <= <GND>
IwMemWriteData[18] <= <GND>
IwMemWriteData[19] <= <GND>
IwMemWriteData[20] <= <GND>
IwMemWriteData[21] <= <GND>
IwMemWriteData[22] <= <GND>
IwMemWriteData[23] <= <GND>
IwMemWriteData[24] <= <GND>
IwMemWriteData[25] <= <GND>
IwMemWriteData[26] <= <GND>
IwMemWriteData[27] <= <GND>
IwMemWriteData[28] <= <GND>
IwMemWriteData[29] <= <GND>
IwMemWriteData[30] <= <GND>
IwMemWriteData[31] <= <GND>
IwMemAddress[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[16] <= PC[16].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[17] <= PC[17].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[18] <= PC[18].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[19] <= PC[19].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[20] <= PC[20].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[21] <= PC[21].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[22] <= PC[22].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[23] <= PC[23].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[24] <= PC[24].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[25] <= PC[25].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[26] <= PC[26].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[27] <= PC[27].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[28] <= PC[28].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[29] <= PC[29].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[30] <= PC[30].DB_MAX_OUTPUT_PORT_TYPE
IwMemAddress[31] <= PC[31].DB_MAX_OUTPUT_PORT_TYPE
IwMemReadData[0] => RegIFID.DATAA
IwMemReadData[0] => oInstr[0].DATAIN
IwMemReadData[1] => RegIFID.DATAA
IwMemReadData[1] => oInstr[1].DATAIN
IwMemReadData[2] => RegIFID.DATAA
IwMemReadData[2] => oInstr[2].DATAIN
IwMemReadData[3] => RegIFID.DATAA
IwMemReadData[3] => oInstr[3].DATAIN
IwMemReadData[4] => RegIFID.DATAA
IwMemReadData[4] => oInstr[4].DATAIN
IwMemReadData[5] => RegIFID.DATAA
IwMemReadData[5] => oInstr[5].DATAIN
IwMemReadData[6] => RegIFID.DATAA
IwMemReadData[6] => oInstr[6].DATAIN
IwMemReadData[7] => RegIFID.DATAA
IwMemReadData[7] => oInstr[7].DATAIN
IwMemReadData[8] => RegIFID.DATAA
IwMemReadData[8] => oInstr[8].DATAIN
IwMemReadData[9] => RegIFID.DATAA
IwMemReadData[9] => oInstr[9].DATAIN
IwMemReadData[10] => RegIFID.DATAA
IwMemReadData[10] => oInstr[10].DATAIN
IwMemReadData[11] => RegIFID.DATAA
IwMemReadData[11] => oInstr[11].DATAIN
IwMemReadData[12] => RegIFID.DATAA
IwMemReadData[12] => oInstr[12].DATAIN
IwMemReadData[13] => RegIFID.DATAA
IwMemReadData[13] => oInstr[13].DATAIN
IwMemReadData[14] => RegIFID.DATAA
IwMemReadData[14] => oInstr[14].DATAIN
IwMemReadData[15] => RegIFID.DATAA
IwMemReadData[15] => oInstr[15].DATAIN
IwMemReadData[16] => RegIFID.DATAA
IwMemReadData[16] => oInstr[16].DATAIN
IwMemReadData[17] => RegIFID.DATAA
IwMemReadData[17] => oInstr[17].DATAIN
IwMemReadData[18] => RegIFID.DATAA
IwMemReadData[18] => oInstr[18].DATAIN
IwMemReadData[19] => RegIFID.DATAA
IwMemReadData[19] => oInstr[19].DATAIN
IwMemReadData[20] => RegIFID.DATAA
IwMemReadData[20] => oInstr[20].DATAIN
IwMemReadData[21] => RegIFID.DATAA
IwMemReadData[21] => oInstr[21].DATAIN
IwMemReadData[22] => RegIFID.DATAA
IwMemReadData[22] => oInstr[22].DATAIN
IwMemReadData[23] => RegIFID.DATAA
IwMemReadData[23] => oInstr[23].DATAIN
IwMemReadData[24] => RegIFID.DATAA
IwMemReadData[24] => oInstr[24].DATAIN
IwMemReadData[25] => RegIFID.DATAA
IwMemReadData[25] => oInstr[25].DATAIN
IwMemReadData[26] => RegIFID.DATAA
IwMemReadData[26] => oInstr[26].DATAIN
IwMemReadData[27] => RegIFID.DATAA
IwMemReadData[27] => oInstr[27].DATAIN
IwMemReadData[28] => RegIFID.DATAA
IwMemReadData[28] => oInstr[28].DATAIN
IwMemReadData[29] => RegIFID.DATAA
IwMemReadData[29] => oInstr[29].DATAIN
IwMemReadData[30] => RegIFID.DATAA
IwMemReadData[30] => oInstr[30].DATAIN
IwMemReadData[31] => RegIFID.DATAA
IwMemReadData[31] => oInstr[31].DATAIN
IwMemRead <= <VCC>
IwMemWrite <= <GND>
IwByteEnable[0] <= <GND>
IwByteEnable[1] <= <GND>
IwByteEnable[2] <= <GND>
IwByteEnable[3] <= <GND>


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Registers:memReg
iCLK => registers[0][0].CLK
iCLK => registers[0][1].CLK
iCLK => registers[0][2].CLK
iCLK => registers[0][3].CLK
iCLK => registers[0][4].CLK
iCLK => registers[0][5].CLK
iCLK => registers[0][6].CLK
iCLK => registers[0][7].CLK
iCLK => registers[0][8].CLK
iCLK => registers[0][9].CLK
iCLK => registers[0][10].CLK
iCLK => registers[0][11].CLK
iCLK => registers[0][12].CLK
iCLK => registers[0][13].CLK
iCLK => registers[0][14].CLK
iCLK => registers[0][15].CLK
iCLK => registers[0][16].CLK
iCLK => registers[0][17].CLK
iCLK => registers[0][18].CLK
iCLK => registers[0][19].CLK
iCLK => registers[0][20].CLK
iCLK => registers[0][21].CLK
iCLK => registers[0][22].CLK
iCLK => registers[0][23].CLK
iCLK => registers[0][24].CLK
iCLK => registers[0][25].CLK
iCLK => registers[0][26].CLK
iCLK => registers[0][27].CLK
iCLK => registers[0][28].CLK
iCLK => registers[0][29].CLK
iCLK => registers[0][30].CLK
iCLK => registers[0][31].CLK
iCLK => registers[1][0].CLK
iCLK => registers[1][1].CLK
iCLK => registers[1][2].CLK
iCLK => registers[1][3].CLK
iCLK => registers[1][4].CLK
iCLK => registers[1][5].CLK
iCLK => registers[1][6].CLK
iCLK => registers[1][7].CLK
iCLK => registers[1][8].CLK
iCLK => registers[1][9].CLK
iCLK => registers[1][10].CLK
iCLK => registers[1][11].CLK
iCLK => registers[1][12].CLK
iCLK => registers[1][13].CLK
iCLK => registers[1][14].CLK
iCLK => registers[1][15].CLK
iCLK => registers[1][16].CLK
iCLK => registers[1][17].CLK
iCLK => registers[1][18].CLK
iCLK => registers[1][19].CLK
iCLK => registers[1][20].CLK
iCLK => registers[1][21].CLK
iCLK => registers[1][22].CLK
iCLK => registers[1][23].CLK
iCLK => registers[1][24].CLK
iCLK => registers[1][25].CLK
iCLK => registers[1][26].CLK
iCLK => registers[1][27].CLK
iCLK => registers[1][28].CLK
iCLK => registers[1][29].CLK
iCLK => registers[1][30].CLK
iCLK => registers[1][31].CLK
iCLK => registers[2][0].CLK
iCLK => registers[2][1].CLK
iCLK => registers[2][2].CLK
iCLK => registers[2][3].CLK
iCLK => registers[2][4].CLK
iCLK => registers[2][5].CLK
iCLK => registers[2][6].CLK
iCLK => registers[2][7].CLK
iCLK => registers[2][8].CLK
iCLK => registers[2][9].CLK
iCLK => registers[2][10].CLK
iCLK => registers[2][11].CLK
iCLK => registers[2][12].CLK
iCLK => registers[2][13].CLK
iCLK => registers[2][14].CLK
iCLK => registers[2][15].CLK
iCLK => registers[2][16].CLK
iCLK => registers[2][17].CLK
iCLK => registers[2][18].CLK
iCLK => registers[2][19].CLK
iCLK => registers[2][20].CLK
iCLK => registers[2][21].CLK
iCLK => registers[2][22].CLK
iCLK => registers[2][23].CLK
iCLK => registers[2][24].CLK
iCLK => registers[2][25].CLK
iCLK => registers[2][26].CLK
iCLK => registers[2][27].CLK
iCLK => registers[2][28].CLK
iCLK => registers[2][29].CLK
iCLK => registers[2][30].CLK
iCLK => registers[2][31].CLK
iCLK => registers[3][0].CLK
iCLK => registers[3][1].CLK
iCLK => registers[3][2].CLK
iCLK => registers[3][3].CLK
iCLK => registers[3][4].CLK
iCLK => registers[3][5].CLK
iCLK => registers[3][6].CLK
iCLK => registers[3][7].CLK
iCLK => registers[3][8].CLK
iCLK => registers[3][9].CLK
iCLK => registers[3][10].CLK
iCLK => registers[3][11].CLK
iCLK => registers[3][12].CLK
iCLK => registers[3][13].CLK
iCLK => registers[3][14].CLK
iCLK => registers[3][15].CLK
iCLK => registers[3][16].CLK
iCLK => registers[3][17].CLK
iCLK => registers[3][18].CLK
iCLK => registers[3][19].CLK
iCLK => registers[3][20].CLK
iCLK => registers[3][21].CLK
iCLK => registers[3][22].CLK
iCLK => registers[3][23].CLK
iCLK => registers[3][24].CLK
iCLK => registers[3][25].CLK
iCLK => registers[3][26].CLK
iCLK => registers[3][27].CLK
iCLK => registers[3][28].CLK
iCLK => registers[3][29].CLK
iCLK => registers[3][30].CLK
iCLK => registers[3][31].CLK
iCLK => registers[4][0].CLK
iCLK => registers[4][1].CLK
iCLK => registers[4][2].CLK
iCLK => registers[4][3].CLK
iCLK => registers[4][4].CLK
iCLK => registers[4][5].CLK
iCLK => registers[4][6].CLK
iCLK => registers[4][7].CLK
iCLK => registers[4][8].CLK
iCLK => registers[4][9].CLK
iCLK => registers[4][10].CLK
iCLK => registers[4][11].CLK
iCLK => registers[4][12].CLK
iCLK => registers[4][13].CLK
iCLK => registers[4][14].CLK
iCLK => registers[4][15].CLK
iCLK => registers[4][16].CLK
iCLK => registers[4][17].CLK
iCLK => registers[4][18].CLK
iCLK => registers[4][19].CLK
iCLK => registers[4][20].CLK
iCLK => registers[4][21].CLK
iCLK => registers[4][22].CLK
iCLK => registers[4][23].CLK
iCLK => registers[4][24].CLK
iCLK => registers[4][25].CLK
iCLK => registers[4][26].CLK
iCLK => registers[4][27].CLK
iCLK => registers[4][28].CLK
iCLK => registers[4][29].CLK
iCLK => registers[4][30].CLK
iCLK => registers[4][31].CLK
iCLK => registers[5][0].CLK
iCLK => registers[5][1].CLK
iCLK => registers[5][2].CLK
iCLK => registers[5][3].CLK
iCLK => registers[5][4].CLK
iCLK => registers[5][5].CLK
iCLK => registers[5][6].CLK
iCLK => registers[5][7].CLK
iCLK => registers[5][8].CLK
iCLK => registers[5][9].CLK
iCLK => registers[5][10].CLK
iCLK => registers[5][11].CLK
iCLK => registers[5][12].CLK
iCLK => registers[5][13].CLK
iCLK => registers[5][14].CLK
iCLK => registers[5][15].CLK
iCLK => registers[5][16].CLK
iCLK => registers[5][17].CLK
iCLK => registers[5][18].CLK
iCLK => registers[5][19].CLK
iCLK => registers[5][20].CLK
iCLK => registers[5][21].CLK
iCLK => registers[5][22].CLK
iCLK => registers[5][23].CLK
iCLK => registers[5][24].CLK
iCLK => registers[5][25].CLK
iCLK => registers[5][26].CLK
iCLK => registers[5][27].CLK
iCLK => registers[5][28].CLK
iCLK => registers[5][29].CLK
iCLK => registers[5][30].CLK
iCLK => registers[5][31].CLK
iCLK => registers[6][0].CLK
iCLK => registers[6][1].CLK
iCLK => registers[6][2].CLK
iCLK => registers[6][3].CLK
iCLK => registers[6][4].CLK
iCLK => registers[6][5].CLK
iCLK => registers[6][6].CLK
iCLK => registers[6][7].CLK
iCLK => registers[6][8].CLK
iCLK => registers[6][9].CLK
iCLK => registers[6][10].CLK
iCLK => registers[6][11].CLK
iCLK => registers[6][12].CLK
iCLK => registers[6][13].CLK
iCLK => registers[6][14].CLK
iCLK => registers[6][15].CLK
iCLK => registers[6][16].CLK
iCLK => registers[6][17].CLK
iCLK => registers[6][18].CLK
iCLK => registers[6][19].CLK
iCLK => registers[6][20].CLK
iCLK => registers[6][21].CLK
iCLK => registers[6][22].CLK
iCLK => registers[6][23].CLK
iCLK => registers[6][24].CLK
iCLK => registers[6][25].CLK
iCLK => registers[6][26].CLK
iCLK => registers[6][27].CLK
iCLK => registers[6][28].CLK
iCLK => registers[6][29].CLK
iCLK => registers[6][30].CLK
iCLK => registers[6][31].CLK
iCLK => registers[7][0].CLK
iCLK => registers[7][1].CLK
iCLK => registers[7][2].CLK
iCLK => registers[7][3].CLK
iCLK => registers[7][4].CLK
iCLK => registers[7][5].CLK
iCLK => registers[7][6].CLK
iCLK => registers[7][7].CLK
iCLK => registers[7][8].CLK
iCLK => registers[7][9].CLK
iCLK => registers[7][10].CLK
iCLK => registers[7][11].CLK
iCLK => registers[7][12].CLK
iCLK => registers[7][13].CLK
iCLK => registers[7][14].CLK
iCLK => registers[7][15].CLK
iCLK => registers[7][16].CLK
iCLK => registers[7][17].CLK
iCLK => registers[7][18].CLK
iCLK => registers[7][19].CLK
iCLK => registers[7][20].CLK
iCLK => registers[7][21].CLK
iCLK => registers[7][22].CLK
iCLK => registers[7][23].CLK
iCLK => registers[7][24].CLK
iCLK => registers[7][25].CLK
iCLK => registers[7][26].CLK
iCLK => registers[7][27].CLK
iCLK => registers[7][28].CLK
iCLK => registers[7][29].CLK
iCLK => registers[7][30].CLK
iCLK => registers[7][31].CLK
iCLK => registers[8][0].CLK
iCLK => registers[8][1].CLK
iCLK => registers[8][2].CLK
iCLK => registers[8][3].CLK
iCLK => registers[8][4].CLK
iCLK => registers[8][5].CLK
iCLK => registers[8][6].CLK
iCLK => registers[8][7].CLK
iCLK => registers[8][8].CLK
iCLK => registers[8][9].CLK
iCLK => registers[8][10].CLK
iCLK => registers[8][11].CLK
iCLK => registers[8][12].CLK
iCLK => registers[8][13].CLK
iCLK => registers[8][14].CLK
iCLK => registers[8][15].CLK
iCLK => registers[8][16].CLK
iCLK => registers[8][17].CLK
iCLK => registers[8][18].CLK
iCLK => registers[8][19].CLK
iCLK => registers[8][20].CLK
iCLK => registers[8][21].CLK
iCLK => registers[8][22].CLK
iCLK => registers[8][23].CLK
iCLK => registers[8][24].CLK
iCLK => registers[8][25].CLK
iCLK => registers[8][26].CLK
iCLK => registers[8][27].CLK
iCLK => registers[8][28].CLK
iCLK => registers[8][29].CLK
iCLK => registers[8][30].CLK
iCLK => registers[8][31].CLK
iCLK => registers[9][0].CLK
iCLK => registers[9][1].CLK
iCLK => registers[9][2].CLK
iCLK => registers[9][3].CLK
iCLK => registers[9][4].CLK
iCLK => registers[9][5].CLK
iCLK => registers[9][6].CLK
iCLK => registers[9][7].CLK
iCLK => registers[9][8].CLK
iCLK => registers[9][9].CLK
iCLK => registers[9][10].CLK
iCLK => registers[9][11].CLK
iCLK => registers[9][12].CLK
iCLK => registers[9][13].CLK
iCLK => registers[9][14].CLK
iCLK => registers[9][15].CLK
iCLK => registers[9][16].CLK
iCLK => registers[9][17].CLK
iCLK => registers[9][18].CLK
iCLK => registers[9][19].CLK
iCLK => registers[9][20].CLK
iCLK => registers[9][21].CLK
iCLK => registers[9][22].CLK
iCLK => registers[9][23].CLK
iCLK => registers[9][24].CLK
iCLK => registers[9][25].CLK
iCLK => registers[9][26].CLK
iCLK => registers[9][27].CLK
iCLK => registers[9][28].CLK
iCLK => registers[9][29].CLK
iCLK => registers[9][30].CLK
iCLK => registers[9][31].CLK
iCLK => registers[10][0].CLK
iCLK => registers[10][1].CLK
iCLK => registers[10][2].CLK
iCLK => registers[10][3].CLK
iCLK => registers[10][4].CLK
iCLK => registers[10][5].CLK
iCLK => registers[10][6].CLK
iCLK => registers[10][7].CLK
iCLK => registers[10][8].CLK
iCLK => registers[10][9].CLK
iCLK => registers[10][10].CLK
iCLK => registers[10][11].CLK
iCLK => registers[10][12].CLK
iCLK => registers[10][13].CLK
iCLK => registers[10][14].CLK
iCLK => registers[10][15].CLK
iCLK => registers[10][16].CLK
iCLK => registers[10][17].CLK
iCLK => registers[10][18].CLK
iCLK => registers[10][19].CLK
iCLK => registers[10][20].CLK
iCLK => registers[10][21].CLK
iCLK => registers[10][22].CLK
iCLK => registers[10][23].CLK
iCLK => registers[10][24].CLK
iCLK => registers[10][25].CLK
iCLK => registers[10][26].CLK
iCLK => registers[10][27].CLK
iCLK => registers[10][28].CLK
iCLK => registers[10][29].CLK
iCLK => registers[10][30].CLK
iCLK => registers[10][31].CLK
iCLK => registers[11][0].CLK
iCLK => registers[11][1].CLK
iCLK => registers[11][2].CLK
iCLK => registers[11][3].CLK
iCLK => registers[11][4].CLK
iCLK => registers[11][5].CLK
iCLK => registers[11][6].CLK
iCLK => registers[11][7].CLK
iCLK => registers[11][8].CLK
iCLK => registers[11][9].CLK
iCLK => registers[11][10].CLK
iCLK => registers[11][11].CLK
iCLK => registers[11][12].CLK
iCLK => registers[11][13].CLK
iCLK => registers[11][14].CLK
iCLK => registers[11][15].CLK
iCLK => registers[11][16].CLK
iCLK => registers[11][17].CLK
iCLK => registers[11][18].CLK
iCLK => registers[11][19].CLK
iCLK => registers[11][20].CLK
iCLK => registers[11][21].CLK
iCLK => registers[11][22].CLK
iCLK => registers[11][23].CLK
iCLK => registers[11][24].CLK
iCLK => registers[11][25].CLK
iCLK => registers[11][26].CLK
iCLK => registers[11][27].CLK
iCLK => registers[11][28].CLK
iCLK => registers[11][29].CLK
iCLK => registers[11][30].CLK
iCLK => registers[11][31].CLK
iCLK => registers[12][0].CLK
iCLK => registers[12][1].CLK
iCLK => registers[12][2].CLK
iCLK => registers[12][3].CLK
iCLK => registers[12][4].CLK
iCLK => registers[12][5].CLK
iCLK => registers[12][6].CLK
iCLK => registers[12][7].CLK
iCLK => registers[12][8].CLK
iCLK => registers[12][9].CLK
iCLK => registers[12][10].CLK
iCLK => registers[12][11].CLK
iCLK => registers[12][12].CLK
iCLK => registers[12][13].CLK
iCLK => registers[12][14].CLK
iCLK => registers[12][15].CLK
iCLK => registers[12][16].CLK
iCLK => registers[12][17].CLK
iCLK => registers[12][18].CLK
iCLK => registers[12][19].CLK
iCLK => registers[12][20].CLK
iCLK => registers[12][21].CLK
iCLK => registers[12][22].CLK
iCLK => registers[12][23].CLK
iCLK => registers[12][24].CLK
iCLK => registers[12][25].CLK
iCLK => registers[12][26].CLK
iCLK => registers[12][27].CLK
iCLK => registers[12][28].CLK
iCLK => registers[12][29].CLK
iCLK => registers[12][30].CLK
iCLK => registers[12][31].CLK
iCLK => registers[13][0].CLK
iCLK => registers[13][1].CLK
iCLK => registers[13][2].CLK
iCLK => registers[13][3].CLK
iCLK => registers[13][4].CLK
iCLK => registers[13][5].CLK
iCLK => registers[13][6].CLK
iCLK => registers[13][7].CLK
iCLK => registers[13][8].CLK
iCLK => registers[13][9].CLK
iCLK => registers[13][10].CLK
iCLK => registers[13][11].CLK
iCLK => registers[13][12].CLK
iCLK => registers[13][13].CLK
iCLK => registers[13][14].CLK
iCLK => registers[13][15].CLK
iCLK => registers[13][16].CLK
iCLK => registers[13][17].CLK
iCLK => registers[13][18].CLK
iCLK => registers[13][19].CLK
iCLK => registers[13][20].CLK
iCLK => registers[13][21].CLK
iCLK => registers[13][22].CLK
iCLK => registers[13][23].CLK
iCLK => registers[13][24].CLK
iCLK => registers[13][25].CLK
iCLK => registers[13][26].CLK
iCLK => registers[13][27].CLK
iCLK => registers[13][28].CLK
iCLK => registers[13][29].CLK
iCLK => registers[13][30].CLK
iCLK => registers[13][31].CLK
iCLK => registers[14][0].CLK
iCLK => registers[14][1].CLK
iCLK => registers[14][2].CLK
iCLK => registers[14][3].CLK
iCLK => registers[14][4].CLK
iCLK => registers[14][5].CLK
iCLK => registers[14][6].CLK
iCLK => registers[14][7].CLK
iCLK => registers[14][8].CLK
iCLK => registers[14][9].CLK
iCLK => registers[14][10].CLK
iCLK => registers[14][11].CLK
iCLK => registers[14][12].CLK
iCLK => registers[14][13].CLK
iCLK => registers[14][14].CLK
iCLK => registers[14][15].CLK
iCLK => registers[14][16].CLK
iCLK => registers[14][17].CLK
iCLK => registers[14][18].CLK
iCLK => registers[14][19].CLK
iCLK => registers[14][20].CLK
iCLK => registers[14][21].CLK
iCLK => registers[14][22].CLK
iCLK => registers[14][23].CLK
iCLK => registers[14][24].CLK
iCLK => registers[14][25].CLK
iCLK => registers[14][26].CLK
iCLK => registers[14][27].CLK
iCLK => registers[14][28].CLK
iCLK => registers[14][29].CLK
iCLK => registers[14][30].CLK
iCLK => registers[14][31].CLK
iCLK => registers[15][0].CLK
iCLK => registers[15][1].CLK
iCLK => registers[15][2].CLK
iCLK => registers[15][3].CLK
iCLK => registers[15][4].CLK
iCLK => registers[15][5].CLK
iCLK => registers[15][6].CLK
iCLK => registers[15][7].CLK
iCLK => registers[15][8].CLK
iCLK => registers[15][9].CLK
iCLK => registers[15][10].CLK
iCLK => registers[15][11].CLK
iCLK => registers[15][12].CLK
iCLK => registers[15][13].CLK
iCLK => registers[15][14].CLK
iCLK => registers[15][15].CLK
iCLK => registers[15][16].CLK
iCLK => registers[15][17].CLK
iCLK => registers[15][18].CLK
iCLK => registers[15][19].CLK
iCLK => registers[15][20].CLK
iCLK => registers[15][21].CLK
iCLK => registers[15][22].CLK
iCLK => registers[15][23].CLK
iCLK => registers[15][24].CLK
iCLK => registers[15][25].CLK
iCLK => registers[15][26].CLK
iCLK => registers[15][27].CLK
iCLK => registers[15][28].CLK
iCLK => registers[15][29].CLK
iCLK => registers[15][30].CLK
iCLK => registers[15][31].CLK
iCLK => registers[16][0].CLK
iCLK => registers[16][1].CLK
iCLK => registers[16][2].CLK
iCLK => registers[16][3].CLK
iCLK => registers[16][4].CLK
iCLK => registers[16][5].CLK
iCLK => registers[16][6].CLK
iCLK => registers[16][7].CLK
iCLK => registers[16][8].CLK
iCLK => registers[16][9].CLK
iCLK => registers[16][10].CLK
iCLK => registers[16][11].CLK
iCLK => registers[16][12].CLK
iCLK => registers[16][13].CLK
iCLK => registers[16][14].CLK
iCLK => registers[16][15].CLK
iCLK => registers[16][16].CLK
iCLK => registers[16][17].CLK
iCLK => registers[16][18].CLK
iCLK => registers[16][19].CLK
iCLK => registers[16][20].CLK
iCLK => registers[16][21].CLK
iCLK => registers[16][22].CLK
iCLK => registers[16][23].CLK
iCLK => registers[16][24].CLK
iCLK => registers[16][25].CLK
iCLK => registers[16][26].CLK
iCLK => registers[16][27].CLK
iCLK => registers[16][28].CLK
iCLK => registers[16][29].CLK
iCLK => registers[16][30].CLK
iCLK => registers[16][31].CLK
iCLK => registers[17][0].CLK
iCLK => registers[17][1].CLK
iCLK => registers[17][2].CLK
iCLK => registers[17][3].CLK
iCLK => registers[17][4].CLK
iCLK => registers[17][5].CLK
iCLK => registers[17][6].CLK
iCLK => registers[17][7].CLK
iCLK => registers[17][8].CLK
iCLK => registers[17][9].CLK
iCLK => registers[17][10].CLK
iCLK => registers[17][11].CLK
iCLK => registers[17][12].CLK
iCLK => registers[17][13].CLK
iCLK => registers[17][14].CLK
iCLK => registers[17][15].CLK
iCLK => registers[17][16].CLK
iCLK => registers[17][17].CLK
iCLK => registers[17][18].CLK
iCLK => registers[17][19].CLK
iCLK => registers[17][20].CLK
iCLK => registers[17][21].CLK
iCLK => registers[17][22].CLK
iCLK => registers[17][23].CLK
iCLK => registers[17][24].CLK
iCLK => registers[17][25].CLK
iCLK => registers[17][26].CLK
iCLK => registers[17][27].CLK
iCLK => registers[17][28].CLK
iCLK => registers[17][29].CLK
iCLK => registers[17][30].CLK
iCLK => registers[17][31].CLK
iCLK => registers[18][0].CLK
iCLK => registers[18][1].CLK
iCLK => registers[18][2].CLK
iCLK => registers[18][3].CLK
iCLK => registers[18][4].CLK
iCLK => registers[18][5].CLK
iCLK => registers[18][6].CLK
iCLK => registers[18][7].CLK
iCLK => registers[18][8].CLK
iCLK => registers[18][9].CLK
iCLK => registers[18][10].CLK
iCLK => registers[18][11].CLK
iCLK => registers[18][12].CLK
iCLK => registers[18][13].CLK
iCLK => registers[18][14].CLK
iCLK => registers[18][15].CLK
iCLK => registers[18][16].CLK
iCLK => registers[18][17].CLK
iCLK => registers[18][18].CLK
iCLK => registers[18][19].CLK
iCLK => registers[18][20].CLK
iCLK => registers[18][21].CLK
iCLK => registers[18][22].CLK
iCLK => registers[18][23].CLK
iCLK => registers[18][24].CLK
iCLK => registers[18][25].CLK
iCLK => registers[18][26].CLK
iCLK => registers[18][27].CLK
iCLK => registers[18][28].CLK
iCLK => registers[18][29].CLK
iCLK => registers[18][30].CLK
iCLK => registers[18][31].CLK
iCLK => registers[19][0].CLK
iCLK => registers[19][1].CLK
iCLK => registers[19][2].CLK
iCLK => registers[19][3].CLK
iCLK => registers[19][4].CLK
iCLK => registers[19][5].CLK
iCLK => registers[19][6].CLK
iCLK => registers[19][7].CLK
iCLK => registers[19][8].CLK
iCLK => registers[19][9].CLK
iCLK => registers[19][10].CLK
iCLK => registers[19][11].CLK
iCLK => registers[19][12].CLK
iCLK => registers[19][13].CLK
iCLK => registers[19][14].CLK
iCLK => registers[19][15].CLK
iCLK => registers[19][16].CLK
iCLK => registers[19][17].CLK
iCLK => registers[19][18].CLK
iCLK => registers[19][19].CLK
iCLK => registers[19][20].CLK
iCLK => registers[19][21].CLK
iCLK => registers[19][22].CLK
iCLK => registers[19][23].CLK
iCLK => registers[19][24].CLK
iCLK => registers[19][25].CLK
iCLK => registers[19][26].CLK
iCLK => registers[19][27].CLK
iCLK => registers[19][28].CLK
iCLK => registers[19][29].CLK
iCLK => registers[19][30].CLK
iCLK => registers[19][31].CLK
iCLK => registers[20][0].CLK
iCLK => registers[20][1].CLK
iCLK => registers[20][2].CLK
iCLK => registers[20][3].CLK
iCLK => registers[20][4].CLK
iCLK => registers[20][5].CLK
iCLK => registers[20][6].CLK
iCLK => registers[20][7].CLK
iCLK => registers[20][8].CLK
iCLK => registers[20][9].CLK
iCLK => registers[20][10].CLK
iCLK => registers[20][11].CLK
iCLK => registers[20][12].CLK
iCLK => registers[20][13].CLK
iCLK => registers[20][14].CLK
iCLK => registers[20][15].CLK
iCLK => registers[20][16].CLK
iCLK => registers[20][17].CLK
iCLK => registers[20][18].CLK
iCLK => registers[20][19].CLK
iCLK => registers[20][20].CLK
iCLK => registers[20][21].CLK
iCLK => registers[20][22].CLK
iCLK => registers[20][23].CLK
iCLK => registers[20][24].CLK
iCLK => registers[20][25].CLK
iCLK => registers[20][26].CLK
iCLK => registers[20][27].CLK
iCLK => registers[20][28].CLK
iCLK => registers[20][29].CLK
iCLK => registers[20][30].CLK
iCLK => registers[20][31].CLK
iCLK => registers[21][0].CLK
iCLK => registers[21][1].CLK
iCLK => registers[21][2].CLK
iCLK => registers[21][3].CLK
iCLK => registers[21][4].CLK
iCLK => registers[21][5].CLK
iCLK => registers[21][6].CLK
iCLK => registers[21][7].CLK
iCLK => registers[21][8].CLK
iCLK => registers[21][9].CLK
iCLK => registers[21][10].CLK
iCLK => registers[21][11].CLK
iCLK => registers[21][12].CLK
iCLK => registers[21][13].CLK
iCLK => registers[21][14].CLK
iCLK => registers[21][15].CLK
iCLK => registers[21][16].CLK
iCLK => registers[21][17].CLK
iCLK => registers[21][18].CLK
iCLK => registers[21][19].CLK
iCLK => registers[21][20].CLK
iCLK => registers[21][21].CLK
iCLK => registers[21][22].CLK
iCLK => registers[21][23].CLK
iCLK => registers[21][24].CLK
iCLK => registers[21][25].CLK
iCLK => registers[21][26].CLK
iCLK => registers[21][27].CLK
iCLK => registers[21][28].CLK
iCLK => registers[21][29].CLK
iCLK => registers[21][30].CLK
iCLK => registers[21][31].CLK
iCLK => registers[22][0].CLK
iCLK => registers[22][1].CLK
iCLK => registers[22][2].CLK
iCLK => registers[22][3].CLK
iCLK => registers[22][4].CLK
iCLK => registers[22][5].CLK
iCLK => registers[22][6].CLK
iCLK => registers[22][7].CLK
iCLK => registers[22][8].CLK
iCLK => registers[22][9].CLK
iCLK => registers[22][10].CLK
iCLK => registers[22][11].CLK
iCLK => registers[22][12].CLK
iCLK => registers[22][13].CLK
iCLK => registers[22][14].CLK
iCLK => registers[22][15].CLK
iCLK => registers[22][16].CLK
iCLK => registers[22][17].CLK
iCLK => registers[22][18].CLK
iCLK => registers[22][19].CLK
iCLK => registers[22][20].CLK
iCLK => registers[22][21].CLK
iCLK => registers[22][22].CLK
iCLK => registers[22][23].CLK
iCLK => registers[22][24].CLK
iCLK => registers[22][25].CLK
iCLK => registers[22][26].CLK
iCLK => registers[22][27].CLK
iCLK => registers[22][28].CLK
iCLK => registers[22][29].CLK
iCLK => registers[22][30].CLK
iCLK => registers[22][31].CLK
iCLK => registers[23][0].CLK
iCLK => registers[23][1].CLK
iCLK => registers[23][2].CLK
iCLK => registers[23][3].CLK
iCLK => registers[23][4].CLK
iCLK => registers[23][5].CLK
iCLK => registers[23][6].CLK
iCLK => registers[23][7].CLK
iCLK => registers[23][8].CLK
iCLK => registers[23][9].CLK
iCLK => registers[23][10].CLK
iCLK => registers[23][11].CLK
iCLK => registers[23][12].CLK
iCLK => registers[23][13].CLK
iCLK => registers[23][14].CLK
iCLK => registers[23][15].CLK
iCLK => registers[23][16].CLK
iCLK => registers[23][17].CLK
iCLK => registers[23][18].CLK
iCLK => registers[23][19].CLK
iCLK => registers[23][20].CLK
iCLK => registers[23][21].CLK
iCLK => registers[23][22].CLK
iCLK => registers[23][23].CLK
iCLK => registers[23][24].CLK
iCLK => registers[23][25].CLK
iCLK => registers[23][26].CLK
iCLK => registers[23][27].CLK
iCLK => registers[23][28].CLK
iCLK => registers[23][29].CLK
iCLK => registers[23][30].CLK
iCLK => registers[23][31].CLK
iCLK => registers[24][0].CLK
iCLK => registers[24][1].CLK
iCLK => registers[24][2].CLK
iCLK => registers[24][3].CLK
iCLK => registers[24][4].CLK
iCLK => registers[24][5].CLK
iCLK => registers[24][6].CLK
iCLK => registers[24][7].CLK
iCLK => registers[24][8].CLK
iCLK => registers[24][9].CLK
iCLK => registers[24][10].CLK
iCLK => registers[24][11].CLK
iCLK => registers[24][12].CLK
iCLK => registers[24][13].CLK
iCLK => registers[24][14].CLK
iCLK => registers[24][15].CLK
iCLK => registers[24][16].CLK
iCLK => registers[24][17].CLK
iCLK => registers[24][18].CLK
iCLK => registers[24][19].CLK
iCLK => registers[24][20].CLK
iCLK => registers[24][21].CLK
iCLK => registers[24][22].CLK
iCLK => registers[24][23].CLK
iCLK => registers[24][24].CLK
iCLK => registers[24][25].CLK
iCLK => registers[24][26].CLK
iCLK => registers[24][27].CLK
iCLK => registers[24][28].CLK
iCLK => registers[24][29].CLK
iCLK => registers[24][30].CLK
iCLK => registers[24][31].CLK
iCLK => registers[25][0].CLK
iCLK => registers[25][1].CLK
iCLK => registers[25][2].CLK
iCLK => registers[25][3].CLK
iCLK => registers[25][4].CLK
iCLK => registers[25][5].CLK
iCLK => registers[25][6].CLK
iCLK => registers[25][7].CLK
iCLK => registers[25][8].CLK
iCLK => registers[25][9].CLK
iCLK => registers[25][10].CLK
iCLK => registers[25][11].CLK
iCLK => registers[25][12].CLK
iCLK => registers[25][13].CLK
iCLK => registers[25][14].CLK
iCLK => registers[25][15].CLK
iCLK => registers[25][16].CLK
iCLK => registers[25][17].CLK
iCLK => registers[25][18].CLK
iCLK => registers[25][19].CLK
iCLK => registers[25][20].CLK
iCLK => registers[25][21].CLK
iCLK => registers[25][22].CLK
iCLK => registers[25][23].CLK
iCLK => registers[25][24].CLK
iCLK => registers[25][25].CLK
iCLK => registers[25][26].CLK
iCLK => registers[25][27].CLK
iCLK => registers[25][28].CLK
iCLK => registers[25][29].CLK
iCLK => registers[25][30].CLK
iCLK => registers[25][31].CLK
iCLK => registers[26][0].CLK
iCLK => registers[26][1].CLK
iCLK => registers[26][2].CLK
iCLK => registers[26][3].CLK
iCLK => registers[26][4].CLK
iCLK => registers[26][5].CLK
iCLK => registers[26][6].CLK
iCLK => registers[26][7].CLK
iCLK => registers[26][8].CLK
iCLK => registers[26][9].CLK
iCLK => registers[26][10].CLK
iCLK => registers[26][11].CLK
iCLK => registers[26][12].CLK
iCLK => registers[26][13].CLK
iCLK => registers[26][14].CLK
iCLK => registers[26][15].CLK
iCLK => registers[26][16].CLK
iCLK => registers[26][17].CLK
iCLK => registers[26][18].CLK
iCLK => registers[26][19].CLK
iCLK => registers[26][20].CLK
iCLK => registers[26][21].CLK
iCLK => registers[26][22].CLK
iCLK => registers[26][23].CLK
iCLK => registers[26][24].CLK
iCLK => registers[26][25].CLK
iCLK => registers[26][26].CLK
iCLK => registers[26][27].CLK
iCLK => registers[26][28].CLK
iCLK => registers[26][29].CLK
iCLK => registers[26][30].CLK
iCLK => registers[26][31].CLK
iCLK => registers[27][0].CLK
iCLK => registers[27][1].CLK
iCLK => registers[27][2].CLK
iCLK => registers[27][3].CLK
iCLK => registers[27][4].CLK
iCLK => registers[27][5].CLK
iCLK => registers[27][6].CLK
iCLK => registers[27][7].CLK
iCLK => registers[27][8].CLK
iCLK => registers[27][9].CLK
iCLK => registers[27][10].CLK
iCLK => registers[27][11].CLK
iCLK => registers[27][12].CLK
iCLK => registers[27][13].CLK
iCLK => registers[27][14].CLK
iCLK => registers[27][15].CLK
iCLK => registers[27][16].CLK
iCLK => registers[27][17].CLK
iCLK => registers[27][18].CLK
iCLK => registers[27][19].CLK
iCLK => registers[27][20].CLK
iCLK => registers[27][21].CLK
iCLK => registers[27][22].CLK
iCLK => registers[27][23].CLK
iCLK => registers[27][24].CLK
iCLK => registers[27][25].CLK
iCLK => registers[27][26].CLK
iCLK => registers[27][27].CLK
iCLK => registers[27][28].CLK
iCLK => registers[27][29].CLK
iCLK => registers[27][30].CLK
iCLK => registers[27][31].CLK
iCLK => registers[28][0].CLK
iCLK => registers[28][1].CLK
iCLK => registers[28][2].CLK
iCLK => registers[28][3].CLK
iCLK => registers[28][4].CLK
iCLK => registers[28][5].CLK
iCLK => registers[28][6].CLK
iCLK => registers[28][7].CLK
iCLK => registers[28][8].CLK
iCLK => registers[28][9].CLK
iCLK => registers[28][10].CLK
iCLK => registers[28][11].CLK
iCLK => registers[28][12].CLK
iCLK => registers[28][13].CLK
iCLK => registers[28][14].CLK
iCLK => registers[28][15].CLK
iCLK => registers[28][16].CLK
iCLK => registers[28][17].CLK
iCLK => registers[28][18].CLK
iCLK => registers[28][19].CLK
iCLK => registers[28][20].CLK
iCLK => registers[28][21].CLK
iCLK => registers[28][22].CLK
iCLK => registers[28][23].CLK
iCLK => registers[28][24].CLK
iCLK => registers[28][25].CLK
iCLK => registers[28][26].CLK
iCLK => registers[28][27].CLK
iCLK => registers[28][28].CLK
iCLK => registers[28][29].CLK
iCLK => registers[28][30].CLK
iCLK => registers[28][31].CLK
iCLK => registers[29][0].CLK
iCLK => registers[29][1].CLK
iCLK => registers[29][2].CLK
iCLK => registers[29][3].CLK
iCLK => registers[29][4].CLK
iCLK => registers[29][5].CLK
iCLK => registers[29][6].CLK
iCLK => registers[29][7].CLK
iCLK => registers[29][8].CLK
iCLK => registers[29][9].CLK
iCLK => registers[29][10].CLK
iCLK => registers[29][11].CLK
iCLK => registers[29][12].CLK
iCLK => registers[29][13].CLK
iCLK => registers[29][14].CLK
iCLK => registers[29][15].CLK
iCLK => registers[29][16].CLK
iCLK => registers[29][17].CLK
iCLK => registers[29][18].CLK
iCLK => registers[29][19].CLK
iCLK => registers[29][20].CLK
iCLK => registers[29][21].CLK
iCLK => registers[29][22].CLK
iCLK => registers[29][23].CLK
iCLK => registers[29][24].CLK
iCLK => registers[29][25].CLK
iCLK => registers[29][26].CLK
iCLK => registers[29][27].CLK
iCLK => registers[29][28].CLK
iCLK => registers[29][29].CLK
iCLK => registers[29][30].CLK
iCLK => registers[29][31].CLK
iCLK => registers[30][0].CLK
iCLK => registers[30][1].CLK
iCLK => registers[30][2].CLK
iCLK => registers[30][3].CLK
iCLK => registers[30][4].CLK
iCLK => registers[30][5].CLK
iCLK => registers[30][6].CLK
iCLK => registers[30][7].CLK
iCLK => registers[30][8].CLK
iCLK => registers[30][9].CLK
iCLK => registers[30][10].CLK
iCLK => registers[30][11].CLK
iCLK => registers[30][12].CLK
iCLK => registers[30][13].CLK
iCLK => registers[30][14].CLK
iCLK => registers[30][15].CLK
iCLK => registers[30][16].CLK
iCLK => registers[30][17].CLK
iCLK => registers[30][18].CLK
iCLK => registers[30][19].CLK
iCLK => registers[30][20].CLK
iCLK => registers[30][21].CLK
iCLK => registers[30][22].CLK
iCLK => registers[30][23].CLK
iCLK => registers[30][24].CLK
iCLK => registers[30][25].CLK
iCLK => registers[30][26].CLK
iCLK => registers[30][27].CLK
iCLK => registers[30][28].CLK
iCLK => registers[30][29].CLK
iCLK => registers[30][30].CLK
iCLK => registers[30][31].CLK
iCLK => registers[31][0].CLK
iCLK => registers[31][1].CLK
iCLK => registers[31][2].CLK
iCLK => registers[31][3].CLK
iCLK => registers[31][4].CLK
iCLK => registers[31][5].CLK
iCLK => registers[31][6].CLK
iCLK => registers[31][7].CLK
iCLK => registers[31][8].CLK
iCLK => registers[31][9].CLK
iCLK => registers[31][10].CLK
iCLK => registers[31][11].CLK
iCLK => registers[31][12].CLK
iCLK => registers[31][13].CLK
iCLK => registers[31][14].CLK
iCLK => registers[31][15].CLK
iCLK => registers[31][16].CLK
iCLK => registers[31][17].CLK
iCLK => registers[31][18].CLK
iCLK => registers[31][19].CLK
iCLK => registers[31][20].CLK
iCLK => registers[31][21].CLK
iCLK => registers[31][22].CLK
iCLK => registers[31][23].CLK
iCLK => registers[31][24].CLK
iCLK => registers[31][25].CLK
iCLK => registers[31][26].CLK
iCLK => registers[31][27].CLK
iCLK => registers[31][28].CLK
iCLK => registers[31][29].CLK
iCLK => registers[31][30].CLK
iCLK => registers[31][31].CLK
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iCLR => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iRegWrite => registers.OUTPUTSELECT
iReadRegister1[0] => Mux0.IN4
iReadRegister1[0] => Mux1.IN4
iReadRegister1[0] => Mux2.IN4
iReadRegister1[0] => Mux3.IN4
iReadRegister1[0] => Mux4.IN4
iReadRegister1[0] => Mux5.IN4
iReadRegister1[0] => Mux6.IN4
iReadRegister1[0] => Mux7.IN4
iReadRegister1[0] => Mux8.IN4
iReadRegister1[0] => Mux9.IN4
iReadRegister1[0] => Mux10.IN4
iReadRegister1[0] => Mux11.IN4
iReadRegister1[0] => Mux12.IN4
iReadRegister1[0] => Mux13.IN4
iReadRegister1[0] => Mux14.IN4
iReadRegister1[0] => Mux15.IN4
iReadRegister1[0] => Mux16.IN4
iReadRegister1[0] => Mux17.IN4
iReadRegister1[0] => Mux18.IN4
iReadRegister1[0] => Mux19.IN4
iReadRegister1[0] => Mux20.IN4
iReadRegister1[0] => Mux21.IN4
iReadRegister1[0] => Mux22.IN4
iReadRegister1[0] => Mux23.IN4
iReadRegister1[0] => Mux24.IN4
iReadRegister1[0] => Mux25.IN4
iReadRegister1[0] => Mux26.IN4
iReadRegister1[0] => Mux27.IN4
iReadRegister1[0] => Mux28.IN4
iReadRegister1[0] => Mux29.IN4
iReadRegister1[0] => Mux30.IN4
iReadRegister1[0] => Mux31.IN4
iReadRegister1[1] => Mux0.IN3
iReadRegister1[1] => Mux1.IN3
iReadRegister1[1] => Mux2.IN3
iReadRegister1[1] => Mux3.IN3
iReadRegister1[1] => Mux4.IN3
iReadRegister1[1] => Mux5.IN3
iReadRegister1[1] => Mux6.IN3
iReadRegister1[1] => Mux7.IN3
iReadRegister1[1] => Mux8.IN3
iReadRegister1[1] => Mux9.IN3
iReadRegister1[1] => Mux10.IN3
iReadRegister1[1] => Mux11.IN3
iReadRegister1[1] => Mux12.IN3
iReadRegister1[1] => Mux13.IN3
iReadRegister1[1] => Mux14.IN3
iReadRegister1[1] => Mux15.IN3
iReadRegister1[1] => Mux16.IN3
iReadRegister1[1] => Mux17.IN3
iReadRegister1[1] => Mux18.IN3
iReadRegister1[1] => Mux19.IN3
iReadRegister1[1] => Mux20.IN3
iReadRegister1[1] => Mux21.IN3
iReadRegister1[1] => Mux22.IN3
iReadRegister1[1] => Mux23.IN3
iReadRegister1[1] => Mux24.IN3
iReadRegister1[1] => Mux25.IN3
iReadRegister1[1] => Mux26.IN3
iReadRegister1[1] => Mux27.IN3
iReadRegister1[1] => Mux28.IN3
iReadRegister1[1] => Mux29.IN3
iReadRegister1[1] => Mux30.IN3
iReadRegister1[1] => Mux31.IN3
iReadRegister1[2] => Mux0.IN2
iReadRegister1[2] => Mux1.IN2
iReadRegister1[2] => Mux2.IN2
iReadRegister1[2] => Mux3.IN2
iReadRegister1[2] => Mux4.IN2
iReadRegister1[2] => Mux5.IN2
iReadRegister1[2] => Mux6.IN2
iReadRegister1[2] => Mux7.IN2
iReadRegister1[2] => Mux8.IN2
iReadRegister1[2] => Mux9.IN2
iReadRegister1[2] => Mux10.IN2
iReadRegister1[2] => Mux11.IN2
iReadRegister1[2] => Mux12.IN2
iReadRegister1[2] => Mux13.IN2
iReadRegister1[2] => Mux14.IN2
iReadRegister1[2] => Mux15.IN2
iReadRegister1[2] => Mux16.IN2
iReadRegister1[2] => Mux17.IN2
iReadRegister1[2] => Mux18.IN2
iReadRegister1[2] => Mux19.IN2
iReadRegister1[2] => Mux20.IN2
iReadRegister1[2] => Mux21.IN2
iReadRegister1[2] => Mux22.IN2
iReadRegister1[2] => Mux23.IN2
iReadRegister1[2] => Mux24.IN2
iReadRegister1[2] => Mux25.IN2
iReadRegister1[2] => Mux26.IN2
iReadRegister1[2] => Mux27.IN2
iReadRegister1[2] => Mux28.IN2
iReadRegister1[2] => Mux29.IN2
iReadRegister1[2] => Mux30.IN2
iReadRegister1[2] => Mux31.IN2
iReadRegister1[3] => Mux0.IN1
iReadRegister1[3] => Mux1.IN1
iReadRegister1[3] => Mux2.IN1
iReadRegister1[3] => Mux3.IN1
iReadRegister1[3] => Mux4.IN1
iReadRegister1[3] => Mux5.IN1
iReadRegister1[3] => Mux6.IN1
iReadRegister1[3] => Mux7.IN1
iReadRegister1[3] => Mux8.IN1
iReadRegister1[3] => Mux9.IN1
iReadRegister1[3] => Mux10.IN1
iReadRegister1[3] => Mux11.IN1
iReadRegister1[3] => Mux12.IN1
iReadRegister1[3] => Mux13.IN1
iReadRegister1[3] => Mux14.IN1
iReadRegister1[3] => Mux15.IN1
iReadRegister1[3] => Mux16.IN1
iReadRegister1[3] => Mux17.IN1
iReadRegister1[3] => Mux18.IN1
iReadRegister1[3] => Mux19.IN1
iReadRegister1[3] => Mux20.IN1
iReadRegister1[3] => Mux21.IN1
iReadRegister1[3] => Mux22.IN1
iReadRegister1[3] => Mux23.IN1
iReadRegister1[3] => Mux24.IN1
iReadRegister1[3] => Mux25.IN1
iReadRegister1[3] => Mux26.IN1
iReadRegister1[3] => Mux27.IN1
iReadRegister1[3] => Mux28.IN1
iReadRegister1[3] => Mux29.IN1
iReadRegister1[3] => Mux30.IN1
iReadRegister1[3] => Mux31.IN1
iReadRegister1[4] => Mux0.IN0
iReadRegister1[4] => Mux1.IN0
iReadRegister1[4] => Mux2.IN0
iReadRegister1[4] => Mux3.IN0
iReadRegister1[4] => Mux4.IN0
iReadRegister1[4] => Mux5.IN0
iReadRegister1[4] => Mux6.IN0
iReadRegister1[4] => Mux7.IN0
iReadRegister1[4] => Mux8.IN0
iReadRegister1[4] => Mux9.IN0
iReadRegister1[4] => Mux10.IN0
iReadRegister1[4] => Mux11.IN0
iReadRegister1[4] => Mux12.IN0
iReadRegister1[4] => Mux13.IN0
iReadRegister1[4] => Mux14.IN0
iReadRegister1[4] => Mux15.IN0
iReadRegister1[4] => Mux16.IN0
iReadRegister1[4] => Mux17.IN0
iReadRegister1[4] => Mux18.IN0
iReadRegister1[4] => Mux19.IN0
iReadRegister1[4] => Mux20.IN0
iReadRegister1[4] => Mux21.IN0
iReadRegister1[4] => Mux22.IN0
iReadRegister1[4] => Mux23.IN0
iReadRegister1[4] => Mux24.IN0
iReadRegister1[4] => Mux25.IN0
iReadRegister1[4] => Mux26.IN0
iReadRegister1[4] => Mux27.IN0
iReadRegister1[4] => Mux28.IN0
iReadRegister1[4] => Mux29.IN0
iReadRegister1[4] => Mux30.IN0
iReadRegister1[4] => Mux31.IN0
iReadRegister2[0] => Mux32.IN4
iReadRegister2[0] => Mux33.IN4
iReadRegister2[0] => Mux34.IN4
iReadRegister2[0] => Mux35.IN4
iReadRegister2[0] => Mux36.IN4
iReadRegister2[0] => Mux37.IN4
iReadRegister2[0] => Mux38.IN4
iReadRegister2[0] => Mux39.IN4
iReadRegister2[0] => Mux40.IN4
iReadRegister2[0] => Mux41.IN4
iReadRegister2[0] => Mux42.IN4
iReadRegister2[0] => Mux43.IN4
iReadRegister2[0] => Mux44.IN4
iReadRegister2[0] => Mux45.IN4
iReadRegister2[0] => Mux46.IN4
iReadRegister2[0] => Mux47.IN4
iReadRegister2[0] => Mux48.IN4
iReadRegister2[0] => Mux49.IN4
iReadRegister2[0] => Mux50.IN4
iReadRegister2[0] => Mux51.IN4
iReadRegister2[0] => Mux52.IN4
iReadRegister2[0] => Mux53.IN4
iReadRegister2[0] => Mux54.IN4
iReadRegister2[0] => Mux55.IN4
iReadRegister2[0] => Mux56.IN4
iReadRegister2[0] => Mux57.IN4
iReadRegister2[0] => Mux58.IN4
iReadRegister2[0] => Mux59.IN4
iReadRegister2[0] => Mux60.IN4
iReadRegister2[0] => Mux61.IN4
iReadRegister2[0] => Mux62.IN4
iReadRegister2[0] => Mux63.IN4
iReadRegister2[1] => Mux32.IN3
iReadRegister2[1] => Mux33.IN3
iReadRegister2[1] => Mux34.IN3
iReadRegister2[1] => Mux35.IN3
iReadRegister2[1] => Mux36.IN3
iReadRegister2[1] => Mux37.IN3
iReadRegister2[1] => Mux38.IN3
iReadRegister2[1] => Mux39.IN3
iReadRegister2[1] => Mux40.IN3
iReadRegister2[1] => Mux41.IN3
iReadRegister2[1] => Mux42.IN3
iReadRegister2[1] => Mux43.IN3
iReadRegister2[1] => Mux44.IN3
iReadRegister2[1] => Mux45.IN3
iReadRegister2[1] => Mux46.IN3
iReadRegister2[1] => Mux47.IN3
iReadRegister2[1] => Mux48.IN3
iReadRegister2[1] => Mux49.IN3
iReadRegister2[1] => Mux50.IN3
iReadRegister2[1] => Mux51.IN3
iReadRegister2[1] => Mux52.IN3
iReadRegister2[1] => Mux53.IN3
iReadRegister2[1] => Mux54.IN3
iReadRegister2[1] => Mux55.IN3
iReadRegister2[1] => Mux56.IN3
iReadRegister2[1] => Mux57.IN3
iReadRegister2[1] => Mux58.IN3
iReadRegister2[1] => Mux59.IN3
iReadRegister2[1] => Mux60.IN3
iReadRegister2[1] => Mux61.IN3
iReadRegister2[1] => Mux62.IN3
iReadRegister2[1] => Mux63.IN3
iReadRegister2[2] => Mux32.IN2
iReadRegister2[2] => Mux33.IN2
iReadRegister2[2] => Mux34.IN2
iReadRegister2[2] => Mux35.IN2
iReadRegister2[2] => Mux36.IN2
iReadRegister2[2] => Mux37.IN2
iReadRegister2[2] => Mux38.IN2
iReadRegister2[2] => Mux39.IN2
iReadRegister2[2] => Mux40.IN2
iReadRegister2[2] => Mux41.IN2
iReadRegister2[2] => Mux42.IN2
iReadRegister2[2] => Mux43.IN2
iReadRegister2[2] => Mux44.IN2
iReadRegister2[2] => Mux45.IN2
iReadRegister2[2] => Mux46.IN2
iReadRegister2[2] => Mux47.IN2
iReadRegister2[2] => Mux48.IN2
iReadRegister2[2] => Mux49.IN2
iReadRegister2[2] => Mux50.IN2
iReadRegister2[2] => Mux51.IN2
iReadRegister2[2] => Mux52.IN2
iReadRegister2[2] => Mux53.IN2
iReadRegister2[2] => Mux54.IN2
iReadRegister2[2] => Mux55.IN2
iReadRegister2[2] => Mux56.IN2
iReadRegister2[2] => Mux57.IN2
iReadRegister2[2] => Mux58.IN2
iReadRegister2[2] => Mux59.IN2
iReadRegister2[2] => Mux60.IN2
iReadRegister2[2] => Mux61.IN2
iReadRegister2[2] => Mux62.IN2
iReadRegister2[2] => Mux63.IN2
iReadRegister2[3] => Mux32.IN1
iReadRegister2[3] => Mux33.IN1
iReadRegister2[3] => Mux34.IN1
iReadRegister2[3] => Mux35.IN1
iReadRegister2[3] => Mux36.IN1
iReadRegister2[3] => Mux37.IN1
iReadRegister2[3] => Mux38.IN1
iReadRegister2[3] => Mux39.IN1
iReadRegister2[3] => Mux40.IN1
iReadRegister2[3] => Mux41.IN1
iReadRegister2[3] => Mux42.IN1
iReadRegister2[3] => Mux43.IN1
iReadRegister2[3] => Mux44.IN1
iReadRegister2[3] => Mux45.IN1
iReadRegister2[3] => Mux46.IN1
iReadRegister2[3] => Mux47.IN1
iReadRegister2[3] => Mux48.IN1
iReadRegister2[3] => Mux49.IN1
iReadRegister2[3] => Mux50.IN1
iReadRegister2[3] => Mux51.IN1
iReadRegister2[3] => Mux52.IN1
iReadRegister2[3] => Mux53.IN1
iReadRegister2[3] => Mux54.IN1
iReadRegister2[3] => Mux55.IN1
iReadRegister2[3] => Mux56.IN1
iReadRegister2[3] => Mux57.IN1
iReadRegister2[3] => Mux58.IN1
iReadRegister2[3] => Mux59.IN1
iReadRegister2[3] => Mux60.IN1
iReadRegister2[3] => Mux61.IN1
iReadRegister2[3] => Mux62.IN1
iReadRegister2[3] => Mux63.IN1
iReadRegister2[4] => Mux32.IN0
iReadRegister2[4] => Mux33.IN0
iReadRegister2[4] => Mux34.IN0
iReadRegister2[4] => Mux35.IN0
iReadRegister2[4] => Mux36.IN0
iReadRegister2[4] => Mux37.IN0
iReadRegister2[4] => Mux38.IN0
iReadRegister2[4] => Mux39.IN0
iReadRegister2[4] => Mux40.IN0
iReadRegister2[4] => Mux41.IN0
iReadRegister2[4] => Mux42.IN0
iReadRegister2[4] => Mux43.IN0
iReadRegister2[4] => Mux44.IN0
iReadRegister2[4] => Mux45.IN0
iReadRegister2[4] => Mux46.IN0
iReadRegister2[4] => Mux47.IN0
iReadRegister2[4] => Mux48.IN0
iReadRegister2[4] => Mux49.IN0
iReadRegister2[4] => Mux50.IN0
iReadRegister2[4] => Mux51.IN0
iReadRegister2[4] => Mux52.IN0
iReadRegister2[4] => Mux53.IN0
iReadRegister2[4] => Mux54.IN0
iReadRegister2[4] => Mux55.IN0
iReadRegister2[4] => Mux56.IN0
iReadRegister2[4] => Mux57.IN0
iReadRegister2[4] => Mux58.IN0
iReadRegister2[4] => Mux59.IN0
iReadRegister2[4] => Mux60.IN0
iReadRegister2[4] => Mux61.IN0
iReadRegister2[4] => Mux62.IN0
iReadRegister2[4] => Mux63.IN0
iWriteRegister[0] => Decoder0.IN4
iWriteRegister[0] => Equal0.IN4
iWriteRegister[1] => Decoder0.IN3
iWriteRegister[1] => Equal0.IN3
iWriteRegister[2] => Decoder0.IN2
iWriteRegister[2] => Equal0.IN2
iWriteRegister[3] => Decoder0.IN1
iWriteRegister[3] => Equal0.IN1
iWriteRegister[4] => Decoder0.IN0
iWriteRegister[4] => Equal0.IN0
iRegDispSelect[0] => Mux64.IN4
iRegDispSelect[0] => Mux65.IN4
iRegDispSelect[0] => Mux66.IN4
iRegDispSelect[0] => Mux67.IN4
iRegDispSelect[0] => Mux68.IN4
iRegDispSelect[0] => Mux69.IN4
iRegDispSelect[0] => Mux70.IN4
iRegDispSelect[0] => Mux71.IN4
iRegDispSelect[0] => Mux72.IN4
iRegDispSelect[0] => Mux73.IN4
iRegDispSelect[0] => Mux74.IN4
iRegDispSelect[0] => Mux75.IN4
iRegDispSelect[0] => Mux76.IN4
iRegDispSelect[0] => Mux77.IN4
iRegDispSelect[0] => Mux78.IN4
iRegDispSelect[0] => Mux79.IN4
iRegDispSelect[0] => Mux80.IN4
iRegDispSelect[0] => Mux81.IN4
iRegDispSelect[0] => Mux82.IN4
iRegDispSelect[0] => Mux83.IN4
iRegDispSelect[0] => Mux84.IN4
iRegDispSelect[0] => Mux85.IN4
iRegDispSelect[0] => Mux86.IN4
iRegDispSelect[0] => Mux87.IN4
iRegDispSelect[0] => Mux88.IN4
iRegDispSelect[0] => Mux89.IN4
iRegDispSelect[0] => Mux90.IN4
iRegDispSelect[0] => Mux91.IN4
iRegDispSelect[0] => Mux92.IN4
iRegDispSelect[0] => Mux93.IN4
iRegDispSelect[0] => Mux94.IN4
iRegDispSelect[0] => Mux95.IN4
iRegDispSelect[1] => Mux64.IN3
iRegDispSelect[1] => Mux65.IN3
iRegDispSelect[1] => Mux66.IN3
iRegDispSelect[1] => Mux67.IN3
iRegDispSelect[1] => Mux68.IN3
iRegDispSelect[1] => Mux69.IN3
iRegDispSelect[1] => Mux70.IN3
iRegDispSelect[1] => Mux71.IN3
iRegDispSelect[1] => Mux72.IN3
iRegDispSelect[1] => Mux73.IN3
iRegDispSelect[1] => Mux74.IN3
iRegDispSelect[1] => Mux75.IN3
iRegDispSelect[1] => Mux76.IN3
iRegDispSelect[1] => Mux77.IN3
iRegDispSelect[1] => Mux78.IN3
iRegDispSelect[1] => Mux79.IN3
iRegDispSelect[1] => Mux80.IN3
iRegDispSelect[1] => Mux81.IN3
iRegDispSelect[1] => Mux82.IN3
iRegDispSelect[1] => Mux83.IN3
iRegDispSelect[1] => Mux84.IN3
iRegDispSelect[1] => Mux85.IN3
iRegDispSelect[1] => Mux86.IN3
iRegDispSelect[1] => Mux87.IN3
iRegDispSelect[1] => Mux88.IN3
iRegDispSelect[1] => Mux89.IN3
iRegDispSelect[1] => Mux90.IN3
iRegDispSelect[1] => Mux91.IN3
iRegDispSelect[1] => Mux92.IN3
iRegDispSelect[1] => Mux93.IN3
iRegDispSelect[1] => Mux94.IN3
iRegDispSelect[1] => Mux95.IN3
iRegDispSelect[2] => Mux64.IN2
iRegDispSelect[2] => Mux65.IN2
iRegDispSelect[2] => Mux66.IN2
iRegDispSelect[2] => Mux67.IN2
iRegDispSelect[2] => Mux68.IN2
iRegDispSelect[2] => Mux69.IN2
iRegDispSelect[2] => Mux70.IN2
iRegDispSelect[2] => Mux71.IN2
iRegDispSelect[2] => Mux72.IN2
iRegDispSelect[2] => Mux73.IN2
iRegDispSelect[2] => Mux74.IN2
iRegDispSelect[2] => Mux75.IN2
iRegDispSelect[2] => Mux76.IN2
iRegDispSelect[2] => Mux77.IN2
iRegDispSelect[2] => Mux78.IN2
iRegDispSelect[2] => Mux79.IN2
iRegDispSelect[2] => Mux80.IN2
iRegDispSelect[2] => Mux81.IN2
iRegDispSelect[2] => Mux82.IN2
iRegDispSelect[2] => Mux83.IN2
iRegDispSelect[2] => Mux84.IN2
iRegDispSelect[2] => Mux85.IN2
iRegDispSelect[2] => Mux86.IN2
iRegDispSelect[2] => Mux87.IN2
iRegDispSelect[2] => Mux88.IN2
iRegDispSelect[2] => Mux89.IN2
iRegDispSelect[2] => Mux90.IN2
iRegDispSelect[2] => Mux91.IN2
iRegDispSelect[2] => Mux92.IN2
iRegDispSelect[2] => Mux93.IN2
iRegDispSelect[2] => Mux94.IN2
iRegDispSelect[2] => Mux95.IN2
iRegDispSelect[3] => Mux64.IN1
iRegDispSelect[3] => Mux65.IN1
iRegDispSelect[3] => Mux66.IN1
iRegDispSelect[3] => Mux67.IN1
iRegDispSelect[3] => Mux68.IN1
iRegDispSelect[3] => Mux69.IN1
iRegDispSelect[3] => Mux70.IN1
iRegDispSelect[3] => Mux71.IN1
iRegDispSelect[3] => Mux72.IN1
iRegDispSelect[3] => Mux73.IN1
iRegDispSelect[3] => Mux74.IN1
iRegDispSelect[3] => Mux75.IN1
iRegDispSelect[3] => Mux76.IN1
iRegDispSelect[3] => Mux77.IN1
iRegDispSelect[3] => Mux78.IN1
iRegDispSelect[3] => Mux79.IN1
iRegDispSelect[3] => Mux80.IN1
iRegDispSelect[3] => Mux81.IN1
iRegDispSelect[3] => Mux82.IN1
iRegDispSelect[3] => Mux83.IN1
iRegDispSelect[3] => Mux84.IN1
iRegDispSelect[3] => Mux85.IN1
iRegDispSelect[3] => Mux86.IN1
iRegDispSelect[3] => Mux87.IN1
iRegDispSelect[3] => Mux88.IN1
iRegDispSelect[3] => Mux89.IN1
iRegDispSelect[3] => Mux90.IN1
iRegDispSelect[3] => Mux91.IN1
iRegDispSelect[3] => Mux92.IN1
iRegDispSelect[3] => Mux93.IN1
iRegDispSelect[3] => Mux94.IN1
iRegDispSelect[3] => Mux95.IN1
iRegDispSelect[4] => Mux64.IN0
iRegDispSelect[4] => Mux65.IN0
iRegDispSelect[4] => Mux66.IN0
iRegDispSelect[4] => Mux67.IN0
iRegDispSelect[4] => Mux68.IN0
iRegDispSelect[4] => Mux69.IN0
iRegDispSelect[4] => Mux70.IN0
iRegDispSelect[4] => Mux71.IN0
iRegDispSelect[4] => Mux72.IN0
iRegDispSelect[4] => Mux73.IN0
iRegDispSelect[4] => Mux74.IN0
iRegDispSelect[4] => Mux75.IN0
iRegDispSelect[4] => Mux76.IN0
iRegDispSelect[4] => Mux77.IN0
iRegDispSelect[4] => Mux78.IN0
iRegDispSelect[4] => Mux79.IN0
iRegDispSelect[4] => Mux80.IN0
iRegDispSelect[4] => Mux81.IN0
iRegDispSelect[4] => Mux82.IN0
iRegDispSelect[4] => Mux83.IN0
iRegDispSelect[4] => Mux84.IN0
iRegDispSelect[4] => Mux85.IN0
iRegDispSelect[4] => Mux86.IN0
iRegDispSelect[4] => Mux87.IN0
iRegDispSelect[4] => Mux88.IN0
iRegDispSelect[4] => Mux89.IN0
iRegDispSelect[4] => Mux90.IN0
iRegDispSelect[4] => Mux91.IN0
iRegDispSelect[4] => Mux92.IN0
iRegDispSelect[4] => Mux93.IN0
iRegDispSelect[4] => Mux94.IN0
iRegDispSelect[4] => Mux95.IN0
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[0] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[1] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[2] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[3] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[4] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[5] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[6] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[7] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[8] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[9] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[10] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[11] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[12] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[13] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[14] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[15] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[16] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[17] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[18] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[19] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[20] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[21] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[22] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[23] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[24] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[25] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[26] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[27] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[28] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[29] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[30] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
iWriteData[31] => registers.DATAB
oReadData1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oReadData1[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
oReadData2[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
oRegDisp[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
iVGASelect[0] => Mux96.IN4
iVGASelect[0] => Mux97.IN4
iVGASelect[0] => Mux98.IN4
iVGASelect[0] => Mux99.IN4
iVGASelect[0] => Mux100.IN4
iVGASelect[0] => Mux101.IN4
iVGASelect[0] => Mux102.IN4
iVGASelect[0] => Mux103.IN4
iVGASelect[0] => Mux104.IN4
iVGASelect[0] => Mux105.IN4
iVGASelect[0] => Mux106.IN4
iVGASelect[0] => Mux107.IN4
iVGASelect[0] => Mux108.IN4
iVGASelect[0] => Mux109.IN4
iVGASelect[0] => Mux110.IN4
iVGASelect[0] => Mux111.IN4
iVGASelect[0] => Mux112.IN4
iVGASelect[0] => Mux113.IN4
iVGASelect[0] => Mux114.IN4
iVGASelect[0] => Mux115.IN4
iVGASelect[0] => Mux116.IN4
iVGASelect[0] => Mux117.IN4
iVGASelect[0] => Mux118.IN4
iVGASelect[0] => Mux119.IN4
iVGASelect[0] => Mux120.IN4
iVGASelect[0] => Mux121.IN4
iVGASelect[0] => Mux122.IN4
iVGASelect[0] => Mux123.IN4
iVGASelect[0] => Mux124.IN4
iVGASelect[0] => Mux125.IN4
iVGASelect[0] => Mux126.IN4
iVGASelect[0] => Mux127.IN4
iVGASelect[1] => Mux96.IN3
iVGASelect[1] => Mux97.IN3
iVGASelect[1] => Mux98.IN3
iVGASelect[1] => Mux99.IN3
iVGASelect[1] => Mux100.IN3
iVGASelect[1] => Mux101.IN3
iVGASelect[1] => Mux102.IN3
iVGASelect[1] => Mux103.IN3
iVGASelect[1] => Mux104.IN3
iVGASelect[1] => Mux105.IN3
iVGASelect[1] => Mux106.IN3
iVGASelect[1] => Mux107.IN3
iVGASelect[1] => Mux108.IN3
iVGASelect[1] => Mux109.IN3
iVGASelect[1] => Mux110.IN3
iVGASelect[1] => Mux111.IN3
iVGASelect[1] => Mux112.IN3
iVGASelect[1] => Mux113.IN3
iVGASelect[1] => Mux114.IN3
iVGASelect[1] => Mux115.IN3
iVGASelect[1] => Mux116.IN3
iVGASelect[1] => Mux117.IN3
iVGASelect[1] => Mux118.IN3
iVGASelect[1] => Mux119.IN3
iVGASelect[1] => Mux120.IN3
iVGASelect[1] => Mux121.IN3
iVGASelect[1] => Mux122.IN3
iVGASelect[1] => Mux123.IN3
iVGASelect[1] => Mux124.IN3
iVGASelect[1] => Mux125.IN3
iVGASelect[1] => Mux126.IN3
iVGASelect[1] => Mux127.IN3
iVGASelect[2] => Mux96.IN2
iVGASelect[2] => Mux97.IN2
iVGASelect[2] => Mux98.IN2
iVGASelect[2] => Mux99.IN2
iVGASelect[2] => Mux100.IN2
iVGASelect[2] => Mux101.IN2
iVGASelect[2] => Mux102.IN2
iVGASelect[2] => Mux103.IN2
iVGASelect[2] => Mux104.IN2
iVGASelect[2] => Mux105.IN2
iVGASelect[2] => Mux106.IN2
iVGASelect[2] => Mux107.IN2
iVGASelect[2] => Mux108.IN2
iVGASelect[2] => Mux109.IN2
iVGASelect[2] => Mux110.IN2
iVGASelect[2] => Mux111.IN2
iVGASelect[2] => Mux112.IN2
iVGASelect[2] => Mux113.IN2
iVGASelect[2] => Mux114.IN2
iVGASelect[2] => Mux115.IN2
iVGASelect[2] => Mux116.IN2
iVGASelect[2] => Mux117.IN2
iVGASelect[2] => Mux118.IN2
iVGASelect[2] => Mux119.IN2
iVGASelect[2] => Mux120.IN2
iVGASelect[2] => Mux121.IN2
iVGASelect[2] => Mux122.IN2
iVGASelect[2] => Mux123.IN2
iVGASelect[2] => Mux124.IN2
iVGASelect[2] => Mux125.IN2
iVGASelect[2] => Mux126.IN2
iVGASelect[2] => Mux127.IN2
iVGASelect[3] => Mux96.IN1
iVGASelect[3] => Mux97.IN1
iVGASelect[3] => Mux98.IN1
iVGASelect[3] => Mux99.IN1
iVGASelect[3] => Mux100.IN1
iVGASelect[3] => Mux101.IN1
iVGASelect[3] => Mux102.IN1
iVGASelect[3] => Mux103.IN1
iVGASelect[3] => Mux104.IN1
iVGASelect[3] => Mux105.IN1
iVGASelect[3] => Mux106.IN1
iVGASelect[3] => Mux107.IN1
iVGASelect[3] => Mux108.IN1
iVGASelect[3] => Mux109.IN1
iVGASelect[3] => Mux110.IN1
iVGASelect[3] => Mux111.IN1
iVGASelect[3] => Mux112.IN1
iVGASelect[3] => Mux113.IN1
iVGASelect[3] => Mux114.IN1
iVGASelect[3] => Mux115.IN1
iVGASelect[3] => Mux116.IN1
iVGASelect[3] => Mux117.IN1
iVGASelect[3] => Mux118.IN1
iVGASelect[3] => Mux119.IN1
iVGASelect[3] => Mux120.IN1
iVGASelect[3] => Mux121.IN1
iVGASelect[3] => Mux122.IN1
iVGASelect[3] => Mux123.IN1
iVGASelect[3] => Mux124.IN1
iVGASelect[3] => Mux125.IN1
iVGASelect[3] => Mux126.IN1
iVGASelect[3] => Mux127.IN1
iVGASelect[4] => Mux96.IN0
iVGASelect[4] => Mux97.IN0
iVGASelect[4] => Mux98.IN0
iVGASelect[4] => Mux99.IN0
iVGASelect[4] => Mux100.IN0
iVGASelect[4] => Mux101.IN0
iVGASelect[4] => Mux102.IN0
iVGASelect[4] => Mux103.IN0
iVGASelect[4] => Mux104.IN0
iVGASelect[4] => Mux105.IN0
iVGASelect[4] => Mux106.IN0
iVGASelect[4] => Mux107.IN0
iVGASelect[4] => Mux108.IN0
iVGASelect[4] => Mux109.IN0
iVGASelect[4] => Mux110.IN0
iVGASelect[4] => Mux111.IN0
iVGASelect[4] => Mux112.IN0
iVGASelect[4] => Mux113.IN0
iVGASelect[4] => Mux114.IN0
iVGASelect[4] => Mux115.IN0
iVGASelect[4] => Mux116.IN0
iVGASelect[4] => Mux117.IN0
iVGASelect[4] => Mux118.IN0
iVGASelect[4] => Mux119.IN0
iVGASelect[4] => Mux120.IN0
iVGASelect[4] => Mux121.IN0
iVGASelect[4] => Mux122.IN0
iVGASelect[4] => Mux123.IN0
iVGASelect[4] => Mux124.IN0
iVGASelect[4] => Mux125.IN0
iVGASelect[4] => Mux126.IN0
iVGASelect[4] => Mux127.IN0
oVGARead[0] <= Mux127.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[1] <= Mux126.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[2] <= Mux125.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[3] <= Mux124.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[4] <= Mux123.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[5] <= Mux122.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[6] <= Mux121.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[7] <= Mux120.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[8] <= Mux119.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[9] <= Mux118.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[10] <= Mux117.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[11] <= Mux116.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[12] <= Mux115.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[13] <= Mux114.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[14] <= Mux113.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[15] <= Mux112.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[16] <= Mux111.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[17] <= Mux110.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[18] <= Mux109.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[19] <= Mux108.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[20] <= Mux107.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[21] <= Mux106.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[22] <= Mux105.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[23] <= Mux104.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[24] <= Mux103.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[25] <= Mux102.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[26] <= Mux101.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[27] <= Mux100.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[28] <= Mux99.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[29] <= Mux98.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[30] <= Mux97.DB_MAX_OUTPUT_PORT_TYPE
oVGARead[31] <= Mux96.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|Control_PIPEM:Controlunit
iOp[0] => Decoder1.IN5
iOp[1] => Decoder1.IN4
iOp[2] => Decoder1.IN3
iOp[3] => Decoder1.IN2
iOp[4] => Decoder1.IN1
iOp[5] => Decoder1.IN0
iFunct[0] => Decoder0.IN5
iFunct[0] => Equal0.IN11
iFunct[0] => Equal1.IN11
iFunct[1] => Decoder0.IN4
iFunct[1] => Equal0.IN10
iFunct[1] => Equal1.IN10
iFunct[2] => Decoder0.IN3
iFunct[2] => Equal0.IN9
iFunct[2] => Equal1.IN9
iFunct[3] => Decoder0.IN2
iFunct[3] => Equal0.IN8
iFunct[3] => Equal1.IN8
iFunct[4] => Decoder0.IN1
iFunct[4] => Equal0.IN7
iFunct[4] => Equal1.IN7
iFunct[5] => Decoder0.IN0
iFunct[5] => Equal0.IN6
iFunct[5] => Equal1.IN6
oEscreveReg <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
oLeMem <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
oEscreveMem <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
oJump <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
oBranch <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
onBranch <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
oJr <= oJr.DB_MAX_OUTPUT_PORT_TYPE
oSavePC <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
oOpALU[0] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
oOpALU[1] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
oOrigALU[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oOrigALU[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oRegDst[0] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
oRegDst[1] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
oOrigPC[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
oOrigPC[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
oOrigPC[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
oLoadType[0] <= oLoadType.DB_MAX_OUTPUT_PORT_TYPE
oLoadType[1] <= oLoadType.DB_MAX_OUTPUT_PORT_TYPE
oLoadType[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
oWriteType[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
oWriteType[1] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|HazardUnitM:hUnit
iID_NumRs[0] => Equal0.IN4
iID_NumRs[0] => Equal2.IN4
iID_NumRs[1] => Equal0.IN3
iID_NumRs[1] => Equal2.IN3
iID_NumRs[2] => Equal0.IN2
iID_NumRs[2] => Equal2.IN2
iID_NumRs[3] => Equal0.IN1
iID_NumRs[3] => Equal2.IN1
iID_NumRs[4] => Equal0.IN0
iID_NumRs[4] => Equal2.IN0
iID_NumRt[0] => Equal1.IN4
iID_NumRt[0] => Equal3.IN4
iID_NumRt[1] => Equal1.IN3
iID_NumRt[1] => Equal3.IN3
iID_NumRt[2] => Equal1.IN2
iID_NumRt[2] => Equal3.IN2
iID_NumRt[3] => Equal1.IN1
iID_NumRt[3] => Equal3.IN1
iID_NumRt[4] => Equal1.IN0
iID_NumRt[4] => Equal3.IN0
iEX_NumRt[0] => ~NO_FANOUT~
iEX_NumRt[1] => ~NO_FANOUT~
iEX_NumRt[2] => ~NO_FANOUT~
iEX_NumRt[3] => ~NO_FANOUT~
iEX_NumRt[4] => ~NO_FANOUT~
iEX_RegDst[0] => Equal0.IN9
iEX_RegDst[0] => Equal1.IN9
iEX_RegDst[0] => Equal4.IN4
iEX_RegDst[1] => Equal0.IN8
iEX_RegDst[1] => Equal1.IN8
iEX_RegDst[1] => Equal4.IN3
iEX_RegDst[2] => Equal0.IN7
iEX_RegDst[2] => Equal1.IN7
iEX_RegDst[2] => Equal4.IN2
iEX_RegDst[3] => Equal0.IN6
iEX_RegDst[3] => Equal1.IN6
iEX_RegDst[3] => Equal4.IN1
iEX_RegDst[4] => Equal0.IN5
iEX_RegDst[4] => Equal1.IN5
iEX_RegDst[4] => Equal4.IN0
iMEM_RegDst[0] => Equal2.IN9
iMEM_RegDst[0] => Equal3.IN9
iMEM_RegDst[0] => Equal5.IN4
iMEM_RegDst[0] => Equal6.IN4
iMEM_RegDst[1] => Equal2.IN8
iMEM_RegDst[1] => Equal3.IN8
iMEM_RegDst[1] => Equal5.IN3
iMEM_RegDst[1] => Equal6.IN3
iMEM_RegDst[2] => Equal2.IN7
iMEM_RegDst[2] => Equal3.IN7
iMEM_RegDst[2] => Equal5.IN2
iMEM_RegDst[2] => Equal6.IN2
iMEM_RegDst[3] => Equal2.IN6
iMEM_RegDst[3] => Equal3.IN6
iMEM_RegDst[3] => Equal5.IN1
iMEM_RegDst[3] => Equal6.IN1
iMEM_RegDst[4] => Equal2.IN5
iMEM_RegDst[4] => Equal3.IN5
iMEM_RegDst[4] => Equal5.IN0
iMEM_RegDst[4] => Equal6.IN0
iEX_MemRead => comb.IN0
iEX_RegWrite => comb.IN1
iMEM_MemRead => comb.IN0
iMEM_RegWrite => comb.IN1
iCJr => oForwardJr.IN1
iCJr => oForwardPC4.IN1
iBranch => comb.IN1
iBranch => comb.IN1
oHazard <= oHazard.DB_MAX_OUTPUT_PORT_TYPE
oForwardJr <= oForwardJr.DB_MAX_OUTPUT_PORT_TYPE
oForwardPC4 <= oForwardPC4.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALUControl:ALUControlunit
iFunct[0] => Decoder0.IN5
iFunct[1] => Decoder0.IN4
iFunct[2] => Decoder0.IN3
iFunct[3] => Decoder0.IN2
iFunct[4] => Decoder0.IN1
iFunct[5] => Decoder0.IN0
iOpcode[0] => Decoder2.IN5
iOpcode[1] => Decoder2.IN4
iOpcode[2] => Decoder2.IN3
iOpcode[3] => Decoder2.IN2
iOpcode[4] => Decoder2.IN1
iOpcode[5] => Decoder2.IN0
iRt[0] => Equal0.IN11
iRt[0] => Decoder1.IN5
iRt[1] => Equal0.IN10
iRt[1] => Decoder1.IN4
iRt[2] => Equal0.IN9
iRt[2] => Decoder1.IN3
iRt[3] => Equal0.IN8
iRt[3] => Decoder1.IN2
iRt[4] => Equal0.IN7
iRt[4] => Decoder1.IN1
iRt[5] => Equal0.IN6
iRt[5] => Decoder1.IN0
iALUOp[0] => Mux0.IN5
iALUOp[0] => Mux1.IN5
iALUOp[0] => Mux2.IN5
iALUOp[0] => Mux3.IN5
iALUOp[0] => Mux4.IN5
iALUOp[1] => Mux0.IN4
iALUOp[1] => Mux1.IN4
iALUOp[1] => Mux2.IN4
iALUOp[1] => Mux3.IN4
iALUOp[1] => Mux4.IN4
oControlSignal[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[3] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oControlSignal[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ALU:ALUunit
iCLK => LO[0].CLK
iCLK => LO[1].CLK
iCLK => LO[2].CLK
iCLK => LO[3].CLK
iCLK => LO[4].CLK
iCLK => LO[5].CLK
iCLK => LO[6].CLK
iCLK => LO[7].CLK
iCLK => LO[8].CLK
iCLK => LO[9].CLK
iCLK => LO[10].CLK
iCLK => LO[11].CLK
iCLK => LO[12].CLK
iCLK => LO[13].CLK
iCLK => LO[14].CLK
iCLK => LO[15].CLK
iCLK => LO[16].CLK
iCLK => LO[17].CLK
iCLK => LO[18].CLK
iCLK => LO[19].CLK
iCLK => LO[20].CLK
iCLK => LO[21].CLK
iCLK => LO[22].CLK
iCLK => LO[23].CLK
iCLK => LO[24].CLK
iCLK => LO[25].CLK
iCLK => LO[26].CLK
iCLK => LO[27].CLK
iCLK => LO[28].CLK
iCLK => LO[29].CLK
iCLK => LO[30].CLK
iCLK => LO[31].CLK
iCLK => HI[0].CLK
iCLK => HI[1].CLK
iCLK => HI[2].CLK
iCLK => HI[3].CLK
iCLK => HI[4].CLK
iCLK => HI[5].CLK
iCLK => HI[6].CLK
iCLK => HI[7].CLK
iCLK => HI[8].CLK
iCLK => HI[9].CLK
iCLK => HI[10].CLK
iCLK => HI[11].CLK
iCLK => HI[12].CLK
iCLK => HI[13].CLK
iCLK => HI[14].CLK
iCLK => HI[15].CLK
iCLK => HI[16].CLK
iCLK => HI[17].CLK
iCLK => HI[18].CLK
iCLK => HI[19].CLK
iCLK => HI[20].CLK
iCLK => HI[21].CLK
iCLK => HI[22].CLK
iCLK => HI[23].CLK
iCLK => HI[24].CLK
iCLK => HI[25].CLK
iCLK => HI[26].CLK
iCLK => HI[27].CLK
iCLK => HI[28].CLK
iCLK => HI[29].CLK
iCLK => HI[30].CLK
iCLK => HI[31].CLK
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => HI.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iRST => LO.OUTPUTSELECT
iA[0] => oALUresult.IN0
iA[0] => Add0.IN32
iA[0] => Add1.IN64
iA[0] => LessThan0.IN32
iA[0] => LessThan1.IN32
iA[0] => oALUresult.IN0
iA[0] => LessThan2.IN32
iA[0] => oALUresult.IN0
iA[0] => ShiftLeft1.IN5
iA[0] => ShiftRight2.IN4
iA[0] => ShiftRight3.IN5
iA[0] => Div0.IN31
iA[0] => Mod0.IN31
iA[0] => Div1.IN31
iA[0] => Mod1.IN31
iA[0] => Mult0.IN31
iA[0] => Mult1.IN31
iA[0] => Mux63.IN8
iA[0] => Mux95.IN8
iA[1] => oALUresult.IN0
iA[1] => Add0.IN31
iA[1] => Add1.IN63
iA[1] => LessThan0.IN31
iA[1] => LessThan1.IN31
iA[1] => oALUresult.IN0
iA[1] => LessThan2.IN31
iA[1] => oALUresult.IN0
iA[1] => ShiftLeft1.IN4
iA[1] => ShiftRight2.IN3
iA[1] => ShiftRight3.IN4
iA[1] => Div0.IN30
iA[1] => Mod0.IN30
iA[1] => Div1.IN30
iA[1] => Mod1.IN30
iA[1] => Mult0.IN30
iA[1] => Mult1.IN30
iA[1] => Mux62.IN8
iA[1] => Mux94.IN8
iA[2] => oALUresult.IN0
iA[2] => Add0.IN30
iA[2] => Add1.IN62
iA[2] => LessThan0.IN30
iA[2] => LessThan1.IN30
iA[2] => oALUresult.IN0
iA[2] => LessThan2.IN30
iA[2] => oALUresult.IN0
iA[2] => ShiftLeft1.IN3
iA[2] => ShiftRight2.IN2
iA[2] => ShiftRight3.IN3
iA[2] => Div0.IN29
iA[2] => Mod0.IN29
iA[2] => Div1.IN29
iA[2] => Mod1.IN29
iA[2] => Mult0.IN29
iA[2] => Mult1.IN29
iA[2] => Mux61.IN8
iA[2] => Mux93.IN8
iA[3] => oALUresult.IN0
iA[3] => Add0.IN29
iA[3] => Add1.IN61
iA[3] => LessThan0.IN29
iA[3] => LessThan1.IN29
iA[3] => oALUresult.IN0
iA[3] => LessThan2.IN29
iA[3] => oALUresult.IN0
iA[3] => ShiftLeft1.IN2
iA[3] => ShiftRight2.IN1
iA[3] => ShiftRight3.IN2
iA[3] => Div0.IN28
iA[3] => Mod0.IN28
iA[3] => Div1.IN28
iA[3] => Mod1.IN28
iA[3] => Mult0.IN28
iA[3] => Mult1.IN28
iA[3] => Mux60.IN8
iA[3] => Mux92.IN8
iA[4] => oALUresult.IN0
iA[4] => Add0.IN28
iA[4] => Add1.IN60
iA[4] => LessThan0.IN28
iA[4] => LessThan1.IN28
iA[4] => oALUresult.IN0
iA[4] => LessThan2.IN28
iA[4] => oALUresult.IN0
iA[4] => ShiftLeft1.IN1
iA[4] => ShiftRight2.IN0
iA[4] => ShiftRight3.IN1
iA[4] => Div0.IN27
iA[4] => Mod0.IN27
iA[4] => Div1.IN27
iA[4] => Mod1.IN27
iA[4] => Mult0.IN27
iA[4] => Mult1.IN27
iA[4] => Mux59.IN8
iA[4] => Mux91.IN8
iA[5] => oALUresult.IN0
iA[5] => Add0.IN27
iA[5] => Add1.IN59
iA[5] => LessThan0.IN27
iA[5] => LessThan1.IN27
iA[5] => oALUresult.IN0
iA[5] => LessThan2.IN27
iA[5] => oALUresult.IN0
iA[5] => Div0.IN26
iA[5] => Mod0.IN26
iA[5] => Div1.IN26
iA[5] => Mod1.IN26
iA[5] => Mult0.IN26
iA[5] => Mult1.IN26
iA[5] => Mux58.IN8
iA[5] => Mux90.IN8
iA[6] => oALUresult.IN0
iA[6] => Add0.IN26
iA[6] => Add1.IN58
iA[6] => LessThan0.IN26
iA[6] => LessThan1.IN26
iA[6] => oALUresult.IN0
iA[6] => LessThan2.IN26
iA[6] => oALUresult.IN0
iA[6] => Div0.IN25
iA[6] => Mod0.IN25
iA[6] => Div1.IN25
iA[6] => Mod1.IN25
iA[6] => Mult0.IN25
iA[6] => Mult1.IN25
iA[6] => Mux57.IN8
iA[6] => Mux89.IN8
iA[7] => oALUresult.IN0
iA[7] => Add0.IN25
iA[7] => Add1.IN57
iA[7] => LessThan0.IN25
iA[7] => LessThan1.IN25
iA[7] => oALUresult.IN0
iA[7] => LessThan2.IN25
iA[7] => oALUresult.IN0
iA[7] => Div0.IN24
iA[7] => Mod0.IN24
iA[7] => Div1.IN24
iA[7] => Mod1.IN24
iA[7] => Mult0.IN24
iA[7] => Mult1.IN24
iA[7] => Mux56.IN8
iA[7] => Mux88.IN8
iA[8] => oALUresult.IN0
iA[8] => Add0.IN24
iA[8] => Add1.IN56
iA[8] => LessThan0.IN24
iA[8] => LessThan1.IN24
iA[8] => oALUresult.IN0
iA[8] => LessThan2.IN24
iA[8] => oALUresult.IN0
iA[8] => Div0.IN23
iA[8] => Mod0.IN23
iA[8] => Div1.IN23
iA[8] => Mod1.IN23
iA[8] => Mult0.IN23
iA[8] => Mult1.IN23
iA[8] => Mux55.IN8
iA[8] => Mux87.IN8
iA[9] => oALUresult.IN0
iA[9] => Add0.IN23
iA[9] => Add1.IN55
iA[9] => LessThan0.IN23
iA[9] => LessThan1.IN23
iA[9] => oALUresult.IN0
iA[9] => LessThan2.IN23
iA[9] => oALUresult.IN0
iA[9] => Div0.IN22
iA[9] => Mod0.IN22
iA[9] => Div1.IN22
iA[9] => Mod1.IN22
iA[9] => Mult0.IN22
iA[9] => Mult1.IN22
iA[9] => Mux54.IN8
iA[9] => Mux86.IN8
iA[10] => oALUresult.IN0
iA[10] => Add0.IN22
iA[10] => Add1.IN54
iA[10] => LessThan0.IN22
iA[10] => LessThan1.IN22
iA[10] => oALUresult.IN0
iA[10] => LessThan2.IN22
iA[10] => oALUresult.IN0
iA[10] => Div0.IN21
iA[10] => Mod0.IN21
iA[10] => Div1.IN21
iA[10] => Mod1.IN21
iA[10] => Mult0.IN21
iA[10] => Mult1.IN21
iA[10] => Mux53.IN8
iA[10] => Mux85.IN8
iA[11] => oALUresult.IN0
iA[11] => Add0.IN21
iA[11] => Add1.IN53
iA[11] => LessThan0.IN21
iA[11] => LessThan1.IN21
iA[11] => oALUresult.IN0
iA[11] => LessThan2.IN21
iA[11] => oALUresult.IN0
iA[11] => Div0.IN20
iA[11] => Mod0.IN20
iA[11] => Div1.IN20
iA[11] => Mod1.IN20
iA[11] => Mult0.IN20
iA[11] => Mult1.IN20
iA[11] => Mux52.IN8
iA[11] => Mux84.IN8
iA[12] => oALUresult.IN0
iA[12] => Add0.IN20
iA[12] => Add1.IN52
iA[12] => LessThan0.IN20
iA[12] => LessThan1.IN20
iA[12] => oALUresult.IN0
iA[12] => LessThan2.IN20
iA[12] => oALUresult.IN0
iA[12] => Div0.IN19
iA[12] => Mod0.IN19
iA[12] => Div1.IN19
iA[12] => Mod1.IN19
iA[12] => Mult0.IN19
iA[12] => Mult1.IN19
iA[12] => Mux51.IN8
iA[12] => Mux83.IN8
iA[13] => oALUresult.IN0
iA[13] => Add0.IN19
iA[13] => Add1.IN51
iA[13] => LessThan0.IN19
iA[13] => LessThan1.IN19
iA[13] => oALUresult.IN0
iA[13] => LessThan2.IN19
iA[13] => oALUresult.IN0
iA[13] => Div0.IN18
iA[13] => Mod0.IN18
iA[13] => Div1.IN18
iA[13] => Mod1.IN18
iA[13] => Mult0.IN18
iA[13] => Mult1.IN18
iA[13] => Mux50.IN8
iA[13] => Mux82.IN8
iA[14] => oALUresult.IN0
iA[14] => Add0.IN18
iA[14] => Add1.IN50
iA[14] => LessThan0.IN18
iA[14] => LessThan1.IN18
iA[14] => oALUresult.IN0
iA[14] => LessThan2.IN18
iA[14] => oALUresult.IN0
iA[14] => Div0.IN17
iA[14] => Mod0.IN17
iA[14] => Div1.IN17
iA[14] => Mod1.IN17
iA[14] => Mult0.IN17
iA[14] => Mult1.IN17
iA[14] => Mux49.IN8
iA[14] => Mux81.IN8
iA[15] => oALUresult.IN0
iA[15] => Add0.IN17
iA[15] => Add1.IN49
iA[15] => LessThan0.IN17
iA[15] => LessThan1.IN17
iA[15] => oALUresult.IN0
iA[15] => LessThan2.IN17
iA[15] => oALUresult.IN0
iA[15] => Div0.IN16
iA[15] => Mod0.IN16
iA[15] => Div1.IN16
iA[15] => Mod1.IN16
iA[15] => Mult0.IN16
iA[15] => Mult1.IN16
iA[15] => Mux48.IN8
iA[15] => Mux80.IN8
iA[16] => oALUresult.IN0
iA[16] => Add0.IN16
iA[16] => Add1.IN48
iA[16] => LessThan0.IN16
iA[16] => LessThan1.IN16
iA[16] => oALUresult.IN0
iA[16] => LessThan2.IN16
iA[16] => oALUresult.IN0
iA[16] => Div0.IN15
iA[16] => Mod0.IN15
iA[16] => Div1.IN15
iA[16] => Mod1.IN15
iA[16] => Mult0.IN15
iA[16] => Mult1.IN15
iA[16] => Mux47.IN8
iA[16] => Mux79.IN8
iA[17] => oALUresult.IN0
iA[17] => Add0.IN15
iA[17] => Add1.IN47
iA[17] => LessThan0.IN15
iA[17] => LessThan1.IN15
iA[17] => oALUresult.IN0
iA[17] => LessThan2.IN15
iA[17] => oALUresult.IN0
iA[17] => Div0.IN14
iA[17] => Mod0.IN14
iA[17] => Div1.IN14
iA[17] => Mod1.IN14
iA[17] => Mult0.IN14
iA[17] => Mult1.IN14
iA[17] => Mux46.IN8
iA[17] => Mux78.IN8
iA[18] => oALUresult.IN0
iA[18] => Add0.IN14
iA[18] => Add1.IN46
iA[18] => LessThan0.IN14
iA[18] => LessThan1.IN14
iA[18] => oALUresult.IN0
iA[18] => LessThan2.IN14
iA[18] => oALUresult.IN0
iA[18] => Div0.IN13
iA[18] => Mod0.IN13
iA[18] => Div1.IN13
iA[18] => Mod1.IN13
iA[18] => Mult0.IN13
iA[18] => Mult1.IN13
iA[18] => Mux45.IN8
iA[18] => Mux77.IN8
iA[19] => oALUresult.IN0
iA[19] => Add0.IN13
iA[19] => Add1.IN45
iA[19] => LessThan0.IN13
iA[19] => LessThan1.IN13
iA[19] => oALUresult.IN0
iA[19] => LessThan2.IN13
iA[19] => oALUresult.IN0
iA[19] => Div0.IN12
iA[19] => Mod0.IN12
iA[19] => Div1.IN12
iA[19] => Mod1.IN12
iA[19] => Mult0.IN12
iA[19] => Mult1.IN12
iA[19] => Mux44.IN8
iA[19] => Mux76.IN8
iA[20] => oALUresult.IN0
iA[20] => Add0.IN12
iA[20] => Add1.IN44
iA[20] => LessThan0.IN12
iA[20] => LessThan1.IN12
iA[20] => oALUresult.IN0
iA[20] => LessThan2.IN12
iA[20] => oALUresult.IN0
iA[20] => Div0.IN11
iA[20] => Mod0.IN11
iA[20] => Div1.IN11
iA[20] => Mod1.IN11
iA[20] => Mult0.IN11
iA[20] => Mult1.IN11
iA[20] => Mux43.IN8
iA[20] => Mux75.IN8
iA[21] => oALUresult.IN0
iA[21] => Add0.IN11
iA[21] => Add1.IN43
iA[21] => LessThan0.IN11
iA[21] => LessThan1.IN11
iA[21] => oALUresult.IN0
iA[21] => LessThan2.IN11
iA[21] => oALUresult.IN0
iA[21] => Div0.IN10
iA[21] => Mod0.IN10
iA[21] => Div1.IN10
iA[21] => Mod1.IN10
iA[21] => Mult0.IN10
iA[21] => Mult1.IN10
iA[21] => Mux42.IN8
iA[21] => Mux74.IN8
iA[22] => oALUresult.IN0
iA[22] => Add0.IN10
iA[22] => Add1.IN42
iA[22] => LessThan0.IN10
iA[22] => LessThan1.IN10
iA[22] => oALUresult.IN0
iA[22] => LessThan2.IN10
iA[22] => oALUresult.IN0
iA[22] => Div0.IN9
iA[22] => Mod0.IN9
iA[22] => Div1.IN9
iA[22] => Mod1.IN9
iA[22] => Mult0.IN9
iA[22] => Mult1.IN9
iA[22] => Mux41.IN8
iA[22] => Mux73.IN8
iA[23] => oALUresult.IN0
iA[23] => Add0.IN9
iA[23] => Add1.IN41
iA[23] => LessThan0.IN9
iA[23] => LessThan1.IN9
iA[23] => oALUresult.IN0
iA[23] => LessThan2.IN9
iA[23] => oALUresult.IN0
iA[23] => Div0.IN8
iA[23] => Mod0.IN8
iA[23] => Div1.IN8
iA[23] => Mod1.IN8
iA[23] => Mult0.IN8
iA[23] => Mult1.IN8
iA[23] => Mux40.IN8
iA[23] => Mux72.IN8
iA[24] => oALUresult.IN0
iA[24] => Add0.IN8
iA[24] => Add1.IN40
iA[24] => LessThan0.IN8
iA[24] => LessThan1.IN8
iA[24] => oALUresult.IN0
iA[24] => LessThan2.IN8
iA[24] => oALUresult.IN0
iA[24] => Div0.IN7
iA[24] => Mod0.IN7
iA[24] => Div1.IN7
iA[24] => Mod1.IN7
iA[24] => Mult0.IN7
iA[24] => Mult1.IN7
iA[24] => Mux39.IN8
iA[24] => Mux71.IN8
iA[25] => oALUresult.IN0
iA[25] => Add0.IN7
iA[25] => Add1.IN39
iA[25] => LessThan0.IN7
iA[25] => LessThan1.IN7
iA[25] => oALUresult.IN0
iA[25] => LessThan2.IN7
iA[25] => oALUresult.IN0
iA[25] => Div0.IN6
iA[25] => Mod0.IN6
iA[25] => Div1.IN6
iA[25] => Mod1.IN6
iA[25] => Mult0.IN6
iA[25] => Mult1.IN6
iA[25] => Mux38.IN8
iA[25] => Mux70.IN8
iA[26] => oALUresult.IN0
iA[26] => Add0.IN6
iA[26] => Add1.IN38
iA[26] => LessThan0.IN6
iA[26] => LessThan1.IN6
iA[26] => oALUresult.IN0
iA[26] => LessThan2.IN6
iA[26] => oALUresult.IN0
iA[26] => Div0.IN5
iA[26] => Mod0.IN5
iA[26] => Div1.IN5
iA[26] => Mod1.IN5
iA[26] => Mult0.IN5
iA[26] => Mult1.IN5
iA[26] => Mux37.IN8
iA[26] => Mux69.IN8
iA[27] => oALUresult.IN0
iA[27] => Add0.IN5
iA[27] => Add1.IN37
iA[27] => LessThan0.IN5
iA[27] => LessThan1.IN5
iA[27] => oALUresult.IN0
iA[27] => LessThan2.IN5
iA[27] => oALUresult.IN0
iA[27] => Div0.IN4
iA[27] => Mod0.IN4
iA[27] => Div1.IN4
iA[27] => Mod1.IN4
iA[27] => Mult0.IN4
iA[27] => Mult1.IN4
iA[27] => Mux36.IN8
iA[27] => Mux68.IN8
iA[28] => oALUresult.IN0
iA[28] => Add0.IN4
iA[28] => Add1.IN36
iA[28] => LessThan0.IN4
iA[28] => LessThan1.IN4
iA[28] => oALUresult.IN0
iA[28] => LessThan2.IN4
iA[28] => oALUresult.IN0
iA[28] => Div0.IN3
iA[28] => Mod0.IN3
iA[28] => Div1.IN3
iA[28] => Mod1.IN3
iA[28] => Mult0.IN3
iA[28] => Mult1.IN3
iA[28] => Mux35.IN8
iA[28] => Mux67.IN8
iA[29] => oALUresult.IN0
iA[29] => Add0.IN3
iA[29] => Add1.IN35
iA[29] => LessThan0.IN3
iA[29] => LessThan1.IN3
iA[29] => oALUresult.IN0
iA[29] => LessThan2.IN3
iA[29] => oALUresult.IN0
iA[29] => Div0.IN2
iA[29] => Mod0.IN2
iA[29] => Div1.IN2
iA[29] => Mod1.IN2
iA[29] => Mult0.IN2
iA[29] => Mult1.IN2
iA[29] => Mux34.IN8
iA[29] => Mux66.IN8
iA[30] => oALUresult.IN0
iA[30] => Add0.IN2
iA[30] => Add1.IN34
iA[30] => LessThan0.IN2
iA[30] => LessThan1.IN2
iA[30] => oALUresult.IN0
iA[30] => LessThan2.IN2
iA[30] => oALUresult.IN0
iA[30] => Div0.IN1
iA[30] => Mod0.IN1
iA[30] => Div1.IN1
iA[30] => Mod1.IN1
iA[30] => Mult0.IN1
iA[30] => Mult1.IN1
iA[30] => Mux33.IN8
iA[30] => Mux65.IN8
iA[31] => oOverflow.IN0
iA[31] => oALUresult.IN0
iA[31] => Add0.IN1
iA[31] => Add1.IN33
iA[31] => LessThan0.IN1
iA[31] => LessThan1.IN1
iA[31] => oALUresult.IN0
iA[31] => LessThan2.IN1
iA[31] => oALUresult.IN0
iA[31] => Div0.IN0
iA[31] => Mod0.IN0
iA[31] => Div1.IN0
iA[31] => Mod1.IN0
iA[31] => Mult0.IN0
iA[31] => Mult1.IN0
iA[31] => Mux32.IN8
iA[31] => Mux64.IN8
iA[31] => oOverflow.IN0
iA[31] => oOverflow.IN0
iB[0] => oALUresult.IN1
iB[0] => Add0.IN64
iB[0] => ShiftLeft0.IN32
iB[0] => LessThan0.IN64
iB[0] => LessThan1.IN64
iB[0] => ShiftRight0.IN32
iB[0] => ShiftRight1.IN32
iB[0] => oALUresult.IN1
iB[0] => LessThan2.IN64
iB[0] => oALUresult.IN1
iB[0] => ShiftLeft1.IN37
iB[0] => ShiftRight2.IN37
iB[0] => ShiftRight3.IN37
iB[0] => Mux15.IN27
iB[0] => Div0.IN63
iB[0] => Mod0.IN63
iB[0] => Div1.IN63
iB[0] => Mod1.IN63
iB[0] => Mult0.IN63
iB[0] => Mult1.IN63
iB[0] => Add1.IN32
iB[1] => oALUresult.IN1
iB[1] => Add0.IN63
iB[1] => ShiftLeft0.IN31
iB[1] => LessThan0.IN63
iB[1] => LessThan1.IN63
iB[1] => ShiftRight0.IN31
iB[1] => ShiftRight1.IN31
iB[1] => oALUresult.IN1
iB[1] => LessThan2.IN63
iB[1] => oALUresult.IN1
iB[1] => ShiftLeft1.IN36
iB[1] => ShiftRight2.IN36
iB[1] => ShiftRight3.IN36
iB[1] => Mux14.IN27
iB[1] => Div0.IN62
iB[1] => Mod0.IN62
iB[1] => Div1.IN62
iB[1] => Mod1.IN62
iB[1] => Mult0.IN62
iB[1] => Mult1.IN62
iB[1] => Add1.IN31
iB[2] => oALUresult.IN1
iB[2] => Add0.IN62
iB[2] => ShiftLeft0.IN30
iB[2] => LessThan0.IN62
iB[2] => LessThan1.IN62
iB[2] => ShiftRight0.IN30
iB[2] => ShiftRight1.IN30
iB[2] => oALUresult.IN1
iB[2] => LessThan2.IN62
iB[2] => oALUresult.IN1
iB[2] => ShiftLeft1.IN35
iB[2] => ShiftRight2.IN35
iB[2] => ShiftRight3.IN35
iB[2] => Mux13.IN27
iB[2] => Div0.IN61
iB[2] => Mod0.IN61
iB[2] => Div1.IN61
iB[2] => Mod1.IN61
iB[2] => Mult0.IN61
iB[2] => Mult1.IN61
iB[2] => Add1.IN30
iB[3] => oALUresult.IN1
iB[3] => Add0.IN61
iB[3] => ShiftLeft0.IN29
iB[3] => LessThan0.IN61
iB[3] => LessThan1.IN61
iB[3] => ShiftRight0.IN29
iB[3] => ShiftRight1.IN29
iB[3] => oALUresult.IN1
iB[3] => LessThan2.IN61
iB[3] => oALUresult.IN1
iB[3] => ShiftLeft1.IN34
iB[3] => ShiftRight2.IN34
iB[3] => ShiftRight3.IN34
iB[3] => Mux12.IN27
iB[3] => Div0.IN60
iB[3] => Mod0.IN60
iB[3] => Div1.IN60
iB[3] => Mod1.IN60
iB[3] => Mult0.IN60
iB[3] => Mult1.IN60
iB[3] => Add1.IN29
iB[4] => oALUresult.IN1
iB[4] => Add0.IN60
iB[4] => ShiftLeft0.IN28
iB[4] => LessThan0.IN60
iB[4] => LessThan1.IN60
iB[4] => ShiftRight0.IN28
iB[4] => ShiftRight1.IN28
iB[4] => oALUresult.IN1
iB[4] => LessThan2.IN60
iB[4] => oALUresult.IN1
iB[4] => ShiftLeft1.IN33
iB[4] => ShiftRight2.IN33
iB[4] => ShiftRight3.IN33
iB[4] => Mux11.IN27
iB[4] => Div0.IN59
iB[4] => Mod0.IN59
iB[4] => Div1.IN59
iB[4] => Mod1.IN59
iB[4] => Mult0.IN59
iB[4] => Mult1.IN59
iB[4] => Add1.IN28
iB[5] => oALUresult.IN1
iB[5] => Add0.IN59
iB[5] => ShiftLeft0.IN27
iB[5] => LessThan0.IN59
iB[5] => LessThan1.IN59
iB[5] => ShiftRight0.IN27
iB[5] => ShiftRight1.IN27
iB[5] => oALUresult.IN1
iB[5] => LessThan2.IN59
iB[5] => oALUresult.IN1
iB[5] => ShiftLeft1.IN32
iB[5] => ShiftRight2.IN32
iB[5] => ShiftRight3.IN32
iB[5] => Mux10.IN27
iB[5] => Div0.IN58
iB[5] => Mod0.IN58
iB[5] => Div1.IN58
iB[5] => Mod1.IN58
iB[5] => Mult0.IN58
iB[5] => Mult1.IN58
iB[5] => Add1.IN27
iB[6] => oALUresult.IN1
iB[6] => Add0.IN58
iB[6] => ShiftLeft0.IN26
iB[6] => LessThan0.IN58
iB[6] => LessThan1.IN58
iB[6] => ShiftRight0.IN26
iB[6] => ShiftRight1.IN26
iB[6] => oALUresult.IN1
iB[6] => LessThan2.IN58
iB[6] => oALUresult.IN1
iB[6] => ShiftLeft1.IN31
iB[6] => ShiftRight2.IN31
iB[6] => ShiftRight3.IN31
iB[6] => Mux9.IN27
iB[6] => Div0.IN57
iB[6] => Mod0.IN57
iB[6] => Div1.IN57
iB[6] => Mod1.IN57
iB[6] => Mult0.IN57
iB[6] => Mult1.IN57
iB[6] => Add1.IN26
iB[7] => oALUresult.IN1
iB[7] => Add0.IN57
iB[7] => ShiftLeft0.IN25
iB[7] => LessThan0.IN57
iB[7] => LessThan1.IN57
iB[7] => ShiftRight0.IN25
iB[7] => ShiftRight1.IN25
iB[7] => oALUresult.IN1
iB[7] => LessThan2.IN57
iB[7] => oALUresult.IN1
iB[7] => ShiftLeft1.IN30
iB[7] => ShiftRight2.IN30
iB[7] => ShiftRight3.IN30
iB[7] => Mux8.IN27
iB[7] => Div0.IN56
iB[7] => Mod0.IN56
iB[7] => Div1.IN56
iB[7] => Mod1.IN56
iB[7] => Mult0.IN56
iB[7] => Mult1.IN56
iB[7] => Add1.IN25
iB[8] => oALUresult.IN1
iB[8] => Add0.IN56
iB[8] => ShiftLeft0.IN24
iB[8] => LessThan0.IN56
iB[8] => LessThan1.IN56
iB[8] => ShiftRight0.IN24
iB[8] => ShiftRight1.IN24
iB[8] => oALUresult.IN1
iB[8] => LessThan2.IN56
iB[8] => oALUresult.IN1
iB[8] => ShiftLeft1.IN29
iB[8] => ShiftRight2.IN29
iB[8] => ShiftRight3.IN29
iB[8] => Mux7.IN27
iB[8] => Div0.IN55
iB[8] => Mod0.IN55
iB[8] => Div1.IN55
iB[8] => Mod1.IN55
iB[8] => Mult0.IN55
iB[8] => Mult1.IN55
iB[8] => Add1.IN24
iB[9] => oALUresult.IN1
iB[9] => Add0.IN55
iB[9] => ShiftLeft0.IN23
iB[9] => LessThan0.IN55
iB[9] => LessThan1.IN55
iB[9] => ShiftRight0.IN23
iB[9] => ShiftRight1.IN23
iB[9] => oALUresult.IN1
iB[9] => LessThan2.IN55
iB[9] => oALUresult.IN1
iB[9] => ShiftLeft1.IN28
iB[9] => ShiftRight2.IN28
iB[9] => ShiftRight3.IN28
iB[9] => Mux6.IN27
iB[9] => Div0.IN54
iB[9] => Mod0.IN54
iB[9] => Div1.IN54
iB[9] => Mod1.IN54
iB[9] => Mult0.IN54
iB[9] => Mult1.IN54
iB[9] => Add1.IN23
iB[10] => oALUresult.IN1
iB[10] => Add0.IN54
iB[10] => ShiftLeft0.IN22
iB[10] => LessThan0.IN54
iB[10] => LessThan1.IN54
iB[10] => ShiftRight0.IN22
iB[10] => ShiftRight1.IN22
iB[10] => oALUresult.IN1
iB[10] => LessThan2.IN54
iB[10] => oALUresult.IN1
iB[10] => ShiftLeft1.IN27
iB[10] => ShiftRight2.IN27
iB[10] => ShiftRight3.IN27
iB[10] => Mux5.IN27
iB[10] => Div0.IN53
iB[10] => Mod0.IN53
iB[10] => Div1.IN53
iB[10] => Mod1.IN53
iB[10] => Mult0.IN53
iB[10] => Mult1.IN53
iB[10] => Add1.IN22
iB[11] => oALUresult.IN1
iB[11] => Add0.IN53
iB[11] => ShiftLeft0.IN21
iB[11] => LessThan0.IN53
iB[11] => LessThan1.IN53
iB[11] => ShiftRight0.IN21
iB[11] => ShiftRight1.IN21
iB[11] => oALUresult.IN1
iB[11] => LessThan2.IN53
iB[11] => oALUresult.IN1
iB[11] => ShiftLeft1.IN26
iB[11] => ShiftRight2.IN26
iB[11] => ShiftRight3.IN26
iB[11] => Mux4.IN27
iB[11] => Div0.IN52
iB[11] => Mod0.IN52
iB[11] => Div1.IN52
iB[11] => Mod1.IN52
iB[11] => Mult0.IN52
iB[11] => Mult1.IN52
iB[11] => Add1.IN21
iB[12] => oALUresult.IN1
iB[12] => Add0.IN52
iB[12] => ShiftLeft0.IN20
iB[12] => LessThan0.IN52
iB[12] => LessThan1.IN52
iB[12] => ShiftRight0.IN20
iB[12] => ShiftRight1.IN20
iB[12] => oALUresult.IN1
iB[12] => LessThan2.IN52
iB[12] => oALUresult.IN1
iB[12] => ShiftLeft1.IN25
iB[12] => ShiftRight2.IN25
iB[12] => ShiftRight3.IN25
iB[12] => Mux3.IN27
iB[12] => Div0.IN51
iB[12] => Mod0.IN51
iB[12] => Div1.IN51
iB[12] => Mod1.IN51
iB[12] => Mult0.IN51
iB[12] => Mult1.IN51
iB[12] => Add1.IN20
iB[13] => oALUresult.IN1
iB[13] => Add0.IN51
iB[13] => ShiftLeft0.IN19
iB[13] => LessThan0.IN51
iB[13] => LessThan1.IN51
iB[13] => ShiftRight0.IN19
iB[13] => ShiftRight1.IN19
iB[13] => oALUresult.IN1
iB[13] => LessThan2.IN51
iB[13] => oALUresult.IN1
iB[13] => ShiftLeft1.IN24
iB[13] => ShiftRight2.IN24
iB[13] => ShiftRight3.IN24
iB[13] => Mux2.IN27
iB[13] => Div0.IN50
iB[13] => Mod0.IN50
iB[13] => Div1.IN50
iB[13] => Mod1.IN50
iB[13] => Mult0.IN50
iB[13] => Mult1.IN50
iB[13] => Add1.IN19
iB[14] => oALUresult.IN1
iB[14] => Add0.IN50
iB[14] => ShiftLeft0.IN18
iB[14] => LessThan0.IN50
iB[14] => LessThan1.IN50
iB[14] => ShiftRight0.IN18
iB[14] => ShiftRight1.IN18
iB[14] => oALUresult.IN1
iB[14] => LessThan2.IN50
iB[14] => oALUresult.IN1
iB[14] => ShiftLeft1.IN23
iB[14] => ShiftRight2.IN23
iB[14] => ShiftRight3.IN23
iB[14] => Mux1.IN27
iB[14] => Div0.IN49
iB[14] => Mod0.IN49
iB[14] => Div1.IN49
iB[14] => Mod1.IN49
iB[14] => Mult0.IN49
iB[14] => Mult1.IN49
iB[14] => Add1.IN18
iB[15] => oALUresult.IN1
iB[15] => Add0.IN49
iB[15] => ShiftLeft0.IN17
iB[15] => LessThan0.IN49
iB[15] => LessThan1.IN49
iB[15] => ShiftRight0.IN17
iB[15] => ShiftRight1.IN17
iB[15] => oALUresult.IN1
iB[15] => LessThan2.IN49
iB[15] => oALUresult.IN1
iB[15] => ShiftLeft1.IN22
iB[15] => ShiftRight2.IN22
iB[15] => ShiftRight3.IN22
iB[15] => Mux0.IN27
iB[15] => Div0.IN48
iB[15] => Mod0.IN48
iB[15] => Div1.IN48
iB[15] => Mod1.IN48
iB[15] => Mult0.IN48
iB[15] => Mult1.IN48
iB[15] => Add1.IN17
iB[16] => oALUresult.IN1
iB[16] => Add0.IN48
iB[16] => ShiftLeft0.IN16
iB[16] => LessThan0.IN48
iB[16] => LessThan1.IN48
iB[16] => ShiftRight0.IN16
iB[16] => ShiftRight1.IN16
iB[16] => oALUresult.IN1
iB[16] => LessThan2.IN48
iB[16] => oALUresult.IN1
iB[16] => ShiftLeft1.IN21
iB[16] => ShiftRight2.IN21
iB[16] => ShiftRight3.IN21
iB[16] => Div0.IN47
iB[16] => Mod0.IN47
iB[16] => Div1.IN47
iB[16] => Mod1.IN47
iB[16] => Mult0.IN47
iB[16] => Mult1.IN47
iB[16] => Add1.IN16
iB[17] => oALUresult.IN1
iB[17] => Add0.IN47
iB[17] => ShiftLeft0.IN15
iB[17] => LessThan0.IN47
iB[17] => LessThan1.IN47
iB[17] => ShiftRight0.IN15
iB[17] => ShiftRight1.IN15
iB[17] => oALUresult.IN1
iB[17] => LessThan2.IN47
iB[17] => oALUresult.IN1
iB[17] => ShiftLeft1.IN20
iB[17] => ShiftRight2.IN20
iB[17] => ShiftRight3.IN20
iB[17] => Div0.IN46
iB[17] => Mod0.IN46
iB[17] => Div1.IN46
iB[17] => Mod1.IN46
iB[17] => Mult0.IN46
iB[17] => Mult1.IN46
iB[17] => Add1.IN15
iB[18] => oALUresult.IN1
iB[18] => Add0.IN46
iB[18] => ShiftLeft0.IN14
iB[18] => LessThan0.IN46
iB[18] => LessThan1.IN46
iB[18] => ShiftRight0.IN14
iB[18] => ShiftRight1.IN14
iB[18] => oALUresult.IN1
iB[18] => LessThan2.IN46
iB[18] => oALUresult.IN1
iB[18] => ShiftLeft1.IN19
iB[18] => ShiftRight2.IN19
iB[18] => ShiftRight3.IN19
iB[18] => Div0.IN45
iB[18] => Mod0.IN45
iB[18] => Div1.IN45
iB[18] => Mod1.IN45
iB[18] => Mult0.IN45
iB[18] => Mult1.IN45
iB[18] => Add1.IN14
iB[19] => oALUresult.IN1
iB[19] => Add0.IN45
iB[19] => ShiftLeft0.IN13
iB[19] => LessThan0.IN45
iB[19] => LessThan1.IN45
iB[19] => ShiftRight0.IN13
iB[19] => ShiftRight1.IN13
iB[19] => oALUresult.IN1
iB[19] => LessThan2.IN45
iB[19] => oALUresult.IN1
iB[19] => ShiftLeft1.IN18
iB[19] => ShiftRight2.IN18
iB[19] => ShiftRight3.IN18
iB[19] => Div0.IN44
iB[19] => Mod0.IN44
iB[19] => Div1.IN44
iB[19] => Mod1.IN44
iB[19] => Mult0.IN44
iB[19] => Mult1.IN44
iB[19] => Add1.IN13
iB[20] => oALUresult.IN1
iB[20] => Add0.IN44
iB[20] => ShiftLeft0.IN12
iB[20] => LessThan0.IN44
iB[20] => LessThan1.IN44
iB[20] => ShiftRight0.IN12
iB[20] => ShiftRight1.IN12
iB[20] => oALUresult.IN1
iB[20] => LessThan2.IN44
iB[20] => oALUresult.IN1
iB[20] => ShiftLeft1.IN17
iB[20] => ShiftRight2.IN17
iB[20] => ShiftRight3.IN17
iB[20] => Div0.IN43
iB[20] => Mod0.IN43
iB[20] => Div1.IN43
iB[20] => Mod1.IN43
iB[20] => Mult0.IN43
iB[20] => Mult1.IN43
iB[20] => Add1.IN12
iB[21] => oALUresult.IN1
iB[21] => Add0.IN43
iB[21] => ShiftLeft0.IN11
iB[21] => LessThan0.IN43
iB[21] => LessThan1.IN43
iB[21] => ShiftRight0.IN11
iB[21] => ShiftRight1.IN11
iB[21] => oALUresult.IN1
iB[21] => LessThan2.IN43
iB[21] => oALUresult.IN1
iB[21] => ShiftLeft1.IN16
iB[21] => ShiftRight2.IN16
iB[21] => ShiftRight3.IN16
iB[21] => Div0.IN42
iB[21] => Mod0.IN42
iB[21] => Div1.IN42
iB[21] => Mod1.IN42
iB[21] => Mult0.IN42
iB[21] => Mult1.IN42
iB[21] => Add1.IN11
iB[22] => oALUresult.IN1
iB[22] => Add0.IN42
iB[22] => ShiftLeft0.IN10
iB[22] => LessThan0.IN42
iB[22] => LessThan1.IN42
iB[22] => ShiftRight0.IN10
iB[22] => ShiftRight1.IN10
iB[22] => oALUresult.IN1
iB[22] => LessThan2.IN42
iB[22] => oALUresult.IN1
iB[22] => ShiftLeft1.IN15
iB[22] => ShiftRight2.IN15
iB[22] => ShiftRight3.IN15
iB[22] => Div0.IN41
iB[22] => Mod0.IN41
iB[22] => Div1.IN41
iB[22] => Mod1.IN41
iB[22] => Mult0.IN41
iB[22] => Mult1.IN41
iB[22] => Add1.IN10
iB[23] => oALUresult.IN1
iB[23] => Add0.IN41
iB[23] => ShiftLeft0.IN9
iB[23] => LessThan0.IN41
iB[23] => LessThan1.IN41
iB[23] => ShiftRight0.IN9
iB[23] => ShiftRight1.IN9
iB[23] => oALUresult.IN1
iB[23] => LessThan2.IN41
iB[23] => oALUresult.IN1
iB[23] => ShiftLeft1.IN14
iB[23] => ShiftRight2.IN14
iB[23] => ShiftRight3.IN14
iB[23] => Div0.IN40
iB[23] => Mod0.IN40
iB[23] => Div1.IN40
iB[23] => Mod1.IN40
iB[23] => Mult0.IN40
iB[23] => Mult1.IN40
iB[23] => Add1.IN9
iB[24] => oALUresult.IN1
iB[24] => Add0.IN40
iB[24] => ShiftLeft0.IN8
iB[24] => LessThan0.IN40
iB[24] => LessThan1.IN40
iB[24] => ShiftRight0.IN8
iB[24] => ShiftRight1.IN8
iB[24] => oALUresult.IN1
iB[24] => LessThan2.IN40
iB[24] => oALUresult.IN1
iB[24] => ShiftLeft1.IN13
iB[24] => ShiftRight2.IN13
iB[24] => ShiftRight3.IN13
iB[24] => Div0.IN39
iB[24] => Mod0.IN39
iB[24] => Div1.IN39
iB[24] => Mod1.IN39
iB[24] => Mult0.IN39
iB[24] => Mult1.IN39
iB[24] => Add1.IN8
iB[25] => oALUresult.IN1
iB[25] => Add0.IN39
iB[25] => ShiftLeft0.IN7
iB[25] => LessThan0.IN39
iB[25] => LessThan1.IN39
iB[25] => ShiftRight0.IN7
iB[25] => ShiftRight1.IN7
iB[25] => oALUresult.IN1
iB[25] => LessThan2.IN39
iB[25] => oALUresult.IN1
iB[25] => ShiftLeft1.IN12
iB[25] => ShiftRight2.IN12
iB[25] => ShiftRight3.IN12
iB[25] => Div0.IN38
iB[25] => Mod0.IN38
iB[25] => Div1.IN38
iB[25] => Mod1.IN38
iB[25] => Mult0.IN38
iB[25] => Mult1.IN38
iB[25] => Add1.IN7
iB[26] => oALUresult.IN1
iB[26] => Add0.IN38
iB[26] => ShiftLeft0.IN6
iB[26] => LessThan0.IN38
iB[26] => LessThan1.IN38
iB[26] => ShiftRight0.IN6
iB[26] => ShiftRight1.IN6
iB[26] => oALUresult.IN1
iB[26] => LessThan2.IN38
iB[26] => oALUresult.IN1
iB[26] => ShiftLeft1.IN11
iB[26] => ShiftRight2.IN11
iB[26] => ShiftRight3.IN11
iB[26] => Div0.IN37
iB[26] => Mod0.IN37
iB[26] => Div1.IN37
iB[26] => Mod1.IN37
iB[26] => Mult0.IN37
iB[26] => Mult1.IN37
iB[26] => Add1.IN6
iB[27] => oALUresult.IN1
iB[27] => Add0.IN37
iB[27] => ShiftLeft0.IN5
iB[27] => LessThan0.IN37
iB[27] => LessThan1.IN37
iB[27] => ShiftRight0.IN5
iB[27] => ShiftRight1.IN5
iB[27] => oALUresult.IN1
iB[27] => LessThan2.IN37
iB[27] => oALUresult.IN1
iB[27] => ShiftLeft1.IN10
iB[27] => ShiftRight2.IN10
iB[27] => ShiftRight3.IN10
iB[27] => Div0.IN36
iB[27] => Mod0.IN36
iB[27] => Div1.IN36
iB[27] => Mod1.IN36
iB[27] => Mult0.IN36
iB[27] => Mult1.IN36
iB[27] => Add1.IN5
iB[28] => oALUresult.IN1
iB[28] => Add0.IN36
iB[28] => ShiftLeft0.IN4
iB[28] => LessThan0.IN36
iB[28] => LessThan1.IN36
iB[28] => ShiftRight0.IN4
iB[28] => ShiftRight1.IN4
iB[28] => oALUresult.IN1
iB[28] => LessThan2.IN36
iB[28] => oALUresult.IN1
iB[28] => ShiftLeft1.IN9
iB[28] => ShiftRight2.IN9
iB[28] => ShiftRight3.IN9
iB[28] => Div0.IN35
iB[28] => Mod0.IN35
iB[28] => Div1.IN35
iB[28] => Mod1.IN35
iB[28] => Mult0.IN35
iB[28] => Mult1.IN35
iB[28] => Add1.IN4
iB[29] => oALUresult.IN1
iB[29] => Add0.IN35
iB[29] => ShiftLeft0.IN3
iB[29] => LessThan0.IN35
iB[29] => LessThan1.IN35
iB[29] => ShiftRight0.IN3
iB[29] => ShiftRight1.IN3
iB[29] => oALUresult.IN1
iB[29] => LessThan2.IN35
iB[29] => oALUresult.IN1
iB[29] => ShiftLeft1.IN8
iB[29] => ShiftRight2.IN8
iB[29] => ShiftRight3.IN8
iB[29] => Div0.IN34
iB[29] => Mod0.IN34
iB[29] => Div1.IN34
iB[29] => Mod1.IN34
iB[29] => Mult0.IN34
iB[29] => Mult1.IN34
iB[29] => Add1.IN3
iB[30] => oALUresult.IN1
iB[30] => Add0.IN34
iB[30] => ShiftLeft0.IN2
iB[30] => LessThan0.IN34
iB[30] => LessThan1.IN34
iB[30] => ShiftRight0.IN2
iB[30] => ShiftRight1.IN2
iB[30] => oALUresult.IN1
iB[30] => LessThan2.IN34
iB[30] => oALUresult.IN1
iB[30] => ShiftLeft1.IN7
iB[30] => ShiftRight2.IN7
iB[30] => ShiftRight3.IN7
iB[30] => Div0.IN33
iB[30] => Mod0.IN33
iB[30] => Div1.IN33
iB[30] => Mod1.IN33
iB[30] => Mult0.IN33
iB[30] => Mult1.IN33
iB[30] => Add1.IN2
iB[31] => oOverflow.IN1
iB[31] => oALUresult.IN1
iB[31] => Add0.IN33
iB[31] => ShiftLeft0.IN1
iB[31] => LessThan0.IN33
iB[31] => LessThan1.IN33
iB[31] => ShiftRight0.IN1
iB[31] => ShiftRight1.IN0
iB[31] => ShiftRight1.IN1
iB[31] => oALUresult.IN1
iB[31] => LessThan2.IN33
iB[31] => oALUresult.IN1
iB[31] => ShiftLeft1.IN6
iB[31] => ShiftRight2.IN5
iB[31] => ShiftRight2.IN6
iB[31] => ShiftRight3.IN6
iB[31] => Div0.IN32
iB[31] => Mod0.IN32
iB[31] => Div1.IN32
iB[31] => Mod1.IN32
iB[31] => Mult0.IN32
iB[31] => Mult1.IN32
iB[31] => Add1.IN1
iB[31] => oOverflow.IN1
iB[31] => oOverflow.IN1
iControlSignal[0] => Mux0.IN32
iControlSignal[0] => Mux1.IN32
iControlSignal[0] => Mux2.IN32
iControlSignal[0] => Mux3.IN32
iControlSignal[0] => Mux4.IN32
iControlSignal[0] => Mux5.IN32
iControlSignal[0] => Mux6.IN32
iControlSignal[0] => Mux7.IN32
iControlSignal[0] => Mux8.IN32
iControlSignal[0] => Mux9.IN32
iControlSignal[0] => Mux10.IN32
iControlSignal[0] => Mux11.IN32
iControlSignal[0] => Mux12.IN32
iControlSignal[0] => Mux13.IN32
iControlSignal[0] => Mux14.IN32
iControlSignal[0] => Mux15.IN32
iControlSignal[0] => Mux16.IN32
iControlSignal[0] => Mux17.IN32
iControlSignal[0] => Mux18.IN32
iControlSignal[0] => Mux19.IN32
iControlSignal[0] => Mux20.IN32
iControlSignal[0] => Mux21.IN32
iControlSignal[0] => Mux22.IN32
iControlSignal[0] => Mux23.IN32
iControlSignal[0] => Mux24.IN32
iControlSignal[0] => Mux25.IN32
iControlSignal[0] => Mux26.IN32
iControlSignal[0] => Mux27.IN32
iControlSignal[0] => Mux28.IN32
iControlSignal[0] => Mux29.IN32
iControlSignal[0] => Mux30.IN32
iControlSignal[0] => Mux31.IN32
iControlSignal[0] => Mux32.IN13
iControlSignal[0] => Mux33.IN13
iControlSignal[0] => Mux34.IN13
iControlSignal[0] => Mux35.IN13
iControlSignal[0] => Mux36.IN13
iControlSignal[0] => Mux37.IN13
iControlSignal[0] => Mux38.IN13
iControlSignal[0] => Mux39.IN13
iControlSignal[0] => Mux40.IN13
iControlSignal[0] => Mux41.IN13
iControlSignal[0] => Mux42.IN13
iControlSignal[0] => Mux43.IN13
iControlSignal[0] => Mux44.IN13
iControlSignal[0] => Mux45.IN13
iControlSignal[0] => Mux46.IN13
iControlSignal[0] => Mux47.IN13
iControlSignal[0] => Mux48.IN13
iControlSignal[0] => Mux49.IN13
iControlSignal[0] => Mux50.IN13
iControlSignal[0] => Mux51.IN13
iControlSignal[0] => Mux52.IN13
iControlSignal[0] => Mux53.IN13
iControlSignal[0] => Mux54.IN13
iControlSignal[0] => Mux55.IN13
iControlSignal[0] => Mux56.IN13
iControlSignal[0] => Mux57.IN13
iControlSignal[0] => Mux58.IN13
iControlSignal[0] => Mux59.IN13
iControlSignal[0] => Mux60.IN13
iControlSignal[0] => Mux61.IN13
iControlSignal[0] => Mux62.IN13
iControlSignal[0] => Mux63.IN13
iControlSignal[0] => Mux64.IN13
iControlSignal[0] => Mux65.IN13
iControlSignal[0] => Mux66.IN13
iControlSignal[0] => Mux67.IN13
iControlSignal[0] => Mux68.IN13
iControlSignal[0] => Mux69.IN13
iControlSignal[0] => Mux70.IN13
iControlSignal[0] => Mux71.IN13
iControlSignal[0] => Mux72.IN13
iControlSignal[0] => Mux73.IN13
iControlSignal[0] => Mux74.IN13
iControlSignal[0] => Mux75.IN13
iControlSignal[0] => Mux76.IN13
iControlSignal[0] => Mux77.IN13
iControlSignal[0] => Mux78.IN13
iControlSignal[0] => Mux79.IN13
iControlSignal[0] => Mux80.IN13
iControlSignal[0] => Mux81.IN13
iControlSignal[0] => Mux82.IN13
iControlSignal[0] => Mux83.IN13
iControlSignal[0] => Mux84.IN13
iControlSignal[0] => Mux85.IN13
iControlSignal[0] => Mux86.IN13
iControlSignal[0] => Mux87.IN13
iControlSignal[0] => Mux88.IN13
iControlSignal[0] => Mux89.IN13
iControlSignal[0] => Mux90.IN13
iControlSignal[0] => Mux91.IN13
iControlSignal[0] => Mux92.IN13
iControlSignal[0] => Mux93.IN13
iControlSignal[0] => Mux94.IN13
iControlSignal[0] => Mux95.IN13
iControlSignal[0] => Equal1.IN4
iControlSignal[0] => Equal2.IN4
iControlSignal[1] => Mux0.IN31
iControlSignal[1] => Mux1.IN31
iControlSignal[1] => Mux2.IN31
iControlSignal[1] => Mux3.IN31
iControlSignal[1] => Mux4.IN31
iControlSignal[1] => Mux5.IN31
iControlSignal[1] => Mux6.IN31
iControlSignal[1] => Mux7.IN31
iControlSignal[1] => Mux8.IN31
iControlSignal[1] => Mux9.IN31
iControlSignal[1] => Mux10.IN31
iControlSignal[1] => Mux11.IN31
iControlSignal[1] => Mux12.IN31
iControlSignal[1] => Mux13.IN31
iControlSignal[1] => Mux14.IN31
iControlSignal[1] => Mux15.IN31
iControlSignal[1] => Mux16.IN31
iControlSignal[1] => Mux17.IN31
iControlSignal[1] => Mux18.IN31
iControlSignal[1] => Mux19.IN31
iControlSignal[1] => Mux20.IN31
iControlSignal[1] => Mux21.IN31
iControlSignal[1] => Mux22.IN31
iControlSignal[1] => Mux23.IN31
iControlSignal[1] => Mux24.IN31
iControlSignal[1] => Mux25.IN31
iControlSignal[1] => Mux26.IN31
iControlSignal[1] => Mux27.IN31
iControlSignal[1] => Mux28.IN31
iControlSignal[1] => Mux29.IN31
iControlSignal[1] => Mux30.IN31
iControlSignal[1] => Mux31.IN31
iControlSignal[1] => Mux32.IN12
iControlSignal[1] => Mux33.IN12
iControlSignal[1] => Mux34.IN12
iControlSignal[1] => Mux35.IN12
iControlSignal[1] => Mux36.IN12
iControlSignal[1] => Mux37.IN12
iControlSignal[1] => Mux38.IN12
iControlSignal[1] => Mux39.IN12
iControlSignal[1] => Mux40.IN12
iControlSignal[1] => Mux41.IN12
iControlSignal[1] => Mux42.IN12
iControlSignal[1] => Mux43.IN12
iControlSignal[1] => Mux44.IN12
iControlSignal[1] => Mux45.IN12
iControlSignal[1] => Mux46.IN12
iControlSignal[1] => Mux47.IN12
iControlSignal[1] => Mux48.IN12
iControlSignal[1] => Mux49.IN12
iControlSignal[1] => Mux50.IN12
iControlSignal[1] => Mux51.IN12
iControlSignal[1] => Mux52.IN12
iControlSignal[1] => Mux53.IN12
iControlSignal[1] => Mux54.IN12
iControlSignal[1] => Mux55.IN12
iControlSignal[1] => Mux56.IN12
iControlSignal[1] => Mux57.IN12
iControlSignal[1] => Mux58.IN12
iControlSignal[1] => Mux59.IN12
iControlSignal[1] => Mux60.IN12
iControlSignal[1] => Mux61.IN12
iControlSignal[1] => Mux62.IN12
iControlSignal[1] => Mux63.IN12
iControlSignal[1] => Mux64.IN12
iControlSignal[1] => Mux65.IN12
iControlSignal[1] => Mux66.IN12
iControlSignal[1] => Mux67.IN12
iControlSignal[1] => Mux68.IN12
iControlSignal[1] => Mux69.IN12
iControlSignal[1] => Mux70.IN12
iControlSignal[1] => Mux71.IN12
iControlSignal[1] => Mux72.IN12
iControlSignal[1] => Mux73.IN12
iControlSignal[1] => Mux74.IN12
iControlSignal[1] => Mux75.IN12
iControlSignal[1] => Mux76.IN12
iControlSignal[1] => Mux77.IN12
iControlSignal[1] => Mux78.IN12
iControlSignal[1] => Mux79.IN12
iControlSignal[1] => Mux80.IN12
iControlSignal[1] => Mux81.IN12
iControlSignal[1] => Mux82.IN12
iControlSignal[1] => Mux83.IN12
iControlSignal[1] => Mux84.IN12
iControlSignal[1] => Mux85.IN12
iControlSignal[1] => Mux86.IN12
iControlSignal[1] => Mux87.IN12
iControlSignal[1] => Mux88.IN12
iControlSignal[1] => Mux89.IN12
iControlSignal[1] => Mux90.IN12
iControlSignal[1] => Mux91.IN12
iControlSignal[1] => Mux92.IN12
iControlSignal[1] => Mux93.IN12
iControlSignal[1] => Mux94.IN12
iControlSignal[1] => Mux95.IN12
iControlSignal[1] => Equal1.IN0
iControlSignal[1] => Equal2.IN1
iControlSignal[2] => Mux0.IN30
iControlSignal[2] => Mux1.IN30
iControlSignal[2] => Mux2.IN30
iControlSignal[2] => Mux3.IN30
iControlSignal[2] => Mux4.IN30
iControlSignal[2] => Mux5.IN30
iControlSignal[2] => Mux6.IN30
iControlSignal[2] => Mux7.IN30
iControlSignal[2] => Mux8.IN30
iControlSignal[2] => Mux9.IN30
iControlSignal[2] => Mux10.IN30
iControlSignal[2] => Mux11.IN30
iControlSignal[2] => Mux12.IN30
iControlSignal[2] => Mux13.IN30
iControlSignal[2] => Mux14.IN30
iControlSignal[2] => Mux15.IN30
iControlSignal[2] => Mux16.IN30
iControlSignal[2] => Mux17.IN30
iControlSignal[2] => Mux18.IN30
iControlSignal[2] => Mux19.IN30
iControlSignal[2] => Mux20.IN30
iControlSignal[2] => Mux21.IN30
iControlSignal[2] => Mux22.IN30
iControlSignal[2] => Mux23.IN30
iControlSignal[2] => Mux24.IN30
iControlSignal[2] => Mux25.IN30
iControlSignal[2] => Mux26.IN30
iControlSignal[2] => Mux27.IN30
iControlSignal[2] => Mux28.IN30
iControlSignal[2] => Mux29.IN30
iControlSignal[2] => Mux30.IN30
iControlSignal[2] => Mux31.IN30
iControlSignal[2] => Mux32.IN11
iControlSignal[2] => Mux33.IN11
iControlSignal[2] => Mux34.IN11
iControlSignal[2] => Mux35.IN11
iControlSignal[2] => Mux36.IN11
iControlSignal[2] => Mux37.IN11
iControlSignal[2] => Mux38.IN11
iControlSignal[2] => Mux39.IN11
iControlSignal[2] => Mux40.IN11
iControlSignal[2] => Mux41.IN11
iControlSignal[2] => Mux42.IN11
iControlSignal[2] => Mux43.IN11
iControlSignal[2] => Mux44.IN11
iControlSignal[2] => Mux45.IN11
iControlSignal[2] => Mux46.IN11
iControlSignal[2] => Mux47.IN11
iControlSignal[2] => Mux48.IN11
iControlSignal[2] => Mux49.IN11
iControlSignal[2] => Mux50.IN11
iControlSignal[2] => Mux51.IN11
iControlSignal[2] => Mux52.IN11
iControlSignal[2] => Mux53.IN11
iControlSignal[2] => Mux54.IN11
iControlSignal[2] => Mux55.IN11
iControlSignal[2] => Mux56.IN11
iControlSignal[2] => Mux57.IN11
iControlSignal[2] => Mux58.IN11
iControlSignal[2] => Mux59.IN11
iControlSignal[2] => Mux60.IN11
iControlSignal[2] => Mux61.IN11
iControlSignal[2] => Mux62.IN11
iControlSignal[2] => Mux63.IN11
iControlSignal[2] => Mux64.IN11
iControlSignal[2] => Mux65.IN11
iControlSignal[2] => Mux66.IN11
iControlSignal[2] => Mux67.IN11
iControlSignal[2] => Mux68.IN11
iControlSignal[2] => Mux69.IN11
iControlSignal[2] => Mux70.IN11
iControlSignal[2] => Mux71.IN11
iControlSignal[2] => Mux72.IN11
iControlSignal[2] => Mux73.IN11
iControlSignal[2] => Mux74.IN11
iControlSignal[2] => Mux75.IN11
iControlSignal[2] => Mux76.IN11
iControlSignal[2] => Mux77.IN11
iControlSignal[2] => Mux78.IN11
iControlSignal[2] => Mux79.IN11
iControlSignal[2] => Mux80.IN11
iControlSignal[2] => Mux81.IN11
iControlSignal[2] => Mux82.IN11
iControlSignal[2] => Mux83.IN11
iControlSignal[2] => Mux84.IN11
iControlSignal[2] => Mux85.IN11
iControlSignal[2] => Mux86.IN11
iControlSignal[2] => Mux87.IN11
iControlSignal[2] => Mux88.IN11
iControlSignal[2] => Mux89.IN11
iControlSignal[2] => Mux90.IN11
iControlSignal[2] => Mux91.IN11
iControlSignal[2] => Mux92.IN11
iControlSignal[2] => Mux93.IN11
iControlSignal[2] => Mux94.IN11
iControlSignal[2] => Mux95.IN11
iControlSignal[2] => Equal1.IN3
iControlSignal[2] => Equal2.IN0
iControlSignal[3] => Mux0.IN29
iControlSignal[3] => Mux1.IN29
iControlSignal[3] => Mux2.IN29
iControlSignal[3] => Mux3.IN29
iControlSignal[3] => Mux4.IN29
iControlSignal[3] => Mux5.IN29
iControlSignal[3] => Mux6.IN29
iControlSignal[3] => Mux7.IN29
iControlSignal[3] => Mux8.IN29
iControlSignal[3] => Mux9.IN29
iControlSignal[3] => Mux10.IN29
iControlSignal[3] => Mux11.IN29
iControlSignal[3] => Mux12.IN29
iControlSignal[3] => Mux13.IN29
iControlSignal[3] => Mux14.IN29
iControlSignal[3] => Mux15.IN29
iControlSignal[3] => Mux16.IN29
iControlSignal[3] => Mux17.IN29
iControlSignal[3] => Mux18.IN29
iControlSignal[3] => Mux19.IN29
iControlSignal[3] => Mux20.IN29
iControlSignal[3] => Mux21.IN29
iControlSignal[3] => Mux22.IN29
iControlSignal[3] => Mux23.IN29
iControlSignal[3] => Mux24.IN29
iControlSignal[3] => Mux25.IN29
iControlSignal[3] => Mux26.IN29
iControlSignal[3] => Mux27.IN29
iControlSignal[3] => Mux28.IN29
iControlSignal[3] => Mux29.IN29
iControlSignal[3] => Mux30.IN29
iControlSignal[3] => Mux31.IN29
iControlSignal[3] => Mux32.IN10
iControlSignal[3] => Mux33.IN10
iControlSignal[3] => Mux34.IN10
iControlSignal[3] => Mux35.IN10
iControlSignal[3] => Mux36.IN10
iControlSignal[3] => Mux37.IN10
iControlSignal[3] => Mux38.IN10
iControlSignal[3] => Mux39.IN10
iControlSignal[3] => Mux40.IN10
iControlSignal[3] => Mux41.IN10
iControlSignal[3] => Mux42.IN10
iControlSignal[3] => Mux43.IN10
iControlSignal[3] => Mux44.IN10
iControlSignal[3] => Mux45.IN10
iControlSignal[3] => Mux46.IN10
iControlSignal[3] => Mux47.IN10
iControlSignal[3] => Mux48.IN10
iControlSignal[3] => Mux49.IN10
iControlSignal[3] => Mux50.IN10
iControlSignal[3] => Mux51.IN10
iControlSignal[3] => Mux52.IN10
iControlSignal[3] => Mux53.IN10
iControlSignal[3] => Mux54.IN10
iControlSignal[3] => Mux55.IN10
iControlSignal[3] => Mux56.IN10
iControlSignal[3] => Mux57.IN10
iControlSignal[3] => Mux58.IN10
iControlSignal[3] => Mux59.IN10
iControlSignal[3] => Mux60.IN10
iControlSignal[3] => Mux61.IN10
iControlSignal[3] => Mux62.IN10
iControlSignal[3] => Mux63.IN10
iControlSignal[3] => Mux64.IN10
iControlSignal[3] => Mux65.IN10
iControlSignal[3] => Mux66.IN10
iControlSignal[3] => Mux67.IN10
iControlSignal[3] => Mux68.IN10
iControlSignal[3] => Mux69.IN10
iControlSignal[3] => Mux70.IN10
iControlSignal[3] => Mux71.IN10
iControlSignal[3] => Mux72.IN10
iControlSignal[3] => Mux73.IN10
iControlSignal[3] => Mux74.IN10
iControlSignal[3] => Mux75.IN10
iControlSignal[3] => Mux76.IN10
iControlSignal[3] => Mux77.IN10
iControlSignal[3] => Mux78.IN10
iControlSignal[3] => Mux79.IN10
iControlSignal[3] => Mux80.IN10
iControlSignal[3] => Mux81.IN10
iControlSignal[3] => Mux82.IN10
iControlSignal[3] => Mux83.IN10
iControlSignal[3] => Mux84.IN10
iControlSignal[3] => Mux85.IN10
iControlSignal[3] => Mux86.IN10
iControlSignal[3] => Mux87.IN10
iControlSignal[3] => Mux88.IN10
iControlSignal[3] => Mux89.IN10
iControlSignal[3] => Mux90.IN10
iControlSignal[3] => Mux91.IN10
iControlSignal[3] => Mux92.IN10
iControlSignal[3] => Mux93.IN10
iControlSignal[3] => Mux94.IN10
iControlSignal[3] => Mux95.IN10
iControlSignal[3] => Equal1.IN2
iControlSignal[3] => Equal2.IN3
iControlSignal[4] => Mux0.IN28
iControlSignal[4] => Mux1.IN28
iControlSignal[4] => Mux2.IN28
iControlSignal[4] => Mux3.IN28
iControlSignal[4] => Mux4.IN28
iControlSignal[4] => Mux5.IN28
iControlSignal[4] => Mux6.IN28
iControlSignal[4] => Mux7.IN28
iControlSignal[4] => Mux8.IN28
iControlSignal[4] => Mux9.IN28
iControlSignal[4] => Mux10.IN28
iControlSignal[4] => Mux11.IN28
iControlSignal[4] => Mux12.IN28
iControlSignal[4] => Mux13.IN28
iControlSignal[4] => Mux14.IN28
iControlSignal[4] => Mux15.IN28
iControlSignal[4] => Mux16.IN28
iControlSignal[4] => Mux17.IN28
iControlSignal[4] => Mux18.IN28
iControlSignal[4] => Mux19.IN28
iControlSignal[4] => Mux20.IN28
iControlSignal[4] => Mux21.IN28
iControlSignal[4] => Mux22.IN28
iControlSignal[4] => Mux23.IN28
iControlSignal[4] => Mux24.IN28
iControlSignal[4] => Mux25.IN28
iControlSignal[4] => Mux26.IN28
iControlSignal[4] => Mux27.IN28
iControlSignal[4] => Mux28.IN28
iControlSignal[4] => Mux29.IN28
iControlSignal[4] => Mux30.IN28
iControlSignal[4] => Mux31.IN28
iControlSignal[4] => Mux32.IN9
iControlSignal[4] => Mux33.IN9
iControlSignal[4] => Mux34.IN9
iControlSignal[4] => Mux35.IN9
iControlSignal[4] => Mux36.IN9
iControlSignal[4] => Mux37.IN9
iControlSignal[4] => Mux38.IN9
iControlSignal[4] => Mux39.IN9
iControlSignal[4] => Mux40.IN9
iControlSignal[4] => Mux41.IN9
iControlSignal[4] => Mux42.IN9
iControlSignal[4] => Mux43.IN9
iControlSignal[4] => Mux44.IN9
iControlSignal[4] => Mux45.IN9
iControlSignal[4] => Mux46.IN9
iControlSignal[4] => Mux47.IN9
iControlSignal[4] => Mux48.IN9
iControlSignal[4] => Mux49.IN9
iControlSignal[4] => Mux50.IN9
iControlSignal[4] => Mux51.IN9
iControlSignal[4] => Mux52.IN9
iControlSignal[4] => Mux53.IN9
iControlSignal[4] => Mux54.IN9
iControlSignal[4] => Mux55.IN9
iControlSignal[4] => Mux56.IN9
iControlSignal[4] => Mux57.IN9
iControlSignal[4] => Mux58.IN9
iControlSignal[4] => Mux59.IN9
iControlSignal[4] => Mux60.IN9
iControlSignal[4] => Mux61.IN9
iControlSignal[4] => Mux62.IN9
iControlSignal[4] => Mux63.IN9
iControlSignal[4] => Mux64.IN9
iControlSignal[4] => Mux65.IN9
iControlSignal[4] => Mux66.IN9
iControlSignal[4] => Mux67.IN9
iControlSignal[4] => Mux68.IN9
iControlSignal[4] => Mux69.IN9
iControlSignal[4] => Mux70.IN9
iControlSignal[4] => Mux71.IN9
iControlSignal[4] => Mux72.IN9
iControlSignal[4] => Mux73.IN9
iControlSignal[4] => Mux74.IN9
iControlSignal[4] => Mux75.IN9
iControlSignal[4] => Mux76.IN9
iControlSignal[4] => Mux77.IN9
iControlSignal[4] => Mux78.IN9
iControlSignal[4] => Mux79.IN9
iControlSignal[4] => Mux80.IN9
iControlSignal[4] => Mux81.IN9
iControlSignal[4] => Mux82.IN9
iControlSignal[4] => Mux83.IN9
iControlSignal[4] => Mux84.IN9
iControlSignal[4] => Mux85.IN9
iControlSignal[4] => Mux86.IN9
iControlSignal[4] => Mux87.IN9
iControlSignal[4] => Mux88.IN9
iControlSignal[4] => Mux89.IN9
iControlSignal[4] => Mux90.IN9
iControlSignal[4] => Mux91.IN9
iControlSignal[4] => Mux92.IN9
iControlSignal[4] => Mux93.IN9
iControlSignal[4] => Mux94.IN9
iControlSignal[4] => Mux95.IN9
iControlSignal[4] => Equal1.IN1
iControlSignal[4] => Equal2.IN2
iShamt[0] => ShiftLeft0.IN37
iShamt[0] => ShiftRight0.IN37
iShamt[0] => ShiftRight1.IN37
iShamt[1] => ShiftLeft0.IN36
iShamt[1] => ShiftRight0.IN36
iShamt[1] => ShiftRight1.IN36
iShamt[2] => ShiftLeft0.IN35
iShamt[2] => ShiftRight0.IN35
iShamt[2] => ShiftRight1.IN35
iShamt[3] => ShiftLeft0.IN34
iShamt[3] => ShiftRight0.IN34
iShamt[3] => ShiftRight1.IN34
iShamt[4] => ShiftLeft0.IN33
iShamt[4] => ShiftRight0.IN33
iShamt[4] => ShiftRight1.IN33
oZero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oALUresult[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oOverflow <= oOverflow.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|ForwardUnitM:fUnit
iID_NumRs[0] => Equal7.IN4
iID_NumRs[0] => Equal6.IN4
iID_NumRs[1] => Equal7.IN3
iID_NumRs[1] => Equal6.IN3
iID_NumRs[2] => Equal7.IN2
iID_NumRs[2] => Equal6.IN2
iID_NumRs[3] => Equal7.IN1
iID_NumRs[3] => Equal6.IN1
iID_NumRs[4] => Equal7.IN0
iID_NumRs[4] => Equal6.IN0
iID_NumRt[0] => Equal9.IN4
iID_NumRt[0] => Equal8.IN4
iID_NumRt[1] => Equal9.IN3
iID_NumRt[1] => Equal8.IN3
iID_NumRt[2] => Equal9.IN2
iID_NumRt[2] => Equal8.IN2
iID_NumRt[3] => Equal9.IN1
iID_NumRt[3] => Equal8.IN1
iID_NumRt[4] => Equal9.IN0
iID_NumRt[4] => Equal8.IN0
iEX_NumRs[0] => Equal1.IN4
iEX_NumRs[0] => Equal3.IN4
iEX_NumRs[1] => Equal1.IN3
iEX_NumRs[1] => Equal3.IN3
iEX_NumRs[2] => Equal1.IN2
iEX_NumRs[2] => Equal3.IN2
iEX_NumRs[3] => Equal1.IN1
iEX_NumRs[3] => Equal3.IN1
iEX_NumRs[4] => Equal1.IN0
iEX_NumRs[4] => Equal3.IN0
iEX_NumRt[0] => Equal4.IN4
iEX_NumRt[0] => Equal5.IN4
iEX_NumRt[1] => Equal4.IN3
iEX_NumRt[1] => Equal5.IN3
iEX_NumRt[2] => Equal4.IN2
iEX_NumRt[2] => Equal5.IN2
iEX_NumRt[3] => Equal4.IN1
iEX_NumRt[3] => Equal5.IN1
iEX_NumRt[4] => Equal4.IN0
iEX_NumRt[4] => Equal5.IN0
iMEM_NumRd[0] => Equal1.IN9
iMEM_NumRd[0] => Equal4.IN9
iMEM_NumRd[0] => Equal7.IN9
iMEM_NumRd[0] => Equal9.IN9
iMEM_NumRd[0] => Equal0.IN4
iMEM_NumRd[1] => Equal1.IN8
iMEM_NumRd[1] => Equal4.IN8
iMEM_NumRd[1] => Equal7.IN8
iMEM_NumRd[1] => Equal9.IN8
iMEM_NumRd[1] => Equal0.IN3
iMEM_NumRd[2] => Equal1.IN7
iMEM_NumRd[2] => Equal4.IN7
iMEM_NumRd[2] => Equal7.IN7
iMEM_NumRd[2] => Equal9.IN7
iMEM_NumRd[2] => Equal0.IN2
iMEM_NumRd[3] => Equal1.IN6
iMEM_NumRd[3] => Equal4.IN6
iMEM_NumRd[3] => Equal7.IN6
iMEM_NumRd[3] => Equal9.IN6
iMEM_NumRd[3] => Equal0.IN1
iMEM_NumRd[4] => Equal1.IN5
iMEM_NumRd[4] => Equal4.IN5
iMEM_NumRd[4] => Equal7.IN5
iMEM_NumRd[4] => Equal9.IN5
iMEM_NumRd[4] => Equal0.IN0
iWB_NumRd[0] => Equal3.IN9
iWB_NumRd[0] => Equal5.IN9
iWB_NumRd[0] => Equal2.IN4
iWB_NumRd[1] => Equal3.IN8
iWB_NumRd[1] => Equal5.IN8
iWB_NumRd[1] => Equal2.IN3
iWB_NumRd[2] => Equal3.IN7
iWB_NumRd[2] => Equal5.IN7
iWB_NumRd[2] => Equal2.IN2
iWB_NumRd[3] => Equal3.IN6
iWB_NumRd[3] => Equal5.IN6
iWB_NumRd[3] => Equal2.IN1
iWB_NumRd[4] => Equal3.IN5
iWB_NumRd[4] => Equal5.IN5
iWB_NumRd[4] => Equal2.IN0
iMEM_RegWrite => oFwdA.IN1
iMEM_RegWrite => oFwdBranchRs.IN1
iMEM_RegWrite => oFwdBranchRt.IN1
iWB_RegWrite => oFwdA.IN1
iWB_MemRead => ~NO_FANOUT~
oFwdA[0] <= oFwdA.DB_MAX_OUTPUT_PORT_TYPE
oFwdA[1] <= oFwdA.DB_MAX_OUTPUT_PORT_TYPE
oFwdB[0] <= oFwdB.DB_MAX_OUTPUT_PORT_TYPE
oFwdB[1] <= oFwdB.DB_MAX_OUTPUT_PORT_TYPE
oFwdBranchRs <= oFwdBranchRs.DB_MAX_OUTPUT_PORT_TYPE
oFwdBranchRt <= oFwdBranchRt.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|MemStore:MemStore0
iAlignment[0] => oException.IN1
iAlignment[0] => Equal3.IN3
iAlignment[0] => Equal4.IN3
iAlignment[0] => Decoder2.IN1
iAlignment[0] => Equal1.IN1
iAlignment[1] => Equal3.IN2
iAlignment[1] => Equal4.IN2
iAlignment[1] => Decoder2.IN0
iAlignment[1] => Equal1.IN0
iWriteTypeF[0] => Selector1.IN5
iWriteTypeF[1] => Selector0.IN5
iOpcode[0] => Decoder0.IN5
iOpcode[1] => Decoder0.IN4
iOpcode[2] => Decoder0.IN3
iOpcode[3] => Decoder0.IN2
iOpcode[4] => Decoder0.IN1
iOpcode[5] => Decoder0.IN0
iData[0] => Mux7.IN3
iData[0] => oData.DATAA
iData[0] => oData.DATAB
iData[0] => oData[0].DATAIN
iData[1] => Mux6.IN3
iData[1] => oData.DATAA
iData[1] => oData.DATAB
iData[1] => oData[1].DATAIN
iData[2] => Mux5.IN3
iData[2] => oData.DATAA
iData[2] => oData.DATAB
iData[2] => oData[2].DATAIN
iData[3] => Mux4.IN3
iData[3] => oData.DATAA
iData[3] => oData.DATAB
iData[3] => oData[3].DATAIN
iData[4] => Mux3.IN3
iData[4] => oData.DATAA
iData[4] => oData.DATAB
iData[4] => oData[4].DATAIN
iData[5] => Mux2.IN3
iData[5] => oData.DATAA
iData[5] => oData.DATAB
iData[5] => oData[5].DATAIN
iData[6] => Mux1.IN3
iData[6] => oData.DATAA
iData[6] => oData.DATAB
iData[6] => oData[6].DATAIN
iData[7] => Mux0.IN3
iData[7] => oData.DATAA
iData[7] => oData.DATAB
iData[7] => oData[7].DATAIN
iData[8] => Mux7.IN2
iData[8] => oData.DATAA
iData[9] => Mux6.IN2
iData[9] => oData.DATAA
iData[10] => Mux5.IN2
iData[10] => oData.DATAA
iData[11] => Mux4.IN2
iData[11] => oData.DATAA
iData[12] => Mux3.IN2
iData[12] => oData.DATAA
iData[13] => Mux2.IN2
iData[13] => oData.DATAA
iData[14] => Mux1.IN2
iData[14] => oData.DATAA
iData[15] => Mux0.IN2
iData[15] => oData.DATAA
iData[16] => oData.DATAB
iData[17] => oData.DATAB
iData[18] => oData.DATAB
iData[19] => oData.DATAB
iData[20] => oData.DATAB
iData[21] => oData.DATAB
iData[22] => oData.DATAB
iData[23] => oData.DATAB
iData[24] => Mux7.IN0
iData[24] => Mux7.IN1
iData[25] => Mux6.IN0
iData[25] => Mux6.IN1
iData[26] => Mux5.IN0
iData[26] => Mux5.IN1
iData[27] => Mux4.IN0
iData[27] => Mux4.IN1
iData[28] => Mux3.IN0
iData[28] => Mux3.IN1
iData[29] => Mux2.IN0
iData[29] => Mux2.IN1
iData[30] => Mux1.IN0
iData[30] => Mux1.IN1
iData[31] => Mux0.IN0
iData[31] => Mux0.IN1
oData[0] <= iData[0].DB_MAX_OUTPUT_PORT_TYPE
oData[1] <= iData[1].DB_MAX_OUTPUT_PORT_TYPE
oData[2] <= iData[2].DB_MAX_OUTPUT_PORT_TYPE
oData[3] <= iData[3].DB_MAX_OUTPUT_PORT_TYPE
oData[4] <= iData[4].DB_MAX_OUTPUT_PORT_TYPE
oData[5] <= iData[5].DB_MAX_OUTPUT_PORT_TYPE
oData[6] <= iData[6].DB_MAX_OUTPUT_PORT_TYPE
oData[7] <= iData[7].DB_MAX_OUTPUT_PORT_TYPE
oData[8] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[9] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[10] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[11] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[12] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[13] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[14] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[15] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[16] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[17] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[18] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[19] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[20] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[21] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[22] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[23] <= oData.DB_MAX_OUTPUT_PORT_TYPE
oData[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oData[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oData[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oData[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oData[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oData[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oData[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oData[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oByteEnable[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oException <= oException.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CPU:CPU0|Datapath_PIPEM:Processor|MemLoad:MemLoad0
iAlignment[0] => oException.IN1
iAlignment[0] => oException.IN1
iAlignment[0] => Mux0.IN1
iAlignment[0] => Mux1.IN1
iAlignment[0] => Mux2.IN1
iAlignment[0] => Mux3.IN1
iAlignment[0] => Mux4.IN1
iAlignment[0] => Mux5.IN1
iAlignment[0] => Mux6.IN1
iAlignment[0] => Mux7.IN1
iAlignment[0] => Equal1.IN1
iAlignment[1] => Decoder1.IN0
iAlignment[1] => Mux0.IN0
iAlignment[1] => Mux1.IN0
iAlignment[1] => Mux2.IN0
iAlignment[1] => Mux3.IN0
iAlignment[1] => Mux4.IN0
iAlignment[1] => Mux5.IN0
iAlignment[1] => Mux6.IN0
iAlignment[1] => Mux7.IN0
iAlignment[1] => Equal1.IN0
iLoadTypeF[0] => Selector2.IN5
iLoadTypeF[1] => Selector1.IN5
iLoadTypeF[2] => Selector0.IN5
iOpcode[0] => Decoder0.IN5
iOpcode[1] => Decoder0.IN4
iOpcode[2] => Decoder0.IN3
iOpcode[3] => Decoder0.IN2
iOpcode[4] => Decoder0.IN1
iOpcode[5] => Decoder0.IN0
iData[0] => Halfword[0].DATAA
iData[0] => Mux7.IN5
iData[0] => Mux39.IN3
iData[1] => Halfword[1].DATAA
iData[1] => Mux6.IN5
iData[1] => Mux38.IN3
iData[2] => Halfword[2].DATAA
iData[2] => Mux5.IN5
iData[2] => Mux37.IN3
iData[3] => Halfword[3].DATAA
iData[3] => Mux4.IN5
iData[3] => Mux36.IN3
iData[4] => Halfword[4].DATAA
iData[4] => Mux3.IN5
iData[4] => Mux35.IN3
iData[5] => Halfword[5].DATAA
iData[5] => Mux2.IN5
iData[5] => Mux34.IN3
iData[6] => Halfword[6].DATAA
iData[6] => Mux1.IN5
iData[6] => Mux33.IN3
iData[7] => Halfword[7].DATAA
iData[7] => Mux0.IN5
iData[7] => Mux32.IN3
iData[8] => Halfword[8].DATAA
iData[8] => Mux7.IN4
iData[8] => Mux31.IN4
iData[9] => Halfword[9].DATAA
iData[9] => Mux6.IN4
iData[9] => Mux30.IN4
iData[10] => Halfword[10].DATAA
iData[10] => Mux5.IN4
iData[10] => Mux29.IN4
iData[11] => Halfword[11].DATAA
iData[11] => Mux4.IN4
iData[11] => Mux28.IN4
iData[12] => Halfword[12].DATAA
iData[12] => Mux3.IN4
iData[12] => Mux27.IN4
iData[13] => Halfword[13].DATAA
iData[13] => Mux2.IN4
iData[13] => Mux26.IN4
iData[14] => Halfword[14].DATAA
iData[14] => Mux1.IN4
iData[14] => Mux25.IN4
iData[15] => Halfword[15].DATAA
iData[15] => Mux0.IN4
iData[15] => Mux24.IN4
iData[16] => Halfword[0].DATAB
iData[16] => Mux7.IN3
iData[16] => Mux23.IN5
iData[17] => Halfword[1].DATAB
iData[17] => Mux6.IN3
iData[17] => Mux22.IN5
iData[18] => Halfword[2].DATAB
iData[18] => Mux5.IN3
iData[18] => Mux21.IN5
iData[19] => Halfword[3].DATAB
iData[19] => Mux4.IN3
iData[19] => Mux20.IN5
iData[20] => Halfword[4].DATAB
iData[20] => Mux3.IN3
iData[20] => Mux19.IN5
iData[21] => Halfword[5].DATAB
iData[21] => Mux2.IN3
iData[21] => Mux18.IN5
iData[22] => Halfword[6].DATAB
iData[22] => Mux1.IN3
iData[22] => Mux17.IN5
iData[23] => Halfword[7].DATAB
iData[23] => Mux0.IN3
iData[23] => Mux16.IN5
iData[24] => Halfword[8].DATAB
iData[24] => Mux7.IN2
iData[24] => Mux15.IN5
iData[25] => Halfword[9].DATAB
iData[25] => Mux6.IN2
iData[25] => Mux14.IN5
iData[26] => Halfword[10].DATAB
iData[26] => Mux5.IN2
iData[26] => Mux13.IN5
iData[27] => Halfword[11].DATAB
iData[27] => Mux4.IN2
iData[27] => Mux12.IN5
iData[28] => Halfword[12].DATAB
iData[28] => Mux3.IN2
iData[28] => Mux11.IN5
iData[29] => Halfword[13].DATAB
iData[29] => Mux2.IN2
iData[29] => Mux10.IN5
iData[30] => Halfword[14].DATAB
iData[30] => Mux1.IN2
iData[30] => Mux9.IN5
iData[31] => Halfword[15].DATAB
iData[31] => Mux0.IN2
iData[31] => Mux8.IN5
oData[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
oData[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
oData[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
oData[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
oData[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
oData[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
oData[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
oData[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
oData[8] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
oData[9] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
oData[10] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
oData[11] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
oData[12] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
oData[13] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
oData[14] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
oData[15] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
oData[16] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
oData[17] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
oData[18] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
oData[19] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
oData[20] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
oData[21] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
oData[22] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
oData[23] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
oData[24] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
oData[25] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
oData[26] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
oData[27] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
oData[28] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
oData[29] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
oData[30] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
oData[31] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
oException <= oException.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA
iCLK => ~NO_FANOUT~
iCLKMem => iCLKMem.IN2
wReadEnable => wReadData[31].IN1
wWriteEnable => wMemWriteMB0.IN0
wWriteEnable => wMemWriteMB1.IN0
wByteEnable[0] => wByteEnable[0].IN2
wByteEnable[1] => wByteEnable[1].IN2
wByteEnable[2] => wByteEnable[2].IN2
wByteEnable[3] => wByteEnable[3].IN2
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[0] => LessThan2.IN64
wAddress[0] => LessThan3.IN64
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[1] => LessThan2.IN63
wAddress[1] => LessThan3.IN63
wAddress[2] => wAddress[2].IN2
wAddress[3] => wAddress[3].IN2
wAddress[4] => wAddress[4].IN2
wAddress[5] => wAddress[5].IN2
wAddress[6] => wAddress[6].IN2
wAddress[7] => wAddress[7].IN2
wAddress[8] => wAddress[8].IN2
wAddress[9] => wAddress[9].IN2
wAddress[10] => wAddress[10].IN2
wAddress[11] => wAddress[11].IN1
wAddress[12] => wAddress[12].IN1
wAddress[13] => LessThan0.IN51
wAddress[13] => LessThan1.IN51
wAddress[13] => LessThan2.IN51
wAddress[13] => LessThan3.IN51
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => LessThan2.IN50
wAddress[14] => LessThan3.IN50
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => LessThan2.IN49
wAddress[15] => LessThan3.IN49
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => LessThan2.IN48
wAddress[16] => LessThan3.IN48
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => LessThan2.IN47
wAddress[17] => LessThan3.IN47
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => LessThan2.IN46
wAddress[18] => LessThan3.IN46
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => LessThan2.IN45
wAddress[19] => LessThan3.IN45
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => LessThan2.IN44
wAddress[20] => LessThan3.IN44
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[21] => LessThan2.IN43
wAddress[21] => LessThan3.IN43
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[22] => LessThan2.IN42
wAddress[22] => LessThan3.IN42
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[23] => LessThan2.IN41
wAddress[23] => LessThan3.IN41
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[24] => LessThan2.IN40
wAddress[24] => LessThan3.IN40
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[25] => LessThan2.IN39
wAddress[25] => LessThan3.IN39
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[26] => LessThan2.IN38
wAddress[26] => LessThan3.IN38
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[27] => LessThan2.IN37
wAddress[27] => LessThan3.IN37
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[28] => LessThan2.IN36
wAddress[28] => LessThan3.IN36
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[29] => LessThan2.IN35
wAddress[29] => LessThan3.IN35
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[30] => LessThan2.IN34
wAddress[30] => LessThan3.IN34
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wAddress[31] => LessThan2.IN33
wAddress[31] => LessThan3.IN33
wWriteData[0] => wWriteData[0].IN2
wWriteData[1] => wWriteData[1].IN2
wWriteData[2] => wWriteData[2].IN2
wWriteData[3] => wWriteData[3].IN2
wWriteData[4] => wWriteData[4].IN2
wWriteData[5] => wWriteData[5].IN2
wWriteData[6] => wWriteData[6].IN2
wWriteData[7] => wWriteData[7].IN2
wWriteData[8] => wWriteData[8].IN2
wWriteData[9] => wWriteData[9].IN2
wWriteData[10] => wWriteData[10].IN2
wWriteData[11] => wWriteData[11].IN2
wWriteData[12] => wWriteData[12].IN2
wWriteData[13] => wWriteData[13].IN2
wWriteData[14] => wWriteData[14].IN2
wWriteData[15] => wWriteData[15].IN2
wWriteData[16] => wWriteData[16].IN2
wWriteData[17] => wWriteData[17].IN2
wWriteData[18] => wWriteData[18].IN2
wWriteData[19] => wWriteData[19].IN2
wWriteData[20] => wWriteData[20].IN2
wWriteData[21] => wWriteData[21].IN2
wWriteData[22] => wWriteData[22].IN2
wWriteData[23] => wWriteData[23].IN2
wWriteData[24] => wWriteData[24].IN2
wWriteData[25] => wWriteData[25].IN2
wWriteData[26] => wWriteData[26].IN2
wWriteData[27] => wWriteData[27].IN2
wWriteData[28] => wWriteData[28].IN2
wWriteData[29] => wWriteData[29].IN2
wWriteData[30] => wWriteData[30].IN2
wWriteData[31] => wWriteData[31].IN2
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
wren_a => altsyncram_cvk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cvk1:auto_generated.data_a[0]
data_a[1] => altsyncram_cvk1:auto_generated.data_a[1]
data_a[2] => altsyncram_cvk1:auto_generated.data_a[2]
data_a[3] => altsyncram_cvk1:auto_generated.data_a[3]
data_a[4] => altsyncram_cvk1:auto_generated.data_a[4]
data_a[5] => altsyncram_cvk1:auto_generated.data_a[5]
data_a[6] => altsyncram_cvk1:auto_generated.data_a[6]
data_a[7] => altsyncram_cvk1:auto_generated.data_a[7]
data_a[8] => altsyncram_cvk1:auto_generated.data_a[8]
data_a[9] => altsyncram_cvk1:auto_generated.data_a[9]
data_a[10] => altsyncram_cvk1:auto_generated.data_a[10]
data_a[11] => altsyncram_cvk1:auto_generated.data_a[11]
data_a[12] => altsyncram_cvk1:auto_generated.data_a[12]
data_a[13] => altsyncram_cvk1:auto_generated.data_a[13]
data_a[14] => altsyncram_cvk1:auto_generated.data_a[14]
data_a[15] => altsyncram_cvk1:auto_generated.data_a[15]
data_a[16] => altsyncram_cvk1:auto_generated.data_a[16]
data_a[17] => altsyncram_cvk1:auto_generated.data_a[17]
data_a[18] => altsyncram_cvk1:auto_generated.data_a[18]
data_a[19] => altsyncram_cvk1:auto_generated.data_a[19]
data_a[20] => altsyncram_cvk1:auto_generated.data_a[20]
data_a[21] => altsyncram_cvk1:auto_generated.data_a[21]
data_a[22] => altsyncram_cvk1:auto_generated.data_a[22]
data_a[23] => altsyncram_cvk1:auto_generated.data_a[23]
data_a[24] => altsyncram_cvk1:auto_generated.data_a[24]
data_a[25] => altsyncram_cvk1:auto_generated.data_a[25]
data_a[26] => altsyncram_cvk1:auto_generated.data_a[26]
data_a[27] => altsyncram_cvk1:auto_generated.data_a[27]
data_a[28] => altsyncram_cvk1:auto_generated.data_a[28]
data_a[29] => altsyncram_cvk1:auto_generated.data_a[29]
data_a[30] => altsyncram_cvk1:auto_generated.data_a[30]
data_a[31] => altsyncram_cvk1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cvk1:auto_generated.address_a[0]
address_a[1] => altsyncram_cvk1:auto_generated.address_a[1]
address_a[2] => altsyncram_cvk1:auto_generated.address_a[2]
address_a[3] => altsyncram_cvk1:auto_generated.address_a[3]
address_a[4] => altsyncram_cvk1:auto_generated.address_a[4]
address_a[5] => altsyncram_cvk1:auto_generated.address_a[5]
address_a[6] => altsyncram_cvk1:auto_generated.address_a[6]
address_a[7] => altsyncram_cvk1:auto_generated.address_a[7]
address_a[8] => altsyncram_cvk1:auto_generated.address_a[8]
address_a[9] => altsyncram_cvk1:auto_generated.address_a[9]
address_a[10] => altsyncram_cvk1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cvk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_cvk1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_cvk1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_cvk1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_cvk1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cvk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cvk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cvk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cvk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cvk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cvk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cvk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cvk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cvk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cvk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cvk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cvk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_cvk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_cvk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_cvk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_cvk1:auto_generated.q_a[15]
q_a[16] <= altsyncram_cvk1:auto_generated.q_a[16]
q_a[17] <= altsyncram_cvk1:auto_generated.q_a[17]
q_a[18] <= altsyncram_cvk1:auto_generated.q_a[18]
q_a[19] <= altsyncram_cvk1:auto_generated.q_a[19]
q_a[20] <= altsyncram_cvk1:auto_generated.q_a[20]
q_a[21] <= altsyncram_cvk1:auto_generated.q_a[21]
q_a[22] <= altsyncram_cvk1:auto_generated.q_a[22]
q_a[23] <= altsyncram_cvk1:auto_generated.q_a[23]
q_a[24] <= altsyncram_cvk1:auto_generated.q_a[24]
q_a[25] <= altsyncram_cvk1:auto_generated.q_a[25]
q_a[26] <= altsyncram_cvk1:auto_generated.q_a[26]
q_a[27] <= altsyncram_cvk1:auto_generated.q_a[27]
q_a[28] <= altsyncram_cvk1:auto_generated.q_a[28]
q_a[29] <= altsyncram_cvk1:auto_generated.q_a[29]
q_a[30] <= altsyncram_cvk1:auto_generated.q_a[30]
q_a[31] <= altsyncram_cvk1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated
address_a[0] => altsyncram_5eg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_5eg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_5eg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_5eg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_5eg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_5eg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_5eg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_5eg2:altsyncram1.address_a[7]
address_a[8] => altsyncram_5eg2:altsyncram1.address_a[8]
address_a[9] => altsyncram_5eg2:altsyncram1.address_a[9]
address_a[10] => altsyncram_5eg2:altsyncram1.address_a[10]
byteena_a[0] => altsyncram_5eg2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_5eg2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_5eg2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_5eg2:altsyncram1.byteena_a[3]
clock0 => altsyncram_5eg2:altsyncram1.clock0
data_a[0] => altsyncram_5eg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_5eg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_5eg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_5eg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_5eg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_5eg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_5eg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_5eg2:altsyncram1.data_a[7]
data_a[8] => altsyncram_5eg2:altsyncram1.data_a[8]
data_a[9] => altsyncram_5eg2:altsyncram1.data_a[9]
data_a[10] => altsyncram_5eg2:altsyncram1.data_a[10]
data_a[11] => altsyncram_5eg2:altsyncram1.data_a[11]
data_a[12] => altsyncram_5eg2:altsyncram1.data_a[12]
data_a[13] => altsyncram_5eg2:altsyncram1.data_a[13]
data_a[14] => altsyncram_5eg2:altsyncram1.data_a[14]
data_a[15] => altsyncram_5eg2:altsyncram1.data_a[15]
data_a[16] => altsyncram_5eg2:altsyncram1.data_a[16]
data_a[17] => altsyncram_5eg2:altsyncram1.data_a[17]
data_a[18] => altsyncram_5eg2:altsyncram1.data_a[18]
data_a[19] => altsyncram_5eg2:altsyncram1.data_a[19]
data_a[20] => altsyncram_5eg2:altsyncram1.data_a[20]
data_a[21] => altsyncram_5eg2:altsyncram1.data_a[21]
data_a[22] => altsyncram_5eg2:altsyncram1.data_a[22]
data_a[23] => altsyncram_5eg2:altsyncram1.data_a[23]
data_a[24] => altsyncram_5eg2:altsyncram1.data_a[24]
data_a[25] => altsyncram_5eg2:altsyncram1.data_a[25]
data_a[26] => altsyncram_5eg2:altsyncram1.data_a[26]
data_a[27] => altsyncram_5eg2:altsyncram1.data_a[27]
data_a[28] => altsyncram_5eg2:altsyncram1.data_a[28]
data_a[29] => altsyncram_5eg2:altsyncram1.data_a[29]
data_a[30] => altsyncram_5eg2:altsyncram1.data_a[30]
data_a[31] => altsyncram_5eg2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_5eg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_5eg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_5eg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_5eg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_5eg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_5eg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_5eg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_5eg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_5eg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_5eg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_5eg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_5eg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_5eg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_5eg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_5eg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_5eg2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_5eg2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_5eg2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_5eg2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_5eg2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_5eg2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_5eg2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_5eg2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_5eg2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_5eg2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_5eg2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_5eg2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_5eg2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_5eg2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_5eg2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_5eg2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_5eg2:altsyncram1.q_a[31]
wren_a => altsyncram_5eg2:altsyncram1.wren_a


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|altsyncram_5eg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE
wren_b => ram_block3a16.PORTBRE
wren_b => ram_block3a17.PORTBRE
wren_b => ram_block3a18.PORTBRE
wren_b => ram_block3a19.PORTBRE
wren_b => ram_block3a20.PORTBRE
wren_b => ram_block3a21.PORTBRE
wren_b => ram_block3a22.PORTBRE
wren_b => ram_block3a23.PORTBRE
wren_b => ram_block3a24.PORTBRE
wren_b => ram_block3a25.PORTBRE
wren_b => ram_block3a26.PORTBRE
wren_b => ram_block3a27.PORTBRE
wren_b => ram_block3a28.PORTBRE
wren_b => ram_block3a29.PORTBRE
wren_b => ram_block3a30.PORTBRE
wren_b => ram_block3a31.PORTBRE


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_cvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component
wren_a => altsyncram_44l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_44l1:auto_generated.data_a[0]
data_a[1] => altsyncram_44l1:auto_generated.data_a[1]
data_a[2] => altsyncram_44l1:auto_generated.data_a[2]
data_a[3] => altsyncram_44l1:auto_generated.data_a[3]
data_a[4] => altsyncram_44l1:auto_generated.data_a[4]
data_a[5] => altsyncram_44l1:auto_generated.data_a[5]
data_a[6] => altsyncram_44l1:auto_generated.data_a[6]
data_a[7] => altsyncram_44l1:auto_generated.data_a[7]
data_a[8] => altsyncram_44l1:auto_generated.data_a[8]
data_a[9] => altsyncram_44l1:auto_generated.data_a[9]
data_a[10] => altsyncram_44l1:auto_generated.data_a[10]
data_a[11] => altsyncram_44l1:auto_generated.data_a[11]
data_a[12] => altsyncram_44l1:auto_generated.data_a[12]
data_a[13] => altsyncram_44l1:auto_generated.data_a[13]
data_a[14] => altsyncram_44l1:auto_generated.data_a[14]
data_a[15] => altsyncram_44l1:auto_generated.data_a[15]
data_a[16] => altsyncram_44l1:auto_generated.data_a[16]
data_a[17] => altsyncram_44l1:auto_generated.data_a[17]
data_a[18] => altsyncram_44l1:auto_generated.data_a[18]
data_a[19] => altsyncram_44l1:auto_generated.data_a[19]
data_a[20] => altsyncram_44l1:auto_generated.data_a[20]
data_a[21] => altsyncram_44l1:auto_generated.data_a[21]
data_a[22] => altsyncram_44l1:auto_generated.data_a[22]
data_a[23] => altsyncram_44l1:auto_generated.data_a[23]
data_a[24] => altsyncram_44l1:auto_generated.data_a[24]
data_a[25] => altsyncram_44l1:auto_generated.data_a[25]
data_a[26] => altsyncram_44l1:auto_generated.data_a[26]
data_a[27] => altsyncram_44l1:auto_generated.data_a[27]
data_a[28] => altsyncram_44l1:auto_generated.data_a[28]
data_a[29] => altsyncram_44l1:auto_generated.data_a[29]
data_a[30] => altsyncram_44l1:auto_generated.data_a[30]
data_a[31] => altsyncram_44l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_44l1:auto_generated.address_a[0]
address_a[1] => altsyncram_44l1:auto_generated.address_a[1]
address_a[2] => altsyncram_44l1:auto_generated.address_a[2]
address_a[3] => altsyncram_44l1:auto_generated.address_a[3]
address_a[4] => altsyncram_44l1:auto_generated.address_a[4]
address_a[5] => altsyncram_44l1:auto_generated.address_a[5]
address_a[6] => altsyncram_44l1:auto_generated.address_a[6]
address_a[7] => altsyncram_44l1:auto_generated.address_a[7]
address_a[8] => altsyncram_44l1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_44l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_44l1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_44l1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_44l1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_44l1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_44l1:auto_generated.q_a[0]
q_a[1] <= altsyncram_44l1:auto_generated.q_a[1]
q_a[2] <= altsyncram_44l1:auto_generated.q_a[2]
q_a[3] <= altsyncram_44l1:auto_generated.q_a[3]
q_a[4] <= altsyncram_44l1:auto_generated.q_a[4]
q_a[5] <= altsyncram_44l1:auto_generated.q_a[5]
q_a[6] <= altsyncram_44l1:auto_generated.q_a[6]
q_a[7] <= altsyncram_44l1:auto_generated.q_a[7]
q_a[8] <= altsyncram_44l1:auto_generated.q_a[8]
q_a[9] <= altsyncram_44l1:auto_generated.q_a[9]
q_a[10] <= altsyncram_44l1:auto_generated.q_a[10]
q_a[11] <= altsyncram_44l1:auto_generated.q_a[11]
q_a[12] <= altsyncram_44l1:auto_generated.q_a[12]
q_a[13] <= altsyncram_44l1:auto_generated.q_a[13]
q_a[14] <= altsyncram_44l1:auto_generated.q_a[14]
q_a[15] <= altsyncram_44l1:auto_generated.q_a[15]
q_a[16] <= altsyncram_44l1:auto_generated.q_a[16]
q_a[17] <= altsyncram_44l1:auto_generated.q_a[17]
q_a[18] <= altsyncram_44l1:auto_generated.q_a[18]
q_a[19] <= altsyncram_44l1:auto_generated.q_a[19]
q_a[20] <= altsyncram_44l1:auto_generated.q_a[20]
q_a[21] <= altsyncram_44l1:auto_generated.q_a[21]
q_a[22] <= altsyncram_44l1:auto_generated.q_a[22]
q_a[23] <= altsyncram_44l1:auto_generated.q_a[23]
q_a[24] <= altsyncram_44l1:auto_generated.q_a[24]
q_a[25] <= altsyncram_44l1:auto_generated.q_a[25]
q_a[26] <= altsyncram_44l1:auto_generated.q_a[26]
q_a[27] <= altsyncram_44l1:auto_generated.q_a[27]
q_a[28] <= altsyncram_44l1:auto_generated.q_a[28]
q_a[29] <= altsyncram_44l1:auto_generated.q_a[29]
q_a[30] <= altsyncram_44l1:auto_generated.q_a[30]
q_a[31] <= altsyncram_44l1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated
address_a[0] => altsyncram_dfg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_dfg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_dfg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_dfg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_dfg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_dfg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_dfg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_dfg2:altsyncram1.address_a[7]
address_a[8] => altsyncram_dfg2:altsyncram1.address_a[8]
byteena_a[0] => altsyncram_dfg2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_dfg2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_dfg2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_dfg2:altsyncram1.byteena_a[3]
clock0 => altsyncram_dfg2:altsyncram1.clock0
data_a[0] => altsyncram_dfg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_dfg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_dfg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_dfg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_dfg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_dfg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_dfg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_dfg2:altsyncram1.data_a[7]
data_a[8] => altsyncram_dfg2:altsyncram1.data_a[8]
data_a[9] => altsyncram_dfg2:altsyncram1.data_a[9]
data_a[10] => altsyncram_dfg2:altsyncram1.data_a[10]
data_a[11] => altsyncram_dfg2:altsyncram1.data_a[11]
data_a[12] => altsyncram_dfg2:altsyncram1.data_a[12]
data_a[13] => altsyncram_dfg2:altsyncram1.data_a[13]
data_a[14] => altsyncram_dfg2:altsyncram1.data_a[14]
data_a[15] => altsyncram_dfg2:altsyncram1.data_a[15]
data_a[16] => altsyncram_dfg2:altsyncram1.data_a[16]
data_a[17] => altsyncram_dfg2:altsyncram1.data_a[17]
data_a[18] => altsyncram_dfg2:altsyncram1.data_a[18]
data_a[19] => altsyncram_dfg2:altsyncram1.data_a[19]
data_a[20] => altsyncram_dfg2:altsyncram1.data_a[20]
data_a[21] => altsyncram_dfg2:altsyncram1.data_a[21]
data_a[22] => altsyncram_dfg2:altsyncram1.data_a[22]
data_a[23] => altsyncram_dfg2:altsyncram1.data_a[23]
data_a[24] => altsyncram_dfg2:altsyncram1.data_a[24]
data_a[25] => altsyncram_dfg2:altsyncram1.data_a[25]
data_a[26] => altsyncram_dfg2:altsyncram1.data_a[26]
data_a[27] => altsyncram_dfg2:altsyncram1.data_a[27]
data_a[28] => altsyncram_dfg2:altsyncram1.data_a[28]
data_a[29] => altsyncram_dfg2:altsyncram1.data_a[29]
data_a[30] => altsyncram_dfg2:altsyncram1.data_a[30]
data_a[31] => altsyncram_dfg2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_dfg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_dfg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_dfg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_dfg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_dfg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_dfg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_dfg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_dfg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_dfg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_dfg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_dfg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_dfg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_dfg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_dfg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_dfg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_dfg2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_dfg2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_dfg2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_dfg2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_dfg2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_dfg2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_dfg2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_dfg2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_dfg2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_dfg2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_dfg2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_dfg2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_dfg2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_dfg2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_dfg2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_dfg2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_dfg2:altsyncram1.q_a[31]
wren_a => altsyncram_dfg2:altsyncram1.wren_a


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|altsyncram_dfg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE
wren_b => ram_block3a16.PORTBRE
wren_b => ram_block3a17.PORTBRE
wren_b => ram_block3a18.PORTBRE
wren_b => ram_block3a19.PORTBRE
wren_b => ram_block3a20.PORTBRE
wren_b => ram_block3a21.PORTBRE
wren_b => ram_block3a22.PORTBRE
wren_b => ram_block3a23.PORTBRE
wren_b => ram_block3a24.PORTBRE
wren_b => ram_block3a25.PORTBRE
wren_b => ram_block3a26.PORTBRE
wren_b => ram_block3a27.PORTBRE
wren_b => ram_block3a28.PORTBRE
wren_b => ram_block3a29.PORTBRE
wren_b => ram_block3a30.PORTBRE
wren_b => ram_block3a31.PORTBRE


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_44l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE
iCLK => ~NO_FANOUT~
iCLKMem => iCLKMem.IN3
wReadEnable => wReadData[31].IN1
wWriteEnable => wMemWriteMB0.IN0
wWriteEnable => wMemWriteMB1.IN0
wByteEnable[0] => wByteEnable[0].IN2
wByteEnable[1] => wByteEnable[1].IN2
wByteEnable[2] => wByteEnable[2].IN2
wByteEnable[3] => wByteEnable[3].IN2
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[0] => LessThan2.IN64
wAddress[0] => LessThan3.IN64
wAddress[0] => LessThan4.IN64
wAddress[0] => LessThan5.IN64
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[1] => LessThan2.IN63
wAddress[1] => LessThan3.IN63
wAddress[1] => LessThan4.IN63
wAddress[1] => LessThan5.IN63
wAddress[2] => wAddress[2].IN3
wAddress[3] => wAddress[3].IN3
wAddress[4] => wAddress[4].IN3
wAddress[5] => wAddress[5].IN3
wAddress[6] => wAddress[6].IN3
wAddress[7] => wAddress[7].IN3
wAddress[8] => wAddress[8].IN3
wAddress[9] => wAddress[9].IN2
wAddress[10] => wAddress[10].IN2
wAddress[11] => wAddress[11].IN2
wAddress[12] => wAddress[12].IN2
wAddress[13] => wAddress[13].IN1
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => LessThan2.IN50
wAddress[14] => LessThan3.IN50
wAddress[14] => LessThan4.IN50
wAddress[14] => LessThan5.IN50
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => LessThan2.IN49
wAddress[15] => LessThan3.IN49
wAddress[15] => LessThan4.IN49
wAddress[15] => LessThan5.IN49
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => LessThan2.IN48
wAddress[16] => LessThan3.IN48
wAddress[16] => LessThan4.IN48
wAddress[16] => LessThan5.IN48
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => LessThan2.IN47
wAddress[17] => LessThan3.IN47
wAddress[17] => LessThan4.IN47
wAddress[17] => LessThan5.IN47
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => LessThan2.IN46
wAddress[18] => LessThan3.IN46
wAddress[18] => LessThan4.IN46
wAddress[18] => LessThan5.IN46
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => LessThan2.IN45
wAddress[19] => LessThan3.IN45
wAddress[19] => LessThan4.IN45
wAddress[19] => LessThan5.IN45
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => LessThan2.IN44
wAddress[20] => LessThan3.IN44
wAddress[20] => LessThan4.IN44
wAddress[20] => LessThan5.IN44
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[21] => LessThan2.IN43
wAddress[21] => LessThan3.IN43
wAddress[21] => LessThan4.IN43
wAddress[21] => LessThan5.IN43
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[22] => LessThan2.IN42
wAddress[22] => LessThan3.IN42
wAddress[22] => LessThan4.IN42
wAddress[22] => LessThan5.IN42
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[23] => LessThan2.IN41
wAddress[23] => LessThan3.IN41
wAddress[23] => LessThan4.IN41
wAddress[23] => LessThan5.IN41
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[24] => LessThan2.IN40
wAddress[24] => LessThan3.IN40
wAddress[24] => LessThan4.IN40
wAddress[24] => LessThan5.IN40
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[25] => LessThan2.IN39
wAddress[25] => LessThan3.IN39
wAddress[25] => LessThan4.IN39
wAddress[25] => LessThan5.IN39
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[26] => LessThan2.IN38
wAddress[26] => LessThan3.IN38
wAddress[26] => LessThan4.IN38
wAddress[26] => LessThan5.IN38
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[27] => LessThan2.IN37
wAddress[27] => LessThan3.IN37
wAddress[27] => LessThan4.IN37
wAddress[27] => LessThan5.IN37
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[28] => LessThan2.IN36
wAddress[28] => LessThan3.IN36
wAddress[28] => LessThan4.IN36
wAddress[28] => LessThan5.IN36
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[29] => LessThan2.IN35
wAddress[29] => LessThan3.IN35
wAddress[29] => LessThan4.IN35
wAddress[29] => LessThan5.IN35
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[30] => LessThan2.IN34
wAddress[30] => LessThan3.IN34
wAddress[30] => LessThan4.IN34
wAddress[30] => LessThan5.IN34
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wAddress[31] => LessThan2.IN33
wAddress[31] => LessThan3.IN33
wAddress[31] => LessThan4.IN33
wAddress[31] => LessThan5.IN33
wWriteData[0] => wWriteData[0].IN2
wWriteData[1] => wWriteData[1].IN2
wWriteData[2] => wWriteData[2].IN2
wWriteData[3] => wWriteData[3].IN2
wWriteData[4] => wWriteData[4].IN2
wWriteData[5] => wWriteData[5].IN2
wWriteData[6] => wWriteData[6].IN2
wWriteData[7] => wWriteData[7].IN2
wWriteData[8] => wWriteData[8].IN2
wWriteData[9] => wWriteData[9].IN2
wWriteData[10] => wWriteData[10].IN2
wWriteData[11] => wWriteData[11].IN2
wWriteData[12] => wWriteData[12].IN2
wWriteData[13] => wWriteData[13].IN2
wWriteData[14] => wWriteData[14].IN2
wWriteData[15] => wWriteData[15].IN2
wWriteData[16] => wWriteData[16].IN2
wWriteData[17] => wWriteData[17].IN2
wWriteData[18] => wWriteData[18].IN2
wWriteData[19] => wWriteData[19].IN2
wWriteData[20] => wWriteData[20].IN2
wWriteData[21] => wWriteData[21].IN2
wWriteData[22] => wWriteData[22].IN2
wWriteData[23] => wWriteData[23].IN2
wWriteData[24] => wWriteData[24].IN2
wWriteData[25] => wWriteData[25].IN2
wWriteData[26] => wWriteData[26].IN2
wWriteData[27] => wWriteData[27].IN2
wWriteData[28] => wWriteData[28].IN2
wWriteData[29] => wWriteData[29].IN2
wWriteData[30] => wWriteData[30].IN2
wWriteData[31] => wWriteData[31].IN2
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ird1:auto_generated.address_a[0]
address_a[1] => altsyncram_ird1:auto_generated.address_a[1]
address_a[2] => altsyncram_ird1:auto_generated.address_a[2]
address_a[3] => altsyncram_ird1:auto_generated.address_a[3]
address_a[4] => altsyncram_ird1:auto_generated.address_a[4]
address_a[5] => altsyncram_ird1:auto_generated.address_a[5]
address_a[6] => altsyncram_ird1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ird1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ird1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ird1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ird1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ird1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ird1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ird1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ird1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ird1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ird1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ird1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ird1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ird1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ird1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ird1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ird1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ird1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ird1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ird1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ird1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ird1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ird1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ird1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ird1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ird1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ird1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ird1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ird1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ird1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ird1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ird1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ird1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ird1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated
address_a[0] => altsyncram_o1d2:altsyncram1.address_a[0]
address_a[1] => altsyncram_o1d2:altsyncram1.address_a[1]
address_a[2] => altsyncram_o1d2:altsyncram1.address_a[2]
address_a[3] => altsyncram_o1d2:altsyncram1.address_a[3]
address_a[4] => altsyncram_o1d2:altsyncram1.address_a[4]
address_a[5] => altsyncram_o1d2:altsyncram1.address_a[5]
address_a[6] => altsyncram_o1d2:altsyncram1.address_a[6]
clock0 => altsyncram_o1d2:altsyncram1.clock0
q_a[0] <= altsyncram_o1d2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_o1d2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_o1d2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_o1d2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_o1d2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_o1d2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_o1d2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_o1d2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_o1d2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_o1d2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_o1d2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_o1d2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_o1d2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_o1d2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_o1d2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_o1d2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_o1d2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_o1d2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_o1d2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_o1d2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_o1d2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_o1d2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_o1d2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_o1d2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_o1d2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_o1d2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_o1d2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_o1d2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_o1d2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_o1d2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_o1d2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_o1d2:altsyncram1.q_a[31]


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|altsyncram_o1d2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE
wren_b => ram_block3a16.PORTBRE
wren_b => ram_block3a17.PORTBRE
wren_b => ram_block3a18.PORTBRE
wren_b => ram_block3a19.PORTBRE
wren_b => ram_block3a20.PORTBRE
wren_b => ram_block3a21.PORTBRE
wren_b => ram_block3a22.PORTBRE
wren_b => ram_block3a23.PORTBRE
wren_b => ram_block3a24.PORTBRE
wren_b => ram_block3a25.PORTBRE
wren_b => ram_block3a26.PORTBRE
wren_b => ram_block3a27.PORTBRE
wren_b => ram_block3a28.PORTBRE
wren_b => ram_block3a29.PORTBRE
wren_b => ram_block3a30.PORTBRE
wren_b => ram_block3a31.PORTBRE


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_ird1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
wren_a => altsyncram_bvk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bvk1:auto_generated.data_a[0]
data_a[1] => altsyncram_bvk1:auto_generated.data_a[1]
data_a[2] => altsyncram_bvk1:auto_generated.data_a[2]
data_a[3] => altsyncram_bvk1:auto_generated.data_a[3]
data_a[4] => altsyncram_bvk1:auto_generated.data_a[4]
data_a[5] => altsyncram_bvk1:auto_generated.data_a[5]
data_a[6] => altsyncram_bvk1:auto_generated.data_a[6]
data_a[7] => altsyncram_bvk1:auto_generated.data_a[7]
data_a[8] => altsyncram_bvk1:auto_generated.data_a[8]
data_a[9] => altsyncram_bvk1:auto_generated.data_a[9]
data_a[10] => altsyncram_bvk1:auto_generated.data_a[10]
data_a[11] => altsyncram_bvk1:auto_generated.data_a[11]
data_a[12] => altsyncram_bvk1:auto_generated.data_a[12]
data_a[13] => altsyncram_bvk1:auto_generated.data_a[13]
data_a[14] => altsyncram_bvk1:auto_generated.data_a[14]
data_a[15] => altsyncram_bvk1:auto_generated.data_a[15]
data_a[16] => altsyncram_bvk1:auto_generated.data_a[16]
data_a[17] => altsyncram_bvk1:auto_generated.data_a[17]
data_a[18] => altsyncram_bvk1:auto_generated.data_a[18]
data_a[19] => altsyncram_bvk1:auto_generated.data_a[19]
data_a[20] => altsyncram_bvk1:auto_generated.data_a[20]
data_a[21] => altsyncram_bvk1:auto_generated.data_a[21]
data_a[22] => altsyncram_bvk1:auto_generated.data_a[22]
data_a[23] => altsyncram_bvk1:auto_generated.data_a[23]
data_a[24] => altsyncram_bvk1:auto_generated.data_a[24]
data_a[25] => altsyncram_bvk1:auto_generated.data_a[25]
data_a[26] => altsyncram_bvk1:auto_generated.data_a[26]
data_a[27] => altsyncram_bvk1:auto_generated.data_a[27]
data_a[28] => altsyncram_bvk1:auto_generated.data_a[28]
data_a[29] => altsyncram_bvk1:auto_generated.data_a[29]
data_a[30] => altsyncram_bvk1:auto_generated.data_a[30]
data_a[31] => altsyncram_bvk1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bvk1:auto_generated.address_a[0]
address_a[1] => altsyncram_bvk1:auto_generated.address_a[1]
address_a[2] => altsyncram_bvk1:auto_generated.address_a[2]
address_a[3] => altsyncram_bvk1:auto_generated.address_a[3]
address_a[4] => altsyncram_bvk1:auto_generated.address_a[4]
address_a[5] => altsyncram_bvk1:auto_generated.address_a[5]
address_a[6] => altsyncram_bvk1:auto_generated.address_a[6]
address_a[7] => altsyncram_bvk1:auto_generated.address_a[7]
address_a[8] => altsyncram_bvk1:auto_generated.address_a[8]
address_a[9] => altsyncram_bvk1:auto_generated.address_a[9]
address_a[10] => altsyncram_bvk1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bvk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_bvk1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_bvk1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_bvk1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_bvk1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bvk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bvk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bvk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bvk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bvk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_bvk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_bvk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_bvk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_bvk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_bvk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_bvk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_bvk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_bvk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_bvk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_bvk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_bvk1:auto_generated.q_a[15]
q_a[16] <= altsyncram_bvk1:auto_generated.q_a[16]
q_a[17] <= altsyncram_bvk1:auto_generated.q_a[17]
q_a[18] <= altsyncram_bvk1:auto_generated.q_a[18]
q_a[19] <= altsyncram_bvk1:auto_generated.q_a[19]
q_a[20] <= altsyncram_bvk1:auto_generated.q_a[20]
q_a[21] <= altsyncram_bvk1:auto_generated.q_a[21]
q_a[22] <= altsyncram_bvk1:auto_generated.q_a[22]
q_a[23] <= altsyncram_bvk1:auto_generated.q_a[23]
q_a[24] <= altsyncram_bvk1:auto_generated.q_a[24]
q_a[25] <= altsyncram_bvk1:auto_generated.q_a[25]
q_a[26] <= altsyncram_bvk1:auto_generated.q_a[26]
q_a[27] <= altsyncram_bvk1:auto_generated.q_a[27]
q_a[28] <= altsyncram_bvk1:auto_generated.q_a[28]
q_a[29] <= altsyncram_bvk1:auto_generated.q_a[29]
q_a[30] <= altsyncram_bvk1:auto_generated.q_a[30]
q_a[31] <= altsyncram_bvk1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated
address_a[0] => altsyncram_6eg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_6eg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_6eg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_6eg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_6eg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_6eg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_6eg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_6eg2:altsyncram1.address_a[7]
address_a[8] => altsyncram_6eg2:altsyncram1.address_a[8]
address_a[9] => altsyncram_6eg2:altsyncram1.address_a[9]
address_a[10] => altsyncram_6eg2:altsyncram1.address_a[10]
byteena_a[0] => altsyncram_6eg2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_6eg2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_6eg2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_6eg2:altsyncram1.byteena_a[3]
clock0 => altsyncram_6eg2:altsyncram1.clock0
data_a[0] => altsyncram_6eg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_6eg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_6eg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_6eg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_6eg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_6eg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_6eg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_6eg2:altsyncram1.data_a[7]
data_a[8] => altsyncram_6eg2:altsyncram1.data_a[8]
data_a[9] => altsyncram_6eg2:altsyncram1.data_a[9]
data_a[10] => altsyncram_6eg2:altsyncram1.data_a[10]
data_a[11] => altsyncram_6eg2:altsyncram1.data_a[11]
data_a[12] => altsyncram_6eg2:altsyncram1.data_a[12]
data_a[13] => altsyncram_6eg2:altsyncram1.data_a[13]
data_a[14] => altsyncram_6eg2:altsyncram1.data_a[14]
data_a[15] => altsyncram_6eg2:altsyncram1.data_a[15]
data_a[16] => altsyncram_6eg2:altsyncram1.data_a[16]
data_a[17] => altsyncram_6eg2:altsyncram1.data_a[17]
data_a[18] => altsyncram_6eg2:altsyncram1.data_a[18]
data_a[19] => altsyncram_6eg2:altsyncram1.data_a[19]
data_a[20] => altsyncram_6eg2:altsyncram1.data_a[20]
data_a[21] => altsyncram_6eg2:altsyncram1.data_a[21]
data_a[22] => altsyncram_6eg2:altsyncram1.data_a[22]
data_a[23] => altsyncram_6eg2:altsyncram1.data_a[23]
data_a[24] => altsyncram_6eg2:altsyncram1.data_a[24]
data_a[25] => altsyncram_6eg2:altsyncram1.data_a[25]
data_a[26] => altsyncram_6eg2:altsyncram1.data_a[26]
data_a[27] => altsyncram_6eg2:altsyncram1.data_a[27]
data_a[28] => altsyncram_6eg2:altsyncram1.data_a[28]
data_a[29] => altsyncram_6eg2:altsyncram1.data_a[29]
data_a[30] => altsyncram_6eg2:altsyncram1.data_a[30]
data_a[31] => altsyncram_6eg2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_6eg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_6eg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_6eg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_6eg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_6eg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_6eg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_6eg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_6eg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_6eg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_6eg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_6eg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_6eg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_6eg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_6eg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_6eg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_6eg2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_6eg2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_6eg2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_6eg2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_6eg2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_6eg2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_6eg2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_6eg2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_6eg2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_6eg2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_6eg2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_6eg2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_6eg2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_6eg2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_6eg2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_6eg2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_6eg2:altsyncram1.q_a[31]
wren_a => altsyncram_6eg2:altsyncram1.wren_a


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|altsyncram_6eg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE
wren_b => ram_block3a16.PORTBRE
wren_b => ram_block3a17.PORTBRE
wren_b => ram_block3a18.PORTBRE
wren_b => ram_block3a19.PORTBRE
wren_b => ram_block3a20.PORTBRE
wren_b => ram_block3a21.PORTBRE
wren_b => ram_block3a22.PORTBRE
wren_b => ram_block3a23.PORTBRE
wren_b => ram_block3a24.PORTBRE
wren_b => ram_block3a25.PORTBRE
wren_b => ram_block3a26.PORTBRE
wren_b => ram_block3a27.PORTBRE
wren_b => ram_block3a28.PORTBRE
wren_b => ram_block3a29.PORTBRE
wren_b => ram_block3a30.PORTBRE
wren_b => ram_block3a31.PORTBRE


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_bvk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component
wren_a => altsyncram_37l1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_37l1:auto_generated.data_a[0]
data_a[1] => altsyncram_37l1:auto_generated.data_a[1]
data_a[2] => altsyncram_37l1:auto_generated.data_a[2]
data_a[3] => altsyncram_37l1:auto_generated.data_a[3]
data_a[4] => altsyncram_37l1:auto_generated.data_a[4]
data_a[5] => altsyncram_37l1:auto_generated.data_a[5]
data_a[6] => altsyncram_37l1:auto_generated.data_a[6]
data_a[7] => altsyncram_37l1:auto_generated.data_a[7]
data_a[8] => altsyncram_37l1:auto_generated.data_a[8]
data_a[9] => altsyncram_37l1:auto_generated.data_a[9]
data_a[10] => altsyncram_37l1:auto_generated.data_a[10]
data_a[11] => altsyncram_37l1:auto_generated.data_a[11]
data_a[12] => altsyncram_37l1:auto_generated.data_a[12]
data_a[13] => altsyncram_37l1:auto_generated.data_a[13]
data_a[14] => altsyncram_37l1:auto_generated.data_a[14]
data_a[15] => altsyncram_37l1:auto_generated.data_a[15]
data_a[16] => altsyncram_37l1:auto_generated.data_a[16]
data_a[17] => altsyncram_37l1:auto_generated.data_a[17]
data_a[18] => altsyncram_37l1:auto_generated.data_a[18]
data_a[19] => altsyncram_37l1:auto_generated.data_a[19]
data_a[20] => altsyncram_37l1:auto_generated.data_a[20]
data_a[21] => altsyncram_37l1:auto_generated.data_a[21]
data_a[22] => altsyncram_37l1:auto_generated.data_a[22]
data_a[23] => altsyncram_37l1:auto_generated.data_a[23]
data_a[24] => altsyncram_37l1:auto_generated.data_a[24]
data_a[25] => altsyncram_37l1:auto_generated.data_a[25]
data_a[26] => altsyncram_37l1:auto_generated.data_a[26]
data_a[27] => altsyncram_37l1:auto_generated.data_a[27]
data_a[28] => altsyncram_37l1:auto_generated.data_a[28]
data_a[29] => altsyncram_37l1:auto_generated.data_a[29]
data_a[30] => altsyncram_37l1:auto_generated.data_a[30]
data_a[31] => altsyncram_37l1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_37l1:auto_generated.address_a[0]
address_a[1] => altsyncram_37l1:auto_generated.address_a[1]
address_a[2] => altsyncram_37l1:auto_generated.address_a[2]
address_a[3] => altsyncram_37l1:auto_generated.address_a[3]
address_a[4] => altsyncram_37l1:auto_generated.address_a[4]
address_a[5] => altsyncram_37l1:auto_generated.address_a[5]
address_a[6] => altsyncram_37l1:auto_generated.address_a[6]
address_a[7] => altsyncram_37l1:auto_generated.address_a[7]
address_a[8] => altsyncram_37l1:auto_generated.address_a[8]
address_a[9] => altsyncram_37l1:auto_generated.address_a[9]
address_a[10] => altsyncram_37l1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_37l1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_37l1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_37l1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_37l1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_37l1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_37l1:auto_generated.q_a[0]
q_a[1] <= altsyncram_37l1:auto_generated.q_a[1]
q_a[2] <= altsyncram_37l1:auto_generated.q_a[2]
q_a[3] <= altsyncram_37l1:auto_generated.q_a[3]
q_a[4] <= altsyncram_37l1:auto_generated.q_a[4]
q_a[5] <= altsyncram_37l1:auto_generated.q_a[5]
q_a[6] <= altsyncram_37l1:auto_generated.q_a[6]
q_a[7] <= altsyncram_37l1:auto_generated.q_a[7]
q_a[8] <= altsyncram_37l1:auto_generated.q_a[8]
q_a[9] <= altsyncram_37l1:auto_generated.q_a[9]
q_a[10] <= altsyncram_37l1:auto_generated.q_a[10]
q_a[11] <= altsyncram_37l1:auto_generated.q_a[11]
q_a[12] <= altsyncram_37l1:auto_generated.q_a[12]
q_a[13] <= altsyncram_37l1:auto_generated.q_a[13]
q_a[14] <= altsyncram_37l1:auto_generated.q_a[14]
q_a[15] <= altsyncram_37l1:auto_generated.q_a[15]
q_a[16] <= altsyncram_37l1:auto_generated.q_a[16]
q_a[17] <= altsyncram_37l1:auto_generated.q_a[17]
q_a[18] <= altsyncram_37l1:auto_generated.q_a[18]
q_a[19] <= altsyncram_37l1:auto_generated.q_a[19]
q_a[20] <= altsyncram_37l1:auto_generated.q_a[20]
q_a[21] <= altsyncram_37l1:auto_generated.q_a[21]
q_a[22] <= altsyncram_37l1:auto_generated.q_a[22]
q_a[23] <= altsyncram_37l1:auto_generated.q_a[23]
q_a[24] <= altsyncram_37l1:auto_generated.q_a[24]
q_a[25] <= altsyncram_37l1:auto_generated.q_a[25]
q_a[26] <= altsyncram_37l1:auto_generated.q_a[26]
q_a[27] <= altsyncram_37l1:auto_generated.q_a[27]
q_a[28] <= altsyncram_37l1:auto_generated.q_a[28]
q_a[29] <= altsyncram_37l1:auto_generated.q_a[29]
q_a[30] <= altsyncram_37l1:auto_generated.q_a[30]
q_a[31] <= altsyncram_37l1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated
address_a[0] => altsyncram_clg2:altsyncram1.address_a[0]
address_a[1] => altsyncram_clg2:altsyncram1.address_a[1]
address_a[2] => altsyncram_clg2:altsyncram1.address_a[2]
address_a[3] => altsyncram_clg2:altsyncram1.address_a[3]
address_a[4] => altsyncram_clg2:altsyncram1.address_a[4]
address_a[5] => altsyncram_clg2:altsyncram1.address_a[5]
address_a[6] => altsyncram_clg2:altsyncram1.address_a[6]
address_a[7] => altsyncram_clg2:altsyncram1.address_a[7]
address_a[8] => altsyncram_clg2:altsyncram1.address_a[8]
address_a[9] => altsyncram_clg2:altsyncram1.address_a[9]
address_a[10] => altsyncram_clg2:altsyncram1.address_a[10]
byteena_a[0] => altsyncram_clg2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_clg2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_clg2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_clg2:altsyncram1.byteena_a[3]
clock0 => altsyncram_clg2:altsyncram1.clock0
data_a[0] => altsyncram_clg2:altsyncram1.data_a[0]
data_a[1] => altsyncram_clg2:altsyncram1.data_a[1]
data_a[2] => altsyncram_clg2:altsyncram1.data_a[2]
data_a[3] => altsyncram_clg2:altsyncram1.data_a[3]
data_a[4] => altsyncram_clg2:altsyncram1.data_a[4]
data_a[5] => altsyncram_clg2:altsyncram1.data_a[5]
data_a[6] => altsyncram_clg2:altsyncram1.data_a[6]
data_a[7] => altsyncram_clg2:altsyncram1.data_a[7]
data_a[8] => altsyncram_clg2:altsyncram1.data_a[8]
data_a[9] => altsyncram_clg2:altsyncram1.data_a[9]
data_a[10] => altsyncram_clg2:altsyncram1.data_a[10]
data_a[11] => altsyncram_clg2:altsyncram1.data_a[11]
data_a[12] => altsyncram_clg2:altsyncram1.data_a[12]
data_a[13] => altsyncram_clg2:altsyncram1.data_a[13]
data_a[14] => altsyncram_clg2:altsyncram1.data_a[14]
data_a[15] => altsyncram_clg2:altsyncram1.data_a[15]
data_a[16] => altsyncram_clg2:altsyncram1.data_a[16]
data_a[17] => altsyncram_clg2:altsyncram1.data_a[17]
data_a[18] => altsyncram_clg2:altsyncram1.data_a[18]
data_a[19] => altsyncram_clg2:altsyncram1.data_a[19]
data_a[20] => altsyncram_clg2:altsyncram1.data_a[20]
data_a[21] => altsyncram_clg2:altsyncram1.data_a[21]
data_a[22] => altsyncram_clg2:altsyncram1.data_a[22]
data_a[23] => altsyncram_clg2:altsyncram1.data_a[23]
data_a[24] => altsyncram_clg2:altsyncram1.data_a[24]
data_a[25] => altsyncram_clg2:altsyncram1.data_a[25]
data_a[26] => altsyncram_clg2:altsyncram1.data_a[26]
data_a[27] => altsyncram_clg2:altsyncram1.data_a[27]
data_a[28] => altsyncram_clg2:altsyncram1.data_a[28]
data_a[29] => altsyncram_clg2:altsyncram1.data_a[29]
data_a[30] => altsyncram_clg2:altsyncram1.data_a[30]
data_a[31] => altsyncram_clg2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_clg2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_clg2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_clg2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_clg2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_clg2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_clg2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_clg2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_clg2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_clg2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_clg2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_clg2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_clg2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_clg2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_clg2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_clg2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_clg2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_clg2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_clg2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_clg2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_clg2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_clg2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_clg2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_clg2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_clg2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_clg2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_clg2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_clg2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_clg2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_clg2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_clg2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_clg2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_clg2:altsyncram1.q_a[31]
wren_a => altsyncram_clg2:altsyncram1.wren_a


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|altsyncram_clg2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBRE
wren_b => ram_block3a1.PORTBRE
wren_b => ram_block3a2.PORTBRE
wren_b => ram_block3a3.PORTBRE
wren_b => ram_block3a4.PORTBRE
wren_b => ram_block3a5.PORTBRE
wren_b => ram_block3a6.PORTBRE
wren_b => ram_block3a7.PORTBRE
wren_b => ram_block3a8.PORTBRE
wren_b => ram_block3a9.PORTBRE
wren_b => ram_block3a10.PORTBRE
wren_b => ram_block3a11.PORTBRE
wren_b => ram_block3a12.PORTBRE
wren_b => ram_block3a13.PORTBRE
wren_b => ram_block3a14.PORTBRE
wren_b => ram_block3a15.PORTBRE
wren_b => ram_block3a16.PORTBRE
wren_b => ram_block3a17.PORTBRE
wren_b => ram_block3a18.PORTBRE
wren_b => ram_block3a19.PORTBRE
wren_b => ram_block3a20.PORTBRE
wren_b => ram_block3a21.PORTBRE
wren_b => ram_block3a22.PORTBRE
wren_b => ram_block3a23.PORTBRE
wren_b => ram_block3a24.PORTBRE
wren_b => ram_block3a25.PORTBRE
wren_b => ram_block3a26.PORTBRE
wren_b => ram_block3a27.PORTBRE
wren_b => ram_block3a28.PORTBRE
wren_b => ram_block3a29.PORTBRE
wren_b => ram_block3a30.PORTBRE
wren_b => ram_block3a31.PORTBRE


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_37l1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|SRAM_Interface:SRAM0
iCLK => ~NO_FANOUT~
iCLKMem => MemWritten.CLK
iCLKMem => oSRAM_CLK.DATAIN
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_DQ[16] <> SRAM_DQ[16]
SRAM_DQ[17] <> SRAM_DQ[17]
SRAM_DQ[18] <> SRAM_DQ[18]
SRAM_DQ[19] <> SRAM_DQ[19]
SRAM_DQ[20] <> SRAM_DQ[20]
SRAM_DQ[21] <> SRAM_DQ[21]
SRAM_DQ[22] <> SRAM_DQ[22]
SRAM_DQ[23] <> SRAM_DQ[23]
SRAM_DQ[24] <> SRAM_DQ[24]
SRAM_DQ[25] <> SRAM_DQ[25]
SRAM_DQ[26] <> SRAM_DQ[26]
SRAM_DQ[27] <> SRAM_DQ[27]
SRAM_DQ[28] <> SRAM_DQ[28]
SRAM_DQ[29] <> SRAM_DQ[29]
SRAM_DQ[30] <> SRAM_DQ[30]
SRAM_DQ[31] <> SRAM_DQ[31]
oSRAM_A[0] <= wAddress[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[1] <= wAddress[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[2] <= wAddress[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[3] <= wAddress[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[4] <= wAddress[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[5] <= wAddress[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[6] <= wAddress[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[7] <= wAddress[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[8] <= wAddress[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[9] <= wAddress[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[10] <= wAddress[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[11] <= wAddress[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[12] <= wAddress[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[13] <= wAddress[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[14] <= wAddress[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[15] <= wAddress[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[16] <= wAddress[18].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[17] <= wAddress[19].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_A[18] <= wAddress[20].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADSC_N <= <VCC>
oSRAM_ADSP_N <= oSRAM_ADSP_N.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADV_N <= <VCC>
oSRAM_BE_N[0] <= wByteEnable[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_BE_N[1] <= wByteEnable[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_BE_N[2] <= wByteEnable[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_BE_N[3] <= wByteEnable[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_CE1_N <= <GND>
oSRAM_CE2 <= <VCC>
oSRAM_CE3_N <= <GND>
oSRAM_CLK <= iCLKMem.DB_MAX_OUTPUT_PORT_TYPE
oSRAM_GW_N <= <VCC>
oSRAM_OE_N <= <GND>
oSRAM_WE_N <= wSRAMWrite.DB_MAX_OUTPUT_PORT_TYPE
wReadEnable => wReadData[31].IN1
wWriteEnable => comb.IN1
wByteEnable[0] => oSRAM_BE_N[0].DATAIN
wByteEnable[1] => oSRAM_BE_N[1].DATAIN
wByteEnable[2] => oSRAM_BE_N[2].DATAIN
wByteEnable[3] => oSRAM_BE_N[3].DATAIN
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[2] => LessThan0.IN62
wAddress[2] => LessThan1.IN62
wAddress[2] => oSRAM_A[0].DATAIN
wAddress[3] => LessThan0.IN61
wAddress[3] => LessThan1.IN61
wAddress[3] => oSRAM_A[1].DATAIN
wAddress[4] => LessThan0.IN60
wAddress[4] => LessThan1.IN60
wAddress[4] => oSRAM_A[2].DATAIN
wAddress[5] => LessThan0.IN59
wAddress[5] => LessThan1.IN59
wAddress[5] => oSRAM_A[3].DATAIN
wAddress[6] => LessThan0.IN58
wAddress[6] => LessThan1.IN58
wAddress[6] => oSRAM_A[4].DATAIN
wAddress[7] => LessThan0.IN57
wAddress[7] => LessThan1.IN57
wAddress[7] => oSRAM_A[5].DATAIN
wAddress[8] => LessThan0.IN56
wAddress[8] => LessThan1.IN56
wAddress[8] => oSRAM_A[6].DATAIN
wAddress[9] => LessThan0.IN55
wAddress[9] => LessThan1.IN55
wAddress[9] => oSRAM_A[7].DATAIN
wAddress[10] => LessThan0.IN54
wAddress[10] => LessThan1.IN54
wAddress[10] => oSRAM_A[8].DATAIN
wAddress[11] => LessThan0.IN53
wAddress[11] => LessThan1.IN53
wAddress[11] => oSRAM_A[9].DATAIN
wAddress[12] => LessThan0.IN52
wAddress[12] => LessThan1.IN52
wAddress[12] => oSRAM_A[10].DATAIN
wAddress[13] => LessThan0.IN51
wAddress[13] => LessThan1.IN51
wAddress[13] => oSRAM_A[11].DATAIN
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => oSRAM_A[12].DATAIN
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => oSRAM_A[13].DATAIN
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => oSRAM_A[14].DATAIN
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => oSRAM_A[15].DATAIN
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => oSRAM_A[16].DATAIN
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => oSRAM_A[17].DATAIN
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => oSRAM_A[18].DATAIN
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wWriteData[0] => SRAM_DQ[0].DATAIN
wWriteData[1] => SRAM_DQ[1].DATAIN
wWriteData[2] => SRAM_DQ[2].DATAIN
wWriteData[3] => SRAM_DQ[3].DATAIN
wWriteData[4] => SRAM_DQ[4].DATAIN
wWriteData[5] => SRAM_DQ[5].DATAIN
wWriteData[6] => SRAM_DQ[6].DATAIN
wWriteData[7] => SRAM_DQ[7].DATAIN
wWriteData[8] => SRAM_DQ[8].DATAIN
wWriteData[9] => SRAM_DQ[9].DATAIN
wWriteData[10] => SRAM_DQ[10].DATAIN
wWriteData[11] => SRAM_DQ[11].DATAIN
wWriteData[12] => SRAM_DQ[12].DATAIN
wWriteData[13] => SRAM_DQ[13].DATAIN
wWriteData[14] => SRAM_DQ[14].DATAIN
wWriteData[15] => SRAM_DQ[15].DATAIN
wWriteData[16] => SRAM_DQ[16].DATAIN
wWriteData[17] => SRAM_DQ[17].DATAIN
wWriteData[18] => SRAM_DQ[18].DATAIN
wWriteData[19] => SRAM_DQ[19].DATAIN
wWriteData[20] => SRAM_DQ[20].DATAIN
wWriteData[21] => SRAM_DQ[21].DATAIN
wWriteData[22] => SRAM_DQ[22].DATAIN
wWriteData[23] => SRAM_DQ[23].DATAIN
wWriteData[24] => SRAM_DQ[24].DATAIN
wWriteData[25] => SRAM_DQ[25].DATAIN
wWriteData[26] => SRAM_DQ[26].DATAIN
wWriteData[27] => SRAM_DQ[27].DATAIN
wWriteData[28] => SRAM_DQ[28].DATAIN
wWriteData[29] => SRAM_DQ[29].DATAIN
wWriteData[30] => SRAM_DQ[30].DATAIN
wWriteData[31] => SRAM_DQ[31].DATAIN
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7
HEX0_D[0] <= Decoder7:Dec0.Out
HEX0_D[1] <= Decoder7:Dec0.Out
HEX0_D[2] <= Decoder7:Dec0.Out
HEX0_D[3] <= Decoder7:Dec0.Out
HEX0_D[4] <= Decoder7:Dec0.Out
HEX0_D[5] <= Decoder7:Dec0.Out
HEX0_D[6] <= Decoder7:Dec0.Out
HEX1_D[0] <= Decoder7:Dec1.Out
HEX1_D[1] <= Decoder7:Dec1.Out
HEX1_D[2] <= Decoder7:Dec1.Out
HEX1_D[3] <= Decoder7:Dec1.Out
HEX1_D[4] <= Decoder7:Dec1.Out
HEX1_D[5] <= Decoder7:Dec1.Out
HEX1_D[6] <= Decoder7:Dec1.Out
HEX2_D[0] <= Decoder7:Dec2.Out
HEX2_D[1] <= Decoder7:Dec2.Out
HEX2_D[2] <= Decoder7:Dec2.Out
HEX2_D[3] <= Decoder7:Dec2.Out
HEX2_D[4] <= Decoder7:Dec2.Out
HEX2_D[5] <= Decoder7:Dec2.Out
HEX2_D[6] <= Decoder7:Dec2.Out
HEX3_D[0] <= Decoder7:Dec3.Out
HEX3_D[1] <= Decoder7:Dec3.Out
HEX3_D[2] <= Decoder7:Dec3.Out
HEX3_D[3] <= Decoder7:Dec3.Out
HEX3_D[4] <= Decoder7:Dec3.Out
HEX3_D[5] <= Decoder7:Dec3.Out
HEX3_D[6] <= Decoder7:Dec3.Out
HEX4_D[0] <= Decoder7:Dec4.Out
HEX4_D[1] <= Decoder7:Dec4.Out
HEX4_D[2] <= Decoder7:Dec4.Out
HEX4_D[3] <= Decoder7:Dec4.Out
HEX4_D[4] <= Decoder7:Dec4.Out
HEX4_D[5] <= Decoder7:Dec4.Out
HEX4_D[6] <= Decoder7:Dec4.Out
HEX5_D[0] <= Decoder7:Dec5.Out
HEX5_D[1] <= Decoder7:Dec5.Out
HEX5_D[2] <= Decoder7:Dec5.Out
HEX5_D[3] <= Decoder7:Dec5.Out
HEX5_D[4] <= Decoder7:Dec5.Out
HEX5_D[5] <= Decoder7:Dec5.Out
HEX5_D[6] <= Decoder7:Dec5.Out
HEX6_D[0] <= Decoder7:Dec6.Out
HEX6_D[1] <= Decoder7:Dec6.Out
HEX6_D[2] <= Decoder7:Dec6.Out
HEX6_D[3] <= Decoder7:Dec6.Out
HEX6_D[4] <= Decoder7:Dec6.Out
HEX6_D[5] <= Decoder7:Dec6.Out
HEX6_D[6] <= Decoder7:Dec6.Out
HEX7_D[0] <= Decoder7:Dec7.Out
HEX7_D[1] <= Decoder7:Dec7.Out
HEX7_D[2] <= Decoder7:Dec7.Out
HEX7_D[3] <= Decoder7:Dec7.Out
HEX7_D[4] <= Decoder7:Dec7.Out
HEX7_D[5] <= Decoder7:Dec7.Out
HEX7_D[6] <= Decoder7:Dec7.Out
HEX0_DP <= <VCC>
HEX1_DP <= <VCC>
HEX2_DP <= <VCC>
HEX3_DP <= <VCC>
HEX4_DP <= <VCC>
HEX5_DP <= <VCC>
HEX6_DP <= <VCC>
HEX7_DP <= <VCC>
Output[0] => Output[0].IN1
Output[1] => Output[1].IN1
Output[2] => Output[2].IN1
Output[3] => Output[3].IN1
Output[4] => Output[4].IN1
Output[5] => Output[5].IN1
Output[6] => Output[6].IN1
Output[7] => Output[7].IN1
Output[8] => Output[8].IN1
Output[9] => Output[9].IN1
Output[10] => Output[10].IN1
Output[11] => Output[11].IN1
Output[12] => Output[12].IN1
Output[13] => Output[13].IN1
Output[14] => Output[14].IN1
Output[15] => Output[15].IN1
Output[16] => Output[16].IN1
Output[17] => Output[17].IN1
Output[18] => Output[18].IN1
Output[19] => Output[19].IN1
Output[20] => Output[20].IN1
Output[21] => Output[21].IN1
Output[22] => Output[22].IN1
Output[23] => Output[23].IN1
Output[24] => Output[24].IN1
Output[25] => Output[25].IN1
Output[26] => Output[26].IN1
Output[27] => Output[27].IN1
Output[28] => Output[28].IN1
Output[29] => Output[29].IN1
Output[30] => Output[30].IN1
Output[31] => Output[31].IN1


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec0
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec1
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec2
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec3
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec4
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec5
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec6
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:DisplayI7|Decoder7:Dec7
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0
iRST => _.IN1
iCLK_50 => iCLK_50.IN1
CLK => CLK.IN1
oVGA_CLOCK <= VgaAdapter:VGA0.VGA_CLK
oVGA_HS <= VgaAdapter:VGA0.VGA_HS
oVGA_VS <= VgaAdapter:VGA0.VGA_VS
oVGA_BLANK_N <= VgaAdapter:VGA0.VGA_BLANK
oVGA_SYNC_N <= VgaAdapter:VGA0.VGA_SYNC
oVGA_R[0] <= VgaAdapter:VGA0.VGA_R
oVGA_R[1] <= VgaAdapter:VGA0.VGA_R
oVGA_R[2] <= VgaAdapter:VGA0.VGA_R
oVGA_R[3] <= VgaAdapter:VGA0.VGA_R
oVGA_R[4] <= VgaAdapter:VGA0.VGA_R
oVGA_R[5] <= VgaAdapter:VGA0.VGA_R
oVGA_R[6] <= VgaAdapter:VGA0.VGA_R
oVGA_R[7] <= VgaAdapter:VGA0.VGA_R
oVGA_R[8] <= VgaAdapter:VGA0.VGA_R
oVGA_R[9] <= VgaAdapter:VGA0.VGA_R
oVGA_G[0] <= VgaAdapter:VGA0.VGA_G
oVGA_G[1] <= VgaAdapter:VGA0.VGA_G
oVGA_G[2] <= VgaAdapter:VGA0.VGA_G
oVGA_G[3] <= VgaAdapter:VGA0.VGA_G
oVGA_G[4] <= VgaAdapter:VGA0.VGA_G
oVGA_G[5] <= VgaAdapter:VGA0.VGA_G
oVGA_G[6] <= VgaAdapter:VGA0.VGA_G
oVGA_G[7] <= VgaAdapter:VGA0.VGA_G
oVGA_G[8] <= VgaAdapter:VGA0.VGA_G
oVGA_G[9] <= VgaAdapter:VGA0.VGA_G
oVGA_B[0] <= VgaAdapter:VGA0.VGA_B
oVGA_B[1] <= VgaAdapter:VGA0.VGA_B
oVGA_B[2] <= VgaAdapter:VGA0.VGA_B
oVGA_B[3] <= VgaAdapter:VGA0.VGA_B
oVGA_B[4] <= VgaAdapter:VGA0.VGA_B
oVGA_B[5] <= VgaAdapter:VGA0.VGA_B
oVGA_B[6] <= VgaAdapter:VGA0.VGA_B
oVGA_B[7] <= VgaAdapter:VGA0.VGA_B
oVGA_B[8] <= VgaAdapter:VGA0.VGA_B
oVGA_B[9] <= VgaAdapter:VGA0.VGA_B
oVGASelect[0] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[1] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[2] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[3] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[4] <= VgaAdapter:VGA0.oVGASelect
iVGARead[0] => iVGARead[0].IN1
iVGARead[1] => iVGARead[1].IN1
iVGARead[2] => iVGARead[2].IN1
iVGARead[3] => iVGARead[3].IN1
iVGARead[4] => iVGARead[4].IN1
iVGARead[5] => iVGARead[5].IN1
iVGARead[6] => iVGARead[6].IN1
iVGARead[7] => iVGARead[7].IN1
iVGARead[8] => iVGARead[8].IN1
iVGARead[9] => iVGARead[9].IN1
iVGARead[10] => iVGARead[10].IN1
iVGARead[11] => iVGARead[11].IN1
iVGARead[12] => iVGARead[12].IN1
iVGARead[13] => iVGARead[13].IN1
iVGARead[14] => iVGARead[14].IN1
iVGARead[15] => iVGARead[15].IN1
iVGARead[16] => iVGARead[16].IN1
iVGARead[17] => iVGARead[17].IN1
iVGARead[18] => iVGARead[18].IN1
iVGARead[19] => iVGARead[19].IN1
iVGARead[20] => iVGARead[20].IN1
iVGARead[21] => iVGARead[21].IN1
iVGARead[22] => iVGARead[22].IN1
iVGARead[23] => iVGARead[23].IN1
iVGARead[24] => iVGARead[24].IN1
iVGARead[25] => iVGARead[25].IN1
iVGARead[26] => iVGARead[26].IN1
iVGARead[27] => iVGARead[27].IN1
iVGARead[28] => iVGARead[28].IN1
iVGARead[29] => iVGARead[29].IN1
iVGARead[30] => iVGARead[30].IN1
iVGARead[31] => iVGARead[31].IN1
iDebugEnable => iDebugEnable.IN1
wReadEnable => wReadData[31].IN1
wWriteEnable => wWriteEnable.IN1
wByteEnable[0] => ByteSelect.DATAA
wByteEnable[1] => ByteSelect.DATAA
wByteEnable[2] => ByteSelect.DATAA
wByteEnable[3] => ByteSelect.DATAA
wAddress[0] => wAddress[0].IN1
wAddress[1] => wAddress[1].IN1
wAddress[2] => wAddress[2].IN1
wAddress[3] => wAddress[3].IN1
wAddress[4] => wAddress[4].IN1
wAddress[5] => wAddress[5].IN1
wAddress[6] => wAddress[6].IN1
wAddress[7] => wAddress[7].IN1
wAddress[8] => wAddress[8].IN1
wAddress[9] => wAddress[9].IN1
wAddress[10] => wAddress[10].IN1
wAddress[11] => wAddress[11].IN1
wAddress[12] => wAddress[12].IN1
wAddress[13] => wAddress[13].IN1
wAddress[14] => wAddress[14].IN1
wAddress[15] => wAddress[15].IN1
wAddress[16] => wAddress[16].IN1
wAddress[17] => wAddress[17].IN1
wAddress[18] => wAddress[18].IN1
wAddress[19] => wAddress[19].IN1
wAddress[20] => wAddress[20].IN1
wAddress[21] => wAddress[21].IN1
wAddress[22] => wAddress[22].IN1
wAddress[23] => wAddress[23].IN1
wAddress[24] => wAddress[24].IN1
wAddress[25] => wAddress[25].IN1
wAddress[26] => wAddress[26].IN1
wAddress[27] => wAddress[27].IN1
wAddress[28] => wAddress[28].IN1
wAddress[29] => wAddress[29].IN1
wAddress[30] => wAddress[30].IN1
wAddress[31] => wAddress[31].IN1
wWriteData[0] => wWriteData[0].IN1
wWriteData[1] => wWriteData[1].IN1
wWriteData[2] => wWriteData[2].IN1
wWriteData[3] => wWriteData[3].IN1
wWriteData[4] => wWriteData[4].IN1
wWriteData[5] => wWriteData[5].IN1
wWriteData[6] => wWriteData[6].IN1
wWriteData[7] => wWriteData[7].IN1
wWriteData[8] => wWriteData[8].IN1
wWriteData[9] => wWriteData[9].IN1
wWriteData[10] => wWriteData[10].IN1
wWriteData[11] => wWriteData[11].IN1
wWriteData[12] => wWriteData[12].IN1
wWriteData[13] => wWriteData[13].IN1
wWriteData[14] => wWriteData[14].IN1
wWriteData[15] => wWriteData[15].IN1
wWriteData[16] => wWriteData[16].IN1
wWriteData[17] => wWriteData[17].IN1
wWriteData[18] => wWriteData[18].IN1
wWriteData[19] => wWriteData[19].IN1
wWriteData[20] => wWriteData[20].IN1
wWriteData[21] => wWriteData[21].IN1
wWriteData[22] => wWriteData[22].IN1
wWriteData[23] => wWriteData[23].IN1
wWriteData[24] => wWriteData[24].IN1
wWriteData[25] => wWriteData[25].IN1
wWriteData[26] => wWriteData[26].IN1
wWriteData[27] => wWriteData[27].IN1
wWriteData[28] => wWriteData[28].IN1
wWriteData[29] => wWriteData[29].IN1
wWriteData[30] => wWriteData[30].IN1
wWriteData[31] => wWriteData[31].IN1
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
iCLK => comb.IN0
CLOCK_50 => CLOCK_50.IN2
color_in[0] => color_in[0].IN1
color_in[1] => color_in[1].IN1
color_in[2] => color_in[2].IN1
color_in[3] => color_in[3].IN1
color_in[4] => color_in[4].IN1
color_in[5] => color_in[5].IN1
color_in[6] => color_in[6].IN1
color_in[7] => color_in[7].IN1
color_in[8] => color_in[8].IN1
color_in[9] => color_in[9].IN1
color_in[10] => color_in[10].IN1
color_in[11] => color_in[11].IN1
color_in[12] => color_in[12].IN1
color_in[13] => color_in[13].IN1
color_in[14] => color_in[14].IN1
color_in[15] => color_in[15].IN1
color_in[16] => color_in[16].IN1
color_in[17] => color_in[17].IN1
color_in[18] => color_in[18].IN1
color_in[19] => color_in[19].IN1
color_in[20] => color_in[20].IN1
color_in[21] => color_in[21].IN1
color_in[22] => color_in[22].IN1
color_in[23] => color_in[23].IN1
color_in[24] => color_in[24].IN1
color_in[25] => color_in[25].IN1
color_in[26] => color_in[26].IN1
color_in[27] => color_in[27].IN1
color_in[28] => color_in[28].IN1
color_in[29] => color_in[29].IN1
color_in[30] => color_in[30].IN1
color_in[31] => color_in[31].IN1
color_out[0] <= MemoryVGA:memVGA.q_b
color_out[1] <= MemoryVGA:memVGA.q_b
color_out[2] <= MemoryVGA:memVGA.q_b
color_out[3] <= MemoryVGA:memVGA.q_b
color_out[4] <= MemoryVGA:memVGA.q_b
color_out[5] <= MemoryVGA:memVGA.q_b
color_out[6] <= MemoryVGA:memVGA.q_b
color_out[7] <= MemoryVGA:memVGA.q_b
color_out[8] <= MemoryVGA:memVGA.q_b
color_out[9] <= MemoryVGA:memVGA.q_b
color_out[10] <= MemoryVGA:memVGA.q_b
color_out[11] <= MemoryVGA:memVGA.q_b
color_out[12] <= MemoryVGA:memVGA.q_b
color_out[13] <= MemoryVGA:memVGA.q_b
color_out[14] <= MemoryVGA:memVGA.q_b
color_out[15] <= MemoryVGA:memVGA.q_b
color_out[16] <= MemoryVGA:memVGA.q_b
color_out[17] <= MemoryVGA:memVGA.q_b
color_out[18] <= MemoryVGA:memVGA.q_b
color_out[19] <= MemoryVGA:memVGA.q_b
color_out[20] <= MemoryVGA:memVGA.q_b
color_out[21] <= MemoryVGA:memVGA.q_b
color_out[22] <= MemoryVGA:memVGA.q_b
color_out[23] <= MemoryVGA:memVGA.q_b
color_out[24] <= MemoryVGA:memVGA.q_b
color_out[25] <= MemoryVGA:memVGA.q_b
color_out[26] <= MemoryVGA:memVGA.q_b
color_out[27] <= MemoryVGA:memVGA.q_b
color_out[28] <= MemoryVGA:memVGA.q_b
color_out[29] <= MemoryVGA:memVGA.q_b
color_out[30] <= MemoryVGA:memVGA.q_b
color_out[31] <= MemoryVGA:memVGA.q_b
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
iMemWrite => comb.IN1
VGA_R[0] <= RegDisplay:RegDisp0.oPixel
VGA_R[1] <= RegDisplay:RegDisp0.oPixel
VGA_R[2] <= RegDisplay:RegDisp0.oPixel
VGA_R[3] <= RegDisplay:RegDisp0.oPixel
VGA_R[4] <= RegDisplay:RegDisp0.oPixel
VGA_R[5] <= RegDisplay:RegDisp0.oPixel
VGA_R[6] <= RegDisplay:RegDisp0.oPixel
VGA_R[7] <= RegDisplay:RegDisp0.oPixel
VGA_R[8] <= RegDisplay:RegDisp0.oPixel
VGA_R[9] <= RegDisplay:RegDisp0.oPixel
VGA_G[0] <= RegDisplay:RegDisp0.oPixel
VGA_G[1] <= RegDisplay:RegDisp0.oPixel
VGA_G[2] <= RegDisplay:RegDisp0.oPixel
VGA_G[3] <= RegDisplay:RegDisp0.oPixel
VGA_G[4] <= RegDisplay:RegDisp0.oPixel
VGA_G[5] <= RegDisplay:RegDisp0.oPixel
VGA_G[6] <= RegDisplay:RegDisp0.oPixel
VGA_G[7] <= RegDisplay:RegDisp0.oPixel
VGA_G[8] <= RegDisplay:RegDisp0.oPixel
VGA_G[9] <= RegDisplay:RegDisp0.oPixel
VGA_B[0] <= RegDisplay:RegDisp0.oPixel
VGA_B[1] <= RegDisplay:RegDisp0.oPixel
VGA_B[2] <= RegDisplay:RegDisp0.oPixel
VGA_B[3] <= RegDisplay:RegDisp0.oPixel
VGA_B[4] <= RegDisplay:RegDisp0.oPixel
VGA_B[5] <= RegDisplay:RegDisp0.oPixel
VGA_B[6] <= RegDisplay:RegDisp0.oPixel
VGA_B[7] <= RegDisplay:RegDisp0.oPixel
VGA_B[8] <= RegDisplay:RegDisp0.oPixel
VGA_B[9] <= RegDisplay:RegDisp0.oPixel
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
iByteEnable[0] => iByteEnable[0].IN1
iByteEnable[1] => iByteEnable[1].IN1
iByteEnable[2] => iByteEnable[2].IN1
iByteEnable[3] => iByteEnable[3].IN1
oVGASelect[0] <= RegDisplay:RegDisp0.oSelect
oVGASelect[1] <= RegDisplay:RegDisp0.oSelect
oVGASelect[2] <= RegDisplay:RegDisp0.oSelect
oVGASelect[3] <= RegDisplay:RegDisp0.oSelect
oVGASelect[4] <= RegDisplay:RegDisp0.oSelect
iVGARead[0] => iVGARead[0].IN1
iVGARead[1] => iVGARead[1].IN1
iVGARead[2] => iVGARead[2].IN1
iVGARead[3] => iVGARead[3].IN1
iVGARead[4] => iVGARead[4].IN1
iVGARead[5] => iVGARead[5].IN1
iVGARead[6] => iVGARead[6].IN1
iVGARead[7] => iVGARead[7].IN1
iVGARead[8] => iVGARead[8].IN1
iVGARead[9] => iVGARead[9].IN1
iVGARead[10] => iVGARead[10].IN1
iVGARead[11] => iVGARead[11].IN1
iVGARead[12] => iVGARead[12].IN1
iVGARead[13] => iVGARead[13].IN1
iVGARead[14] => iVGARead[14].IN1
iVGARead[15] => iVGARead[15].IN1
iVGARead[16] => iVGARead[16].IN1
iVGARead[17] => iVGARead[17].IN1
iVGARead[18] => iVGARead[18].IN1
iVGARead[19] => iVGARead[19].IN1
iVGARead[20] => iVGARead[20].IN1
iVGARead[21] => iVGARead[21].IN1
iVGARead[22] => iVGARead[22].IN1
iVGARead[23] => iVGARead[23].IN1
iVGARead[24] => iVGARead[24].IN1
iVGARead[25] => iVGARead[25].IN1
iVGARead[26] => iVGARead[26].IN1
iVGARead[27] => iVGARead[27].IN1
iVGARead[28] => iVGARead[28].IN1
iVGARead[29] => iVGARead[29].IN1
iVGARead[30] => iVGARead[30].IN1
iVGARead[31] => iVGARead[31].IN1
iDebugEnable => iDebugEnable.IN1


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component
wren_a => altsyncram_4id2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_4id2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4id2:auto_generated.data_a[0]
data_a[1] => altsyncram_4id2:auto_generated.data_a[1]
data_a[2] => altsyncram_4id2:auto_generated.data_a[2]
data_a[3] => altsyncram_4id2:auto_generated.data_a[3]
data_a[4] => altsyncram_4id2:auto_generated.data_a[4]
data_a[5] => altsyncram_4id2:auto_generated.data_a[5]
data_a[6] => altsyncram_4id2:auto_generated.data_a[6]
data_a[7] => altsyncram_4id2:auto_generated.data_a[7]
data_a[8] => altsyncram_4id2:auto_generated.data_a[8]
data_a[9] => altsyncram_4id2:auto_generated.data_a[9]
data_a[10] => altsyncram_4id2:auto_generated.data_a[10]
data_a[11] => altsyncram_4id2:auto_generated.data_a[11]
data_a[12] => altsyncram_4id2:auto_generated.data_a[12]
data_a[13] => altsyncram_4id2:auto_generated.data_a[13]
data_a[14] => altsyncram_4id2:auto_generated.data_a[14]
data_a[15] => altsyncram_4id2:auto_generated.data_a[15]
data_a[16] => altsyncram_4id2:auto_generated.data_a[16]
data_a[17] => altsyncram_4id2:auto_generated.data_a[17]
data_a[18] => altsyncram_4id2:auto_generated.data_a[18]
data_a[19] => altsyncram_4id2:auto_generated.data_a[19]
data_a[20] => altsyncram_4id2:auto_generated.data_a[20]
data_a[21] => altsyncram_4id2:auto_generated.data_a[21]
data_a[22] => altsyncram_4id2:auto_generated.data_a[22]
data_a[23] => altsyncram_4id2:auto_generated.data_a[23]
data_a[24] => altsyncram_4id2:auto_generated.data_a[24]
data_a[25] => altsyncram_4id2:auto_generated.data_a[25]
data_a[26] => altsyncram_4id2:auto_generated.data_a[26]
data_a[27] => altsyncram_4id2:auto_generated.data_a[27]
data_a[28] => altsyncram_4id2:auto_generated.data_a[28]
data_a[29] => altsyncram_4id2:auto_generated.data_a[29]
data_a[30] => altsyncram_4id2:auto_generated.data_a[30]
data_a[31] => altsyncram_4id2:auto_generated.data_a[31]
data_b[0] => altsyncram_4id2:auto_generated.data_b[0]
data_b[1] => altsyncram_4id2:auto_generated.data_b[1]
data_b[2] => altsyncram_4id2:auto_generated.data_b[2]
data_b[3] => altsyncram_4id2:auto_generated.data_b[3]
data_b[4] => altsyncram_4id2:auto_generated.data_b[4]
data_b[5] => altsyncram_4id2:auto_generated.data_b[5]
data_b[6] => altsyncram_4id2:auto_generated.data_b[6]
data_b[7] => altsyncram_4id2:auto_generated.data_b[7]
data_b[8] => altsyncram_4id2:auto_generated.data_b[8]
data_b[9] => altsyncram_4id2:auto_generated.data_b[9]
data_b[10] => altsyncram_4id2:auto_generated.data_b[10]
data_b[11] => altsyncram_4id2:auto_generated.data_b[11]
data_b[12] => altsyncram_4id2:auto_generated.data_b[12]
data_b[13] => altsyncram_4id2:auto_generated.data_b[13]
data_b[14] => altsyncram_4id2:auto_generated.data_b[14]
data_b[15] => altsyncram_4id2:auto_generated.data_b[15]
data_b[16] => altsyncram_4id2:auto_generated.data_b[16]
data_b[17] => altsyncram_4id2:auto_generated.data_b[17]
data_b[18] => altsyncram_4id2:auto_generated.data_b[18]
data_b[19] => altsyncram_4id2:auto_generated.data_b[19]
data_b[20] => altsyncram_4id2:auto_generated.data_b[20]
data_b[21] => altsyncram_4id2:auto_generated.data_b[21]
data_b[22] => altsyncram_4id2:auto_generated.data_b[22]
data_b[23] => altsyncram_4id2:auto_generated.data_b[23]
data_b[24] => altsyncram_4id2:auto_generated.data_b[24]
data_b[25] => altsyncram_4id2:auto_generated.data_b[25]
data_b[26] => altsyncram_4id2:auto_generated.data_b[26]
data_b[27] => altsyncram_4id2:auto_generated.data_b[27]
data_b[28] => altsyncram_4id2:auto_generated.data_b[28]
data_b[29] => altsyncram_4id2:auto_generated.data_b[29]
data_b[30] => altsyncram_4id2:auto_generated.data_b[30]
data_b[31] => altsyncram_4id2:auto_generated.data_b[31]
address_a[0] => altsyncram_4id2:auto_generated.address_a[0]
address_a[1] => altsyncram_4id2:auto_generated.address_a[1]
address_a[2] => altsyncram_4id2:auto_generated.address_a[2]
address_a[3] => altsyncram_4id2:auto_generated.address_a[3]
address_a[4] => altsyncram_4id2:auto_generated.address_a[4]
address_a[5] => altsyncram_4id2:auto_generated.address_a[5]
address_a[6] => altsyncram_4id2:auto_generated.address_a[6]
address_a[7] => altsyncram_4id2:auto_generated.address_a[7]
address_a[8] => altsyncram_4id2:auto_generated.address_a[8]
address_a[9] => altsyncram_4id2:auto_generated.address_a[9]
address_a[10] => altsyncram_4id2:auto_generated.address_a[10]
address_a[11] => altsyncram_4id2:auto_generated.address_a[11]
address_a[12] => altsyncram_4id2:auto_generated.address_a[12]
address_a[13] => altsyncram_4id2:auto_generated.address_a[13]
address_a[14] => altsyncram_4id2:auto_generated.address_a[14]
address_b[0] => altsyncram_4id2:auto_generated.address_b[0]
address_b[1] => altsyncram_4id2:auto_generated.address_b[1]
address_b[2] => altsyncram_4id2:auto_generated.address_b[2]
address_b[3] => altsyncram_4id2:auto_generated.address_b[3]
address_b[4] => altsyncram_4id2:auto_generated.address_b[4]
address_b[5] => altsyncram_4id2:auto_generated.address_b[5]
address_b[6] => altsyncram_4id2:auto_generated.address_b[6]
address_b[7] => altsyncram_4id2:auto_generated.address_b[7]
address_b[8] => altsyncram_4id2:auto_generated.address_b[8]
address_b[9] => altsyncram_4id2:auto_generated.address_b[9]
address_b[10] => altsyncram_4id2:auto_generated.address_b[10]
address_b[11] => altsyncram_4id2:auto_generated.address_b[11]
address_b[12] => altsyncram_4id2:auto_generated.address_b[12]
address_b[13] => altsyncram_4id2:auto_generated.address_b[13]
address_b[14] => altsyncram_4id2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4id2:auto_generated.clock0
clock1 => altsyncram_4id2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_4id2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_4id2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_4id2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_4id2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_4id2:auto_generated.q_a[0]
q_a[1] <= altsyncram_4id2:auto_generated.q_a[1]
q_a[2] <= altsyncram_4id2:auto_generated.q_a[2]
q_a[3] <= altsyncram_4id2:auto_generated.q_a[3]
q_a[4] <= altsyncram_4id2:auto_generated.q_a[4]
q_a[5] <= altsyncram_4id2:auto_generated.q_a[5]
q_a[6] <= altsyncram_4id2:auto_generated.q_a[6]
q_a[7] <= altsyncram_4id2:auto_generated.q_a[7]
q_a[8] <= altsyncram_4id2:auto_generated.q_a[8]
q_a[9] <= altsyncram_4id2:auto_generated.q_a[9]
q_a[10] <= altsyncram_4id2:auto_generated.q_a[10]
q_a[11] <= altsyncram_4id2:auto_generated.q_a[11]
q_a[12] <= altsyncram_4id2:auto_generated.q_a[12]
q_a[13] <= altsyncram_4id2:auto_generated.q_a[13]
q_a[14] <= altsyncram_4id2:auto_generated.q_a[14]
q_a[15] <= altsyncram_4id2:auto_generated.q_a[15]
q_a[16] <= altsyncram_4id2:auto_generated.q_a[16]
q_a[17] <= altsyncram_4id2:auto_generated.q_a[17]
q_a[18] <= altsyncram_4id2:auto_generated.q_a[18]
q_a[19] <= altsyncram_4id2:auto_generated.q_a[19]
q_a[20] <= altsyncram_4id2:auto_generated.q_a[20]
q_a[21] <= altsyncram_4id2:auto_generated.q_a[21]
q_a[22] <= altsyncram_4id2:auto_generated.q_a[22]
q_a[23] <= altsyncram_4id2:auto_generated.q_a[23]
q_a[24] <= altsyncram_4id2:auto_generated.q_a[24]
q_a[25] <= altsyncram_4id2:auto_generated.q_a[25]
q_a[26] <= altsyncram_4id2:auto_generated.q_a[26]
q_a[27] <= altsyncram_4id2:auto_generated.q_a[27]
q_a[28] <= altsyncram_4id2:auto_generated.q_a[28]
q_a[29] <= altsyncram_4id2:auto_generated.q_a[29]
q_a[30] <= altsyncram_4id2:auto_generated.q_a[30]
q_a[31] <= altsyncram_4id2:auto_generated.q_a[31]
q_b[0] <= altsyncram_4id2:auto_generated.q_b[0]
q_b[1] <= altsyncram_4id2:auto_generated.q_b[1]
q_b[2] <= altsyncram_4id2:auto_generated.q_b[2]
q_b[3] <= altsyncram_4id2:auto_generated.q_b[3]
q_b[4] <= altsyncram_4id2:auto_generated.q_b[4]
q_b[5] <= altsyncram_4id2:auto_generated.q_b[5]
q_b[6] <= altsyncram_4id2:auto_generated.q_b[6]
q_b[7] <= altsyncram_4id2:auto_generated.q_b[7]
q_b[8] <= altsyncram_4id2:auto_generated.q_b[8]
q_b[9] <= altsyncram_4id2:auto_generated.q_b[9]
q_b[10] <= altsyncram_4id2:auto_generated.q_b[10]
q_b[11] <= altsyncram_4id2:auto_generated.q_b[11]
q_b[12] <= altsyncram_4id2:auto_generated.q_b[12]
q_b[13] <= altsyncram_4id2:auto_generated.q_b[13]
q_b[14] <= altsyncram_4id2:auto_generated.q_b[14]
q_b[15] <= altsyncram_4id2:auto_generated.q_b[15]
q_b[16] <= altsyncram_4id2:auto_generated.q_b[16]
q_b[17] <= altsyncram_4id2:auto_generated.q_b[17]
q_b[18] <= altsyncram_4id2:auto_generated.q_b[18]
q_b[19] <= altsyncram_4id2:auto_generated.q_b[19]
q_b[20] <= altsyncram_4id2:auto_generated.q_b[20]
q_b[21] <= altsyncram_4id2:auto_generated.q_b[21]
q_b[22] <= altsyncram_4id2:auto_generated.q_b[22]
q_b[23] <= altsyncram_4id2:auto_generated.q_b[23]
q_b[24] <= altsyncram_4id2:auto_generated.q_b[24]
q_b[25] <= altsyncram_4id2:auto_generated.q_b[25]
q_b[26] <= altsyncram_4id2:auto_generated.q_b[26]
q_b[27] <= altsyncram_4id2:auto_generated.q_b[27]
q_b[28] <= altsyncram_4id2:auto_generated.q_b[28]
q_b[29] <= altsyncram_4id2:auto_generated.q_b[29]
q_b[30] <= altsyncram_4id2:auto_generated.q_b[30]
q_b[31] <= altsyncram_4id2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[8] => ram_block1a120.PORTAADDR8
address_a[8] => ram_block1a121.PORTAADDR8
address_a[8] => ram_block1a122.PORTAADDR8
address_a[8] => ram_block1a123.PORTAADDR8
address_a[8] => ram_block1a124.PORTAADDR8
address_a[8] => ram_block1a125.PORTAADDR8
address_a[8] => ram_block1a126.PORTAADDR8
address_a[8] => ram_block1a127.PORTAADDR8
address_a[8] => ram_block1a128.PORTAADDR8
address_a[8] => ram_block1a129.PORTAADDR8
address_a[8] => ram_block1a130.PORTAADDR8
address_a[8] => ram_block1a131.PORTAADDR8
address_a[8] => ram_block1a132.PORTAADDR8
address_a[8] => ram_block1a133.PORTAADDR8
address_a[8] => ram_block1a134.PORTAADDR8
address_a[8] => ram_block1a135.PORTAADDR8
address_a[8] => ram_block1a136.PORTAADDR8
address_a[8] => ram_block1a137.PORTAADDR8
address_a[8] => ram_block1a138.PORTAADDR8
address_a[8] => ram_block1a139.PORTAADDR8
address_a[8] => ram_block1a140.PORTAADDR8
address_a[8] => ram_block1a141.PORTAADDR8
address_a[8] => ram_block1a142.PORTAADDR8
address_a[8] => ram_block1a143.PORTAADDR8
address_a[8] => ram_block1a144.PORTAADDR8
address_a[8] => ram_block1a145.PORTAADDR8
address_a[8] => ram_block1a146.PORTAADDR8
address_a[8] => ram_block1a147.PORTAADDR8
address_a[8] => ram_block1a148.PORTAADDR8
address_a[8] => ram_block1a149.PORTAADDR8
address_a[8] => ram_block1a150.PORTAADDR8
address_a[8] => ram_block1a151.PORTAADDR8
address_a[8] => ram_block1a152.PORTAADDR8
address_a[8] => ram_block1a153.PORTAADDR8
address_a[8] => ram_block1a154.PORTAADDR8
address_a[8] => ram_block1a155.PORTAADDR8
address_a[8] => ram_block1a156.PORTAADDR8
address_a[8] => ram_block1a157.PORTAADDR8
address_a[8] => ram_block1a158.PORTAADDR8
address_a[8] => ram_block1a159.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[9] => ram_block1a120.PORTAADDR9
address_a[9] => ram_block1a121.PORTAADDR9
address_a[9] => ram_block1a122.PORTAADDR9
address_a[9] => ram_block1a123.PORTAADDR9
address_a[9] => ram_block1a124.PORTAADDR9
address_a[9] => ram_block1a125.PORTAADDR9
address_a[9] => ram_block1a126.PORTAADDR9
address_a[9] => ram_block1a127.PORTAADDR9
address_a[9] => ram_block1a128.PORTAADDR9
address_a[9] => ram_block1a129.PORTAADDR9
address_a[9] => ram_block1a130.PORTAADDR9
address_a[9] => ram_block1a131.PORTAADDR9
address_a[9] => ram_block1a132.PORTAADDR9
address_a[9] => ram_block1a133.PORTAADDR9
address_a[9] => ram_block1a134.PORTAADDR9
address_a[9] => ram_block1a135.PORTAADDR9
address_a[9] => ram_block1a136.PORTAADDR9
address_a[9] => ram_block1a137.PORTAADDR9
address_a[9] => ram_block1a138.PORTAADDR9
address_a[9] => ram_block1a139.PORTAADDR9
address_a[9] => ram_block1a140.PORTAADDR9
address_a[9] => ram_block1a141.PORTAADDR9
address_a[9] => ram_block1a142.PORTAADDR9
address_a[9] => ram_block1a143.PORTAADDR9
address_a[9] => ram_block1a144.PORTAADDR9
address_a[9] => ram_block1a145.PORTAADDR9
address_a[9] => ram_block1a146.PORTAADDR9
address_a[9] => ram_block1a147.PORTAADDR9
address_a[9] => ram_block1a148.PORTAADDR9
address_a[9] => ram_block1a149.PORTAADDR9
address_a[9] => ram_block1a150.PORTAADDR9
address_a[9] => ram_block1a151.PORTAADDR9
address_a[9] => ram_block1a152.PORTAADDR9
address_a[9] => ram_block1a153.PORTAADDR9
address_a[9] => ram_block1a154.PORTAADDR9
address_a[9] => ram_block1a155.PORTAADDR9
address_a[9] => ram_block1a156.PORTAADDR9
address_a[9] => ram_block1a157.PORTAADDR9
address_a[9] => ram_block1a158.PORTAADDR9
address_a[9] => ram_block1a159.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[10] => ram_block1a120.PORTAADDR10
address_a[10] => ram_block1a121.PORTAADDR10
address_a[10] => ram_block1a122.PORTAADDR10
address_a[10] => ram_block1a123.PORTAADDR10
address_a[10] => ram_block1a124.PORTAADDR10
address_a[10] => ram_block1a125.PORTAADDR10
address_a[10] => ram_block1a126.PORTAADDR10
address_a[10] => ram_block1a127.PORTAADDR10
address_a[10] => ram_block1a128.PORTAADDR10
address_a[10] => ram_block1a129.PORTAADDR10
address_a[10] => ram_block1a130.PORTAADDR10
address_a[10] => ram_block1a131.PORTAADDR10
address_a[10] => ram_block1a132.PORTAADDR10
address_a[10] => ram_block1a133.PORTAADDR10
address_a[10] => ram_block1a134.PORTAADDR10
address_a[10] => ram_block1a135.PORTAADDR10
address_a[10] => ram_block1a136.PORTAADDR10
address_a[10] => ram_block1a137.PORTAADDR10
address_a[10] => ram_block1a138.PORTAADDR10
address_a[10] => ram_block1a139.PORTAADDR10
address_a[10] => ram_block1a140.PORTAADDR10
address_a[10] => ram_block1a141.PORTAADDR10
address_a[10] => ram_block1a142.PORTAADDR10
address_a[10] => ram_block1a143.PORTAADDR10
address_a[10] => ram_block1a144.PORTAADDR10
address_a[10] => ram_block1a145.PORTAADDR10
address_a[10] => ram_block1a146.PORTAADDR10
address_a[10] => ram_block1a147.PORTAADDR10
address_a[10] => ram_block1a148.PORTAADDR10
address_a[10] => ram_block1a149.PORTAADDR10
address_a[10] => ram_block1a150.PORTAADDR10
address_a[10] => ram_block1a151.PORTAADDR10
address_a[10] => ram_block1a152.PORTAADDR10
address_a[10] => ram_block1a153.PORTAADDR10
address_a[10] => ram_block1a154.PORTAADDR10
address_a[10] => ram_block1a155.PORTAADDR10
address_a[10] => ram_block1a156.PORTAADDR10
address_a[10] => ram_block1a157.PORTAADDR10
address_a[10] => ram_block1a158.PORTAADDR10
address_a[10] => ram_block1a159.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[11] => ram_block1a120.PORTAADDR11
address_a[11] => ram_block1a121.PORTAADDR11
address_a[11] => ram_block1a122.PORTAADDR11
address_a[11] => ram_block1a123.PORTAADDR11
address_a[11] => ram_block1a124.PORTAADDR11
address_a[11] => ram_block1a125.PORTAADDR11
address_a[11] => ram_block1a126.PORTAADDR11
address_a[11] => ram_block1a127.PORTAADDR11
address_a[11] => ram_block1a128.PORTAADDR11
address_a[11] => ram_block1a129.PORTAADDR11
address_a[11] => ram_block1a130.PORTAADDR11
address_a[11] => ram_block1a131.PORTAADDR11
address_a[11] => ram_block1a132.PORTAADDR11
address_a[11] => ram_block1a133.PORTAADDR11
address_a[11] => ram_block1a134.PORTAADDR11
address_a[11] => ram_block1a135.PORTAADDR11
address_a[11] => ram_block1a136.PORTAADDR11
address_a[11] => ram_block1a137.PORTAADDR11
address_a[11] => ram_block1a138.PORTAADDR11
address_a[11] => ram_block1a139.PORTAADDR11
address_a[11] => ram_block1a140.PORTAADDR11
address_a[11] => ram_block1a141.PORTAADDR11
address_a[11] => ram_block1a142.PORTAADDR11
address_a[11] => ram_block1a143.PORTAADDR11
address_a[11] => ram_block1a144.PORTAADDR11
address_a[11] => ram_block1a145.PORTAADDR11
address_a[11] => ram_block1a146.PORTAADDR11
address_a[11] => ram_block1a147.PORTAADDR11
address_a[11] => ram_block1a148.PORTAADDR11
address_a[11] => ram_block1a149.PORTAADDR11
address_a[11] => ram_block1a150.PORTAADDR11
address_a[11] => ram_block1a151.PORTAADDR11
address_a[11] => ram_block1a152.PORTAADDR11
address_a[11] => ram_block1a153.PORTAADDR11
address_a[11] => ram_block1a154.PORTAADDR11
address_a[11] => ram_block1a155.PORTAADDR11
address_a[11] => ram_block1a156.PORTAADDR11
address_a[11] => ram_block1a157.PORTAADDR11
address_a[11] => ram_block1a158.PORTAADDR11
address_a[11] => ram_block1a159.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode2.data[0]
address_a[12] => decode_6oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode2.data[1]
address_a[13] => decode_6oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode2.data[2]
address_a[14] => decode_6oa:decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[0] => ram_block1a96.PORTBADDR
address_b[0] => ram_block1a97.PORTBADDR
address_b[0] => ram_block1a98.PORTBADDR
address_b[0] => ram_block1a99.PORTBADDR
address_b[0] => ram_block1a100.PORTBADDR
address_b[0] => ram_block1a101.PORTBADDR
address_b[0] => ram_block1a102.PORTBADDR
address_b[0] => ram_block1a103.PORTBADDR
address_b[0] => ram_block1a104.PORTBADDR
address_b[0] => ram_block1a105.PORTBADDR
address_b[0] => ram_block1a106.PORTBADDR
address_b[0] => ram_block1a107.PORTBADDR
address_b[0] => ram_block1a108.PORTBADDR
address_b[0] => ram_block1a109.PORTBADDR
address_b[0] => ram_block1a110.PORTBADDR
address_b[0] => ram_block1a111.PORTBADDR
address_b[0] => ram_block1a112.PORTBADDR
address_b[0] => ram_block1a113.PORTBADDR
address_b[0] => ram_block1a114.PORTBADDR
address_b[0] => ram_block1a115.PORTBADDR
address_b[0] => ram_block1a116.PORTBADDR
address_b[0] => ram_block1a117.PORTBADDR
address_b[0] => ram_block1a118.PORTBADDR
address_b[0] => ram_block1a119.PORTBADDR
address_b[0] => ram_block1a120.PORTBADDR
address_b[0] => ram_block1a121.PORTBADDR
address_b[0] => ram_block1a122.PORTBADDR
address_b[0] => ram_block1a123.PORTBADDR
address_b[0] => ram_block1a124.PORTBADDR
address_b[0] => ram_block1a125.PORTBADDR
address_b[0] => ram_block1a126.PORTBADDR
address_b[0] => ram_block1a127.PORTBADDR
address_b[0] => ram_block1a128.PORTBADDR
address_b[0] => ram_block1a129.PORTBADDR
address_b[0] => ram_block1a130.PORTBADDR
address_b[0] => ram_block1a131.PORTBADDR
address_b[0] => ram_block1a132.PORTBADDR
address_b[0] => ram_block1a133.PORTBADDR
address_b[0] => ram_block1a134.PORTBADDR
address_b[0] => ram_block1a135.PORTBADDR
address_b[0] => ram_block1a136.PORTBADDR
address_b[0] => ram_block1a137.PORTBADDR
address_b[0] => ram_block1a138.PORTBADDR
address_b[0] => ram_block1a139.PORTBADDR
address_b[0] => ram_block1a140.PORTBADDR
address_b[0] => ram_block1a141.PORTBADDR
address_b[0] => ram_block1a142.PORTBADDR
address_b[0] => ram_block1a143.PORTBADDR
address_b[0] => ram_block1a144.PORTBADDR
address_b[0] => ram_block1a145.PORTBADDR
address_b[0] => ram_block1a146.PORTBADDR
address_b[0] => ram_block1a147.PORTBADDR
address_b[0] => ram_block1a148.PORTBADDR
address_b[0] => ram_block1a149.PORTBADDR
address_b[0] => ram_block1a150.PORTBADDR
address_b[0] => ram_block1a151.PORTBADDR
address_b[0] => ram_block1a152.PORTBADDR
address_b[0] => ram_block1a153.PORTBADDR
address_b[0] => ram_block1a154.PORTBADDR
address_b[0] => ram_block1a155.PORTBADDR
address_b[0] => ram_block1a156.PORTBADDR
address_b[0] => ram_block1a157.PORTBADDR
address_b[0] => ram_block1a158.PORTBADDR
address_b[0] => ram_block1a159.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[1] => ram_block1a96.PORTBADDR1
address_b[1] => ram_block1a97.PORTBADDR1
address_b[1] => ram_block1a98.PORTBADDR1
address_b[1] => ram_block1a99.PORTBADDR1
address_b[1] => ram_block1a100.PORTBADDR1
address_b[1] => ram_block1a101.PORTBADDR1
address_b[1] => ram_block1a102.PORTBADDR1
address_b[1] => ram_block1a103.PORTBADDR1
address_b[1] => ram_block1a104.PORTBADDR1
address_b[1] => ram_block1a105.PORTBADDR1
address_b[1] => ram_block1a106.PORTBADDR1
address_b[1] => ram_block1a107.PORTBADDR1
address_b[1] => ram_block1a108.PORTBADDR1
address_b[1] => ram_block1a109.PORTBADDR1
address_b[1] => ram_block1a110.PORTBADDR1
address_b[1] => ram_block1a111.PORTBADDR1
address_b[1] => ram_block1a112.PORTBADDR1
address_b[1] => ram_block1a113.PORTBADDR1
address_b[1] => ram_block1a114.PORTBADDR1
address_b[1] => ram_block1a115.PORTBADDR1
address_b[1] => ram_block1a116.PORTBADDR1
address_b[1] => ram_block1a117.PORTBADDR1
address_b[1] => ram_block1a118.PORTBADDR1
address_b[1] => ram_block1a119.PORTBADDR1
address_b[1] => ram_block1a120.PORTBADDR1
address_b[1] => ram_block1a121.PORTBADDR1
address_b[1] => ram_block1a122.PORTBADDR1
address_b[1] => ram_block1a123.PORTBADDR1
address_b[1] => ram_block1a124.PORTBADDR1
address_b[1] => ram_block1a125.PORTBADDR1
address_b[1] => ram_block1a126.PORTBADDR1
address_b[1] => ram_block1a127.PORTBADDR1
address_b[1] => ram_block1a128.PORTBADDR1
address_b[1] => ram_block1a129.PORTBADDR1
address_b[1] => ram_block1a130.PORTBADDR1
address_b[1] => ram_block1a131.PORTBADDR1
address_b[1] => ram_block1a132.PORTBADDR1
address_b[1] => ram_block1a133.PORTBADDR1
address_b[1] => ram_block1a134.PORTBADDR1
address_b[1] => ram_block1a135.PORTBADDR1
address_b[1] => ram_block1a136.PORTBADDR1
address_b[1] => ram_block1a137.PORTBADDR1
address_b[1] => ram_block1a138.PORTBADDR1
address_b[1] => ram_block1a139.PORTBADDR1
address_b[1] => ram_block1a140.PORTBADDR1
address_b[1] => ram_block1a141.PORTBADDR1
address_b[1] => ram_block1a142.PORTBADDR1
address_b[1] => ram_block1a143.PORTBADDR1
address_b[1] => ram_block1a144.PORTBADDR1
address_b[1] => ram_block1a145.PORTBADDR1
address_b[1] => ram_block1a146.PORTBADDR1
address_b[1] => ram_block1a147.PORTBADDR1
address_b[1] => ram_block1a148.PORTBADDR1
address_b[1] => ram_block1a149.PORTBADDR1
address_b[1] => ram_block1a150.PORTBADDR1
address_b[1] => ram_block1a151.PORTBADDR1
address_b[1] => ram_block1a152.PORTBADDR1
address_b[1] => ram_block1a153.PORTBADDR1
address_b[1] => ram_block1a154.PORTBADDR1
address_b[1] => ram_block1a155.PORTBADDR1
address_b[1] => ram_block1a156.PORTBADDR1
address_b[1] => ram_block1a157.PORTBADDR1
address_b[1] => ram_block1a158.PORTBADDR1
address_b[1] => ram_block1a159.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[2] => ram_block1a96.PORTBADDR2
address_b[2] => ram_block1a97.PORTBADDR2
address_b[2] => ram_block1a98.PORTBADDR2
address_b[2] => ram_block1a99.PORTBADDR2
address_b[2] => ram_block1a100.PORTBADDR2
address_b[2] => ram_block1a101.PORTBADDR2
address_b[2] => ram_block1a102.PORTBADDR2
address_b[2] => ram_block1a103.PORTBADDR2
address_b[2] => ram_block1a104.PORTBADDR2
address_b[2] => ram_block1a105.PORTBADDR2
address_b[2] => ram_block1a106.PORTBADDR2
address_b[2] => ram_block1a107.PORTBADDR2
address_b[2] => ram_block1a108.PORTBADDR2
address_b[2] => ram_block1a109.PORTBADDR2
address_b[2] => ram_block1a110.PORTBADDR2
address_b[2] => ram_block1a111.PORTBADDR2
address_b[2] => ram_block1a112.PORTBADDR2
address_b[2] => ram_block1a113.PORTBADDR2
address_b[2] => ram_block1a114.PORTBADDR2
address_b[2] => ram_block1a115.PORTBADDR2
address_b[2] => ram_block1a116.PORTBADDR2
address_b[2] => ram_block1a117.PORTBADDR2
address_b[2] => ram_block1a118.PORTBADDR2
address_b[2] => ram_block1a119.PORTBADDR2
address_b[2] => ram_block1a120.PORTBADDR2
address_b[2] => ram_block1a121.PORTBADDR2
address_b[2] => ram_block1a122.PORTBADDR2
address_b[2] => ram_block1a123.PORTBADDR2
address_b[2] => ram_block1a124.PORTBADDR2
address_b[2] => ram_block1a125.PORTBADDR2
address_b[2] => ram_block1a126.PORTBADDR2
address_b[2] => ram_block1a127.PORTBADDR2
address_b[2] => ram_block1a128.PORTBADDR2
address_b[2] => ram_block1a129.PORTBADDR2
address_b[2] => ram_block1a130.PORTBADDR2
address_b[2] => ram_block1a131.PORTBADDR2
address_b[2] => ram_block1a132.PORTBADDR2
address_b[2] => ram_block1a133.PORTBADDR2
address_b[2] => ram_block1a134.PORTBADDR2
address_b[2] => ram_block1a135.PORTBADDR2
address_b[2] => ram_block1a136.PORTBADDR2
address_b[2] => ram_block1a137.PORTBADDR2
address_b[2] => ram_block1a138.PORTBADDR2
address_b[2] => ram_block1a139.PORTBADDR2
address_b[2] => ram_block1a140.PORTBADDR2
address_b[2] => ram_block1a141.PORTBADDR2
address_b[2] => ram_block1a142.PORTBADDR2
address_b[2] => ram_block1a143.PORTBADDR2
address_b[2] => ram_block1a144.PORTBADDR2
address_b[2] => ram_block1a145.PORTBADDR2
address_b[2] => ram_block1a146.PORTBADDR2
address_b[2] => ram_block1a147.PORTBADDR2
address_b[2] => ram_block1a148.PORTBADDR2
address_b[2] => ram_block1a149.PORTBADDR2
address_b[2] => ram_block1a150.PORTBADDR2
address_b[2] => ram_block1a151.PORTBADDR2
address_b[2] => ram_block1a152.PORTBADDR2
address_b[2] => ram_block1a153.PORTBADDR2
address_b[2] => ram_block1a154.PORTBADDR2
address_b[2] => ram_block1a155.PORTBADDR2
address_b[2] => ram_block1a156.PORTBADDR2
address_b[2] => ram_block1a157.PORTBADDR2
address_b[2] => ram_block1a158.PORTBADDR2
address_b[2] => ram_block1a159.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[3] => ram_block1a96.PORTBADDR3
address_b[3] => ram_block1a97.PORTBADDR3
address_b[3] => ram_block1a98.PORTBADDR3
address_b[3] => ram_block1a99.PORTBADDR3
address_b[3] => ram_block1a100.PORTBADDR3
address_b[3] => ram_block1a101.PORTBADDR3
address_b[3] => ram_block1a102.PORTBADDR3
address_b[3] => ram_block1a103.PORTBADDR3
address_b[3] => ram_block1a104.PORTBADDR3
address_b[3] => ram_block1a105.PORTBADDR3
address_b[3] => ram_block1a106.PORTBADDR3
address_b[3] => ram_block1a107.PORTBADDR3
address_b[3] => ram_block1a108.PORTBADDR3
address_b[3] => ram_block1a109.PORTBADDR3
address_b[3] => ram_block1a110.PORTBADDR3
address_b[3] => ram_block1a111.PORTBADDR3
address_b[3] => ram_block1a112.PORTBADDR3
address_b[3] => ram_block1a113.PORTBADDR3
address_b[3] => ram_block1a114.PORTBADDR3
address_b[3] => ram_block1a115.PORTBADDR3
address_b[3] => ram_block1a116.PORTBADDR3
address_b[3] => ram_block1a117.PORTBADDR3
address_b[3] => ram_block1a118.PORTBADDR3
address_b[3] => ram_block1a119.PORTBADDR3
address_b[3] => ram_block1a120.PORTBADDR3
address_b[3] => ram_block1a121.PORTBADDR3
address_b[3] => ram_block1a122.PORTBADDR3
address_b[3] => ram_block1a123.PORTBADDR3
address_b[3] => ram_block1a124.PORTBADDR3
address_b[3] => ram_block1a125.PORTBADDR3
address_b[3] => ram_block1a126.PORTBADDR3
address_b[3] => ram_block1a127.PORTBADDR3
address_b[3] => ram_block1a128.PORTBADDR3
address_b[3] => ram_block1a129.PORTBADDR3
address_b[3] => ram_block1a130.PORTBADDR3
address_b[3] => ram_block1a131.PORTBADDR3
address_b[3] => ram_block1a132.PORTBADDR3
address_b[3] => ram_block1a133.PORTBADDR3
address_b[3] => ram_block1a134.PORTBADDR3
address_b[3] => ram_block1a135.PORTBADDR3
address_b[3] => ram_block1a136.PORTBADDR3
address_b[3] => ram_block1a137.PORTBADDR3
address_b[3] => ram_block1a138.PORTBADDR3
address_b[3] => ram_block1a139.PORTBADDR3
address_b[3] => ram_block1a140.PORTBADDR3
address_b[3] => ram_block1a141.PORTBADDR3
address_b[3] => ram_block1a142.PORTBADDR3
address_b[3] => ram_block1a143.PORTBADDR3
address_b[3] => ram_block1a144.PORTBADDR3
address_b[3] => ram_block1a145.PORTBADDR3
address_b[3] => ram_block1a146.PORTBADDR3
address_b[3] => ram_block1a147.PORTBADDR3
address_b[3] => ram_block1a148.PORTBADDR3
address_b[3] => ram_block1a149.PORTBADDR3
address_b[3] => ram_block1a150.PORTBADDR3
address_b[3] => ram_block1a151.PORTBADDR3
address_b[3] => ram_block1a152.PORTBADDR3
address_b[3] => ram_block1a153.PORTBADDR3
address_b[3] => ram_block1a154.PORTBADDR3
address_b[3] => ram_block1a155.PORTBADDR3
address_b[3] => ram_block1a156.PORTBADDR3
address_b[3] => ram_block1a157.PORTBADDR3
address_b[3] => ram_block1a158.PORTBADDR3
address_b[3] => ram_block1a159.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[4] => ram_block1a96.PORTBADDR4
address_b[4] => ram_block1a97.PORTBADDR4
address_b[4] => ram_block1a98.PORTBADDR4
address_b[4] => ram_block1a99.PORTBADDR4
address_b[4] => ram_block1a100.PORTBADDR4
address_b[4] => ram_block1a101.PORTBADDR4
address_b[4] => ram_block1a102.PORTBADDR4
address_b[4] => ram_block1a103.PORTBADDR4
address_b[4] => ram_block1a104.PORTBADDR4
address_b[4] => ram_block1a105.PORTBADDR4
address_b[4] => ram_block1a106.PORTBADDR4
address_b[4] => ram_block1a107.PORTBADDR4
address_b[4] => ram_block1a108.PORTBADDR4
address_b[4] => ram_block1a109.PORTBADDR4
address_b[4] => ram_block1a110.PORTBADDR4
address_b[4] => ram_block1a111.PORTBADDR4
address_b[4] => ram_block1a112.PORTBADDR4
address_b[4] => ram_block1a113.PORTBADDR4
address_b[4] => ram_block1a114.PORTBADDR4
address_b[4] => ram_block1a115.PORTBADDR4
address_b[4] => ram_block1a116.PORTBADDR4
address_b[4] => ram_block1a117.PORTBADDR4
address_b[4] => ram_block1a118.PORTBADDR4
address_b[4] => ram_block1a119.PORTBADDR4
address_b[4] => ram_block1a120.PORTBADDR4
address_b[4] => ram_block1a121.PORTBADDR4
address_b[4] => ram_block1a122.PORTBADDR4
address_b[4] => ram_block1a123.PORTBADDR4
address_b[4] => ram_block1a124.PORTBADDR4
address_b[4] => ram_block1a125.PORTBADDR4
address_b[4] => ram_block1a126.PORTBADDR4
address_b[4] => ram_block1a127.PORTBADDR4
address_b[4] => ram_block1a128.PORTBADDR4
address_b[4] => ram_block1a129.PORTBADDR4
address_b[4] => ram_block1a130.PORTBADDR4
address_b[4] => ram_block1a131.PORTBADDR4
address_b[4] => ram_block1a132.PORTBADDR4
address_b[4] => ram_block1a133.PORTBADDR4
address_b[4] => ram_block1a134.PORTBADDR4
address_b[4] => ram_block1a135.PORTBADDR4
address_b[4] => ram_block1a136.PORTBADDR4
address_b[4] => ram_block1a137.PORTBADDR4
address_b[4] => ram_block1a138.PORTBADDR4
address_b[4] => ram_block1a139.PORTBADDR4
address_b[4] => ram_block1a140.PORTBADDR4
address_b[4] => ram_block1a141.PORTBADDR4
address_b[4] => ram_block1a142.PORTBADDR4
address_b[4] => ram_block1a143.PORTBADDR4
address_b[4] => ram_block1a144.PORTBADDR4
address_b[4] => ram_block1a145.PORTBADDR4
address_b[4] => ram_block1a146.PORTBADDR4
address_b[4] => ram_block1a147.PORTBADDR4
address_b[4] => ram_block1a148.PORTBADDR4
address_b[4] => ram_block1a149.PORTBADDR4
address_b[4] => ram_block1a150.PORTBADDR4
address_b[4] => ram_block1a151.PORTBADDR4
address_b[4] => ram_block1a152.PORTBADDR4
address_b[4] => ram_block1a153.PORTBADDR4
address_b[4] => ram_block1a154.PORTBADDR4
address_b[4] => ram_block1a155.PORTBADDR4
address_b[4] => ram_block1a156.PORTBADDR4
address_b[4] => ram_block1a157.PORTBADDR4
address_b[4] => ram_block1a158.PORTBADDR4
address_b[4] => ram_block1a159.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[5] => ram_block1a96.PORTBADDR5
address_b[5] => ram_block1a97.PORTBADDR5
address_b[5] => ram_block1a98.PORTBADDR5
address_b[5] => ram_block1a99.PORTBADDR5
address_b[5] => ram_block1a100.PORTBADDR5
address_b[5] => ram_block1a101.PORTBADDR5
address_b[5] => ram_block1a102.PORTBADDR5
address_b[5] => ram_block1a103.PORTBADDR5
address_b[5] => ram_block1a104.PORTBADDR5
address_b[5] => ram_block1a105.PORTBADDR5
address_b[5] => ram_block1a106.PORTBADDR5
address_b[5] => ram_block1a107.PORTBADDR5
address_b[5] => ram_block1a108.PORTBADDR5
address_b[5] => ram_block1a109.PORTBADDR5
address_b[5] => ram_block1a110.PORTBADDR5
address_b[5] => ram_block1a111.PORTBADDR5
address_b[5] => ram_block1a112.PORTBADDR5
address_b[5] => ram_block1a113.PORTBADDR5
address_b[5] => ram_block1a114.PORTBADDR5
address_b[5] => ram_block1a115.PORTBADDR5
address_b[5] => ram_block1a116.PORTBADDR5
address_b[5] => ram_block1a117.PORTBADDR5
address_b[5] => ram_block1a118.PORTBADDR5
address_b[5] => ram_block1a119.PORTBADDR5
address_b[5] => ram_block1a120.PORTBADDR5
address_b[5] => ram_block1a121.PORTBADDR5
address_b[5] => ram_block1a122.PORTBADDR5
address_b[5] => ram_block1a123.PORTBADDR5
address_b[5] => ram_block1a124.PORTBADDR5
address_b[5] => ram_block1a125.PORTBADDR5
address_b[5] => ram_block1a126.PORTBADDR5
address_b[5] => ram_block1a127.PORTBADDR5
address_b[5] => ram_block1a128.PORTBADDR5
address_b[5] => ram_block1a129.PORTBADDR5
address_b[5] => ram_block1a130.PORTBADDR5
address_b[5] => ram_block1a131.PORTBADDR5
address_b[5] => ram_block1a132.PORTBADDR5
address_b[5] => ram_block1a133.PORTBADDR5
address_b[5] => ram_block1a134.PORTBADDR5
address_b[5] => ram_block1a135.PORTBADDR5
address_b[5] => ram_block1a136.PORTBADDR5
address_b[5] => ram_block1a137.PORTBADDR5
address_b[5] => ram_block1a138.PORTBADDR5
address_b[5] => ram_block1a139.PORTBADDR5
address_b[5] => ram_block1a140.PORTBADDR5
address_b[5] => ram_block1a141.PORTBADDR5
address_b[5] => ram_block1a142.PORTBADDR5
address_b[5] => ram_block1a143.PORTBADDR5
address_b[5] => ram_block1a144.PORTBADDR5
address_b[5] => ram_block1a145.PORTBADDR5
address_b[5] => ram_block1a146.PORTBADDR5
address_b[5] => ram_block1a147.PORTBADDR5
address_b[5] => ram_block1a148.PORTBADDR5
address_b[5] => ram_block1a149.PORTBADDR5
address_b[5] => ram_block1a150.PORTBADDR5
address_b[5] => ram_block1a151.PORTBADDR5
address_b[5] => ram_block1a152.PORTBADDR5
address_b[5] => ram_block1a153.PORTBADDR5
address_b[5] => ram_block1a154.PORTBADDR5
address_b[5] => ram_block1a155.PORTBADDR5
address_b[5] => ram_block1a156.PORTBADDR5
address_b[5] => ram_block1a157.PORTBADDR5
address_b[5] => ram_block1a158.PORTBADDR5
address_b[5] => ram_block1a159.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[6] => ram_block1a96.PORTBADDR6
address_b[6] => ram_block1a97.PORTBADDR6
address_b[6] => ram_block1a98.PORTBADDR6
address_b[6] => ram_block1a99.PORTBADDR6
address_b[6] => ram_block1a100.PORTBADDR6
address_b[6] => ram_block1a101.PORTBADDR6
address_b[6] => ram_block1a102.PORTBADDR6
address_b[6] => ram_block1a103.PORTBADDR6
address_b[6] => ram_block1a104.PORTBADDR6
address_b[6] => ram_block1a105.PORTBADDR6
address_b[6] => ram_block1a106.PORTBADDR6
address_b[6] => ram_block1a107.PORTBADDR6
address_b[6] => ram_block1a108.PORTBADDR6
address_b[6] => ram_block1a109.PORTBADDR6
address_b[6] => ram_block1a110.PORTBADDR6
address_b[6] => ram_block1a111.PORTBADDR6
address_b[6] => ram_block1a112.PORTBADDR6
address_b[6] => ram_block1a113.PORTBADDR6
address_b[6] => ram_block1a114.PORTBADDR6
address_b[6] => ram_block1a115.PORTBADDR6
address_b[6] => ram_block1a116.PORTBADDR6
address_b[6] => ram_block1a117.PORTBADDR6
address_b[6] => ram_block1a118.PORTBADDR6
address_b[6] => ram_block1a119.PORTBADDR6
address_b[6] => ram_block1a120.PORTBADDR6
address_b[6] => ram_block1a121.PORTBADDR6
address_b[6] => ram_block1a122.PORTBADDR6
address_b[6] => ram_block1a123.PORTBADDR6
address_b[6] => ram_block1a124.PORTBADDR6
address_b[6] => ram_block1a125.PORTBADDR6
address_b[6] => ram_block1a126.PORTBADDR6
address_b[6] => ram_block1a127.PORTBADDR6
address_b[6] => ram_block1a128.PORTBADDR6
address_b[6] => ram_block1a129.PORTBADDR6
address_b[6] => ram_block1a130.PORTBADDR6
address_b[6] => ram_block1a131.PORTBADDR6
address_b[6] => ram_block1a132.PORTBADDR6
address_b[6] => ram_block1a133.PORTBADDR6
address_b[6] => ram_block1a134.PORTBADDR6
address_b[6] => ram_block1a135.PORTBADDR6
address_b[6] => ram_block1a136.PORTBADDR6
address_b[6] => ram_block1a137.PORTBADDR6
address_b[6] => ram_block1a138.PORTBADDR6
address_b[6] => ram_block1a139.PORTBADDR6
address_b[6] => ram_block1a140.PORTBADDR6
address_b[6] => ram_block1a141.PORTBADDR6
address_b[6] => ram_block1a142.PORTBADDR6
address_b[6] => ram_block1a143.PORTBADDR6
address_b[6] => ram_block1a144.PORTBADDR6
address_b[6] => ram_block1a145.PORTBADDR6
address_b[6] => ram_block1a146.PORTBADDR6
address_b[6] => ram_block1a147.PORTBADDR6
address_b[6] => ram_block1a148.PORTBADDR6
address_b[6] => ram_block1a149.PORTBADDR6
address_b[6] => ram_block1a150.PORTBADDR6
address_b[6] => ram_block1a151.PORTBADDR6
address_b[6] => ram_block1a152.PORTBADDR6
address_b[6] => ram_block1a153.PORTBADDR6
address_b[6] => ram_block1a154.PORTBADDR6
address_b[6] => ram_block1a155.PORTBADDR6
address_b[6] => ram_block1a156.PORTBADDR6
address_b[6] => ram_block1a157.PORTBADDR6
address_b[6] => ram_block1a158.PORTBADDR6
address_b[6] => ram_block1a159.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[7] => ram_block1a96.PORTBADDR7
address_b[7] => ram_block1a97.PORTBADDR7
address_b[7] => ram_block1a98.PORTBADDR7
address_b[7] => ram_block1a99.PORTBADDR7
address_b[7] => ram_block1a100.PORTBADDR7
address_b[7] => ram_block1a101.PORTBADDR7
address_b[7] => ram_block1a102.PORTBADDR7
address_b[7] => ram_block1a103.PORTBADDR7
address_b[7] => ram_block1a104.PORTBADDR7
address_b[7] => ram_block1a105.PORTBADDR7
address_b[7] => ram_block1a106.PORTBADDR7
address_b[7] => ram_block1a107.PORTBADDR7
address_b[7] => ram_block1a108.PORTBADDR7
address_b[7] => ram_block1a109.PORTBADDR7
address_b[7] => ram_block1a110.PORTBADDR7
address_b[7] => ram_block1a111.PORTBADDR7
address_b[7] => ram_block1a112.PORTBADDR7
address_b[7] => ram_block1a113.PORTBADDR7
address_b[7] => ram_block1a114.PORTBADDR7
address_b[7] => ram_block1a115.PORTBADDR7
address_b[7] => ram_block1a116.PORTBADDR7
address_b[7] => ram_block1a117.PORTBADDR7
address_b[7] => ram_block1a118.PORTBADDR7
address_b[7] => ram_block1a119.PORTBADDR7
address_b[7] => ram_block1a120.PORTBADDR7
address_b[7] => ram_block1a121.PORTBADDR7
address_b[7] => ram_block1a122.PORTBADDR7
address_b[7] => ram_block1a123.PORTBADDR7
address_b[7] => ram_block1a124.PORTBADDR7
address_b[7] => ram_block1a125.PORTBADDR7
address_b[7] => ram_block1a126.PORTBADDR7
address_b[7] => ram_block1a127.PORTBADDR7
address_b[7] => ram_block1a128.PORTBADDR7
address_b[7] => ram_block1a129.PORTBADDR7
address_b[7] => ram_block1a130.PORTBADDR7
address_b[7] => ram_block1a131.PORTBADDR7
address_b[7] => ram_block1a132.PORTBADDR7
address_b[7] => ram_block1a133.PORTBADDR7
address_b[7] => ram_block1a134.PORTBADDR7
address_b[7] => ram_block1a135.PORTBADDR7
address_b[7] => ram_block1a136.PORTBADDR7
address_b[7] => ram_block1a137.PORTBADDR7
address_b[7] => ram_block1a138.PORTBADDR7
address_b[7] => ram_block1a139.PORTBADDR7
address_b[7] => ram_block1a140.PORTBADDR7
address_b[7] => ram_block1a141.PORTBADDR7
address_b[7] => ram_block1a142.PORTBADDR7
address_b[7] => ram_block1a143.PORTBADDR7
address_b[7] => ram_block1a144.PORTBADDR7
address_b[7] => ram_block1a145.PORTBADDR7
address_b[7] => ram_block1a146.PORTBADDR7
address_b[7] => ram_block1a147.PORTBADDR7
address_b[7] => ram_block1a148.PORTBADDR7
address_b[7] => ram_block1a149.PORTBADDR7
address_b[7] => ram_block1a150.PORTBADDR7
address_b[7] => ram_block1a151.PORTBADDR7
address_b[7] => ram_block1a152.PORTBADDR7
address_b[7] => ram_block1a153.PORTBADDR7
address_b[7] => ram_block1a154.PORTBADDR7
address_b[7] => ram_block1a155.PORTBADDR7
address_b[7] => ram_block1a156.PORTBADDR7
address_b[7] => ram_block1a157.PORTBADDR7
address_b[7] => ram_block1a158.PORTBADDR7
address_b[7] => ram_block1a159.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[8] => ram_block1a96.PORTBADDR8
address_b[8] => ram_block1a97.PORTBADDR8
address_b[8] => ram_block1a98.PORTBADDR8
address_b[8] => ram_block1a99.PORTBADDR8
address_b[8] => ram_block1a100.PORTBADDR8
address_b[8] => ram_block1a101.PORTBADDR8
address_b[8] => ram_block1a102.PORTBADDR8
address_b[8] => ram_block1a103.PORTBADDR8
address_b[8] => ram_block1a104.PORTBADDR8
address_b[8] => ram_block1a105.PORTBADDR8
address_b[8] => ram_block1a106.PORTBADDR8
address_b[8] => ram_block1a107.PORTBADDR8
address_b[8] => ram_block1a108.PORTBADDR8
address_b[8] => ram_block1a109.PORTBADDR8
address_b[8] => ram_block1a110.PORTBADDR8
address_b[8] => ram_block1a111.PORTBADDR8
address_b[8] => ram_block1a112.PORTBADDR8
address_b[8] => ram_block1a113.PORTBADDR8
address_b[8] => ram_block1a114.PORTBADDR8
address_b[8] => ram_block1a115.PORTBADDR8
address_b[8] => ram_block1a116.PORTBADDR8
address_b[8] => ram_block1a117.PORTBADDR8
address_b[8] => ram_block1a118.PORTBADDR8
address_b[8] => ram_block1a119.PORTBADDR8
address_b[8] => ram_block1a120.PORTBADDR8
address_b[8] => ram_block1a121.PORTBADDR8
address_b[8] => ram_block1a122.PORTBADDR8
address_b[8] => ram_block1a123.PORTBADDR8
address_b[8] => ram_block1a124.PORTBADDR8
address_b[8] => ram_block1a125.PORTBADDR8
address_b[8] => ram_block1a126.PORTBADDR8
address_b[8] => ram_block1a127.PORTBADDR8
address_b[8] => ram_block1a128.PORTBADDR8
address_b[8] => ram_block1a129.PORTBADDR8
address_b[8] => ram_block1a130.PORTBADDR8
address_b[8] => ram_block1a131.PORTBADDR8
address_b[8] => ram_block1a132.PORTBADDR8
address_b[8] => ram_block1a133.PORTBADDR8
address_b[8] => ram_block1a134.PORTBADDR8
address_b[8] => ram_block1a135.PORTBADDR8
address_b[8] => ram_block1a136.PORTBADDR8
address_b[8] => ram_block1a137.PORTBADDR8
address_b[8] => ram_block1a138.PORTBADDR8
address_b[8] => ram_block1a139.PORTBADDR8
address_b[8] => ram_block1a140.PORTBADDR8
address_b[8] => ram_block1a141.PORTBADDR8
address_b[8] => ram_block1a142.PORTBADDR8
address_b[8] => ram_block1a143.PORTBADDR8
address_b[8] => ram_block1a144.PORTBADDR8
address_b[8] => ram_block1a145.PORTBADDR8
address_b[8] => ram_block1a146.PORTBADDR8
address_b[8] => ram_block1a147.PORTBADDR8
address_b[8] => ram_block1a148.PORTBADDR8
address_b[8] => ram_block1a149.PORTBADDR8
address_b[8] => ram_block1a150.PORTBADDR8
address_b[8] => ram_block1a151.PORTBADDR8
address_b[8] => ram_block1a152.PORTBADDR8
address_b[8] => ram_block1a153.PORTBADDR8
address_b[8] => ram_block1a154.PORTBADDR8
address_b[8] => ram_block1a155.PORTBADDR8
address_b[8] => ram_block1a156.PORTBADDR8
address_b[8] => ram_block1a157.PORTBADDR8
address_b[8] => ram_block1a158.PORTBADDR8
address_b[8] => ram_block1a159.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[9] => ram_block1a96.PORTBADDR9
address_b[9] => ram_block1a97.PORTBADDR9
address_b[9] => ram_block1a98.PORTBADDR9
address_b[9] => ram_block1a99.PORTBADDR9
address_b[9] => ram_block1a100.PORTBADDR9
address_b[9] => ram_block1a101.PORTBADDR9
address_b[9] => ram_block1a102.PORTBADDR9
address_b[9] => ram_block1a103.PORTBADDR9
address_b[9] => ram_block1a104.PORTBADDR9
address_b[9] => ram_block1a105.PORTBADDR9
address_b[9] => ram_block1a106.PORTBADDR9
address_b[9] => ram_block1a107.PORTBADDR9
address_b[9] => ram_block1a108.PORTBADDR9
address_b[9] => ram_block1a109.PORTBADDR9
address_b[9] => ram_block1a110.PORTBADDR9
address_b[9] => ram_block1a111.PORTBADDR9
address_b[9] => ram_block1a112.PORTBADDR9
address_b[9] => ram_block1a113.PORTBADDR9
address_b[9] => ram_block1a114.PORTBADDR9
address_b[9] => ram_block1a115.PORTBADDR9
address_b[9] => ram_block1a116.PORTBADDR9
address_b[9] => ram_block1a117.PORTBADDR9
address_b[9] => ram_block1a118.PORTBADDR9
address_b[9] => ram_block1a119.PORTBADDR9
address_b[9] => ram_block1a120.PORTBADDR9
address_b[9] => ram_block1a121.PORTBADDR9
address_b[9] => ram_block1a122.PORTBADDR9
address_b[9] => ram_block1a123.PORTBADDR9
address_b[9] => ram_block1a124.PORTBADDR9
address_b[9] => ram_block1a125.PORTBADDR9
address_b[9] => ram_block1a126.PORTBADDR9
address_b[9] => ram_block1a127.PORTBADDR9
address_b[9] => ram_block1a128.PORTBADDR9
address_b[9] => ram_block1a129.PORTBADDR9
address_b[9] => ram_block1a130.PORTBADDR9
address_b[9] => ram_block1a131.PORTBADDR9
address_b[9] => ram_block1a132.PORTBADDR9
address_b[9] => ram_block1a133.PORTBADDR9
address_b[9] => ram_block1a134.PORTBADDR9
address_b[9] => ram_block1a135.PORTBADDR9
address_b[9] => ram_block1a136.PORTBADDR9
address_b[9] => ram_block1a137.PORTBADDR9
address_b[9] => ram_block1a138.PORTBADDR9
address_b[9] => ram_block1a139.PORTBADDR9
address_b[9] => ram_block1a140.PORTBADDR9
address_b[9] => ram_block1a141.PORTBADDR9
address_b[9] => ram_block1a142.PORTBADDR9
address_b[9] => ram_block1a143.PORTBADDR9
address_b[9] => ram_block1a144.PORTBADDR9
address_b[9] => ram_block1a145.PORTBADDR9
address_b[9] => ram_block1a146.PORTBADDR9
address_b[9] => ram_block1a147.PORTBADDR9
address_b[9] => ram_block1a148.PORTBADDR9
address_b[9] => ram_block1a149.PORTBADDR9
address_b[9] => ram_block1a150.PORTBADDR9
address_b[9] => ram_block1a151.PORTBADDR9
address_b[9] => ram_block1a152.PORTBADDR9
address_b[9] => ram_block1a153.PORTBADDR9
address_b[9] => ram_block1a154.PORTBADDR9
address_b[9] => ram_block1a155.PORTBADDR9
address_b[9] => ram_block1a156.PORTBADDR9
address_b[9] => ram_block1a157.PORTBADDR9
address_b[9] => ram_block1a158.PORTBADDR9
address_b[9] => ram_block1a159.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[10] => ram_block1a96.PORTBADDR10
address_b[10] => ram_block1a97.PORTBADDR10
address_b[10] => ram_block1a98.PORTBADDR10
address_b[10] => ram_block1a99.PORTBADDR10
address_b[10] => ram_block1a100.PORTBADDR10
address_b[10] => ram_block1a101.PORTBADDR10
address_b[10] => ram_block1a102.PORTBADDR10
address_b[10] => ram_block1a103.PORTBADDR10
address_b[10] => ram_block1a104.PORTBADDR10
address_b[10] => ram_block1a105.PORTBADDR10
address_b[10] => ram_block1a106.PORTBADDR10
address_b[10] => ram_block1a107.PORTBADDR10
address_b[10] => ram_block1a108.PORTBADDR10
address_b[10] => ram_block1a109.PORTBADDR10
address_b[10] => ram_block1a110.PORTBADDR10
address_b[10] => ram_block1a111.PORTBADDR10
address_b[10] => ram_block1a112.PORTBADDR10
address_b[10] => ram_block1a113.PORTBADDR10
address_b[10] => ram_block1a114.PORTBADDR10
address_b[10] => ram_block1a115.PORTBADDR10
address_b[10] => ram_block1a116.PORTBADDR10
address_b[10] => ram_block1a117.PORTBADDR10
address_b[10] => ram_block1a118.PORTBADDR10
address_b[10] => ram_block1a119.PORTBADDR10
address_b[10] => ram_block1a120.PORTBADDR10
address_b[10] => ram_block1a121.PORTBADDR10
address_b[10] => ram_block1a122.PORTBADDR10
address_b[10] => ram_block1a123.PORTBADDR10
address_b[10] => ram_block1a124.PORTBADDR10
address_b[10] => ram_block1a125.PORTBADDR10
address_b[10] => ram_block1a126.PORTBADDR10
address_b[10] => ram_block1a127.PORTBADDR10
address_b[10] => ram_block1a128.PORTBADDR10
address_b[10] => ram_block1a129.PORTBADDR10
address_b[10] => ram_block1a130.PORTBADDR10
address_b[10] => ram_block1a131.PORTBADDR10
address_b[10] => ram_block1a132.PORTBADDR10
address_b[10] => ram_block1a133.PORTBADDR10
address_b[10] => ram_block1a134.PORTBADDR10
address_b[10] => ram_block1a135.PORTBADDR10
address_b[10] => ram_block1a136.PORTBADDR10
address_b[10] => ram_block1a137.PORTBADDR10
address_b[10] => ram_block1a138.PORTBADDR10
address_b[10] => ram_block1a139.PORTBADDR10
address_b[10] => ram_block1a140.PORTBADDR10
address_b[10] => ram_block1a141.PORTBADDR10
address_b[10] => ram_block1a142.PORTBADDR10
address_b[10] => ram_block1a143.PORTBADDR10
address_b[10] => ram_block1a144.PORTBADDR10
address_b[10] => ram_block1a145.PORTBADDR10
address_b[10] => ram_block1a146.PORTBADDR10
address_b[10] => ram_block1a147.PORTBADDR10
address_b[10] => ram_block1a148.PORTBADDR10
address_b[10] => ram_block1a149.PORTBADDR10
address_b[10] => ram_block1a150.PORTBADDR10
address_b[10] => ram_block1a151.PORTBADDR10
address_b[10] => ram_block1a152.PORTBADDR10
address_b[10] => ram_block1a153.PORTBADDR10
address_b[10] => ram_block1a154.PORTBADDR10
address_b[10] => ram_block1a155.PORTBADDR10
address_b[10] => ram_block1a156.PORTBADDR10
address_b[10] => ram_block1a157.PORTBADDR10
address_b[10] => ram_block1a158.PORTBADDR10
address_b[10] => ram_block1a159.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[11] => ram_block1a96.PORTBADDR11
address_b[11] => ram_block1a97.PORTBADDR11
address_b[11] => ram_block1a98.PORTBADDR11
address_b[11] => ram_block1a99.PORTBADDR11
address_b[11] => ram_block1a100.PORTBADDR11
address_b[11] => ram_block1a101.PORTBADDR11
address_b[11] => ram_block1a102.PORTBADDR11
address_b[11] => ram_block1a103.PORTBADDR11
address_b[11] => ram_block1a104.PORTBADDR11
address_b[11] => ram_block1a105.PORTBADDR11
address_b[11] => ram_block1a106.PORTBADDR11
address_b[11] => ram_block1a107.PORTBADDR11
address_b[11] => ram_block1a108.PORTBADDR11
address_b[11] => ram_block1a109.PORTBADDR11
address_b[11] => ram_block1a110.PORTBADDR11
address_b[11] => ram_block1a111.PORTBADDR11
address_b[11] => ram_block1a112.PORTBADDR11
address_b[11] => ram_block1a113.PORTBADDR11
address_b[11] => ram_block1a114.PORTBADDR11
address_b[11] => ram_block1a115.PORTBADDR11
address_b[11] => ram_block1a116.PORTBADDR11
address_b[11] => ram_block1a117.PORTBADDR11
address_b[11] => ram_block1a118.PORTBADDR11
address_b[11] => ram_block1a119.PORTBADDR11
address_b[11] => ram_block1a120.PORTBADDR11
address_b[11] => ram_block1a121.PORTBADDR11
address_b[11] => ram_block1a122.PORTBADDR11
address_b[11] => ram_block1a123.PORTBADDR11
address_b[11] => ram_block1a124.PORTBADDR11
address_b[11] => ram_block1a125.PORTBADDR11
address_b[11] => ram_block1a126.PORTBADDR11
address_b[11] => ram_block1a127.PORTBADDR11
address_b[11] => ram_block1a128.PORTBADDR11
address_b[11] => ram_block1a129.PORTBADDR11
address_b[11] => ram_block1a130.PORTBADDR11
address_b[11] => ram_block1a131.PORTBADDR11
address_b[11] => ram_block1a132.PORTBADDR11
address_b[11] => ram_block1a133.PORTBADDR11
address_b[11] => ram_block1a134.PORTBADDR11
address_b[11] => ram_block1a135.PORTBADDR11
address_b[11] => ram_block1a136.PORTBADDR11
address_b[11] => ram_block1a137.PORTBADDR11
address_b[11] => ram_block1a138.PORTBADDR11
address_b[11] => ram_block1a139.PORTBADDR11
address_b[11] => ram_block1a140.PORTBADDR11
address_b[11] => ram_block1a141.PORTBADDR11
address_b[11] => ram_block1a142.PORTBADDR11
address_b[11] => ram_block1a143.PORTBADDR11
address_b[11] => ram_block1a144.PORTBADDR11
address_b[11] => ram_block1a145.PORTBADDR11
address_b[11] => ram_block1a146.PORTBADDR11
address_b[11] => ram_block1a147.PORTBADDR11
address_b[11] => ram_block1a148.PORTBADDR11
address_b[11] => ram_block1a149.PORTBADDR11
address_b[11] => ram_block1a150.PORTBADDR11
address_b[11] => ram_block1a151.PORTBADDR11
address_b[11] => ram_block1a152.PORTBADDR11
address_b[11] => ram_block1a153.PORTBADDR11
address_b[11] => ram_block1a154.PORTBADDR11
address_b[11] => ram_block1a155.PORTBADDR11
address_b[11] => ram_block1a156.PORTBADDR11
address_b[11] => ram_block1a157.PORTBADDR11
address_b[11] => ram_block1a158.PORTBADDR11
address_b[11] => ram_block1a159.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_6oa:decode3.data[0]
address_b[12] => decode_6oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_6oa:decode3.data[1]
address_b[13] => decode_6oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_6oa:decode3.data[2]
address_b[14] => decode_6oa:decode_b.data[2]
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a32.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a33.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a34.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a35.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a36.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a37.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a38.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a39.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a64.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a65.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a66.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a67.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a68.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a69.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a70.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a71.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a96.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a97.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a98.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a99.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a100.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a101.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a102.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a103.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a128.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a129.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a130.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a131.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a132.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a133.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a134.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a135.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a40.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a41.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a42.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a43.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a44.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a45.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a46.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a47.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a72.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a73.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a74.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a75.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a76.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a77.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a78.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a79.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a104.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a105.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a106.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a107.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a108.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a109.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a110.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a111.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a136.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a137.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a138.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a139.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a140.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a141.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a142.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a143.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a48.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a49.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a50.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a51.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a52.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a53.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a54.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a55.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a80.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a81.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a82.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a83.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a84.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a85.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a86.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a87.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a112.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a113.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a114.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a115.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a116.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a117.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a118.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a119.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a144.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a145.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a146.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a147.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a148.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a149.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a150.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a151.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a56.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a57.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a58.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a59.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a60.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a61.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a62.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a63.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a88.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a89.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a90.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a91.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a92.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a93.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a94.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a95.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a120.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a121.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a122.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a123.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a124.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a125.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a126.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a127.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a152.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a153.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a154.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a155.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a156.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a157.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a158.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a159.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => ram_block1a96.CLK1
clock1 => ram_block1a97.CLK1
clock1 => ram_block1a98.CLK1
clock1 => ram_block1a99.CLK1
clock1 => ram_block1a100.CLK1
clock1 => ram_block1a101.CLK1
clock1 => ram_block1a102.CLK1
clock1 => ram_block1a103.CLK1
clock1 => ram_block1a104.CLK1
clock1 => ram_block1a105.CLK1
clock1 => ram_block1a106.CLK1
clock1 => ram_block1a107.CLK1
clock1 => ram_block1a108.CLK1
clock1 => ram_block1a109.CLK1
clock1 => ram_block1a110.CLK1
clock1 => ram_block1a111.CLK1
clock1 => ram_block1a112.CLK1
clock1 => ram_block1a113.CLK1
clock1 => ram_block1a114.CLK1
clock1 => ram_block1a115.CLK1
clock1 => ram_block1a116.CLK1
clock1 => ram_block1a117.CLK1
clock1 => ram_block1a118.CLK1
clock1 => ram_block1a119.CLK1
clock1 => ram_block1a120.CLK1
clock1 => ram_block1a121.CLK1
clock1 => ram_block1a122.CLK1
clock1 => ram_block1a123.CLK1
clock1 => ram_block1a124.CLK1
clock1 => ram_block1a125.CLK1
clock1 => ram_block1a126.CLK1
clock1 => ram_block1a127.CLK1
clock1 => ram_block1a128.CLK1
clock1 => ram_block1a129.CLK1
clock1 => ram_block1a130.CLK1
clock1 => ram_block1a131.CLK1
clock1 => ram_block1a132.CLK1
clock1 => ram_block1a133.CLK1
clock1 => ram_block1a134.CLK1
clock1 => ram_block1a135.CLK1
clock1 => ram_block1a136.CLK1
clock1 => ram_block1a137.CLK1
clock1 => ram_block1a138.CLK1
clock1 => ram_block1a139.CLK1
clock1 => ram_block1a140.CLK1
clock1 => ram_block1a141.CLK1
clock1 => ram_block1a142.CLK1
clock1 => ram_block1a143.CLK1
clock1 => ram_block1a144.CLK1
clock1 => ram_block1a145.CLK1
clock1 => ram_block1a146.CLK1
clock1 => ram_block1a147.CLK1
clock1 => ram_block1a148.CLK1
clock1 => ram_block1a149.CLK1
clock1 => ram_block1a150.CLK1
clock1 => ram_block1a151.CLK1
clock1 => ram_block1a152.CLK1
clock1 => ram_block1a153.CLK1
clock1 => ram_block1a154.CLK1
clock1 => ram_block1a155.CLK1
clock1 => ram_block1a156.CLK1
clock1 => ram_block1a157.CLK1
clock1 => ram_block1a158.CLK1
clock1 => ram_block1a159.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[0] => ram_block1a96.PORTADATAIN
data_a[0] => ram_block1a128.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[1] => ram_block1a97.PORTADATAIN
data_a[1] => ram_block1a129.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[2] => ram_block1a98.PORTADATAIN
data_a[2] => ram_block1a130.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[3] => ram_block1a99.PORTADATAIN
data_a[3] => ram_block1a131.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[4] => ram_block1a100.PORTADATAIN
data_a[4] => ram_block1a132.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[5] => ram_block1a101.PORTADATAIN
data_a[5] => ram_block1a133.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[6] => ram_block1a102.PORTADATAIN
data_a[6] => ram_block1a134.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[7] => ram_block1a103.PORTADATAIN
data_a[7] => ram_block1a135.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[8] => ram_block1a104.PORTADATAIN
data_a[8] => ram_block1a136.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[9] => ram_block1a105.PORTADATAIN
data_a[9] => ram_block1a137.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[10] => ram_block1a106.PORTADATAIN
data_a[10] => ram_block1a138.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[11] => ram_block1a107.PORTADATAIN
data_a[11] => ram_block1a139.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[12] => ram_block1a108.PORTADATAIN
data_a[12] => ram_block1a140.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[13] => ram_block1a109.PORTADATAIN
data_a[13] => ram_block1a141.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[14] => ram_block1a110.PORTADATAIN
data_a[14] => ram_block1a142.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[15] => ram_block1a111.PORTADATAIN
data_a[15] => ram_block1a143.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[16] => ram_block1a112.PORTADATAIN
data_a[16] => ram_block1a144.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[17] => ram_block1a113.PORTADATAIN
data_a[17] => ram_block1a145.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[18] => ram_block1a114.PORTADATAIN
data_a[18] => ram_block1a146.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[19] => ram_block1a115.PORTADATAIN
data_a[19] => ram_block1a147.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[20] => ram_block1a116.PORTADATAIN
data_a[20] => ram_block1a148.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[21] => ram_block1a117.PORTADATAIN
data_a[21] => ram_block1a149.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[22] => ram_block1a118.PORTADATAIN
data_a[22] => ram_block1a150.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[23] => ram_block1a119.PORTADATAIN
data_a[23] => ram_block1a151.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[24] => ram_block1a120.PORTADATAIN
data_a[24] => ram_block1a152.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[25] => ram_block1a121.PORTADATAIN
data_a[25] => ram_block1a153.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[26] => ram_block1a122.PORTADATAIN
data_a[26] => ram_block1a154.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[27] => ram_block1a123.PORTADATAIN
data_a[27] => ram_block1a155.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[28] => ram_block1a124.PORTADATAIN
data_a[28] => ram_block1a156.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[29] => ram_block1a125.PORTADATAIN
data_a[29] => ram_block1a157.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[30] => ram_block1a126.PORTADATAIN
data_a[30] => ram_block1a158.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_a[31] => ram_block1a127.PORTADATAIN
data_a[31] => ram_block1a159.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a64.PORTBDATAIN
data_b[0] => ram_block1a96.PORTBDATAIN
data_b[0] => ram_block1a128.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[1] => ram_block1a65.PORTBDATAIN
data_b[1] => ram_block1a97.PORTBDATAIN
data_b[1] => ram_block1a129.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[2] => ram_block1a66.PORTBDATAIN
data_b[2] => ram_block1a98.PORTBDATAIN
data_b[2] => ram_block1a130.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[3] => ram_block1a67.PORTBDATAIN
data_b[3] => ram_block1a99.PORTBDATAIN
data_b[3] => ram_block1a131.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[4] => ram_block1a68.PORTBDATAIN
data_b[4] => ram_block1a100.PORTBDATAIN
data_b[4] => ram_block1a132.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[5] => ram_block1a69.PORTBDATAIN
data_b[5] => ram_block1a101.PORTBDATAIN
data_b[5] => ram_block1a133.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[6] => ram_block1a70.PORTBDATAIN
data_b[6] => ram_block1a102.PORTBDATAIN
data_b[6] => ram_block1a134.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[7] => ram_block1a71.PORTBDATAIN
data_b[7] => ram_block1a103.PORTBDATAIN
data_b[7] => ram_block1a135.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[8] => ram_block1a72.PORTBDATAIN
data_b[8] => ram_block1a104.PORTBDATAIN
data_b[8] => ram_block1a136.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[9] => ram_block1a73.PORTBDATAIN
data_b[9] => ram_block1a105.PORTBDATAIN
data_b[9] => ram_block1a137.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[10] => ram_block1a74.PORTBDATAIN
data_b[10] => ram_block1a106.PORTBDATAIN
data_b[10] => ram_block1a138.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[11] => ram_block1a75.PORTBDATAIN
data_b[11] => ram_block1a107.PORTBDATAIN
data_b[11] => ram_block1a139.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[12] => ram_block1a76.PORTBDATAIN
data_b[12] => ram_block1a108.PORTBDATAIN
data_b[12] => ram_block1a140.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[13] => ram_block1a77.PORTBDATAIN
data_b[13] => ram_block1a109.PORTBDATAIN
data_b[13] => ram_block1a141.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[14] => ram_block1a78.PORTBDATAIN
data_b[14] => ram_block1a110.PORTBDATAIN
data_b[14] => ram_block1a142.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[15] => ram_block1a79.PORTBDATAIN
data_b[15] => ram_block1a111.PORTBDATAIN
data_b[15] => ram_block1a143.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[16] => ram_block1a80.PORTBDATAIN
data_b[16] => ram_block1a112.PORTBDATAIN
data_b[16] => ram_block1a144.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[17] => ram_block1a81.PORTBDATAIN
data_b[17] => ram_block1a113.PORTBDATAIN
data_b[17] => ram_block1a145.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[18] => ram_block1a82.PORTBDATAIN
data_b[18] => ram_block1a114.PORTBDATAIN
data_b[18] => ram_block1a146.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[19] => ram_block1a83.PORTBDATAIN
data_b[19] => ram_block1a115.PORTBDATAIN
data_b[19] => ram_block1a147.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[20] => ram_block1a84.PORTBDATAIN
data_b[20] => ram_block1a116.PORTBDATAIN
data_b[20] => ram_block1a148.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[21] => ram_block1a85.PORTBDATAIN
data_b[21] => ram_block1a117.PORTBDATAIN
data_b[21] => ram_block1a149.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[22] => ram_block1a86.PORTBDATAIN
data_b[22] => ram_block1a118.PORTBDATAIN
data_b[22] => ram_block1a150.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[23] => ram_block1a87.PORTBDATAIN
data_b[23] => ram_block1a119.PORTBDATAIN
data_b[23] => ram_block1a151.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[24] => ram_block1a88.PORTBDATAIN
data_b[24] => ram_block1a120.PORTBDATAIN
data_b[24] => ram_block1a152.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[25] => ram_block1a89.PORTBDATAIN
data_b[25] => ram_block1a121.PORTBDATAIN
data_b[25] => ram_block1a153.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[26] => ram_block1a90.PORTBDATAIN
data_b[26] => ram_block1a122.PORTBDATAIN
data_b[26] => ram_block1a154.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[27] => ram_block1a91.PORTBDATAIN
data_b[27] => ram_block1a123.PORTBDATAIN
data_b[27] => ram_block1a155.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[28] => ram_block1a92.PORTBDATAIN
data_b[28] => ram_block1a124.PORTBDATAIN
data_b[28] => ram_block1a156.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[29] => ram_block1a93.PORTBDATAIN
data_b[29] => ram_block1a125.PORTBDATAIN
data_b[29] => ram_block1a157.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[30] => ram_block1a94.PORTBDATAIN
data_b[30] => ram_block1a126.PORTBDATAIN
data_b[30] => ram_block1a158.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
data_b[31] => ram_block1a95.PORTBDATAIN
data_b[31] => ram_block1a127.PORTBDATAIN
data_b[31] => ram_block1a159.PORTBDATAIN
q_a[0] <= mux_3kb:mux4.result[0]
q_a[1] <= mux_3kb:mux4.result[1]
q_a[2] <= mux_3kb:mux4.result[2]
q_a[3] <= mux_3kb:mux4.result[3]
q_a[4] <= mux_3kb:mux4.result[4]
q_a[5] <= mux_3kb:mux4.result[5]
q_a[6] <= mux_3kb:mux4.result[6]
q_a[7] <= mux_3kb:mux4.result[7]
q_a[8] <= mux_3kb:mux4.result[8]
q_a[9] <= mux_3kb:mux4.result[9]
q_a[10] <= mux_3kb:mux4.result[10]
q_a[11] <= mux_3kb:mux4.result[11]
q_a[12] <= mux_3kb:mux4.result[12]
q_a[13] <= mux_3kb:mux4.result[13]
q_a[14] <= mux_3kb:mux4.result[14]
q_a[15] <= mux_3kb:mux4.result[15]
q_a[16] <= mux_3kb:mux4.result[16]
q_a[17] <= mux_3kb:mux4.result[17]
q_a[18] <= mux_3kb:mux4.result[18]
q_a[19] <= mux_3kb:mux4.result[19]
q_a[20] <= mux_3kb:mux4.result[20]
q_a[21] <= mux_3kb:mux4.result[21]
q_a[22] <= mux_3kb:mux4.result[22]
q_a[23] <= mux_3kb:mux4.result[23]
q_a[24] <= mux_3kb:mux4.result[24]
q_a[25] <= mux_3kb:mux4.result[25]
q_a[26] <= mux_3kb:mux4.result[26]
q_a[27] <= mux_3kb:mux4.result[27]
q_a[28] <= mux_3kb:mux4.result[28]
q_a[29] <= mux_3kb:mux4.result[29]
q_a[30] <= mux_3kb:mux4.result[30]
q_a[31] <= mux_3kb:mux4.result[31]
q_b[0] <= mux_3kb:mux5.result[0]
q_b[1] <= mux_3kb:mux5.result[1]
q_b[2] <= mux_3kb:mux5.result[2]
q_b[3] <= mux_3kb:mux5.result[3]
q_b[4] <= mux_3kb:mux5.result[4]
q_b[5] <= mux_3kb:mux5.result[5]
q_b[6] <= mux_3kb:mux5.result[6]
q_b[7] <= mux_3kb:mux5.result[7]
q_b[8] <= mux_3kb:mux5.result[8]
q_b[9] <= mux_3kb:mux5.result[9]
q_b[10] <= mux_3kb:mux5.result[10]
q_b[11] <= mux_3kb:mux5.result[11]
q_b[12] <= mux_3kb:mux5.result[12]
q_b[13] <= mux_3kb:mux5.result[13]
q_b[14] <= mux_3kb:mux5.result[14]
q_b[15] <= mux_3kb:mux5.result[15]
q_b[16] <= mux_3kb:mux5.result[16]
q_b[17] <= mux_3kb:mux5.result[17]
q_b[18] <= mux_3kb:mux5.result[18]
q_b[19] <= mux_3kb:mux5.result[19]
q_b[20] <= mux_3kb:mux5.result[20]
q_b[21] <= mux_3kb:mux5.result[21]
q_b[22] <= mux_3kb:mux5.result[22]
q_b[23] <= mux_3kb:mux5.result[23]
q_b[24] <= mux_3kb:mux5.result[24]
q_b[25] <= mux_3kb:mux5.result[25]
q_b[26] <= mux_3kb:mux5.result[26]
q_b[27] <= mux_3kb:mux5.result[27]
q_b[28] <= mux_3kb:mux5.result[28]
q_b[29] <= mux_3kb:mux5.result[29]
q_b[30] <= mux_3kb:mux5.result[30]
q_b[31] <= mux_3kb:mux5.result[31]
wren_a => decode_6oa:decode2.enable
wren_b => decode_6oa:decode3.enable


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode2
data[0] => w_anode2357w[1].IN0
data[0] => w_anode2374w[1].IN1
data[0] => w_anode2384w[1].IN0
data[0] => w_anode2394w[1].IN1
data[0] => w_anode2404w[1].IN0
data[0] => w_anode2414w[1].IN1
data[0] => w_anode2424w[1].IN0
data[0] => w_anode2434w[1].IN1
data[1] => w_anode2357w[2].IN0
data[1] => w_anode2374w[2].IN0
data[1] => w_anode2384w[2].IN1
data[1] => w_anode2394w[2].IN1
data[1] => w_anode2404w[2].IN0
data[1] => w_anode2414w[2].IN0
data[1] => w_anode2424w[2].IN1
data[1] => w_anode2434w[2].IN1
data[2] => w_anode2357w[3].IN0
data[2] => w_anode2374w[3].IN0
data[2] => w_anode2384w[3].IN0
data[2] => w_anode2394w[3].IN0
data[2] => w_anode2404w[3].IN1
data[2] => w_anode2414w[3].IN1
data[2] => w_anode2424w[3].IN1
data[2] => w_anode2434w[3].IN1
enable => w_anode2357w[1].IN0
enable => w_anode2374w[1].IN0
enable => w_anode2384w[1].IN0
enable => w_anode2394w[1].IN0
enable => w_anode2404w[1].IN0
enable => w_anode2414w[1].IN0
enable => w_anode2424w[1].IN0
enable => w_anode2434w[1].IN0
eq[0] <= w_anode2357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2404w[3].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode3
data[0] => w_anode2357w[1].IN0
data[0] => w_anode2374w[1].IN1
data[0] => w_anode2384w[1].IN0
data[0] => w_anode2394w[1].IN1
data[0] => w_anode2404w[1].IN0
data[0] => w_anode2414w[1].IN1
data[0] => w_anode2424w[1].IN0
data[0] => w_anode2434w[1].IN1
data[1] => w_anode2357w[2].IN0
data[1] => w_anode2374w[2].IN0
data[1] => w_anode2384w[2].IN1
data[1] => w_anode2394w[2].IN1
data[1] => w_anode2404w[2].IN0
data[1] => w_anode2414w[2].IN0
data[1] => w_anode2424w[2].IN1
data[1] => w_anode2434w[2].IN1
data[2] => w_anode2357w[3].IN0
data[2] => w_anode2374w[3].IN0
data[2] => w_anode2384w[3].IN0
data[2] => w_anode2394w[3].IN0
data[2] => w_anode2404w[3].IN1
data[2] => w_anode2414w[3].IN1
data[2] => w_anode2424w[3].IN1
data[2] => w_anode2434w[3].IN1
enable => w_anode2357w[1].IN0
enable => w_anode2374w[1].IN0
enable => w_anode2384w[1].IN0
enable => w_anode2394w[1].IN0
enable => w_anode2404w[1].IN0
enable => w_anode2414w[1].IN0
enable => w_anode2424w[1].IN0
enable => w_anode2434w[1].IN0
eq[0] <= w_anode2357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2404w[3].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode_a
data[0] => w_anode2357w[1].IN0
data[0] => w_anode2374w[1].IN1
data[0] => w_anode2384w[1].IN0
data[0] => w_anode2394w[1].IN1
data[0] => w_anode2404w[1].IN0
data[0] => w_anode2414w[1].IN1
data[0] => w_anode2424w[1].IN0
data[0] => w_anode2434w[1].IN1
data[1] => w_anode2357w[2].IN0
data[1] => w_anode2374w[2].IN0
data[1] => w_anode2384w[2].IN1
data[1] => w_anode2394w[2].IN1
data[1] => w_anode2404w[2].IN0
data[1] => w_anode2414w[2].IN0
data[1] => w_anode2424w[2].IN1
data[1] => w_anode2434w[2].IN1
data[2] => w_anode2357w[3].IN0
data[2] => w_anode2374w[3].IN0
data[2] => w_anode2384w[3].IN0
data[2] => w_anode2394w[3].IN0
data[2] => w_anode2404w[3].IN1
data[2] => w_anode2414w[3].IN1
data[2] => w_anode2424w[3].IN1
data[2] => w_anode2434w[3].IN1
enable => w_anode2357w[1].IN0
enable => w_anode2374w[1].IN0
enable => w_anode2384w[1].IN0
enable => w_anode2394w[1].IN0
enable => w_anode2404w[1].IN0
enable => w_anode2414w[1].IN0
enable => w_anode2424w[1].IN0
enable => w_anode2434w[1].IN0
eq[0] <= w_anode2357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2404w[3].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|decode_6oa:decode_b
data[0] => w_anode2357w[1].IN0
data[0] => w_anode2374w[1].IN1
data[0] => w_anode2384w[1].IN0
data[0] => w_anode2394w[1].IN1
data[0] => w_anode2404w[1].IN0
data[0] => w_anode2414w[1].IN1
data[0] => w_anode2424w[1].IN0
data[0] => w_anode2434w[1].IN1
data[1] => w_anode2357w[2].IN0
data[1] => w_anode2374w[2].IN0
data[1] => w_anode2384w[2].IN1
data[1] => w_anode2394w[2].IN1
data[1] => w_anode2404w[2].IN0
data[1] => w_anode2414w[2].IN0
data[1] => w_anode2424w[2].IN1
data[1] => w_anode2434w[2].IN1
data[2] => w_anode2357w[3].IN0
data[2] => w_anode2374w[3].IN0
data[2] => w_anode2384w[3].IN0
data[2] => w_anode2394w[3].IN0
data[2] => w_anode2404w[3].IN1
data[2] => w_anode2414w[3].IN1
data[2] => w_anode2424w[3].IN1
data[2] => w_anode2434w[3].IN1
enable => w_anode2357w[1].IN0
enable => w_anode2374w[1].IN0
enable => w_anode2384w[1].IN0
enable => w_anode2394w[1].IN0
enable => w_anode2404w[1].IN0
enable => w_anode2414w[1].IN0
enable => w_anode2424w[1].IN0
enable => w_anode2434w[1].IN0
eq[0] <= w_anode2357w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2374w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2384w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2394w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2404w[3].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|mux_3kb:mux4
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[124] => _.IN1
data[125] => _.IN1
data[126] => _.IN1
data[127] => _.IN1
data[128] => muxlut_result0w.IN0
data[129] => muxlut_result1w.IN0
data[130] => muxlut_result2w.IN0
data[131] => muxlut_result3w.IN0
data[132] => muxlut_result4w.IN0
data[133] => muxlut_result5w.IN0
data[134] => muxlut_result6w.IN0
data[135] => muxlut_result7w.IN0
data[136] => muxlut_result8w.IN0
data[137] => muxlut_result9w.IN0
data[138] => muxlut_result10w.IN0
data[139] => muxlut_result11w.IN0
data[140] => muxlut_result12w.IN0
data[141] => muxlut_result13w.IN0
data[142] => muxlut_result14w.IN0
data[143] => muxlut_result15w.IN0
data[144] => muxlut_result16w.IN0
data[145] => muxlut_result17w.IN0
data[146] => muxlut_result18w.IN0
data[147] => muxlut_result19w.IN0
data[148] => muxlut_result20w.IN0
data[149] => muxlut_result21w.IN0
data[150] => muxlut_result22w.IN0
data[151] => muxlut_result23w.IN0
data[152] => muxlut_result24w.IN0
data[153] => muxlut_result25w.IN0
data[154] => muxlut_result26w.IN0
data[155] => muxlut_result27w.IN0
data[156] => muxlut_result28w.IN0
data[157] => muxlut_result29w.IN0
data[158] => muxlut_result30w.IN0
data[159] => muxlut_result31w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= muxlut_result12w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= muxlut_result13w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= muxlut_result14w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= muxlut_result15w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= muxlut_result16w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= muxlut_result17w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= muxlut_result18w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= muxlut_result19w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= muxlut_result20w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= muxlut_result21w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= muxlut_result22w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= muxlut_result23w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= muxlut_result24w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= muxlut_result25w.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= muxlut_result26w.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= muxlut_result27w.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= muxlut_result28w.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= muxlut_result29w.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= muxlut_result30w.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= muxlut_result31w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result8w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result9w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result10w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result11w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result12w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result13w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result14w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result15w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result16w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result17w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result18w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result19w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result20w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result21w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result22w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result23w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result24w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result25w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result26w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result27w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result28w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result29w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result30w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result31w.IN1


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_4id2:auto_generated|mux_3kb:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[124] => _.IN1
data[125] => _.IN1
data[126] => _.IN1
data[127] => _.IN1
data[128] => muxlut_result0w.IN0
data[129] => muxlut_result1w.IN0
data[130] => muxlut_result2w.IN0
data[131] => muxlut_result3w.IN0
data[132] => muxlut_result4w.IN0
data[133] => muxlut_result5w.IN0
data[134] => muxlut_result6w.IN0
data[135] => muxlut_result7w.IN0
data[136] => muxlut_result8w.IN0
data[137] => muxlut_result9w.IN0
data[138] => muxlut_result10w.IN0
data[139] => muxlut_result11w.IN0
data[140] => muxlut_result12w.IN0
data[141] => muxlut_result13w.IN0
data[142] => muxlut_result14w.IN0
data[143] => muxlut_result15w.IN0
data[144] => muxlut_result16w.IN0
data[145] => muxlut_result17w.IN0
data[146] => muxlut_result18w.IN0
data[147] => muxlut_result19w.IN0
data[148] => muxlut_result20w.IN0
data[149] => muxlut_result21w.IN0
data[150] => muxlut_result22w.IN0
data[151] => muxlut_result23w.IN0
data[152] => muxlut_result24w.IN0
data[153] => muxlut_result25w.IN0
data[154] => muxlut_result26w.IN0
data[155] => muxlut_result27w.IN0
data[156] => muxlut_result28w.IN0
data[157] => muxlut_result29w.IN0
data[158] => muxlut_result30w.IN0
data[159] => muxlut_result31w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= muxlut_result12w.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= muxlut_result13w.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= muxlut_result14w.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= muxlut_result15w.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= muxlut_result16w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= muxlut_result17w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= muxlut_result18w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= muxlut_result19w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= muxlut_result20w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= muxlut_result21w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= muxlut_result22w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= muxlut_result23w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= muxlut_result24w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= muxlut_result25w.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= muxlut_result26w.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= muxlut_result27w.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= muxlut_result28w.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= muxlut_result29w.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= muxlut_result30w.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= muxlut_result31w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result8w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result9w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result10w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result11w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result12w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result13w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result14w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result15w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result16w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result17w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result18w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result19w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result20w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result21w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result22w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result23w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result24w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result25w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result26w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result27w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result28w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result29w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result30w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result31w.IN1


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0
ixCounter[0] => ~NO_FANOUT~
ixCounter[1] => wPixelSelect[0].IN1
ixCounter[2] => wPixelSelect[1].IN1
ixCounter[3] => wPixelSelect[2].IN1
ixCounter[4] => LessThan0.IN12
ixCounter[4] => LessThan2.IN12
ixCounter[4] => LessThan3.IN12
ixCounter[4] => LessThan4.IN12
ixCounter[4] => LessThan5.IN12
ixCounter[4] => LessThan10.IN12
ixCounter[4] => LessThan11.IN12
ixCounter[4] => LessThan12.IN12
ixCounter[4] => LessThan13.IN12
ixCounter[4] => Mux0.IN2
ixCounter[4] => Mux1.IN2
ixCounter[4] => Mux2.IN2
ixCounter[4] => Mux3.IN2
ixCounter[4] => Equal4.IN2
ixCounter[4] => Equal5.IN5
ixCounter[4] => Equal6.IN3
ixCounter[4] => Equal7.IN5
ixCounter[5] => LessThan0.IN11
ixCounter[5] => LessThan2.IN11
ixCounter[5] => LessThan3.IN11
ixCounter[5] => LessThan4.IN11
ixCounter[5] => LessThan5.IN11
ixCounter[5] => LessThan10.IN11
ixCounter[5] => LessThan11.IN11
ixCounter[5] => LessThan12.IN11
ixCounter[5] => LessThan13.IN11
ixCounter[5] => Mux0.IN1
ixCounter[5] => Mux1.IN1
ixCounter[5] => Mux2.IN1
ixCounter[5] => Mux3.IN1
ixCounter[5] => Equal4.IN1
ixCounter[5] => Equal5.IN4
ixCounter[5] => Equal6.IN2
ixCounter[5] => Equal7.IN4
ixCounter[6] => LessThan0.IN10
ixCounter[6] => LessThan2.IN10
ixCounter[6] => LessThan3.IN10
ixCounter[6] => LessThan4.IN10
ixCounter[6] => LessThan5.IN10
ixCounter[6] => LessThan10.IN10
ixCounter[6] => LessThan11.IN10
ixCounter[6] => LessThan12.IN10
ixCounter[6] => LessThan13.IN10
ixCounter[6] => Mux0.IN0
ixCounter[6] => Mux1.IN0
ixCounter[6] => Mux2.IN0
ixCounter[6] => Mux3.IN0
ixCounter[6] => Equal4.IN0
ixCounter[6] => Equal5.IN3
ixCounter[6] => Equal6.IN1
ixCounter[6] => Equal7.IN3
ixCounter[7] => LessThan0.IN9
ixCounter[7] => LessThan2.IN9
ixCounter[7] => LessThan3.IN9
ixCounter[7] => LessThan4.IN9
ixCounter[7] => LessThan5.IN9
ixCounter[7] => LessThan10.IN9
ixCounter[7] => LessThan11.IN9
ixCounter[7] => LessThan12.IN9
ixCounter[7] => LessThan13.IN9
ixCounter[7] => Equal4.IN5
ixCounter[7] => Equal5.IN2
ixCounter[7] => Equal6.IN5
ixCounter[7] => Equal7.IN2
ixCounter[8] => LessThan0.IN8
ixCounter[8] => LessThan2.IN8
ixCounter[8] => LessThan3.IN8
ixCounter[8] => LessThan4.IN8
ixCounter[8] => LessThan5.IN8
ixCounter[8] => LessThan10.IN8
ixCounter[8] => LessThan11.IN8
ixCounter[8] => LessThan12.IN8
ixCounter[8] => LessThan13.IN8
ixCounter[8] => Equal4.IN4
ixCounter[8] => Equal5.IN0
ixCounter[8] => Equal6.IN0
ixCounter[8] => Equal7.IN1
ixCounter[9] => LessThan0.IN7
ixCounter[9] => LessThan2.IN7
ixCounter[9] => LessThan3.IN7
ixCounter[9] => LessThan4.IN7
ixCounter[9] => LessThan5.IN7
ixCounter[9] => LessThan10.IN7
ixCounter[9] => LessThan11.IN7
ixCounter[9] => LessThan12.IN7
ixCounter[9] => LessThan13.IN7
ixCounter[9] => Equal4.IN3
ixCounter[9] => Equal5.IN1
ixCounter[9] => Equal6.IN4
ixCounter[9] => Equal7.IN0
iyCounter[0] => ~NO_FANOUT~
iyCounter[1] => wLineSelect[0].IN1
iyCounter[2] => wLineSelect[1].IN1
iyCounter[3] => wLineSelect[2].IN1
iyCounter[4] => LessThan1.IN10
iyCounter[4] => Add0.IN10
iyCounter[4] => LessThan6.IN10
iyCounter[4] => LessThan7.IN10
iyCounter[4] => LessThan8.IN10
iyCounter[4] => LessThan9.IN10
iyCounter[4] => Equal0.IN1
iyCounter[4] => Equal1.IN4
iyCounter[4] => Equal2.IN3
iyCounter[4] => Equal3.IN4
iyCounter[5] => LessThan1.IN9
iyCounter[5] => Add0.IN9
iyCounter[5] => LessThan6.IN9
iyCounter[5] => LessThan7.IN9
iyCounter[5] => LessThan8.IN9
iyCounter[5] => LessThan9.IN9
iyCounter[5] => Equal0.IN4
iyCounter[5] => Equal1.IN2
iyCounter[5] => Equal2.IN2
iyCounter[5] => Equal3.IN3
iyCounter[6] => LessThan1.IN8
iyCounter[6] => Add0.IN8
iyCounter[6] => LessThan6.IN8
iyCounter[6] => LessThan7.IN8
iyCounter[6] => LessThan8.IN8
iyCounter[6] => LessThan9.IN8
iyCounter[6] => Equal0.IN0
iyCounter[6] => Equal1.IN1
iyCounter[6] => Equal2.IN1
iyCounter[6] => Equal3.IN2
iyCounter[7] => LessThan1.IN7
iyCounter[7] => Add0.IN7
iyCounter[7] => LessThan6.IN7
iyCounter[7] => LessThan7.IN7
iyCounter[7] => LessThan8.IN7
iyCounter[7] => LessThan9.IN7
iyCounter[7] => Equal0.IN3
iyCounter[7] => Equal1.IN0
iyCounter[7] => Equal2.IN0
iyCounter[7] => Equal3.IN1
iyCounter[8] => LessThan1.IN6
iyCounter[8] => Add0.IN6
iyCounter[8] => LessThan6.IN6
iyCounter[8] => LessThan7.IN6
iyCounter[8] => LessThan8.IN6
iyCounter[8] => LessThan9.IN6
iyCounter[8] => Equal0.IN2
iyCounter[8] => Equal1.IN3
iyCounter[8] => Equal2.IN4
iyCounter[8] => Equal3.IN0
iyCounter[9] => ~NO_FANOUT~
iPixel[0] => mPixel[7].DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => mPixel[4].DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => mPixel[1].DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[1] => mPixel[5].DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => mPixel[2].DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAB
iPixel[1] => oPixel.DATAB
iPixel[1] => oPixel.DATAB
iPixel[1] => oPixel.DATAB
iPixel[2] => mPixel[6].DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => mPixel[3].DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => mPixel[0].DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[3] => mPixel[17].DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => mPixel[14].DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => mPixel[11].DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[4] => mPixel[15].DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => mPixel[12].DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAB
iPixel[4] => oPixel.DATAB
iPixel[4] => oPixel.DATAB
iPixel[4] => oPixel.DATAB
iPixel[5] => mPixel[16].DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => mPixel[13].DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => mPixel[10].DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[26].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[24].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[22].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[20].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[27].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[25].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[23].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[21].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iData[0] => Mux3.IN10
iData[1] => Mux2.IN10
iData[2] => Mux1.IN10
iData[3] => Mux0.IN10
iData[4] => Mux3.IN9
iData[5] => Mux2.IN9
iData[6] => Mux1.IN9
iData[7] => Mux0.IN9
iData[8] => Mux3.IN8
iData[9] => Mux2.IN8
iData[10] => Mux1.IN8
iData[11] => Mux0.IN8
iData[12] => Mux3.IN7
iData[13] => Mux2.IN7
iData[14] => Mux1.IN7
iData[15] => Mux0.IN7
iData[16] => Mux3.IN6
iData[17] => Mux2.IN6
iData[18] => Mux1.IN6
iData[19] => Mux0.IN6
iData[20] => Mux3.IN5
iData[21] => Mux2.IN5
iData[22] => Mux1.IN5
iData[23] => Mux0.IN5
iData[24] => Mux3.IN4
iData[25] => Mux2.IN4
iData[26] => Mux1.IN4
iData[27] => Mux0.IN4
iData[28] => Mux3.IN3
iData[29] => Mux2.IN3
iData[30] => Mux1.IN3
iData[31] => Mux0.IN3
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
oPixel[0] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[1] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[2] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[3] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[4] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[5] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[6] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[7] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[8] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[9] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[10] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[11] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[12] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[13] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[14] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[15] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[16] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[17] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[18] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[19] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[20] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[21] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[22] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[23] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[24] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[25] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[26] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[27] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[28] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[29] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oSelect[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0
iNibble[0] => Decoder0.IN3
iNibble[1] => Decoder0.IN2
iNibble[2] => Decoder0.IN1
iNibble[3] => Decoder0.IN0
iLineSelect[0] => Mux0.IN3
iLineSelect[0] => Mux1.IN3
iLineSelect[0] => Mux2.IN3
iLineSelect[0] => Mux3.IN3
iLineSelect[0] => Mux4.IN3
iLineSelect[1] => Mux0.IN2
iLineSelect[1] => Mux1.IN2
iLineSelect[1] => Mux2.IN2
iLineSelect[1] => Mux3.IN2
iLineSelect[1] => Mux4.IN2
iLineSelect[2] => Mux0.IN1
iLineSelect[2] => Mux1.IN1
iLineSelect[2] => Mux2.IN1
iLineSelect[2] => Mux3.IN1
iLineSelect[2] => Mux4.IN1
iPixelSelect[0] => Mux5.IN5
iPixelSelect[1] => Mux5.IN4
iPixelSelect[2] => Mux5.IN3
oPixel <= Mux5.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0
iCLK_50 => iCLK_50.IN2
iCLK_28 => ~NO_FANOUT~
iCLK => Ctrl2[0].CLK
iCLK => Ctrl2[1].CLK
iCLK => Ctrl2[2].CLK
iCLK => Ctrl2[3].CLK
iCLK => Ctrl2[4].CLK
iCLK => Ctrl2[5].CLK
iCLK => Ctrl2[6].CLK
iCLK => Ctrl2[7].CLK
iCLK => Ctrl2[8].CLK
iCLK => Ctrl2[9].CLK
iCLK => Ctrl2[10].CLK
iCLK => Ctrl2[11].CLK
iCLK => Ctrl2[12].CLK
iCLK => Ctrl2[13].CLK
iCLK => Ctrl2[14].CLK
iCLK => Ctrl2[15].CLK
iCLK => Ctrl2[16].CLK
iCLK => Ctrl2[17].CLK
iCLK => Ctrl2[18].CLK
iCLK => Ctrl2[19].CLK
iCLK => Ctrl2[20].CLK
iCLK => Ctrl2[21].CLK
iCLK => Ctrl2[22].CLK
iCLK => Ctrl2[23].CLK
iCLK => Ctrl2[24].CLK
iCLK => Ctrl2[25].CLK
iCLK => Ctrl2[26].CLK
iCLK => Ctrl2[27].CLK
iCLK => Ctrl2[28].CLK
iCLK => Ctrl2[29].CLK
iCLK => Ctrl2[30].CLK
iCLK => Ctrl2[31].CLK
iCLK => waudio_outL[0].CLK
iCLK => waudio_outL[1].CLK
iCLK => waudio_outL[2].CLK
iCLK => waudio_outL[3].CLK
iCLK => waudio_outL[4].CLK
iCLK => waudio_outL[5].CLK
iCLK => waudio_outL[6].CLK
iCLK => waudio_outL[7].CLK
iCLK => waudio_outL[8].CLK
iCLK => waudio_outL[9].CLK
iCLK => waudio_outL[10].CLK
iCLK => waudio_outL[11].CLK
iCLK => waudio_outL[12].CLK
iCLK => waudio_outL[13].CLK
iCLK => waudio_outL[14].CLK
iCLK => waudio_outL[15].CLK
iCLK => waudio_outL[16].CLK
iCLK => waudio_outL[17].CLK
iCLK => waudio_outL[18].CLK
iCLK => waudio_outL[19].CLK
iCLK => waudio_outL[20].CLK
iCLK => waudio_outL[21].CLK
iCLK => waudio_outL[22].CLK
iCLK => waudio_outL[23].CLK
iCLK => waudio_outL[24].CLK
iCLK => waudio_outL[25].CLK
iCLK => waudio_outL[26].CLK
iCLK => waudio_outL[27].CLK
iCLK => waudio_outL[28].CLK
iCLK => waudio_outL[29].CLK
iCLK => waudio_outL[30].CLK
iCLK => waudio_outL[31].CLK
iCLK => waudio_outR[0].CLK
iCLK => waudio_outR[1].CLK
iCLK => waudio_outR[2].CLK
iCLK => waudio_outR[3].CLK
iCLK => waudio_outR[4].CLK
iCLK => waudio_outR[5].CLK
iCLK => waudio_outR[6].CLK
iCLK => waudio_outR[7].CLK
iCLK => waudio_outR[8].CLK
iCLK => waudio_outR[9].CLK
iCLK => waudio_outR[10].CLK
iCLK => waudio_outR[11].CLK
iCLK => waudio_outR[12].CLK
iCLK => waudio_outR[13].CLK
iCLK => waudio_outR[14].CLK
iCLK => waudio_outR[15].CLK
iCLK => waudio_outR[16].CLK
iCLK => waudio_outR[17].CLK
iCLK => waudio_outR[18].CLK
iCLK => waudio_outR[19].CLK
iCLK => waudio_outR[20].CLK
iCLK => waudio_outR[21].CLK
iCLK => waudio_outR[22].CLK
iCLK => waudio_outR[23].CLK
iCLK => waudio_outR[24].CLK
iCLK => waudio_outR[25].CLK
iCLK => waudio_outR[26].CLK
iCLK => waudio_outR[27].CLK
iCLK => waudio_outR[28].CLK
iCLK => waudio_outR[29].CLK
iCLK => waudio_outR[30].CLK
iCLK => waudio_outR[31].CLK
iCLK => audio_proc_clock_flip_flop~reg0.CLK
Reset => _.IN1
iCLK_50_2 => iCLK_50_2.IN1
oTD1_RESET_N <= <VCC>
I2C_SDAT <> I2C_AV_Config:u3.I2C_SDAT
oI2C_SCLK <= I2C_AV_Config:u3.I2C_SCLK
AUD_ADCLRCK <> AUD_ADCLRCK
iAUD_ADCDAT => iAUD_ADCDAT.IN1
AUD_DACLRCK <= AUD_DACLRCK.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DACDAT <= audio_converter:u5.AUD_DATA
AUD_BCLK <> audio_clock:u4.oAUD_BCK
AUD_BCLK <> audio_converter:u5.AUD_BCK
oAUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
wsaudio_outL[0] => Add0.IN16
wsaudio_outL[1] => Add0.IN15
wsaudio_outL[2] => Add0.IN14
wsaudio_outL[3] => Add0.IN13
wsaudio_outL[4] => Add0.IN12
wsaudio_outL[5] => Add0.IN11
wsaudio_outL[6] => Add0.IN10
wsaudio_outL[7] => Add0.IN9
wsaudio_outL[8] => Add0.IN8
wsaudio_outL[9] => Add0.IN7
wsaudio_outL[10] => Add0.IN6
wsaudio_outL[11] => Add0.IN5
wsaudio_outL[12] => Add0.IN4
wsaudio_outL[13] => Add0.IN3
wsaudio_outL[14] => Add0.IN2
wsaudio_outL[15] => Add0.IN1
wsaudio_outR[0] => Add1.IN16
wsaudio_outR[1] => Add1.IN15
wsaudio_outR[2] => Add1.IN14
wsaudio_outR[3] => Add1.IN13
wsaudio_outR[4] => Add1.IN12
wsaudio_outR[5] => Add1.IN11
wsaudio_outR[6] => Add1.IN10
wsaudio_outR[7] => Add1.IN9
wsaudio_outR[8] => Add1.IN8
wsaudio_outR[9] => Add1.IN7
wsaudio_outR[10] => Add1.IN6
wsaudio_outR[11] => Add1.IN5
wsaudio_outR[12] => Add1.IN4
wsaudio_outR[13] => Add1.IN3
wsaudio_outR[14] => Add1.IN2
wsaudio_outR[15] => Add1.IN1
wReadEnable => wReadData[31].IN1
wWriteEnable => Ctrl2[7].ENA
wWriteEnable => Ctrl2[6].ENA
wWriteEnable => Ctrl2[5].ENA
wWriteEnable => Ctrl2[4].ENA
wWriteEnable => Ctrl2[3].ENA
wWriteEnable => Ctrl2[2].ENA
wWriteEnable => Ctrl2[0].ENA
wWriteEnable => Ctrl2[1].ENA
wWriteEnable => Ctrl2[8].ENA
wWriteEnable => Ctrl2[9].ENA
wWriteEnable => Ctrl2[10].ENA
wWriteEnable => Ctrl2[11].ENA
wWriteEnable => Ctrl2[12].ENA
wWriteEnable => Ctrl2[13].ENA
wWriteEnable => Ctrl2[14].ENA
wWriteEnable => Ctrl2[15].ENA
wWriteEnable => Ctrl2[16].ENA
wWriteEnable => Ctrl2[17].ENA
wWriteEnable => Ctrl2[18].ENA
wWriteEnable => Ctrl2[19].ENA
wWriteEnable => Ctrl2[20].ENA
wWriteEnable => Ctrl2[21].ENA
wWriteEnable => Ctrl2[22].ENA
wWriteEnable => Ctrl2[23].ENA
wWriteEnable => Ctrl2[24].ENA
wWriteEnable => Ctrl2[25].ENA
wWriteEnable => Ctrl2[26].ENA
wWriteEnable => Ctrl2[27].ENA
wWriteEnable => Ctrl2[28].ENA
wWriteEnable => Ctrl2[29].ENA
wWriteEnable => Ctrl2[30].ENA
wWriteEnable => Ctrl2[31].ENA
wWriteEnable => waudio_outL[0].ENA
wWriteEnable => waudio_outL[1].ENA
wWriteEnable => waudio_outL[2].ENA
wWriteEnable => waudio_outL[3].ENA
wWriteEnable => waudio_outL[4].ENA
wWriteEnable => waudio_outL[5].ENA
wWriteEnable => waudio_outL[6].ENA
wWriteEnable => waudio_outL[7].ENA
wWriteEnable => waudio_outL[8].ENA
wWriteEnable => waudio_outL[9].ENA
wWriteEnable => waudio_outL[10].ENA
wWriteEnable => waudio_outL[11].ENA
wWriteEnable => waudio_outL[12].ENA
wWriteEnable => waudio_outL[13].ENA
wWriteEnable => waudio_outL[14].ENA
wWriteEnable => waudio_outL[15].ENA
wWriteEnable => waudio_outL[16].ENA
wWriteEnable => waudio_outL[17].ENA
wWriteEnable => waudio_outL[18].ENA
wWriteEnable => waudio_outL[19].ENA
wWriteEnable => waudio_outL[20].ENA
wWriteEnable => waudio_outL[21].ENA
wWriteEnable => waudio_outL[22].ENA
wWriteEnable => waudio_outL[23].ENA
wWriteEnable => waudio_outL[24].ENA
wWriteEnable => waudio_outL[25].ENA
wWriteEnable => waudio_outL[26].ENA
wWriteEnable => waudio_outL[27].ENA
wWriteEnable => waudio_outL[28].ENA
wWriteEnable => waudio_outL[29].ENA
wWriteEnable => waudio_outL[30].ENA
wWriteEnable => waudio_outL[31].ENA
wWriteEnable => waudio_outR[0].ENA
wWriteEnable => waudio_outR[1].ENA
wWriteEnable => waudio_outR[2].ENA
wWriteEnable => waudio_outR[3].ENA
wWriteEnable => waudio_outR[4].ENA
wWriteEnable => waudio_outR[5].ENA
wWriteEnable => waudio_outR[6].ENA
wWriteEnable => waudio_outR[7].ENA
wWriteEnable => waudio_outR[8].ENA
wWriteEnable => waudio_outR[9].ENA
wWriteEnable => waudio_outR[10].ENA
wWriteEnable => waudio_outR[11].ENA
wWriteEnable => waudio_outR[12].ENA
wWriteEnable => waudio_outR[13].ENA
wWriteEnable => waudio_outR[14].ENA
wWriteEnable => waudio_outR[15].ENA
wWriteEnable => waudio_outR[16].ENA
wWriteEnable => waudio_outR[17].ENA
wWriteEnable => waudio_outR[18].ENA
wWriteEnable => waudio_outR[19].ENA
wWriteEnable => waudio_outR[20].ENA
wWriteEnable => waudio_outR[21].ENA
wWriteEnable => waudio_outR[22].ENA
wWriteEnable => waudio_outR[23].ENA
wWriteEnable => waudio_outR[24].ENA
wWriteEnable => waudio_outR[25].ENA
wWriteEnable => waudio_outR[26].ENA
wWriteEnable => waudio_outR[27].ENA
wWriteEnable => waudio_outR[28].ENA
wWriteEnable => waudio_outR[29].ENA
wWriteEnable => waudio_outR[30].ENA
wWriteEnable => waudio_outR[31].ENA
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN31
wAddress[0] => Equal2.IN31
wAddress[0] => Equal3.IN31
wAddress[0] => Equal4.IN31
wAddress[0] => Equal5.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN30
wAddress[1] => Equal2.IN30
wAddress[1] => Equal3.IN30
wAddress[1] => Equal4.IN30
wAddress[1] => Equal5.IN30
wAddress[2] => Equal0.IN16
wAddress[2] => Equal1.IN17
wAddress[2] => Equal2.IN29
wAddress[2] => Equal3.IN29
wAddress[2] => Equal4.IN29
wAddress[2] => Equal5.IN17
wAddress[3] => Equal0.IN29
wAddress[3] => Equal1.IN16
wAddress[3] => Equal2.IN28
wAddress[3] => Equal3.IN16
wAddress[3] => Equal4.IN28
wAddress[3] => Equal5.IN29
wAddress[4] => Equal0.IN28
wAddress[4] => Equal1.IN29
wAddress[4] => Equal2.IN27
wAddress[4] => Equal3.IN28
wAddress[4] => Equal4.IN16
wAddress[4] => Equal5.IN16
wAddress[5] => Equal0.IN27
wAddress[5] => Equal1.IN28
wAddress[5] => Equal2.IN26
wAddress[5] => Equal3.IN27
wAddress[5] => Equal4.IN27
wAddress[5] => Equal5.IN28
wAddress[6] => Equal0.IN26
wAddress[6] => Equal1.IN27
wAddress[6] => Equal2.IN25
wAddress[6] => Equal3.IN26
wAddress[6] => Equal4.IN26
wAddress[6] => Equal5.IN27
wAddress[7] => Equal0.IN25
wAddress[7] => Equal1.IN26
wAddress[7] => Equal2.IN24
wAddress[7] => Equal3.IN25
wAddress[7] => Equal4.IN25
wAddress[7] => Equal5.IN26
wAddress[8] => Equal0.IN24
wAddress[8] => Equal1.IN25
wAddress[8] => Equal2.IN23
wAddress[8] => Equal3.IN24
wAddress[8] => Equal4.IN24
wAddress[8] => Equal5.IN25
wAddress[9] => Equal0.IN23
wAddress[9] => Equal1.IN24
wAddress[9] => Equal2.IN22
wAddress[9] => Equal3.IN23
wAddress[9] => Equal4.IN23
wAddress[9] => Equal5.IN24
wAddress[10] => Equal0.IN22
wAddress[10] => Equal1.IN23
wAddress[10] => Equal2.IN21
wAddress[10] => Equal3.IN22
wAddress[10] => Equal4.IN22
wAddress[10] => Equal5.IN23
wAddress[11] => Equal0.IN21
wAddress[11] => Equal1.IN22
wAddress[11] => Equal2.IN20
wAddress[11] => Equal3.IN21
wAddress[11] => Equal4.IN21
wAddress[11] => Equal5.IN22
wAddress[12] => Equal0.IN20
wAddress[12] => Equal1.IN21
wAddress[12] => Equal2.IN19
wAddress[12] => Equal3.IN20
wAddress[12] => Equal4.IN20
wAddress[12] => Equal5.IN21
wAddress[13] => Equal0.IN19
wAddress[13] => Equal1.IN20
wAddress[13] => Equal2.IN18
wAddress[13] => Equal3.IN19
wAddress[13] => Equal4.IN19
wAddress[13] => Equal5.IN20
wAddress[14] => Equal0.IN18
wAddress[14] => Equal1.IN19
wAddress[14] => Equal2.IN17
wAddress[14] => Equal3.IN18
wAddress[14] => Equal4.IN18
wAddress[14] => Equal5.IN19
wAddress[15] => Equal0.IN17
wAddress[15] => Equal1.IN18
wAddress[15] => Equal2.IN16
wAddress[15] => Equal3.IN17
wAddress[15] => Equal4.IN17
wAddress[15] => Equal5.IN18
wAddress[16] => Equal0.IN15
wAddress[16] => Equal1.IN15
wAddress[16] => Equal2.IN15
wAddress[16] => Equal3.IN15
wAddress[16] => Equal4.IN15
wAddress[16] => Equal5.IN15
wAddress[17] => Equal0.IN14
wAddress[17] => Equal1.IN14
wAddress[17] => Equal2.IN14
wAddress[17] => Equal3.IN14
wAddress[17] => Equal4.IN14
wAddress[17] => Equal5.IN14
wAddress[18] => Equal0.IN13
wAddress[18] => Equal1.IN13
wAddress[18] => Equal2.IN13
wAddress[18] => Equal3.IN13
wAddress[18] => Equal4.IN13
wAddress[18] => Equal5.IN13
wAddress[19] => Equal0.IN12
wAddress[19] => Equal1.IN12
wAddress[19] => Equal2.IN12
wAddress[19] => Equal3.IN12
wAddress[19] => Equal4.IN12
wAddress[19] => Equal5.IN12
wAddress[20] => Equal0.IN11
wAddress[20] => Equal1.IN11
wAddress[20] => Equal2.IN11
wAddress[20] => Equal3.IN11
wAddress[20] => Equal4.IN11
wAddress[20] => Equal5.IN11
wAddress[21] => Equal0.IN10
wAddress[21] => Equal1.IN10
wAddress[21] => Equal2.IN10
wAddress[21] => Equal3.IN10
wAddress[21] => Equal4.IN10
wAddress[21] => Equal5.IN10
wAddress[22] => Equal0.IN9
wAddress[22] => Equal1.IN9
wAddress[22] => Equal2.IN9
wAddress[22] => Equal3.IN9
wAddress[22] => Equal4.IN9
wAddress[22] => Equal5.IN9
wAddress[23] => Equal0.IN8
wAddress[23] => Equal1.IN8
wAddress[23] => Equal2.IN8
wAddress[23] => Equal3.IN8
wAddress[23] => Equal4.IN8
wAddress[23] => Equal5.IN8
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[24] => Equal2.IN7
wAddress[24] => Equal3.IN7
wAddress[24] => Equal4.IN7
wAddress[24] => Equal5.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[25] => Equal2.IN6
wAddress[25] => Equal3.IN6
wAddress[25] => Equal4.IN6
wAddress[25] => Equal5.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[26] => Equal2.IN5
wAddress[26] => Equal3.IN5
wAddress[26] => Equal4.IN5
wAddress[26] => Equal5.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[27] => Equal2.IN4
wAddress[27] => Equal3.IN4
wAddress[27] => Equal4.IN4
wAddress[27] => Equal5.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[28] => Equal2.IN3
wAddress[28] => Equal3.IN3
wAddress[28] => Equal4.IN3
wAddress[28] => Equal5.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[29] => Equal2.IN2
wAddress[29] => Equal3.IN2
wAddress[29] => Equal4.IN2
wAddress[29] => Equal5.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[30] => Equal2.IN1
wAddress[30] => Equal3.IN1
wAddress[30] => Equal4.IN1
wAddress[30] => Equal5.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wAddress[31] => Equal2.IN0
wAddress[31] => Equal3.IN0
wAddress[31] => Equal4.IN0
wAddress[31] => Equal5.IN0
wWriteData[0] => Ctrl2.DATAB
wWriteData[0] => waudio_outL.DATAB
wWriteData[0] => waudio_outR.DATAB
wWriteData[1] => Ctrl2.DATAB
wWriteData[1] => waudio_outL.DATAB
wWriteData[1] => waudio_outR.DATAB
wWriteData[2] => Ctrl2.DATAB
wWriteData[2] => waudio_outL.DATAB
wWriteData[2] => waudio_outR.DATAB
wWriteData[3] => Ctrl2.DATAB
wWriteData[3] => waudio_outL.DATAB
wWriteData[3] => waudio_outR.DATAB
wWriteData[4] => Ctrl2.DATAB
wWriteData[4] => waudio_outL.DATAB
wWriteData[4] => waudio_outR.DATAB
wWriteData[5] => Ctrl2.DATAB
wWriteData[5] => waudio_outL.DATAB
wWriteData[5] => waudio_outR.DATAB
wWriteData[6] => Ctrl2.DATAB
wWriteData[6] => waudio_outL.DATAB
wWriteData[6] => waudio_outR.DATAB
wWriteData[7] => Ctrl2.DATAB
wWriteData[7] => waudio_outL.DATAB
wWriteData[7] => waudio_outR.DATAB
wWriteData[8] => waudio_outL.DATAB
wWriteData[8] => waudio_outR.DATAB
wWriteData[9] => waudio_outL.DATAB
wWriteData[9] => waudio_outR.DATAB
wWriteData[10] => waudio_outL.DATAB
wWriteData[10] => waudio_outR.DATAB
wWriteData[11] => waudio_outL.DATAB
wWriteData[11] => waudio_outR.DATAB
wWriteData[12] => waudio_outL.DATAB
wWriteData[12] => waudio_outR.DATAB
wWriteData[13] => waudio_outL.DATAB
wWriteData[13] => waudio_outR.DATAB
wWriteData[14] => waudio_outL.DATAB
wWriteData[14] => waudio_outR.DATAB
wWriteData[15] => waudio_outL.DATAB
wWriteData[15] => waudio_outR.DATAB
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
audio_clock_flip_flop <= audio_clock_flip_flop~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_proc_clock_flip_flop <= audio_proc_clock_flip_flop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|TopDE|AudioCODEC_Interface:Audio0|AudioVideo_PLL:av_pll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR


|TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5
AUD_BCK => AUD_inR[0]~reg0.CLK
AUD_BCK => AUD_inR[1]~reg0.CLK
AUD_BCK => AUD_inR[2]~reg0.CLK
AUD_BCK => AUD_inR[3]~reg0.CLK
AUD_BCK => AUD_inR[4]~reg0.CLK
AUD_BCK => AUD_inR[5]~reg0.CLK
AUD_BCK => AUD_inR[6]~reg0.CLK
AUD_BCK => AUD_inR[7]~reg0.CLK
AUD_BCK => AUD_inR[8]~reg0.CLK
AUD_BCK => AUD_inR[9]~reg0.CLK
AUD_BCK => AUD_inR[10]~reg0.CLK
AUD_BCK => AUD_inR[11]~reg0.CLK
AUD_BCK => AUD_inR[12]~reg0.CLK
AUD_BCK => AUD_inR[13]~reg0.CLK
AUD_BCK => AUD_inR[14]~reg0.CLK
AUD_BCK => AUD_inR[15]~reg0.CLK
AUD_BCK => AUD_inL[0]~reg0.CLK
AUD_BCK => AUD_inL[1]~reg0.CLK
AUD_BCK => AUD_inL[2]~reg0.CLK
AUD_BCK => AUD_inL[3]~reg0.CLK
AUD_BCK => AUD_inL[4]~reg0.CLK
AUD_BCK => AUD_inL[5]~reg0.CLK
AUD_BCK => AUD_inL[6]~reg0.CLK
AUD_BCK => AUD_inL[7]~reg0.CLK
AUD_BCK => AUD_inL[8]~reg0.CLK
AUD_BCK => AUD_inL[9]~reg0.CLK
AUD_BCK => AUD_inL[10]~reg0.CLK
AUD_BCK => AUD_inL[11]~reg0.CLK
AUD_BCK => AUD_inL[12]~reg0.CLK
AUD_BCK => AUD_inL[13]~reg0.CLK
AUD_BCK => AUD_inL[14]~reg0.CLK
AUD_BCK => AUD_inL[15]~reg0.CLK
AUD_BCK => SEL_Cont[0].CLK
AUD_BCK => SEL_Cont[1].CLK
AUD_BCK => SEL_Cont[2].CLK
AUD_BCK => SEL_Cont[3].CLK
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_DATA.OUTPUTSELECT
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_DATA <= AUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => AUD_inR[0]~reg0.ENA
iRST_N => AUD_inL[15]~reg0.ENA
iRST_N => AUD_inL[14]~reg0.ENA
iRST_N => AUD_inL[13]~reg0.ENA
iRST_N => AUD_inL[12]~reg0.ENA
iRST_N => AUD_inL[11]~reg0.ENA
iRST_N => AUD_inL[10]~reg0.ENA
iRST_N => AUD_inL[9]~reg0.ENA
iRST_N => AUD_inL[8]~reg0.ENA
iRST_N => AUD_inL[7]~reg0.ENA
iRST_N => AUD_inL[6]~reg0.ENA
iRST_N => AUD_inL[5]~reg0.ENA
iRST_N => AUD_inL[4]~reg0.ENA
iRST_N => AUD_inL[3]~reg0.ENA
iRST_N => AUD_inL[2]~reg0.ENA
iRST_N => AUD_inL[1]~reg0.ENA
iRST_N => AUD_inL[0]~reg0.ENA
iRST_N => AUD_inR[15]~reg0.ENA
iRST_N => AUD_inR[14]~reg0.ENA
iRST_N => AUD_inR[13]~reg0.ENA
iRST_N => AUD_inR[12]~reg0.ENA
iRST_N => AUD_inR[11]~reg0.ENA
iRST_N => AUD_inR[10]~reg0.ENA
iRST_N => AUD_inR[9]~reg0.ENA
iRST_N => AUD_inR[8]~reg0.ENA
iRST_N => AUD_inR[7]~reg0.ENA
iRST_N => AUD_inR[6]~reg0.ENA
iRST_N => AUD_inR[5]~reg0.ENA
iRST_N => AUD_inR[4]~reg0.ENA
iRST_N => AUD_inR[3]~reg0.ENA
iRST_N => AUD_inR[2]~reg0.ENA
iRST_N => AUD_inR[1]~reg0.ENA
AUD_outL[0] => Mux0.IN4
AUD_outL[1] => Mux0.IN5
AUD_outL[2] => Mux0.IN6
AUD_outL[3] => Mux0.IN7
AUD_outL[4] => Mux0.IN8
AUD_outL[5] => Mux0.IN9
AUD_outL[6] => Mux0.IN10
AUD_outL[7] => Mux0.IN11
AUD_outL[8] => Mux0.IN12
AUD_outL[9] => Mux0.IN13
AUD_outL[10] => Mux0.IN14
AUD_outL[11] => Mux0.IN15
AUD_outL[12] => Mux0.IN16
AUD_outL[13] => Mux0.IN17
AUD_outL[14] => Mux0.IN18
AUD_outL[15] => Mux0.IN19
AUD_outR[0] => Mux1.IN4
AUD_outR[1] => Mux1.IN5
AUD_outR[2] => Mux1.IN6
AUD_outR[3] => Mux1.IN7
AUD_outR[4] => Mux1.IN8
AUD_outR[5] => Mux1.IN9
AUD_outR[6] => Mux1.IN10
AUD_outR[7] => Mux1.IN11
AUD_outR[8] => Mux1.IN12
AUD_outR[9] => Mux1.IN13
AUD_outR[10] => Mux1.IN14
AUD_outR[11] => Mux1.IN15
AUD_outR[12] => Mux1.IN16
AUD_outR[13] => Mux1.IN17
AUD_outR[14] => Mux1.IN18
AUD_outR[15] => Mux1.IN19
AUD_inL[0] <= AUD_inL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[1] <= AUD_inL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[2] <= AUD_inL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[3] <= AUD_inL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[4] <= AUD_inL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[5] <= AUD_inL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[6] <= AUD_inL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[7] <= AUD_inL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[8] <= AUD_inL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[9] <= AUD_inL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[10] <= AUD_inL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[11] <= AUD_inL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[12] <= AUD_inL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[13] <= AUD_inL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[14] <= AUD_inL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[15] <= AUD_inL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[0] <= AUD_inR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[1] <= AUD_inR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[2] <= AUD_inR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[3] <= AUD_inR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[4] <= AUD_inR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[5] <= AUD_inR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[6] <= AUD_inR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[7] <= AUD_inR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[8] <= AUD_inR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[9] <= AUD_inR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[10] <= AUD_inR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[11] <= AUD_inR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[12] <= AUD_inR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[13] <= AUD_inR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[14] <= AUD_inR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[15] <= AUD_inR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|TecladoPS2_Interface:TEC0
iCLK => keyboard_interrupt~reg0.CLK
iCLK_50 => iCLK_50.IN2
Reset => Reset.IN1
PS2_KBCLK <> keyboard:kbd.keyboard_clk
PS2_KBDAT <> keyboard:kbd.keyboard_data
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN30
wAddress[2] => Equal0.IN29
wAddress[2] => Equal1.IN17
wAddress[3] => Equal0.IN28
wAddress[3] => Equal1.IN29
wAddress[4] => Equal0.IN27
wAddress[4] => Equal1.IN28
wAddress[5] => Equal0.IN26
wAddress[5] => Equal1.IN27
wAddress[6] => Equal0.IN25
wAddress[6] => Equal1.IN26
wAddress[7] => Equal0.IN24
wAddress[7] => Equal1.IN25
wAddress[8] => Equal0.IN16
wAddress[8] => Equal1.IN16
wAddress[9] => Equal0.IN23
wAddress[9] => Equal1.IN24
wAddress[10] => Equal0.IN22
wAddress[10] => Equal1.IN23
wAddress[11] => Equal0.IN21
wAddress[11] => Equal1.IN22
wAddress[12] => Equal0.IN20
wAddress[12] => Equal1.IN21
wAddress[13] => Equal0.IN19
wAddress[13] => Equal1.IN20
wAddress[14] => Equal0.IN18
wAddress[14] => Equal1.IN19
wAddress[15] => Equal0.IN17
wAddress[15] => Equal1.IN18
wAddress[16] => Equal0.IN15
wAddress[16] => Equal1.IN15
wAddress[17] => Equal0.IN14
wAddress[17] => Equal1.IN14
wAddress[18] => Equal0.IN13
wAddress[18] => Equal1.IN13
wAddress[19] => Equal0.IN12
wAddress[19] => Equal1.IN12
wAddress[20] => Equal0.IN11
wAddress[20] => Equal1.IN11
wAddress[21] => Equal0.IN10
wAddress[21] => Equal1.IN10
wAddress[22] => Equal0.IN9
wAddress[22] => Equal1.IN9
wAddress[23] => Equal0.IN8
wAddress[23] => Equal1.IN8
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
ps2_scan_ready_clock <= ps2_scan_ready_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyboard_interrupt <= keyboard_interrupt~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|TecladoPS2_Interface:TEC0|oneshot:pulser
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_in => always0.IN1
trigger_in => delay.DATAIN
clk => delay.CLK
clk => pulse_out~reg0.CLK


|TopDE|TecladoPS2_Interface:TEC0|keyboard:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[0]~reg0.ENA
reset => scan_code[1]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|LCD_Interface:LCD0
iCLK => ~NO_FANOUT~
iCLK_50 => iCLK_50.IN1
Reset => Reset.IN1
LCD_D[0] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[1] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[2] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[3] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[4] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[5] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[6] <> LCDStateMachine:LCDSM0.LCD_DATA
LCD_D[7] <> LCDStateMachine:LCDSM0.LCD_DATA
oLCD_ON <= <VCC>
oLCD_BLON <= <VCC>
oLCD_RW <= LCDStateMachine:LCDSM0.LCD_RW
oLCD_EN <= LCDStateMachine:LCDSM0.LCD_EN
oLCD_RS <= LCDStateMachine:LCDSM0.LCD_RS
wReadEnable => wReadData[31].IN1
wWriteEnable => wWriteEnable.IN1
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => wAddress[0].IN1
wAddress[1] => wAddress[1].IN1
wAddress[2] => wAddress[2].IN1
wAddress[3] => wAddress[3].IN1
wAddress[4] => wAddress[4].IN1
wAddress[5] => wAddress[5].IN1
wAddress[6] => wAddress[6].IN1
wAddress[7] => wAddress[7].IN1
wAddress[8] => wAddress[8].IN1
wAddress[9] => wAddress[9].IN1
wAddress[10] => wAddress[10].IN1
wAddress[11] => wAddress[11].IN1
wAddress[12] => wAddress[12].IN1
wAddress[13] => wAddress[13].IN1
wAddress[14] => wAddress[14].IN1
wAddress[15] => wAddress[15].IN1
wAddress[16] => wAddress[16].IN1
wAddress[17] => wAddress[17].IN1
wAddress[18] => wAddress[18].IN1
wAddress[19] => wAddress[19].IN1
wAddress[20] => wAddress[20].IN1
wAddress[21] => wAddress[21].IN1
wAddress[22] => wAddress[22].IN1
wAddress[23] => wAddress[23].IN1
wAddress[24] => wAddress[24].IN1
wAddress[25] => wAddress[25].IN1
wAddress[26] => wAddress[26].IN1
wAddress[27] => wAddress[27].IN1
wAddress[28] => wAddress[28].IN1
wAddress[29] => wAddress[29].IN1
wAddress[30] => wAddress[30].IN1
wAddress[31] => wAddress[31].IN1
wWriteData[0] => wWriteData[0].IN1
wWriteData[1] => wWriteData[1].IN1
wWriteData[2] => wWriteData[2].IN1
wWriteData[3] => wWriteData[3].IN1
wWriteData[4] => wWriteData[4].IN1
wWriteData[5] => wWriteData[5].IN1
wWriteData[6] => wWriteData[6].IN1
wWriteData[7] => wWriteData[7].IN1
wWriteData[8] => wWriteData[8].IN1
wWriteData[9] => wWriteData[9].IN1
wWriteData[10] => wWriteData[10].IN1
wWriteData[11] => wWriteData[11].IN1
wWriteData[12] => wWriteData[12].IN1
wWriteData[13] => wWriteData[13].IN1
wWriteData[14] => wWriteData[14].IN1
wWriteData[15] => wWriteData[15].IN1
wWriteData[16] => wWriteData[16].IN1
wWriteData[17] => wWriteData[17].IN1
wWriteData[18] => wWriteData[18].IN1
wWriteData[19] => wWriteData[19].IN1
wWriteData[20] => wWriteData[20].IN1
wWriteData[21] => wWriteData[21].IN1
wWriteData[22] => wWriteData[22].IN1
wWriteData[23] => wWriteData[23].IN1
wWriteData[24] => wWriteData[24].IN1
wWriteData[25] => wWriteData[25].IN1
wWriteData[26] => wWriteData[26].IN1
wWriteData[27] => wWriteData[27].IN1
wWriteData[28] => wWriteData[28].IN1
wWriteData[29] => wWriteData[29].IN1
wWriteData[30] => wWriteData[30].IN1
wWriteData[31] => wWriteData[31].IN1
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
wDebug => wDebug.IN1
wPC[0] => wPC[0].IN1
wPC[1] => wPC[1].IN1
wPC[2] => wPC[2].IN1
wPC[3] => wPC[3].IN1
wPC[4] => wPC[4].IN1
wPC[5] => wPC[5].IN1
wPC[6] => wPC[6].IN1
wPC[7] => wPC[7].IN1
wPC[8] => wPC[8].IN1
wPC[9] => wPC[9].IN1
wPC[10] => wPC[10].IN1
wPC[11] => wPC[11].IN1
wPC[12] => wPC[12].IN1
wPC[13] => wPC[13].IN1
wPC[14] => wPC[14].IN1
wPC[15] => wPC[15].IN1
wPC[16] => wPC[16].IN1
wPC[17] => wPC[17].IN1
wPC[18] => wPC[18].IN1
wPC[19] => wPC[19].IN1
wPC[20] => wPC[20].IN1
wPC[21] => wPC[21].IN1
wPC[22] => wPC[22].IN1
wPC[23] => wPC[23].IN1
wPC[24] => wPC[24].IN1
wPC[25] => wPC[25].IN1
wPC[26] => wPC[26].IN1
wPC[27] => wPC[27].IN1
wPC[28] => wPC[28].IN1
wPC[29] => wPC[29].IN1
wPC[30] => wPC[30].IN1
wPC[31] => wPC[31].IN1
wInstr[0] => wInstr[0].IN1
wInstr[1] => wInstr[1].IN1
wInstr[2] => wInstr[2].IN1
wInstr[3] => wInstr[3].IN1
wInstr[4] => wInstr[4].IN1
wInstr[5] => wInstr[5].IN1
wInstr[6] => wInstr[6].IN1
wInstr[7] => wInstr[7].IN1
wInstr[8] => wInstr[8].IN1
wInstr[9] => wInstr[9].IN1
wInstr[10] => wInstr[10].IN1
wInstr[11] => wInstr[11].IN1
wInstr[12] => wInstr[12].IN1
wInstr[13] => wInstr[13].IN1
wInstr[14] => wInstr[14].IN1
wInstr[15] => wInstr[15].IN1
wInstr[16] => wInstr[16].IN1
wInstr[17] => wInstr[17].IN1
wInstr[18] => wInstr[18].IN1
wInstr[19] => wInstr[19].IN1
wInstr[20] => wInstr[20].IN1
wInstr[21] => wInstr[21].IN1
wInstr[22] => wInstr[22].IN1
wInstr[23] => wInstr[23].IN1
wInstr[24] => wInstr[24].IN1
wInstr[25] => wInstr[25].IN1
wInstr[26] => wInstr[26].IN1
wInstr[27] => wInstr[27].IN1
wInstr[28] => wInstr[28].IN1
wInstr[29] => wInstr[29].IN1
wInstr[30] => wInstr[30].IN1
wInstr[31] => wInstr[31].IN1


|TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0
iCLK => iCLK.IN1
iRST => mRESET_ST.OUTPUTSELECT
iRST => mLCD_ST.OUTPUTSELECT
iRST => mLCD_ST.OUTPUTSELECT
iRST => mLCD_ST.OUTPUTSELECT
iRST => mLCD_ST.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mDLY.OUTPUTSELECT
iRST => mLCD_Start.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_DATA.OUTPUTSELECT
iRST => mLCD_RS.OUTPUTSELECT
iRST => Busy.OUTPUTSELECT
iRST => mINIT_CONT_POS.OUTPUTSELECT
iRST => mINIT_CONT_POS.OUTPUTSELECT
iRST => mINIT_CONT_POS.OUTPUTSELECT
iRST => mINIT_CONT_POS.OUTPUTSELECT
iRST => mINIT_CONT_POS.OUTPUTSELECT
iRST => mINIT_CONT_POS.OUTPUTSELECT
iRST => State.OUTPUTSELECT
iRST => State.OUTPUTSELECT
iRST => State.OUTPUTSELECT
iRST => State.OUTPUTSELECT
iRST => State.OUTPUTSELECT
iRST => Activate.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => ContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => MemContentDisplay.OUTPUTSELECT
iRST => ModifiedAux.OUTPUTSELECT
iRST => Clean.OUTPUTSELECT
iRST => Verified.OUTPUTSELECT
iRST => Position[0].ENA
iRST => Position[1].ENA
iRST => Position[2].ENA
iRST => Position[3].ENA
iRST => Position[4].ENA
iRST => Position[5].ENA
iRST => Position[6].ENA
iRST => Position[7].ENA
iRST => Position[8].ENA
iRST => Position[9].ENA
iRST => Position[10].ENA
iRST => Position[11].ENA
iRST => Position[12].ENA
iRST => Position[13].ENA
iRST => Position[14].ENA
iRST => Position[15].ENA
iRST => Position[16].ENA
iRST => Position[17].ENA
iRST => Position[18].ENA
iRST => Position[19].ENA
iRST => Position[20].ENA
iRST => Position[21].ENA
iRST => Position[22].ENA
iRST => Position[23].ENA
iRST => Position[24].ENA
iRST => Position[25].ENA
iRST => Position[26].ENA
iRST => Position[27].ENA
iRST => Position[28].ENA
iRST => Position[29].ENA
iRST => Position[30].ENA
iRST => Position[31].ENA
iRST => Modified.ENA
LCD_DATA[0] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[1] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[2] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[3] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[4] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[5] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[6] <= LCDController:LCDCont0.LCD_DATA
LCD_DATA[7] <= LCDController:LCDCont0.LCD_DATA
LCD_RW <= LCDController:LCDCont0.LCD_RW
LCD_EN <= LCDController:LCDCont0.LCD_EN
LCD_RS <= LCDController:LCDCont0.LCD_RS
iMemAddress[0] => Mux0.IN4
iMemAddress[0] => Mux1.IN4
iMemAddress[0] => Mux2.IN4
iMemAddress[0] => Mux3.IN4
iMemAddress[0] => Mux4.IN4
iMemAddress[0] => Mux5.IN4
iMemAddress[0] => Mux6.IN4
iMemAddress[0] => Mux7.IN4
iMemAddress[0] => LessThan20.IN64
iMemAddress[0] => LessThan21.IN64
iMemAddress[0] => Decoder1.IN4
iMemAddress[0] => Equal0.IN31
iMemAddress[1] => Mux0.IN3
iMemAddress[1] => Mux1.IN3
iMemAddress[1] => Mux2.IN3
iMemAddress[1] => Mux3.IN3
iMemAddress[1] => Mux4.IN3
iMemAddress[1] => Mux5.IN3
iMemAddress[1] => Mux6.IN3
iMemAddress[1] => Mux7.IN3
iMemAddress[1] => LessThan20.IN63
iMemAddress[1] => LessThan21.IN63
iMemAddress[1] => Decoder1.IN3
iMemAddress[1] => Equal0.IN30
iMemAddress[2] => Mux0.IN2
iMemAddress[2] => Mux1.IN2
iMemAddress[2] => Mux2.IN2
iMemAddress[2] => Mux3.IN2
iMemAddress[2] => Mux4.IN2
iMemAddress[2] => Mux5.IN2
iMemAddress[2] => Mux6.IN2
iMemAddress[2] => Mux7.IN2
iMemAddress[2] => LessThan20.IN62
iMemAddress[2] => LessThan21.IN62
iMemAddress[2] => Decoder1.IN2
iMemAddress[2] => Equal0.IN29
iMemAddress[3] => Mux0.IN1
iMemAddress[3] => Mux1.IN1
iMemAddress[3] => Mux2.IN1
iMemAddress[3] => Mux3.IN1
iMemAddress[3] => Mux4.IN1
iMemAddress[3] => Mux5.IN1
iMemAddress[3] => Mux6.IN1
iMemAddress[3] => Mux7.IN1
iMemAddress[3] => LessThan20.IN61
iMemAddress[3] => LessThan21.IN61
iMemAddress[3] => Decoder1.IN1
iMemAddress[3] => Equal0.IN28
iMemAddress[4] => Mux0.IN0
iMemAddress[4] => Mux1.IN0
iMemAddress[4] => Mux2.IN0
iMemAddress[4] => Mux3.IN0
iMemAddress[4] => Mux4.IN0
iMemAddress[4] => Mux5.IN0
iMemAddress[4] => Mux6.IN0
iMemAddress[4] => Mux7.IN0
iMemAddress[4] => LessThan20.IN60
iMemAddress[4] => LessThan21.IN60
iMemAddress[4] => Decoder1.IN0
iMemAddress[4] => Equal0.IN18
iMemAddress[5] => LessThan20.IN59
iMemAddress[5] => LessThan21.IN59
iMemAddress[5] => Equal0.IN27
iMemAddress[6] => LessThan20.IN58
iMemAddress[6] => LessThan21.IN58
iMemAddress[6] => Equal0.IN17
iMemAddress[7] => LessThan20.IN57
iMemAddress[7] => LessThan21.IN57
iMemAddress[7] => Equal0.IN26
iMemAddress[8] => LessThan20.IN56
iMemAddress[8] => LessThan21.IN56
iMemAddress[8] => Equal0.IN16
iMemAddress[9] => LessThan20.IN55
iMemAddress[9] => LessThan21.IN55
iMemAddress[9] => Equal0.IN25
iMemAddress[10] => LessThan20.IN54
iMemAddress[10] => LessThan21.IN54
iMemAddress[10] => Equal0.IN24
iMemAddress[11] => LessThan20.IN53
iMemAddress[11] => LessThan21.IN53
iMemAddress[11] => Equal0.IN23
iMemAddress[12] => LessThan20.IN52
iMemAddress[12] => LessThan21.IN52
iMemAddress[12] => Equal0.IN22
iMemAddress[13] => LessThan20.IN51
iMemAddress[13] => LessThan21.IN51
iMemAddress[13] => Equal0.IN21
iMemAddress[14] => LessThan20.IN50
iMemAddress[14] => LessThan21.IN50
iMemAddress[14] => Equal0.IN20
iMemAddress[15] => LessThan20.IN49
iMemAddress[15] => LessThan21.IN49
iMemAddress[15] => Equal0.IN19
iMemAddress[16] => LessThan20.IN48
iMemAddress[16] => LessThan21.IN48
iMemAddress[16] => Equal0.IN15
iMemAddress[17] => LessThan20.IN47
iMemAddress[17] => LessThan21.IN47
iMemAddress[17] => Equal0.IN14
iMemAddress[18] => LessThan20.IN46
iMemAddress[18] => LessThan21.IN46
iMemAddress[18] => Equal0.IN13
iMemAddress[19] => LessThan20.IN45
iMemAddress[19] => LessThan21.IN45
iMemAddress[19] => Equal0.IN12
iMemAddress[20] => LessThan20.IN44
iMemAddress[20] => LessThan21.IN44
iMemAddress[20] => Equal0.IN11
iMemAddress[21] => LessThan20.IN43
iMemAddress[21] => LessThan21.IN43
iMemAddress[21] => Equal0.IN10
iMemAddress[22] => LessThan20.IN42
iMemAddress[22] => LessThan21.IN42
iMemAddress[22] => Equal0.IN9
iMemAddress[23] => LessThan20.IN41
iMemAddress[23] => LessThan21.IN41
iMemAddress[23] => Equal0.IN8
iMemAddress[24] => LessThan20.IN40
iMemAddress[24] => LessThan21.IN40
iMemAddress[24] => Equal0.IN7
iMemAddress[25] => LessThan20.IN39
iMemAddress[25] => LessThan21.IN39
iMemAddress[25] => Equal0.IN6
iMemAddress[26] => LessThan20.IN38
iMemAddress[26] => LessThan21.IN38
iMemAddress[26] => Equal0.IN5
iMemAddress[27] => LessThan20.IN37
iMemAddress[27] => LessThan21.IN37
iMemAddress[27] => Equal0.IN4
iMemAddress[28] => LessThan20.IN36
iMemAddress[28] => LessThan21.IN36
iMemAddress[28] => Equal0.IN3
iMemAddress[29] => LessThan20.IN35
iMemAddress[29] => LessThan21.IN35
iMemAddress[29] => Equal0.IN2
iMemAddress[30] => LessThan20.IN34
iMemAddress[30] => LessThan21.IN34
iMemAddress[30] => Equal0.IN1
iMemAddress[31] => LessThan20.IN33
iMemAddress[31] => LessThan21.IN33
iMemAddress[31] => Equal0.IN0
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[0] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[1] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[2] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[3] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[4] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[5] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[6] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[7] => MemContentDisplay.DATAB
iMemWriteData[8] => ~NO_FANOUT~
iMemWriteData[9] => ~NO_FANOUT~
iMemWriteData[10] => ~NO_FANOUT~
iMemWriteData[11] => ~NO_FANOUT~
iMemWriteData[12] => ~NO_FANOUT~
iMemWriteData[13] => ~NO_FANOUT~
iMemWriteData[14] => ~NO_FANOUT~
iMemWriteData[15] => ~NO_FANOUT~
iMemWriteData[16] => ~NO_FANOUT~
iMemWriteData[17] => ~NO_FANOUT~
iMemWriteData[18] => ~NO_FANOUT~
iMemWriteData[19] => ~NO_FANOUT~
iMemWriteData[20] => ~NO_FANOUT~
iMemWriteData[21] => ~NO_FANOUT~
iMemWriteData[22] => ~NO_FANOUT~
iMemWriteData[23] => ~NO_FANOUT~
iMemWriteData[24] => ~NO_FANOUT~
iMemWriteData[25] => ~NO_FANOUT~
iMemWriteData[26] => ~NO_FANOUT~
iMemWriteData[27] => ~NO_FANOUT~
iMemWriteData[28] => ~NO_FANOUT~
iMemWriteData[29] => ~NO_FANOUT~
iMemWriteData[30] => ~NO_FANOUT~
iMemWriteData[31] => ~NO_FANOUT~
iMemWrite => always2.IN1
oLeitura[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
oLeitura[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wDebug => always2.IN1
wPC[0] => LessThan11.IN8
wPC[0] => MemContentDisplay.DATAB
wPC[0] => Add10.IN2
wPC[1] => LessThan11.IN7
wPC[1] => MemContentDisplay.DATAB
wPC[1] => Add10.IN1
wPC[2] => LessThan11.IN6
wPC[2] => MemContentDisplay.DATAB
wPC[2] => Add10.IN0
wPC[3] => LessThan11.IN5
wPC[3] => MemContentDisplay.DATAB
wPC[3] => Add10.IN4
wPC[4] => LessThan10.IN8
wPC[4] => MemContentDisplay.DATAB
wPC[4] => Add9.IN2
wPC[5] => LessThan10.IN7
wPC[5] => MemContentDisplay.DATAB
wPC[5] => Add9.IN1
wPC[6] => LessThan10.IN6
wPC[6] => MemContentDisplay.DATAB
wPC[6] => Add9.IN0
wPC[7] => LessThan10.IN5
wPC[7] => MemContentDisplay.DATAB
wPC[7] => Add9.IN4
wPC[8] => LessThan9.IN8
wPC[8] => MemContentDisplay.DATAB
wPC[8] => Add8.IN2
wPC[9] => LessThan9.IN7
wPC[9] => MemContentDisplay.DATAB
wPC[9] => Add8.IN1
wPC[10] => LessThan9.IN6
wPC[10] => MemContentDisplay.DATAB
wPC[10] => Add8.IN0
wPC[11] => LessThan9.IN5
wPC[11] => MemContentDisplay.DATAB
wPC[11] => Add8.IN4
wPC[12] => LessThan8.IN8
wPC[12] => MemContentDisplay.DATAB
wPC[12] => Add7.IN2
wPC[13] => LessThan8.IN7
wPC[13] => MemContentDisplay.DATAB
wPC[13] => Add7.IN1
wPC[14] => LessThan8.IN6
wPC[14] => MemContentDisplay.DATAB
wPC[14] => Add7.IN0
wPC[15] => LessThan8.IN5
wPC[15] => MemContentDisplay.DATAB
wPC[15] => Add7.IN4
wPC[16] => LessThan7.IN8
wPC[16] => MemContentDisplay.DATAB
wPC[16] => Add6.IN2
wPC[17] => LessThan7.IN7
wPC[17] => MemContentDisplay.DATAB
wPC[17] => Add6.IN1
wPC[18] => LessThan7.IN6
wPC[18] => MemContentDisplay.DATAB
wPC[18] => Add6.IN0
wPC[19] => LessThan7.IN5
wPC[19] => MemContentDisplay.DATAB
wPC[19] => Add6.IN4
wPC[20] => LessThan6.IN8
wPC[20] => MemContentDisplay.DATAB
wPC[20] => Add5.IN2
wPC[21] => LessThan6.IN7
wPC[21] => MemContentDisplay.DATAB
wPC[21] => Add5.IN1
wPC[22] => LessThan6.IN6
wPC[22] => MemContentDisplay.DATAB
wPC[22] => Add5.IN0
wPC[23] => LessThan6.IN5
wPC[23] => MemContentDisplay.DATAB
wPC[23] => Add5.IN4
wPC[24] => LessThan5.IN8
wPC[24] => MemContentDisplay.DATAB
wPC[24] => Add4.IN2
wPC[25] => LessThan5.IN7
wPC[25] => MemContentDisplay.DATAB
wPC[25] => Add4.IN1
wPC[26] => LessThan5.IN6
wPC[26] => MemContentDisplay.DATAB
wPC[26] => Add4.IN0
wPC[27] => LessThan5.IN5
wPC[27] => MemContentDisplay.DATAB
wPC[27] => Add4.IN4
wPC[28] => LessThan4.IN8
wPC[28] => MemContentDisplay.DATAB
wPC[28] => Add3.IN2
wPC[29] => LessThan4.IN7
wPC[29] => MemContentDisplay.DATAB
wPC[29] => Add3.IN1
wPC[30] => LessThan4.IN6
wPC[30] => MemContentDisplay.DATAB
wPC[30] => Add3.IN0
wPC[31] => LessThan4.IN5
wPC[31] => MemContentDisplay.DATAB
wPC[31] => Add3.IN4
wInstr[0] => LessThan19.IN8
wInstr[0] => MemContentDisplay.DATAB
wInstr[0] => Add18.IN2
wInstr[1] => LessThan19.IN7
wInstr[1] => MemContentDisplay.DATAB
wInstr[1] => Add18.IN1
wInstr[2] => LessThan19.IN6
wInstr[2] => MemContentDisplay.DATAB
wInstr[2] => Add18.IN0
wInstr[3] => LessThan19.IN5
wInstr[3] => MemContentDisplay.DATAB
wInstr[3] => Add18.IN4
wInstr[4] => LessThan18.IN8
wInstr[4] => MemContentDisplay.DATAB
wInstr[4] => Add17.IN2
wInstr[5] => LessThan18.IN7
wInstr[5] => MemContentDisplay.DATAB
wInstr[5] => Add17.IN1
wInstr[6] => LessThan18.IN6
wInstr[6] => MemContentDisplay.DATAB
wInstr[6] => Add17.IN0
wInstr[7] => LessThan18.IN5
wInstr[7] => MemContentDisplay.DATAB
wInstr[7] => Add17.IN4
wInstr[8] => LessThan17.IN8
wInstr[8] => MemContentDisplay.DATAB
wInstr[8] => Add16.IN2
wInstr[9] => LessThan17.IN7
wInstr[9] => MemContentDisplay.DATAB
wInstr[9] => Add16.IN1
wInstr[10] => LessThan17.IN6
wInstr[10] => MemContentDisplay.DATAB
wInstr[10] => Add16.IN0
wInstr[11] => LessThan17.IN5
wInstr[11] => MemContentDisplay.DATAB
wInstr[11] => Add16.IN4
wInstr[12] => LessThan16.IN8
wInstr[12] => MemContentDisplay.DATAB
wInstr[12] => Add15.IN2
wInstr[13] => LessThan16.IN7
wInstr[13] => MemContentDisplay.DATAB
wInstr[13] => Add15.IN1
wInstr[14] => LessThan16.IN6
wInstr[14] => MemContentDisplay.DATAB
wInstr[14] => Add15.IN0
wInstr[15] => LessThan16.IN5
wInstr[15] => MemContentDisplay.DATAB
wInstr[15] => Add15.IN4
wInstr[16] => LessThan15.IN8
wInstr[16] => MemContentDisplay.DATAB
wInstr[16] => Add14.IN2
wInstr[17] => LessThan15.IN7
wInstr[17] => MemContentDisplay.DATAB
wInstr[17] => Add14.IN1
wInstr[18] => LessThan15.IN6
wInstr[18] => MemContentDisplay.DATAB
wInstr[18] => Add14.IN0
wInstr[19] => LessThan15.IN5
wInstr[19] => MemContentDisplay.DATAB
wInstr[19] => Add14.IN4
wInstr[20] => LessThan14.IN8
wInstr[20] => MemContentDisplay.DATAB
wInstr[20] => Add13.IN2
wInstr[21] => LessThan14.IN7
wInstr[21] => MemContentDisplay.DATAB
wInstr[21] => Add13.IN1
wInstr[22] => LessThan14.IN6
wInstr[22] => MemContentDisplay.DATAB
wInstr[22] => Add13.IN0
wInstr[23] => LessThan14.IN5
wInstr[23] => MemContentDisplay.DATAB
wInstr[23] => Add13.IN4
wInstr[24] => LessThan13.IN8
wInstr[24] => MemContentDisplay.DATAB
wInstr[24] => Add12.IN2
wInstr[25] => LessThan13.IN7
wInstr[25] => MemContentDisplay.DATAB
wInstr[25] => Add12.IN1
wInstr[26] => LessThan13.IN6
wInstr[26] => MemContentDisplay.DATAB
wInstr[26] => Add12.IN0
wInstr[27] => LessThan13.IN5
wInstr[27] => MemContentDisplay.DATAB
wInstr[27] => Add12.IN4
wInstr[28] => LessThan12.IN8
wInstr[28] => MemContentDisplay.DATAB
wInstr[28] => Add11.IN2
wInstr[29] => LessThan12.IN7
wInstr[29] => MemContentDisplay.DATAB
wInstr[29] => Add11.IN1
wInstr[30] => LessThan12.IN6
wInstr[30] => MemContentDisplay.DATAB
wInstr[30] => Add11.IN0
wInstr[31] => LessThan12.IN5
wInstr[31] => MemContentDisplay.DATAB
wInstr[31] => Add11.IN4


|TopDE|LCD_Interface:LCD0|LCDStateMachine:LCDSM0|LCDController:LCDCont0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => ST~5.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0
iCLK => iCLK.IN1
iCLK_50 => ~NO_FANOUT~
Reset => ~NO_FANOUT~
AUD_DACLRCK => AUD_DACLRCK.IN2
AUD_BCLK => AUD_BCLK.IN1
wsaudio_outL[0] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[1] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[2] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[3] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[4] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[5] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[6] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[7] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[8] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[9] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[10] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[11] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[12] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[13] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[14] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[15] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[0] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[1] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[2] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[3] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[4] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[5] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[6] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[7] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[8] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[9] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[10] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[11] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[12] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[13] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[14] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[15] <= Sintetizador:S1.SAMPLE_OUT
wReadEnable => wReadData[31].IN1
wWriteEnable => wWriteEnable.IN1
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => wAddress[0].IN1
wAddress[1] => wAddress[1].IN1
wAddress[2] => wAddress[2].IN1
wAddress[3] => wAddress[3].IN1
wAddress[4] => wAddress[4].IN1
wAddress[5] => wAddress[5].IN1
wAddress[6] => wAddress[6].IN1
wAddress[7] => wAddress[7].IN1
wAddress[8] => wAddress[8].IN1
wAddress[9] => wAddress[9].IN1
wAddress[10] => wAddress[10].IN1
wAddress[11] => wAddress[11].IN1
wAddress[12] => wAddress[12].IN1
wAddress[13] => wAddress[13].IN1
wAddress[14] => wAddress[14].IN1
wAddress[15] => wAddress[15].IN1
wAddress[16] => wAddress[16].IN1
wAddress[17] => wAddress[17].IN1
wAddress[18] => wAddress[18].IN1
wAddress[19] => wAddress[19].IN1
wAddress[20] => wAddress[20].IN1
wAddress[21] => wAddress[21].IN1
wAddress[22] => wAddress[22].IN1
wAddress[23] => wAddress[23].IN1
wAddress[24] => wAddress[24].IN1
wAddress[25] => wAddress[25].IN1
wAddress[26] => wAddress[26].IN1
wAddress[27] => wAddress[27].IN1
wAddress[28] => wAddress[28].IN1
wAddress[29] => wAddress[29].IN1
wAddress[30] => wAddress[30].IN1
wAddress[31] => wAddress[31].IN1
wWriteData[0] => wWriteData[0].IN1
wWriteData[1] => wWriteData[1].IN1
wWriteData[2] => wWriteData[2].IN1
wWriteData[3] => wWriteData[3].IN1
wWriteData[4] => wWriteData[4].IN1
wWriteData[5] => wWriteData[5].IN1
wWriteData[6] => wWriteData[6].IN1
wWriteData[7] => wWriteData[7].IN1
wWriteData[8] => wWriteData[8].IN1
wWriteData[9] => wWriteData[9].IN1
wWriteData[10] => wWriteData[10].IN1
wWriteData[11] => wWriteData[11].IN1
wWriteData[12] => wWriteData[12].IN1
wWriteData[13] => wWriteData[13].IN1
wWriteData[14] => wWriteData[14].IN1
wWriteData[15] => wWriteData[15].IN1
wWriteData[16] => wWriteData[16].IN1
wWriteData[17] => wWriteData[17].IN1
wWriteData[18] => wWriteData[18].IN1
wWriteData[19] => wWriteData[19].IN1
wWriteData[20] => wWriteData[20].IN1
wWriteData[21] => wWriteData[21].IN1
wWriteData[22] => wWriteData[22].IN1
wWriteData[23] => wWriteData[23].IN1
wWriteData[24] => wWriteData[24].IN1
wWriteData[25] => wWriteData[25].IN1
wWriteData[26] => wWriteData[26].IN1
wWriteData[27] => wWriteData[27].IN1
wWriteData[28] => wWriteData[28].IN1
wWriteData[29] => wWriteData[29].IN1
wWriteData[30] => wWriteData[30].IN1
wWriteData[31] => wWriteData[31].IN1
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1
AUD_DACLRCK => PolyphonicSynthesizer:synth.SAMPLE_CLK
AUD_DACLRCK => SAMPLE_OUT[0]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[1]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[2]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[3]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[4]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[5]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[6]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[7]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[8]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[9]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[10]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[11]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[12]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[13]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[14]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[15]~reg0.CLK
AUD_BCLK => PolyphonicSynthesizer:synth.FASTER_CLK
NOTE_PLAY => PolyphonicSynthesizer:synth.COMMAND.state
NOTE_PITCH[0] => PolyphonicSynthesizer:synth.COMMAND.pitch[0]
NOTE_PITCH[1] => PolyphonicSynthesizer:synth.COMMAND.pitch[1]
NOTE_PITCH[2] => PolyphonicSynthesizer:synth.COMMAND.pitch[2]
NOTE_PITCH[3] => PolyphonicSynthesizer:synth.COMMAND.pitch[3]
NOTE_PITCH[4] => PolyphonicSynthesizer:synth.COMMAND.pitch[4]
NOTE_PITCH[5] => PolyphonicSynthesizer:synth.COMMAND.pitch[5]
NOTE_PITCH[6] => PolyphonicSynthesizer:synth.COMMAND.pitch[6]
WAVE[0] => PolyphonicSynthesizer:synth.CONFIG.oscillator.wave[0]
WAVE[1] => PolyphonicSynthesizer:synth.CONFIG.oscillator.wave[1]
NOISE_EN => PolyphonicSynthesizer:synth.CONFIG.oscillator.noise
FILTER_EN => PolyphonicSynthesizer:synth.CONFIG.filter.on
FILTER_QUALITY[0] => PolyphonicSynthesizer:synth.CONFIG.filter.q[0]
FILTER_QUALITY[1] => PolyphonicSynthesizer:synth.CONFIG.filter.q[1]
FILTER_QUALITY[2] => PolyphonicSynthesizer:synth.CONFIG.filter.q[2]
FILTER_QUALITY[3] => PolyphonicSynthesizer:synth.CONFIG.filter.q[3]
FILTER_QUALITY[4] => PolyphonicSynthesizer:synth.CONFIG.filter.q[4]
FILTER_QUALITY[5] => PolyphonicSynthesizer:synth.CONFIG.filter.q[5]
FILTER_QUALITY[6] => PolyphonicSynthesizer:synth.CONFIG.filter.q[6]
FILTER_QUALITY[7] => PolyphonicSynthesizer:synth.CONFIG.filter.q[7]
ATTACK_DURATION[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[0]
ATTACK_DURATION[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[1]
ATTACK_DURATION[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[2]
ATTACK_DURATION[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[3]
ATTACK_DURATION[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[4]
ATTACK_DURATION[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[5]
ATTACK_DURATION[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[6]
DECAY_DURATION[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[0]
DECAY_DURATION[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[1]
DECAY_DURATION[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[2]
DECAY_DURATION[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[3]
DECAY_DURATION[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[4]
DECAY_DURATION[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[5]
DECAY_DURATION[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[6]
SUSTAIN_AMPLITUDE[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[0]
SUSTAIN_AMPLITUDE[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[1]
SUSTAIN_AMPLITUDE[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[2]
SUSTAIN_AMPLITUDE[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[3]
SUSTAIN_AMPLITUDE[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[4]
SUSTAIN_AMPLITUDE[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[5]
SUSTAIN_AMPLITUDE[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[6]
RELEASE_DURATION[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[0]
RELEASE_DURATION[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[1]
RELEASE_DURATION[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[2]
RELEASE_DURATION[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[3]
RELEASE_DURATION[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[4]
RELEASE_DURATION[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[5]
RELEASE_DURATION[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[6]
SAMPLE_OUT[0] <= SAMPLE_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[1] <= SAMPLE_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[2] <= SAMPLE_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[3] <= SAMPLE_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[4] <= SAMPLE_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[5] <= SAMPLE_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[6] <= SAMPLE_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[7] <= SAMPLE_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[8] <= SAMPLE_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[9] <= SAMPLE_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[10] <= SAMPLE_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[11] <= SAMPLE_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[12] <= SAMPLE_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[13] <= SAMPLE_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[14] <= SAMPLE_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[15] <= SAMPLE_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth
SAMPLE_CLK => ~NO_FANOUT~
FASTER_CLK => ChannelBank:channelBank.CLK
COMMAND.state => NoteController:noteController.COMMAND.state
COMMAND.pitch[0] => NoteController:noteController.COMMAND.pitch[0]
COMMAND.pitch[1] => NoteController:noteController.COMMAND.pitch[1]
COMMAND.pitch[2] => NoteController:noteController.COMMAND.pitch[2]
COMMAND.pitch[3] => NoteController:noteController.COMMAND.pitch[3]
COMMAND.pitch[4] => NoteController:noteController.COMMAND.pitch[4]
COMMAND.pitch[5] => NoteController:noteController.COMMAND.pitch[5]
COMMAND.pitch[6] => NoteController:noteController.COMMAND.pitch[6]
CONFIG.envelope.release_duration[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[0]
CONFIG.envelope.release_duration[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[1]
CONFIG.envelope.release_duration[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[2]
CONFIG.envelope.release_duration[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[3]
CONFIG.envelope.release_duration[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[4]
CONFIG.envelope.release_duration[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[5]
CONFIG.envelope.release_duration[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[6]
CONFIG.envelope.sustain_amplitude[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[0]
CONFIG.envelope.sustain_amplitude[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[1]
CONFIG.envelope.sustain_amplitude[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[2]
CONFIG.envelope.sustain_amplitude[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[3]
CONFIG.envelope.sustain_amplitude[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[4]
CONFIG.envelope.sustain_amplitude[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[5]
CONFIG.envelope.sustain_amplitude[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[6]
CONFIG.envelope.decay_duration[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[0]
CONFIG.envelope.decay_duration[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[1]
CONFIG.envelope.decay_duration[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[2]
CONFIG.envelope.decay_duration[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[3]
CONFIG.envelope.decay_duration[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[4]
CONFIG.envelope.decay_duration[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[5]
CONFIG.envelope.decay_duration[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[6]
CONFIG.envelope.attack_duration[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[0]
CONFIG.envelope.attack_duration[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[1]
CONFIG.envelope.attack_duration[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[2]
CONFIG.envelope.attack_duration[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[3]
CONFIG.envelope.attack_duration[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[4]
CONFIG.envelope.attack_duration[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[5]
CONFIG.envelope.attack_duration[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[6]
CONFIG.filter.on => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.on
CONFIG.filter.q[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[0]
CONFIG.filter.q[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[1]
CONFIG.filter.q[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[2]
CONFIG.filter.q[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[3]
CONFIG.filter.q[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[4]
CONFIG.filter.q[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[5]
CONFIG.filter.q[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[6]
CONFIG.filter.q[7] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[7]
CONFIG.oscillator.noise => SampleSynthesizer:sampleSynthesizer.CONFIG.oscillator.noise
CONFIG.oscillator.wave[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.oscillator.wave[0]
CONFIG.oscillator.wave[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.oscillator.wave[1]
OUT[0] <= Mixer:mixer.OUT[0]
OUT[1] <= Mixer:mixer.OUT[1]
OUT[2] <= Mixer:mixer.OUT[2]
OUT[3] <= Mixer:mixer.OUT[3]
OUT[4] <= Mixer:mixer.OUT[4]
OUT[5] <= Mixer:mixer.OUT[5]
OUT[6] <= Mixer:mixer.OUT[6]
OUT[7] <= Mixer:mixer.OUT[7]
OUT[8] <= Mixer:mixer.OUT[8]
OUT[9] <= Mixer:mixer.OUT[9]
OUT[10] <= Mixer:mixer.OUT[10]
OUT[11] <= Mixer:mixer.OUT[11]
OUT[12] <= Mixer:mixer.OUT[12]
OUT[13] <= Mixer:mixer.OUT[13]
OUT[14] <= Mixer:mixer.OUT[14]
OUT[15] <= Mixer:mixer.OUT[15]


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank
CLK => clk64[0].CLK
CLK => clk64[1].CLK
CHANNEL.pass <= channel[3].DB_MAX_OUTPUT_PORT_TYPE
CHANNEL.last <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL.clock <= clk64[1].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController
RESET => state.IN1
CHANNEL.pass => always0.IN0
CHANNEL.pass => comb.IN1
CHANNEL.last => always0.IN1
CHANNEL.clock => working.CLK
CHANNEL.clock => oNOTE.state~reg0.CLK
CHANNEL.clock => oNOTE.pitch[0]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[1]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[2]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[3]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[4]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[5]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[6]~reg0.CLK
CHANNEL.clock => pitch[0].CLK
CHANNEL.clock => pitch[1].CLK
CHANNEL.clock => pitch[2].CLK
CHANNEL.clock => pitch[3].CLK
CHANNEL.clock => pitch[4].CLK
CHANNEL.clock => pitch[5].CLK
CHANNEL.clock => pitch[6].CLK
CHANNEL.clock => state.CLK
ENVELOPE.start[0] => ~NO_FANOUT~
ENVELOPE.start[1] => ~NO_FANOUT~
ENVELOPE.start[2] => ~NO_FANOUT~
ENVELOPE.start[3] => ~NO_FANOUT~
ENVELOPE.start[4] => ~NO_FANOUT~
ENVELOPE.start[5] => ~NO_FANOUT~
ENVELOPE.start[6] => ~NO_FANOUT~
ENVELOPE.start[7] => ~NO_FANOUT~
ENVELOPE.instant[0] => WideAnd0.IN0
ENVELOPE.instant[1] => WideAnd0.IN1
ENVELOPE.instant[2] => WideAnd0.IN2
ENVELOPE.instant[3] => WideAnd0.IN3
ENVELOPE.instant[4] => WideAnd0.IN4
ENVELOPE.instant[5] => WideAnd0.IN5
ENVELOPE.instant[6] => WideAnd0.IN6
ENVELOPE.instant[7] => WideAnd0.IN7
ENVELOPE.instant[8] => WideAnd0.IN8
ENVELOPE.instant[9] => WideAnd0.IN9
COMMAND.state => state.DATAIN
COMMAND.pitch[0] => pitch[0].DATAIN
COMMAND.pitch[1] => pitch[1].DATAIN
COMMAND.pitch[2] => pitch[2].DATAIN
COMMAND.pitch[3] => pitch[3].DATAIN
COMMAND.pitch[4] => pitch[4].DATAIN
COMMAND.pitch[5] => pitch[5].DATAIN
COMMAND.pitch[6] => pitch[6].DATAIN
NOTE.state => state.DATAA
NOTE.pitch[0] => pitch.DATAA
NOTE.pitch[0] => Equal0.IN6
NOTE.pitch[1] => pitch.DATAA
NOTE.pitch[1] => Equal0.IN5
NOTE.pitch[2] => pitch.DATAA
NOTE.pitch[2] => Equal0.IN4
NOTE.pitch[3] => pitch.DATAA
NOTE.pitch[3] => Equal0.IN3
NOTE.pitch[4] => pitch.DATAA
NOTE.pitch[4] => Equal0.IN2
NOTE.pitch[5] => pitch.DATAA
NOTE.pitch[5] => Equal0.IN1
NOTE.pitch[6] => pitch.DATAA
NOTE.pitch[6] => Equal0.IN0
oNOTE.state <= oNOTE.state~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[0] <= oNOTE.pitch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[1] <= oNOTE.pitch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[2] <= oNOTE.pitch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[3] <= oNOTE.pitch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[4] <= oNOTE.pitch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[5] <= oNOTE.pitch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[6] <= oNOTE.pitch[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase
CHANNEL.pass => ~NO_FANOUT~
CHANNEL.last => ~NO_FANOUT~
CHANNEL.clock => CHANNEL.clock.IN1
NOTE.state => OUT.state~reg0.DATAIN
NOTE.pitch[0] => NOTE.pitch[0].IN1
NOTE.pitch[1] => NOTE.pitch[1].IN1
NOTE.pitch[2] => NOTE.pitch[2].IN1
NOTE.pitch[3] => NOTE.pitch[3].IN1
NOTE.pitch[4] => NOTE.pitch[4].IN1
NOTE.pitch[5] => NOTE.pitch[5].IN1
NOTE.pitch[6] => NOTE.pitch[6].IN1
OUT.state <= OUT.state~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT.step[0] <= NoteTable:noteTable.q
OUT.step[1] <= NoteTable:noteTable.q
OUT.step[2] <= NoteTable:noteTable.q
OUT.step[3] <= NoteTable:noteTable.q
OUT.step[4] <= NoteTable:noteTable.q
OUT.step[5] <= NoteTable:noteTable.q
OUT.step[6] <= NoteTable:noteTable.q
OUT.step[7] <= NoteTable:noteTable.q
OUT.step[8] <= NoteTable:noteTable.q
OUT.step[9] <= NoteTable:noteTable.q
OUT.step[10] <= NoteTable:noteTable.q
OUT.step[11] <= NoteTable:noteTable.q
OUT.step[12] <= NoteTable:noteTable.q
OUT.step[13] <= NoteTable:noteTable.q
OUT.step[14] <= NoteTable:noteTable.q
OUT.step[15] <= NoteTable:noteTable.q


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0oc1:auto_generated.address_a[0]
address_a[1] => altsyncram_0oc1:auto_generated.address_a[1]
address_a[2] => altsyncram_0oc1:auto_generated.address_a[2]
address_a[3] => altsyncram_0oc1:auto_generated.address_a[3]
address_a[4] => altsyncram_0oc1:auto_generated.address_a[4]
address_a[5] => altsyncram_0oc1:auto_generated.address_a[5]
address_a[6] => altsyncram_0oc1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0oc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0oc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0oc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0oc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0oc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0oc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0oc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0oc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0oc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_0oc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_0oc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_0oc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_0oc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_0oc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_0oc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_0oc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_0oc1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer
CONFIG.envelope.release_duration[0] => Envelope:envelope.CONFIG.release_duration[0]
CONFIG.envelope.release_duration[1] => Envelope:envelope.CONFIG.release_duration[1]
CONFIG.envelope.release_duration[2] => Envelope:envelope.CONFIG.release_duration[2]
CONFIG.envelope.release_duration[3] => Envelope:envelope.CONFIG.release_duration[3]
CONFIG.envelope.release_duration[4] => Envelope:envelope.CONFIG.release_duration[4]
CONFIG.envelope.release_duration[5] => Envelope:envelope.CONFIG.release_duration[5]
CONFIG.envelope.release_duration[6] => Envelope:envelope.CONFIG.release_duration[6]
CONFIG.envelope.sustain_amplitude[0] => Envelope:envelope.CONFIG.sustain_amplitude[0]
CONFIG.envelope.sustain_amplitude[1] => Envelope:envelope.CONFIG.sustain_amplitude[1]
CONFIG.envelope.sustain_amplitude[2] => Envelope:envelope.CONFIG.sustain_amplitude[2]
CONFIG.envelope.sustain_amplitude[3] => Envelope:envelope.CONFIG.sustain_amplitude[3]
CONFIG.envelope.sustain_amplitude[4] => Envelope:envelope.CONFIG.sustain_amplitude[4]
CONFIG.envelope.sustain_amplitude[5] => Envelope:envelope.CONFIG.sustain_amplitude[5]
CONFIG.envelope.sustain_amplitude[6] => Envelope:envelope.CONFIG.sustain_amplitude[6]
CONFIG.envelope.decay_duration[0] => Envelope:envelope.CONFIG.decay_duration[0]
CONFIG.envelope.decay_duration[1] => Envelope:envelope.CONFIG.decay_duration[1]
CONFIG.envelope.decay_duration[2] => Envelope:envelope.CONFIG.decay_duration[2]
CONFIG.envelope.decay_duration[3] => Envelope:envelope.CONFIG.decay_duration[3]
CONFIG.envelope.decay_duration[4] => Envelope:envelope.CONFIG.decay_duration[4]
CONFIG.envelope.decay_duration[5] => Envelope:envelope.CONFIG.decay_duration[5]
CONFIG.envelope.decay_duration[6] => Envelope:envelope.CONFIG.decay_duration[6]
CONFIG.envelope.attack_duration[0] => Envelope:envelope.CONFIG.attack_duration[0]
CONFIG.envelope.attack_duration[1] => Envelope:envelope.CONFIG.attack_duration[1]
CONFIG.envelope.attack_duration[2] => Envelope:envelope.CONFIG.attack_duration[2]
CONFIG.envelope.attack_duration[3] => Envelope:envelope.CONFIG.attack_duration[3]
CONFIG.envelope.attack_duration[4] => Envelope:envelope.CONFIG.attack_duration[4]
CONFIG.envelope.attack_duration[5] => Envelope:envelope.CONFIG.attack_duration[5]
CONFIG.envelope.attack_duration[6] => Envelope:envelope.CONFIG.attack_duration[6]
CONFIG.filter.on => DigitalFilter:digitalFilter.CONFIG.on
CONFIG.filter.q[0] => DigitalFilter:digitalFilter.CONFIG.q[0]
CONFIG.filter.q[1] => DigitalFilter:digitalFilter.CONFIG.q[1]
CONFIG.filter.q[2] => DigitalFilter:digitalFilter.CONFIG.q[2]
CONFIG.filter.q[3] => DigitalFilter:digitalFilter.CONFIG.q[3]
CONFIG.filter.q[4] => DigitalFilter:digitalFilter.CONFIG.q[4]
CONFIG.filter.q[5] => DigitalFilter:digitalFilter.CONFIG.q[5]
CONFIG.filter.q[6] => DigitalFilter:digitalFilter.CONFIG.q[6]
CONFIG.filter.q[7] => DigitalFilter:digitalFilter.CONFIG.q[7]
CONFIG.oscillator.noise => Oscillator:oscillator.CONFIG.noise
CONFIG.oscillator.wave[0] => Oscillator:oscillator.CONFIG.wave[0]
CONFIG.oscillator.wave[1] => Oscillator:oscillator.CONFIG.wave[1]
CHANNEL.pass => Oscillator:oscillator.CHANNEL.pass
CHANNEL.pass => DigitalFilter:digitalFilter.CHANNEL.pass
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => Envelope:envelope.CHANNEL.pass
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.last => Oscillator:oscillator.CHANNEL.last
CHANNEL.last => DigitalFilter:digitalFilter.CHANNEL.last
CHANNEL.last => Envelope:envelope.CHANNEL.last
CHANNEL.clock => Oscillator:oscillator.CHANNEL.clock
CHANNEL.clock => DigitalFilter:digitalFilter.CHANNEL.clock
CHANNEL.clock => Envelope:envelope.CHANNEL.clock
CHANNEL.clock => oDATA.sample[0]~reg0.CLK
CHANNEL.clock => oDATA.sample[1]~reg0.CLK
CHANNEL.clock => oDATA.sample[2]~reg0.CLK
CHANNEL.clock => oDATA.sample[3]~reg0.CLK
CHANNEL.clock => oDATA.sample[4]~reg0.CLK
CHANNEL.clock => oDATA.sample[5]~reg0.CLK
CHANNEL.clock => oDATA.sample[6]~reg0.CLK
CHANNEL.clock => oDATA.sample[7]~reg0.CLK
CHANNEL.clock => oDATA.sample[8]~reg0.CLK
CHANNEL.clock => oDATA.sample[9]~reg0.CLK
CHANNEL.clock => oDATA.sample[10]~reg0.CLK
CHANNEL.clock => oDATA.sample[11]~reg0.CLK
CHANNEL.clock => oDATA.sample[12]~reg0.CLK
CHANNEL.clock => oDATA.sample[13]~reg0.CLK
CHANNEL.clock => oDATA.sample[14]~reg0.CLK
CHANNEL.clock => oDATA.sample[15]~reg0.CLK
CHANNEL.clock => _.IN1
INFO.state => Oscillator:oscillator.INFO.state
INFO.state => Envelope:envelope.INFO.state
INFO.step[0] => Oscillator:oscillator.INFO.step[0]
INFO.step[0] => Envelope:envelope.INFO.step[0]
INFO.step[1] => Oscillator:oscillator.INFO.step[1]
INFO.step[1] => Envelope:envelope.INFO.step[1]
INFO.step[2] => Oscillator:oscillator.INFO.step[2]
INFO.step[2] => Envelope:envelope.INFO.step[2]
INFO.step[3] => Oscillator:oscillator.INFO.step[3]
INFO.step[3] => Envelope:envelope.INFO.step[3]
INFO.step[4] => Oscillator:oscillator.INFO.step[4]
INFO.step[4] => Envelope:envelope.INFO.step[4]
INFO.step[5] => Oscillator:oscillator.INFO.step[5]
INFO.step[5] => Envelope:envelope.INFO.step[5]
INFO.step[5] => comb.DATAB
INFO.step[6] => Oscillator:oscillator.INFO.step[6]
INFO.step[6] => Envelope:envelope.INFO.step[6]
INFO.step[6] => comb.DATAB
INFO.step[7] => Oscillator:oscillator.INFO.step[7]
INFO.step[7] => Envelope:envelope.INFO.step[7]
INFO.step[7] => comb.DATAB
INFO.step[8] => Oscillator:oscillator.INFO.step[8]
INFO.step[8] => Envelope:envelope.INFO.step[8]
INFO.step[8] => comb.DATAB
INFO.step[9] => Oscillator:oscillator.INFO.step[9]
INFO.step[9] => Envelope:envelope.INFO.step[9]
INFO.step[9] => comb.DATAB
INFO.step[10] => Oscillator:oscillator.INFO.step[10]
INFO.step[10] => Envelope:envelope.INFO.step[10]
INFO.step[10] => comb.DATAB
INFO.step[11] => Oscillator:oscillator.INFO.step[11]
INFO.step[11] => Envelope:envelope.INFO.step[11]
INFO.step[11] => comb.DATAB
INFO.step[12] => Oscillator:oscillator.INFO.step[12]
INFO.step[12] => Envelope:envelope.INFO.step[12]
INFO.step[12] => comb.DATAB
INFO.step[13] => Oscillator:oscillator.INFO.step[13]
INFO.step[13] => Envelope:envelope.INFO.step[13]
INFO.step[13] => comb.DATAB
INFO.step[14] => Oscillator:oscillator.INFO.step[14]
INFO.step[14] => Envelope:envelope.INFO.step[14]
INFO.step[14] => comb.DATAB
INFO.step[15] => Oscillator:oscillator.INFO.step[15]
INFO.step[15] => Envelope:envelope.INFO.step[15]
INFO.step[15] => comb.DATAB
INFO.step[15] => comb.DATAB
DATA.sample[0] => comb.DATAB
DATA.sample[0] => Mult0.IN23
DATA.sample[1] => comb.DATAB
DATA.sample[1] => Mult0.IN22
DATA.sample[2] => comb.DATAB
DATA.sample[2] => Mult0.IN21
DATA.sample[3] => comb.DATAB
DATA.sample[3] => Mult0.IN20
DATA.sample[4] => comb.DATAB
DATA.sample[4] => Mult0.IN19
DATA.sample[5] => comb.DATAB
DATA.sample[5] => Mult0.IN18
DATA.sample[6] => comb.DATAB
DATA.sample[6] => Mult0.IN17
DATA.sample[7] => comb.DATAB
DATA.sample[7] => Mult0.IN16
DATA.sample[8] => comb.DATAB
DATA.sample[8] => Mult0.IN15
DATA.sample[9] => comb.DATAB
DATA.sample[9] => Mult0.IN14
DATA.sample[10] => comb.DATAB
DATA.sample[10] => Mult0.IN13
DATA.sample[11] => comb.DATAB
DATA.sample[11] => Mult0.IN12
DATA.sample[12] => comb.DATAB
DATA.sample[12] => Mult0.IN11
DATA.sample[13] => comb.DATAB
DATA.sample[13] => Mult0.IN10
DATA.sample[14] => comb.DATAB
DATA.sample[14] => Mult0.IN9
DATA.sample[15] => comb.DATAB
DATA.sample[15] => Mult0.IN0
DATA.sample[15] => Mult0.IN1
DATA.sample[15] => Mult0.IN2
DATA.sample[15] => Mult0.IN3
DATA.sample[15] => Mult0.IN4
DATA.sample[15] => Mult0.IN5
DATA.sample[15] => Mult0.IN6
DATA.sample[15] => Mult0.IN7
DATA.sample[15] => Mult0.IN8
DATA.envelope.start[0] => Envelope:envelope.DATA.start[0]
DATA.envelope.start[1] => Envelope:envelope.DATA.start[1]
DATA.envelope.start[2] => Envelope:envelope.DATA.start[2]
DATA.envelope.start[3] => Envelope:envelope.DATA.start[3]
DATA.envelope.start[4] => Envelope:envelope.DATA.start[4]
DATA.envelope.start[5] => Envelope:envelope.DATA.start[5]
DATA.envelope.start[6] => Envelope:envelope.DATA.start[6]
DATA.envelope.start[7] => Envelope:envelope.DATA.start[7]
DATA.envelope.instant[0] => Envelope:envelope.DATA.instant[0]
DATA.envelope.instant[1] => Envelope:envelope.DATA.instant[1]
DATA.envelope.instant[2] => Envelope:envelope.DATA.instant[2]
DATA.envelope.instant[3] => Envelope:envelope.DATA.instant[3]
DATA.envelope.instant[4] => Envelope:envelope.DATA.instant[4]
DATA.envelope.instant[5] => Envelope:envelope.DATA.instant[5]
DATA.envelope.instant[6] => Envelope:envelope.DATA.instant[6]
DATA.envelope.instant[7] => Envelope:envelope.DATA.instant[7]
DATA.envelope.instant[8] => Envelope:envelope.DATA.instant[8]
DATA.envelope.instant[9] => Envelope:envelope.DATA.instant[9]
DATA.filter.z2[0] => DigitalFilter:digitalFilter.DATA.z2[0]
DATA.filter.z2[1] => DigitalFilter:digitalFilter.DATA.z2[1]
DATA.filter.z2[2] => DigitalFilter:digitalFilter.DATA.z2[2]
DATA.filter.z2[3] => DigitalFilter:digitalFilter.DATA.z2[3]
DATA.filter.z2[4] => DigitalFilter:digitalFilter.DATA.z2[4]
DATA.filter.z2[5] => DigitalFilter:digitalFilter.DATA.z2[5]
DATA.filter.z2[6] => DigitalFilter:digitalFilter.DATA.z2[6]
DATA.filter.z2[7] => DigitalFilter:digitalFilter.DATA.z2[7]
DATA.filter.z2[8] => DigitalFilter:digitalFilter.DATA.z2[8]
DATA.filter.z2[9] => DigitalFilter:digitalFilter.DATA.z2[9]
DATA.filter.z2[10] => DigitalFilter:digitalFilter.DATA.z2[10]
DATA.filter.z2[11] => DigitalFilter:digitalFilter.DATA.z2[11]
DATA.filter.z2[12] => DigitalFilter:digitalFilter.DATA.z2[12]
DATA.filter.z2[13] => DigitalFilter:digitalFilter.DATA.z2[13]
DATA.filter.z2[14] => DigitalFilter:digitalFilter.DATA.z2[14]
DATA.filter.z2[15] => DigitalFilter:digitalFilter.DATA.z2[15]
DATA.filter.z2[16] => DigitalFilter:digitalFilter.DATA.z2[16]
DATA.filter.z2[17] => DigitalFilter:digitalFilter.DATA.z2[17]
DATA.filter.z2[18] => DigitalFilter:digitalFilter.DATA.z2[18]
DATA.filter.z2[19] => DigitalFilter:digitalFilter.DATA.z2[19]
DATA.filter.z2[20] => DigitalFilter:digitalFilter.DATA.z2[20]
DATA.filter.z2[21] => DigitalFilter:digitalFilter.DATA.z2[21]
DATA.filter.z2[22] => DigitalFilter:digitalFilter.DATA.z2[22]
DATA.filter.z2[23] => DigitalFilter:digitalFilter.DATA.z2[23]
DATA.filter.z2[24] => DigitalFilter:digitalFilter.DATA.z2[24]
DATA.filter.z2[25] => DigitalFilter:digitalFilter.DATA.z2[25]
DATA.filter.z2[26] => DigitalFilter:digitalFilter.DATA.z2[26]
DATA.filter.z2[27] => DigitalFilter:digitalFilter.DATA.z2[27]
DATA.filter.z2[28] => DigitalFilter:digitalFilter.DATA.z2[28]
DATA.filter.z2[29] => DigitalFilter:digitalFilter.DATA.z2[29]
DATA.filter.z2[30] => DigitalFilter:digitalFilter.DATA.z2[30]
DATA.filter.z2[31] => DigitalFilter:digitalFilter.DATA.z2[31]
DATA.filter.z1[0] => DigitalFilter:digitalFilter.DATA.z1[0]
DATA.filter.z1[1] => DigitalFilter:digitalFilter.DATA.z1[1]
DATA.filter.z1[2] => DigitalFilter:digitalFilter.DATA.z1[2]
DATA.filter.z1[3] => DigitalFilter:digitalFilter.DATA.z1[3]
DATA.filter.z1[4] => DigitalFilter:digitalFilter.DATA.z1[4]
DATA.filter.z1[5] => DigitalFilter:digitalFilter.DATA.z1[5]
DATA.filter.z1[6] => DigitalFilter:digitalFilter.DATA.z1[6]
DATA.filter.z1[7] => DigitalFilter:digitalFilter.DATA.z1[7]
DATA.filter.z1[8] => DigitalFilter:digitalFilter.DATA.z1[8]
DATA.filter.z1[9] => DigitalFilter:digitalFilter.DATA.z1[9]
DATA.filter.z1[10] => DigitalFilter:digitalFilter.DATA.z1[10]
DATA.filter.z1[11] => DigitalFilter:digitalFilter.DATA.z1[11]
DATA.filter.z1[12] => DigitalFilter:digitalFilter.DATA.z1[12]
DATA.filter.z1[13] => DigitalFilter:digitalFilter.DATA.z1[13]
DATA.filter.z1[14] => DigitalFilter:digitalFilter.DATA.z1[14]
DATA.filter.z1[15] => DigitalFilter:digitalFilter.DATA.z1[15]
DATA.filter.z1[16] => DigitalFilter:digitalFilter.DATA.z1[16]
DATA.filter.z1[17] => DigitalFilter:digitalFilter.DATA.z1[17]
DATA.filter.z1[18] => DigitalFilter:digitalFilter.DATA.z1[18]
DATA.filter.z1[19] => DigitalFilter:digitalFilter.DATA.z1[19]
DATA.filter.z1[20] => DigitalFilter:digitalFilter.DATA.z1[20]
DATA.filter.z1[21] => DigitalFilter:digitalFilter.DATA.z1[21]
DATA.filter.z1[22] => DigitalFilter:digitalFilter.DATA.z1[22]
DATA.filter.z1[23] => DigitalFilter:digitalFilter.DATA.z1[23]
DATA.filter.z1[24] => DigitalFilter:digitalFilter.DATA.z1[24]
DATA.filter.z1[25] => DigitalFilter:digitalFilter.DATA.z1[25]
DATA.filter.z1[26] => DigitalFilter:digitalFilter.DATA.z1[26]
DATA.filter.z1[27] => DigitalFilter:digitalFilter.DATA.z1[27]
DATA.filter.z1[28] => DigitalFilter:digitalFilter.DATA.z1[28]
DATA.filter.z1[29] => DigitalFilter:digitalFilter.DATA.z1[29]
DATA.filter.z1[30] => DigitalFilter:digitalFilter.DATA.z1[30]
DATA.filter.z1[31] => DigitalFilter:digitalFilter.DATA.z1[31]
DATA.oscillator.accumulator[0] => Oscillator:oscillator.DATA.accumulator[0]
DATA.oscillator.accumulator[1] => Oscillator:oscillator.DATA.accumulator[1]
DATA.oscillator.accumulator[2] => Oscillator:oscillator.DATA.accumulator[2]
DATA.oscillator.accumulator[3] => Oscillator:oscillator.DATA.accumulator[3]
DATA.oscillator.accumulator[4] => Oscillator:oscillator.DATA.accumulator[4]
DATA.oscillator.accumulator[5] => Oscillator:oscillator.DATA.accumulator[5]
DATA.oscillator.accumulator[5] => comb.DATAA
DATA.oscillator.accumulator[6] => Oscillator:oscillator.DATA.accumulator[6]
DATA.oscillator.accumulator[6] => comb.DATAA
DATA.oscillator.accumulator[7] => Oscillator:oscillator.DATA.accumulator[7]
DATA.oscillator.accumulator[7] => comb.DATAA
DATA.oscillator.accumulator[8] => Oscillator:oscillator.DATA.accumulator[8]
DATA.oscillator.accumulator[8] => comb.DATAA
DATA.oscillator.accumulator[9] => Oscillator:oscillator.DATA.accumulator[9]
DATA.oscillator.accumulator[9] => comb.DATAA
DATA.oscillator.accumulator[10] => Oscillator:oscillator.DATA.accumulator[10]
DATA.oscillator.accumulator[10] => comb.DATAA
DATA.oscillator.accumulator[11] => Oscillator:oscillator.DATA.accumulator[11]
DATA.oscillator.accumulator[11] => comb.DATAA
DATA.oscillator.accumulator[12] => Oscillator:oscillator.DATA.accumulator[12]
DATA.oscillator.accumulator[12] => comb.DATAA
DATA.oscillator.accumulator[13] => Oscillator:oscillator.DATA.accumulator[13]
DATA.oscillator.accumulator[13] => comb.DATAA
DATA.oscillator.accumulator[14] => Oscillator:oscillator.DATA.accumulator[14]
DATA.oscillator.accumulator[14] => comb.DATAA
DATA.oscillator.accumulator[15] => Oscillator:oscillator.DATA.accumulator[15]
DATA.oscillator.accumulator[15] => comb.DATAA
DATA.oscillator.accumulator[16] => Oscillator:oscillator.DATA.accumulator[16]
DATA.oscillator.accumulator[16] => comb.DATAA
oDATA.sample[0] <= oDATA.sample[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[1] <= oDATA.sample[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[2] <= oDATA.sample[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[3] <= oDATA.sample[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[4] <= oDATA.sample[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[5] <= oDATA.sample[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[6] <= oDATA.sample[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[7] <= oDATA.sample[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[8] <= oDATA.sample[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[9] <= oDATA.sample[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[10] <= oDATA.sample[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[11] <= oDATA.sample[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[12] <= oDATA.sample[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[13] <= oDATA.sample[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[14] <= oDATA.sample[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[15] <= oDATA.sample[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.envelope.start[0] <= Envelope:envelope.oDATA.start[0]
oDATA.envelope.start[1] <= Envelope:envelope.oDATA.start[1]
oDATA.envelope.start[2] <= Envelope:envelope.oDATA.start[2]
oDATA.envelope.start[3] <= Envelope:envelope.oDATA.start[3]
oDATA.envelope.start[4] <= Envelope:envelope.oDATA.start[4]
oDATA.envelope.start[5] <= Envelope:envelope.oDATA.start[5]
oDATA.envelope.start[6] <= Envelope:envelope.oDATA.start[6]
oDATA.envelope.start[7] <= Envelope:envelope.oDATA.start[7]
oDATA.envelope.instant[0] <= Envelope:envelope.oDATA.instant[0]
oDATA.envelope.instant[1] <= Envelope:envelope.oDATA.instant[1]
oDATA.envelope.instant[2] <= Envelope:envelope.oDATA.instant[2]
oDATA.envelope.instant[3] <= Envelope:envelope.oDATA.instant[3]
oDATA.envelope.instant[4] <= Envelope:envelope.oDATA.instant[4]
oDATA.envelope.instant[5] <= Envelope:envelope.oDATA.instant[5]
oDATA.envelope.instant[6] <= Envelope:envelope.oDATA.instant[6]
oDATA.envelope.instant[7] <= Envelope:envelope.oDATA.instant[7]
oDATA.envelope.instant[8] <= Envelope:envelope.oDATA.instant[8]
oDATA.envelope.instant[9] <= Envelope:envelope.oDATA.instant[9]
oDATA.filter.z2[0] <= DigitalFilter:digitalFilter.oDATA.z2[0]
oDATA.filter.z2[1] <= DigitalFilter:digitalFilter.oDATA.z2[1]
oDATA.filter.z2[2] <= DigitalFilter:digitalFilter.oDATA.z2[2]
oDATA.filter.z2[3] <= DigitalFilter:digitalFilter.oDATA.z2[3]
oDATA.filter.z2[4] <= DigitalFilter:digitalFilter.oDATA.z2[4]
oDATA.filter.z2[5] <= DigitalFilter:digitalFilter.oDATA.z2[5]
oDATA.filter.z2[6] <= DigitalFilter:digitalFilter.oDATA.z2[6]
oDATA.filter.z2[7] <= DigitalFilter:digitalFilter.oDATA.z2[7]
oDATA.filter.z2[8] <= DigitalFilter:digitalFilter.oDATA.z2[8]
oDATA.filter.z2[9] <= DigitalFilter:digitalFilter.oDATA.z2[9]
oDATA.filter.z2[10] <= DigitalFilter:digitalFilter.oDATA.z2[10]
oDATA.filter.z2[11] <= DigitalFilter:digitalFilter.oDATA.z2[11]
oDATA.filter.z2[12] <= DigitalFilter:digitalFilter.oDATA.z2[12]
oDATA.filter.z2[13] <= DigitalFilter:digitalFilter.oDATA.z2[13]
oDATA.filter.z2[14] <= DigitalFilter:digitalFilter.oDATA.z2[14]
oDATA.filter.z2[15] <= DigitalFilter:digitalFilter.oDATA.z2[15]
oDATA.filter.z2[16] <= DigitalFilter:digitalFilter.oDATA.z2[16]
oDATA.filter.z2[17] <= DigitalFilter:digitalFilter.oDATA.z2[17]
oDATA.filter.z2[18] <= DigitalFilter:digitalFilter.oDATA.z2[18]
oDATA.filter.z2[19] <= DigitalFilter:digitalFilter.oDATA.z2[19]
oDATA.filter.z2[20] <= DigitalFilter:digitalFilter.oDATA.z2[20]
oDATA.filter.z2[21] <= DigitalFilter:digitalFilter.oDATA.z2[21]
oDATA.filter.z2[22] <= DigitalFilter:digitalFilter.oDATA.z2[22]
oDATA.filter.z2[23] <= DigitalFilter:digitalFilter.oDATA.z2[23]
oDATA.filter.z2[24] <= DigitalFilter:digitalFilter.oDATA.z2[24]
oDATA.filter.z2[25] <= DigitalFilter:digitalFilter.oDATA.z2[25]
oDATA.filter.z2[26] <= DigitalFilter:digitalFilter.oDATA.z2[26]
oDATA.filter.z2[27] <= DigitalFilter:digitalFilter.oDATA.z2[27]
oDATA.filter.z2[28] <= DigitalFilter:digitalFilter.oDATA.z2[28]
oDATA.filter.z2[29] <= DigitalFilter:digitalFilter.oDATA.z2[29]
oDATA.filter.z2[30] <= DigitalFilter:digitalFilter.oDATA.z2[30]
oDATA.filter.z2[31] <= DigitalFilter:digitalFilter.oDATA.z2[31]
oDATA.filter.z1[0] <= DigitalFilter:digitalFilter.oDATA.z1[0]
oDATA.filter.z1[1] <= DigitalFilter:digitalFilter.oDATA.z1[1]
oDATA.filter.z1[2] <= DigitalFilter:digitalFilter.oDATA.z1[2]
oDATA.filter.z1[3] <= DigitalFilter:digitalFilter.oDATA.z1[3]
oDATA.filter.z1[4] <= DigitalFilter:digitalFilter.oDATA.z1[4]
oDATA.filter.z1[5] <= DigitalFilter:digitalFilter.oDATA.z1[5]
oDATA.filter.z1[6] <= DigitalFilter:digitalFilter.oDATA.z1[6]
oDATA.filter.z1[7] <= DigitalFilter:digitalFilter.oDATA.z1[7]
oDATA.filter.z1[8] <= DigitalFilter:digitalFilter.oDATA.z1[8]
oDATA.filter.z1[9] <= DigitalFilter:digitalFilter.oDATA.z1[9]
oDATA.filter.z1[10] <= DigitalFilter:digitalFilter.oDATA.z1[10]
oDATA.filter.z1[11] <= DigitalFilter:digitalFilter.oDATA.z1[11]
oDATA.filter.z1[12] <= DigitalFilter:digitalFilter.oDATA.z1[12]
oDATA.filter.z1[13] <= DigitalFilter:digitalFilter.oDATA.z1[13]
oDATA.filter.z1[14] <= DigitalFilter:digitalFilter.oDATA.z1[14]
oDATA.filter.z1[15] <= DigitalFilter:digitalFilter.oDATA.z1[15]
oDATA.filter.z1[16] <= DigitalFilter:digitalFilter.oDATA.z1[16]
oDATA.filter.z1[17] <= DigitalFilter:digitalFilter.oDATA.z1[17]
oDATA.filter.z1[18] <= DigitalFilter:digitalFilter.oDATA.z1[18]
oDATA.filter.z1[19] <= DigitalFilter:digitalFilter.oDATA.z1[19]
oDATA.filter.z1[20] <= DigitalFilter:digitalFilter.oDATA.z1[20]
oDATA.filter.z1[21] <= DigitalFilter:digitalFilter.oDATA.z1[21]
oDATA.filter.z1[22] <= DigitalFilter:digitalFilter.oDATA.z1[22]
oDATA.filter.z1[23] <= DigitalFilter:digitalFilter.oDATA.z1[23]
oDATA.filter.z1[24] <= DigitalFilter:digitalFilter.oDATA.z1[24]
oDATA.filter.z1[25] <= DigitalFilter:digitalFilter.oDATA.z1[25]
oDATA.filter.z1[26] <= DigitalFilter:digitalFilter.oDATA.z1[26]
oDATA.filter.z1[27] <= DigitalFilter:digitalFilter.oDATA.z1[27]
oDATA.filter.z1[28] <= DigitalFilter:digitalFilter.oDATA.z1[28]
oDATA.filter.z1[29] <= DigitalFilter:digitalFilter.oDATA.z1[29]
oDATA.filter.z1[30] <= DigitalFilter:digitalFilter.oDATA.z1[30]
oDATA.filter.z1[31] <= DigitalFilter:digitalFilter.oDATA.z1[31]
oDATA.oscillator.accumulator[0] <= Oscillator:oscillator.oDATA.accumulator[0]
oDATA.oscillator.accumulator[1] <= Oscillator:oscillator.oDATA.accumulator[1]
oDATA.oscillator.accumulator[2] <= Oscillator:oscillator.oDATA.accumulator[2]
oDATA.oscillator.accumulator[3] <= Oscillator:oscillator.oDATA.accumulator[3]
oDATA.oscillator.accumulator[4] <= Oscillator:oscillator.oDATA.accumulator[4]
oDATA.oscillator.accumulator[5] <= Oscillator:oscillator.oDATA.accumulator[5]
oDATA.oscillator.accumulator[6] <= Oscillator:oscillator.oDATA.accumulator[6]
oDATA.oscillator.accumulator[7] <= Oscillator:oscillator.oDATA.accumulator[7]
oDATA.oscillator.accumulator[8] <= Oscillator:oscillator.oDATA.accumulator[8]
oDATA.oscillator.accumulator[9] <= Oscillator:oscillator.oDATA.accumulator[9]
oDATA.oscillator.accumulator[10] <= Oscillator:oscillator.oDATA.accumulator[10]
oDATA.oscillator.accumulator[11] <= Oscillator:oscillator.oDATA.accumulator[11]
oDATA.oscillator.accumulator[12] <= Oscillator:oscillator.oDATA.accumulator[12]
oDATA.oscillator.accumulator[13] <= Oscillator:oscillator.oDATA.accumulator[13]
oDATA.oscillator.accumulator[14] <= Oscillator:oscillator.oDATA.accumulator[14]
oDATA.oscillator.accumulator[15] <= Oscillator:oscillator.oDATA.accumulator[15]
oDATA.oscillator.accumulator[16] <= Oscillator:oscillator.oDATA.accumulator[16]


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.wave[0] => Equal0.IN0
CONFIG.wave[0] => Equal1.IN1
CONFIG.wave[0] => Equal2.IN1
CONFIG.wave[1] => Equal0.IN1
CONFIG.wave[1] => Equal1.IN0
CONFIG.wave[1] => Equal2.IN0
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => always1.IN0
CHANNEL.last => always1.IN1
CHANNEL.clock => noise[0].CLK
CHANNEL.clock => noise[1].CLK
CHANNEL.clock => noise[2].CLK
CHANNEL.clock => noise[3].CLK
CHANNEL.clock => noise[4].CLK
CHANNEL.clock => noise[5].CLK
CHANNEL.clock => noise[6].CLK
CHANNEL.clock => noise[7].CLK
CHANNEL.clock => noise[8].CLK
CHANNEL.clock => noise[9].CLK
CHANNEL.clock => noise[10].CLK
CHANNEL.clock => noise[11].CLK
CHANNEL.clock => noise[12].CLK
CHANNEL.clock => noise[13].CLK
CHANNEL.clock => noise[14].CLK
CHANNEL.clock => oDATA.accumulator[0]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[1]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[2]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[3]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[4]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[5]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[6]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[7]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[8]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[9]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[10]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[11]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[12]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[13]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[14]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[15]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[16]~reg0.CLK
INFO.state => ~NO_FANOUT~
INFO.step[0] => Add0.IN17
INFO.step[1] => Add0.IN16
INFO.step[2] => Add0.IN15
INFO.step[3] => Add0.IN14
INFO.step[4] => Add0.IN13
INFO.step[5] => Add0.IN12
INFO.step[6] => Add0.IN11
INFO.step[7] => Add0.IN10
INFO.step[8] => Add0.IN9
INFO.step[9] => Add0.IN8
INFO.step[10] => Add0.IN7
INFO.step[11] => Add0.IN6
INFO.step[12] => Add0.IN5
INFO.step[13] => Add0.IN4
INFO.step[14] => Add0.IN3
INFO.step[15] => Add0.IN2
SINE[0] => ~NO_FANOUT~
SINE[1] => ~NO_FANOUT~
SINE[2] => out[0].DATAB
SINE[3] => out[1].DATAB
SINE[4] => out[2].DATAB
SINE[5] => out[3].DATAB
SINE[6] => out[4].DATAB
SINE[7] => out[5].DATAB
SINE[8] => out[6].DATAB
SINE[9] => out[7].DATAB
SINE[10] => out[8].DATAB
SINE[11] => out[9].DATAB
SINE[12] => out[10].DATAB
SINE[13] => out[11].DATAB
SINE[14] => out[12].DATAB
SINE[15] => comb.DATAB
SINE[15] => comb.DATAB
SINE[15] => comb.DATAB
DATA.accumulator[0] => Add0.IN34
DATA.accumulator[0] => oDATA.DATAB
DATA.accumulator[1] => Add0.IN33
DATA.accumulator[1] => oDATA.DATAB
DATA.accumulator[2] => Add0.IN32
DATA.accumulator[2] => oDATA.DATAB
DATA.accumulator[3] => Add0.IN31
DATA.accumulator[3] => oDATA.DATAB
DATA.accumulator[4] => Add0.IN30
DATA.accumulator[4] => oDATA.DATAB
DATA.accumulator[4] => comb.DATAB
DATA.accumulator[5] => Add0.IN29
DATA.accumulator[5] => oDATA.DATAB
DATA.accumulator[5] => comb.DATAB
DATA.accumulator[6] => Add0.IN28
DATA.accumulator[6] => oDATA.DATAB
DATA.accumulator[6] => comb.DATAB
DATA.accumulator[7] => Add0.IN27
DATA.accumulator[7] => oDATA.DATAB
DATA.accumulator[7] => comb.DATAB
DATA.accumulator[8] => Add0.IN26
DATA.accumulator[8] => oDATA.DATAB
DATA.accumulator[8] => comb.DATAB
DATA.accumulator[9] => Add0.IN25
DATA.accumulator[9] => oDATA.DATAB
DATA.accumulator[9] => comb.DATAB
DATA.accumulator[10] => Add0.IN24
DATA.accumulator[10] => oDATA.DATAB
DATA.accumulator[10] => comb.DATAB
DATA.accumulator[11] => Add0.IN23
DATA.accumulator[11] => oDATA.DATAB
DATA.accumulator[11] => comb.DATAB
DATA.accumulator[12] => Add0.IN22
DATA.accumulator[12] => oDATA.DATAB
DATA.accumulator[12] => comb.DATAB
DATA.accumulator[13] => Add0.IN21
DATA.accumulator[13] => oDATA.DATAB
DATA.accumulator[13] => comb.DATAB
DATA.accumulator[14] => Add0.IN20
DATA.accumulator[14] => oDATA.DATAB
DATA.accumulator[14] => comb.DATAB
DATA.accumulator[15] => Add0.IN19
DATA.accumulator[15] => oDATA.DATAB
DATA.accumulator[15] => comb.DATAB
DATA.accumulator[16] => Add0.IN18
DATA.accumulator[16] => oDATA.DATAB
DATA.accumulator[16] => comb.DATAB
DATA.accumulator[16] => comb.DATAB
oDATA.accumulator[0] <= oDATA.accumulator[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[1] <= oDATA.accumulator[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[2] <= oDATA.accumulator[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[3] <= oDATA.accumulator[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[4] <= oDATA.accumulator[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[5] <= oDATA.accumulator[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[6] <= oDATA.accumulator[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[7] <= oDATA.accumulator[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[8] <= oDATA.accumulator[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[9] <= oDATA.accumulator[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[10] <= oDATA.accumulator[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[11] <= oDATA.accumulator[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[12] <= oDATA.accumulator[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[13] <= oDATA.accumulator[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[14] <= oDATA.accumulator[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[15] <= oDATA.accumulator[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[16] <= oDATA.accumulator[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.q[0] => Mult3.IN7
CONFIG.q[0] => Mult4.IN14
CONFIG.q[0] => Mult4.IN15
CONFIG.q[1] => Mult3.IN6
CONFIG.q[1] => Mult4.IN12
CONFIG.q[1] => Mult4.IN13
CONFIG.q[2] => Mult3.IN5
CONFIG.q[2] => Mult4.IN10
CONFIG.q[2] => Mult4.IN11
CONFIG.q[3] => Mult3.IN4
CONFIG.q[3] => Mult4.IN8
CONFIG.q[3] => Mult4.IN9
CONFIG.q[4] => Mult3.IN3
CONFIG.q[4] => Mult4.IN6
CONFIG.q[4] => Mult4.IN7
CONFIG.q[5] => Mult3.IN2
CONFIG.q[5] => Mult4.IN4
CONFIG.q[5] => Mult4.IN5
CONFIG.q[6] => Mult3.IN1
CONFIG.q[6] => Mult4.IN2
CONFIG.q[6] => Mult4.IN3
CONFIG.q[7] => Mult3.IN0
CONFIG.q[7] => Mult4.IN0
CONFIG.q[7] => Mult4.IN1
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.last => ~NO_FANOUT~
CHANNEL.clock => oDATA.z2[0]~reg0.CLK
CHANNEL.clock => oDATA.z2[1]~reg0.CLK
CHANNEL.clock => oDATA.z2[2]~reg0.CLK
CHANNEL.clock => oDATA.z2[3]~reg0.CLK
CHANNEL.clock => oDATA.z2[4]~reg0.CLK
CHANNEL.clock => oDATA.z2[5]~reg0.CLK
CHANNEL.clock => oDATA.z2[6]~reg0.CLK
CHANNEL.clock => oDATA.z2[7]~reg0.CLK
CHANNEL.clock => oDATA.z2[8]~reg0.CLK
CHANNEL.clock => oDATA.z2[9]~reg0.CLK
CHANNEL.clock => oDATA.z2[10]~reg0.CLK
CHANNEL.clock => oDATA.z2[11]~reg0.CLK
CHANNEL.clock => oDATA.z2[12]~reg0.CLK
CHANNEL.clock => oDATA.z2[13]~reg0.CLK
CHANNEL.clock => oDATA.z2[14]~reg0.CLK
CHANNEL.clock => oDATA.z2[15]~reg0.CLK
CHANNEL.clock => oDATA.z2[16]~reg0.CLK
CHANNEL.clock => oDATA.z2[17]~reg0.CLK
CHANNEL.clock => oDATA.z2[18]~reg0.CLK
CHANNEL.clock => oDATA.z2[19]~reg0.CLK
CHANNEL.clock => oDATA.z2[20]~reg0.CLK
CHANNEL.clock => oDATA.z2[21]~reg0.CLK
CHANNEL.clock => oDATA.z2[22]~reg0.CLK
CHANNEL.clock => oDATA.z2[23]~reg0.CLK
CHANNEL.clock => oDATA.z2[24]~reg0.CLK
CHANNEL.clock => oDATA.z2[25]~reg0.CLK
CHANNEL.clock => oDATA.z2[26]~reg0.CLK
CHANNEL.clock => oDATA.z2[27]~reg0.CLK
CHANNEL.clock => oDATA.z2[28]~reg0.CLK
CHANNEL.clock => oDATA.z2[29]~reg0.CLK
CHANNEL.clock => oDATA.z2[30]~reg0.CLK
CHANNEL.clock => oDATA.z2[31]~reg0.CLK
CHANNEL.clock => oDATA.z1[0]~reg0.CLK
CHANNEL.clock => oDATA.z1[1]~reg0.CLK
CHANNEL.clock => oDATA.z1[2]~reg0.CLK
CHANNEL.clock => oDATA.z1[3]~reg0.CLK
CHANNEL.clock => oDATA.z1[4]~reg0.CLK
CHANNEL.clock => oDATA.z1[5]~reg0.CLK
CHANNEL.clock => oDATA.z1[6]~reg0.CLK
CHANNEL.clock => oDATA.z1[7]~reg0.CLK
CHANNEL.clock => oDATA.z1[8]~reg0.CLK
CHANNEL.clock => oDATA.z1[9]~reg0.CLK
CHANNEL.clock => oDATA.z1[10]~reg0.CLK
CHANNEL.clock => oDATA.z1[11]~reg0.CLK
CHANNEL.clock => oDATA.z1[12]~reg0.CLK
CHANNEL.clock => oDATA.z1[13]~reg0.CLK
CHANNEL.clock => oDATA.z1[14]~reg0.CLK
CHANNEL.clock => oDATA.z1[15]~reg0.CLK
CHANNEL.clock => oDATA.z1[16]~reg0.CLK
CHANNEL.clock => oDATA.z1[17]~reg0.CLK
CHANNEL.clock => oDATA.z1[18]~reg0.CLK
CHANNEL.clock => oDATA.z1[19]~reg0.CLK
CHANNEL.clock => oDATA.z1[20]~reg0.CLK
CHANNEL.clock => oDATA.z1[21]~reg0.CLK
CHANNEL.clock => oDATA.z1[22]~reg0.CLK
CHANNEL.clock => oDATA.z1[23]~reg0.CLK
CHANNEL.clock => oDATA.z1[24]~reg0.CLK
CHANNEL.clock => oDATA.z1[25]~reg0.CLK
CHANNEL.clock => oDATA.z1[26]~reg0.CLK
CHANNEL.clock => oDATA.z1[27]~reg0.CLK
CHANNEL.clock => oDATA.z1[28]~reg0.CLK
CHANNEL.clock => oDATA.z1[29]~reg0.CLK
CHANNEL.clock => oDATA.z1[30]~reg0.CLK
CHANNEL.clock => oDATA.z1[31]~reg0.CLK
SINE[0] => Mult3.IN31
SINE[1] => Mult3.IN30
SINE[2] => Mult3.IN29
SINE[3] => Mult3.IN28
SINE[4] => Mult3.IN27
SINE[5] => Mult3.IN26
SINE[6] => Mult3.IN25
SINE[7] => Mult3.IN24
SINE[8] => Mult3.IN23
SINE[9] => Mult3.IN22
SINE[10] => Mult3.IN21
SINE[11] => Mult3.IN20
SINE[12] => Mult3.IN19
SINE[13] => Mult3.IN18
SINE[14] => Mult3.IN17
SINE[15] => Mult3.IN8
SINE[15] => Mult3.IN9
SINE[15] => Mult3.IN10
SINE[15] => Mult3.IN11
SINE[15] => Mult3.IN12
SINE[15] => Mult3.IN13
SINE[15] => Mult3.IN14
SINE[15] => Mult3.IN15
SINE[15] => Mult3.IN16
DATA.z2[0] => Add2.IN33
DATA.z2[0] => oDATA.DATAB
DATA.z2[1] => Add2.IN32
DATA.z2[1] => oDATA.DATAB
DATA.z2[2] => Add2.IN31
DATA.z2[2] => oDATA.DATAB
DATA.z2[3] => Add2.IN30
DATA.z2[3] => oDATA.DATAB
DATA.z2[4] => Add2.IN29
DATA.z2[4] => oDATA.DATAB
DATA.z2[5] => Add2.IN28
DATA.z2[5] => oDATA.DATAB
DATA.z2[6] => Add2.IN27
DATA.z2[6] => oDATA.DATAB
DATA.z2[7] => Add2.IN26
DATA.z2[7] => oDATA.DATAB
DATA.z2[8] => Add2.IN25
DATA.z2[8] => oDATA.DATAB
DATA.z2[9] => Add2.IN24
DATA.z2[9] => oDATA.DATAB
DATA.z2[10] => Add2.IN23
DATA.z2[10] => oDATA.DATAB
DATA.z2[11] => Add2.IN22
DATA.z2[11] => oDATA.DATAB
DATA.z2[12] => Add2.IN21
DATA.z2[12] => oDATA.DATAB
DATA.z2[13] => Add2.IN20
DATA.z2[13] => oDATA.DATAB
DATA.z2[14] => Add2.IN19
DATA.z2[14] => oDATA.DATAB
DATA.z2[15] => Add2.IN18
DATA.z2[15] => oDATA.DATAB
DATA.z2[16] => Add2.IN17
DATA.z2[16] => oDATA.DATAB
DATA.z2[17] => Add2.IN16
DATA.z2[17] => oDATA.DATAB
DATA.z2[18] => Add2.IN15
DATA.z2[18] => oDATA.DATAB
DATA.z2[19] => Add2.IN14
DATA.z2[19] => oDATA.DATAB
DATA.z2[20] => Add2.IN13
DATA.z2[20] => oDATA.DATAB
DATA.z2[21] => Add2.IN12
DATA.z2[21] => oDATA.DATAB
DATA.z2[22] => Add2.IN11
DATA.z2[22] => oDATA.DATAB
DATA.z2[23] => Add2.IN10
DATA.z2[23] => oDATA.DATAB
DATA.z2[24] => Add2.IN9
DATA.z2[24] => oDATA.DATAB
DATA.z2[25] => Add2.IN8
DATA.z2[25] => oDATA.DATAB
DATA.z2[26] => Add2.IN7
DATA.z2[26] => oDATA.DATAB
DATA.z2[27] => Add2.IN6
DATA.z2[27] => oDATA.DATAB
DATA.z2[28] => Add2.IN5
DATA.z2[28] => oDATA.DATAB
DATA.z2[29] => Add2.IN4
DATA.z2[29] => oDATA.DATAB
DATA.z2[30] => Add2.IN3
DATA.z2[30] => oDATA.DATAB
DATA.z2[31] => Add2.IN1
DATA.z2[31] => Add2.IN2
DATA.z2[31] => oDATA.DATAB
DATA.z1[0] => Add0.IN33
DATA.z1[0] => Add1.IN35
DATA.z1[1] => Add0.IN32
DATA.z1[1] => Add1.IN34
DATA.z1[2] => Add0.IN31
DATA.z1[2] => Add1.IN33
DATA.z1[3] => Add0.IN30
DATA.z1[3] => Add1.IN32
DATA.z1[4] => Add0.IN29
DATA.z1[4] => Add1.IN31
DATA.z1[5] => Add0.IN28
DATA.z1[5] => Add1.IN30
DATA.z1[6] => Add0.IN27
DATA.z1[6] => Add1.IN29
DATA.z1[7] => Add0.IN26
DATA.z1[7] => Add1.IN28
DATA.z1[8] => Add0.IN25
DATA.z1[8] => Add1.IN27
DATA.z1[9] => Add0.IN24
DATA.z1[9] => Add1.IN26
DATA.z1[10] => Add0.IN23
DATA.z1[10] => Add1.IN25
DATA.z1[11] => Add0.IN22
DATA.z1[11] => Add1.IN24
DATA.z1[12] => Add0.IN21
DATA.z1[12] => Add1.IN23
DATA.z1[13] => Add0.IN20
DATA.z1[13] => Add1.IN22
DATA.z1[14] => Add0.IN19
DATA.z1[14] => Add1.IN21
DATA.z1[15] => Add0.IN18
DATA.z1[15] => Add1.IN20
DATA.z1[16] => Add0.IN17
DATA.z1[16] => Add1.IN19
DATA.z1[17] => Add0.IN16
DATA.z1[17] => Add1.IN18
DATA.z1[18] => Add0.IN15
DATA.z1[18] => Add1.IN17
DATA.z1[19] => Add0.IN14
DATA.z1[19] => Add1.IN16
DATA.z1[20] => Add0.IN13
DATA.z1[20] => Add1.IN15
DATA.z1[21] => Add0.IN12
DATA.z1[21] => Add1.IN14
DATA.z1[22] => Add0.IN11
DATA.z1[22] => Add1.IN13
DATA.z1[23] => Add0.IN10
DATA.z1[23] => Add1.IN12
DATA.z1[24] => Add0.IN9
DATA.z1[24] => Add1.IN11
DATA.z1[25] => Add0.IN8
DATA.z1[25] => Add1.IN10
DATA.z1[26] => Add0.IN7
DATA.z1[26] => Add1.IN9
DATA.z1[27] => Add0.IN6
DATA.z1[27] => Add1.IN8
DATA.z1[28] => Add0.IN5
DATA.z1[28] => Add1.IN7
DATA.z1[29] => Add0.IN4
DATA.z1[29] => Add1.IN6
DATA.z1[30] => Add0.IN3
DATA.z1[30] => Add1.IN5
DATA.z1[31] => Add0.IN1
DATA.z1[31] => Add0.IN2
DATA.z1[31] => Add1.IN1
DATA.z1[31] => Add1.IN2
DATA.z1[31] => Add1.IN3
DATA.z1[31] => Add1.IN4
oDATA.z2[0] <= oDATA.z2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[1] <= oDATA.z2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[2] <= oDATA.z2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[3] <= oDATA.z2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[4] <= oDATA.z2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[5] <= oDATA.z2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[6] <= oDATA.z2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[7] <= oDATA.z2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[8] <= oDATA.z2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[9] <= oDATA.z2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[10] <= oDATA.z2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[11] <= oDATA.z2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[12] <= oDATA.z2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[13] <= oDATA.z2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[14] <= oDATA.z2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[15] <= oDATA.z2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[16] <= oDATA.z2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[17] <= oDATA.z2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[18] <= oDATA.z2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[19] <= oDATA.z2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[20] <= oDATA.z2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[21] <= oDATA.z2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[22] <= oDATA.z2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[23] <= oDATA.z2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[24] <= oDATA.z2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[25] <= oDATA.z2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[26] <= oDATA.z2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[27] <= oDATA.z2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[28] <= oDATA.z2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[29] <= oDATA.z2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[30] <= oDATA.z2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[31] <= oDATA.z2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[0] <= oDATA.z1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[1] <= oDATA.z1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[2] <= oDATA.z1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[3] <= oDATA.z1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[4] <= oDATA.z1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[5] <= oDATA.z1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[6] <= oDATA.z1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[7] <= oDATA.z1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[8] <= oDATA.z1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[9] <= oDATA.z1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[10] <= oDATA.z1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[11] <= oDATA.z1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[12] <= oDATA.z1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[13] <= oDATA.z1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[14] <= oDATA.z1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[15] <= oDATA.z1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[16] <= oDATA.z1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[17] <= oDATA.z1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[18] <= oDATA.z1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[19] <= oDATA.z1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[20] <= oDATA.z1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[21] <= oDATA.z1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[22] <= oDATA.z1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[23] <= oDATA.z1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[24] <= oDATA.z1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[25] <= oDATA.z1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[26] <= oDATA.z1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[27] <= oDATA.z1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[28] <= oDATA.z1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[29] <= oDATA.z1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[30] <= oDATA.z1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[31] <= oDATA.z1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Mult0.IN32
IN[0] => Mult2.IN31
IN[0] => OUT.DATAA
IN[0] => Mult1.IN15
IN[1] => Mult0.IN31
IN[1] => Mult2.IN30
IN[1] => OUT.DATAA
IN[1] => Mult1.IN14
IN[2] => Mult0.IN30
IN[2] => Mult2.IN29
IN[2] => OUT.DATAA
IN[2] => Mult1.IN13
IN[3] => Mult0.IN29
IN[3] => Mult2.IN28
IN[3] => OUT.DATAA
IN[3] => Mult1.IN12
IN[4] => Mult0.IN28
IN[4] => Mult2.IN27
IN[4] => OUT.DATAA
IN[4] => Mult1.IN11
IN[5] => Mult0.IN27
IN[5] => Mult2.IN26
IN[5] => OUT.DATAA
IN[5] => Mult1.IN10
IN[6] => Mult0.IN26
IN[6] => Mult2.IN25
IN[6] => OUT.DATAA
IN[6] => Mult1.IN9
IN[7] => Mult0.IN25
IN[7] => Mult2.IN24
IN[7] => OUT.DATAA
IN[7] => Mult1.IN8
IN[8] => Mult0.IN24
IN[8] => Mult2.IN23
IN[8] => OUT.DATAA
IN[8] => Mult1.IN7
IN[9] => Mult0.IN23
IN[9] => Mult2.IN22
IN[9] => OUT.DATAA
IN[9] => Mult1.IN6
IN[10] => Mult0.IN22
IN[10] => Mult2.IN21
IN[10] => OUT.DATAA
IN[10] => Mult1.IN5
IN[11] => Mult0.IN21
IN[11] => Mult2.IN20
IN[11] => OUT.DATAA
IN[11] => Mult1.IN4
IN[12] => Mult0.IN20
IN[12] => Mult2.IN19
IN[12] => OUT.DATAA
IN[12] => Mult1.IN3
IN[13] => Mult0.IN19
IN[13] => Mult2.IN18
IN[13] => OUT.DATAA
IN[13] => Mult1.IN2
IN[14] => Mult0.IN18
IN[14] => Mult2.IN17
IN[14] => OUT.DATAA
IN[14] => Mult1.IN1
IN[15] => OUT.DATAA
IN[15] => Mult1.IN0
IN[15] => Mult0.IN1
IN[15] => Mult2.IN0
IN[15] => Mult0.IN2
IN[15] => Mult2.IN1
IN[15] => Mult0.IN3
IN[15] => Mult2.IN2
IN[15] => Mult0.IN4
IN[15] => Mult2.IN3
IN[15] => Mult0.IN5
IN[15] => Mult2.IN4
IN[15] => Mult0.IN6
IN[15] => Mult2.IN5
IN[15] => Mult0.IN7
IN[15] => Mult2.IN6
IN[15] => Mult0.IN8
IN[15] => Mult2.IN7
IN[15] => Mult0.IN9
IN[15] => Mult2.IN8
IN[15] => Mult0.IN10
IN[15] => Mult2.IN9
IN[15] => Mult0.IN11
IN[15] => Mult2.IN10
IN[15] => Mult0.IN12
IN[15] => Mult2.IN11
IN[15] => Mult0.IN13
IN[15] => Mult2.IN12
IN[15] => Mult0.IN14
IN[15] => Mult2.IN13
IN[15] => Mult0.IN15
IN[15] => Mult2.IN14
IN[15] => Mult0.IN16
IN[15] => Mult2.IN15
IN[15] => Mult0.IN17
IN[15] => Mult2.IN16
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope
CONFIG.release_duration[0] => release_counter.DATAA
CONFIG.release_duration[1] => release_counter.DATAA
CONFIG.release_duration[2] => release_counter.DATAA
CONFIG.release_duration[3] => release_counter.DATAA
CONFIG.release_duration[4] => release_counter.DATAA
CONFIG.release_duration[5] => release_counter.DATAA
CONFIG.release_duration[6] => release_counter.DATAA
CONFIG.sustain_amplitude[0] => Mult1.IN5
CONFIG.sustain_amplitude[0] => Mux7.IN4
CONFIG.sustain_amplitude[1] => Mult1.IN4
CONFIG.sustain_amplitude[1] => Mux6.IN4
CONFIG.sustain_amplitude[2] => Mult1.IN3
CONFIG.sustain_amplitude[2] => Mux5.IN4
CONFIG.sustain_amplitude[3] => Mult1.IN2
CONFIG.sustain_amplitude[3] => Mux4.IN4
CONFIG.sustain_amplitude[4] => Mult1.IN1
CONFIG.sustain_amplitude[4] => Mux3.IN4
CONFIG.sustain_amplitude[5] => Mult1.IN0
CONFIG.sustain_amplitude[5] => Mux2.IN4
CONFIG.sustain_amplitude[6] => Mult1.IN6
CONFIG.sustain_amplitude[6] => Mux8.IN4
CONFIG.sustain_amplitude[6] => Mult1.IN7
CONFIG.sustain_amplitude[6] => Mux1.IN4
CONFIG.decay_duration[0] => decay_counter.DATAA
CONFIG.decay_duration[1] => decay_counter.DATAA
CONFIG.decay_duration[2] => decay_counter.DATAA
CONFIG.decay_duration[3] => decay_counter.DATAA
CONFIG.decay_duration[4] => decay_counter.DATAA
CONFIG.decay_duration[5] => decay_counter.DATAA
CONFIG.decay_duration[6] => decay_counter.DATAA
CONFIG.attack_duration[0] => attack_counter.DATAA
CONFIG.attack_duration[1] => attack_counter.DATAA
CONFIG.attack_duration[2] => attack_counter.DATAA
CONFIG.attack_duration[3] => attack_counter.DATAA
CONFIG.attack_duration[4] => attack_counter.DATAA
CONFIG.attack_duration[5] => attack_counter.DATAA
CONFIG.attack_duration[6] => attack_counter.DATAA
CHANNEL.pass => always2.IN0
CHANNEL.pass => always0.IN1
CHANNEL.pass => always0.IN1
CHANNEL.last => always2.IN1
CHANNEL.clock => delay_counter[0].CLK
CHANNEL.clock => delay_counter[1].CLK
CHANNEL.clock => delay_counter[2].CLK
CHANNEL.clock => delay_counter[3].CLK
CHANNEL.clock => release_counter[0].CLK
CHANNEL.clock => release_counter[1].CLK
CHANNEL.clock => release_counter[2].CLK
CHANNEL.clock => release_counter[3].CLK
CHANNEL.clock => release_counter[4].CLK
CHANNEL.clock => release_counter[5].CLK
CHANNEL.clock => release_counter[6].CLK
CHANNEL.clock => release_counter[7].CLK
CHANNEL.clock => decay_counter[0].CLK
CHANNEL.clock => decay_counter[1].CLK
CHANNEL.clock => decay_counter[2].CLK
CHANNEL.clock => decay_counter[3].CLK
CHANNEL.clock => decay_counter[4].CLK
CHANNEL.clock => decay_counter[5].CLK
CHANNEL.clock => decay_counter[6].CLK
CHANNEL.clock => decay_counter[7].CLK
CHANNEL.clock => attack_counter[0].CLK
CHANNEL.clock => attack_counter[1].CLK
CHANNEL.clock => attack_counter[2].CLK
CHANNEL.clock => attack_counter[3].CLK
CHANNEL.clock => attack_counter[4].CLK
CHANNEL.clock => attack_counter[5].CLK
CHANNEL.clock => attack_counter[6].CLK
CHANNEL.clock => attack_counter[7].CLK
CHANNEL.clock => oDATA.start[0]~reg0.CLK
CHANNEL.clock => oDATA.start[1]~reg0.CLK
CHANNEL.clock => oDATA.start[2]~reg0.CLK
CHANNEL.clock => oDATA.start[3]~reg0.CLK
CHANNEL.clock => oDATA.start[4]~reg0.CLK
CHANNEL.clock => oDATA.start[5]~reg0.CLK
CHANNEL.clock => oDATA.start[6]~reg0.CLK
CHANNEL.clock => oDATA.start[7]~reg0.CLK
CHANNEL.clock => oDATA.instant[0]~reg0.CLK
CHANNEL.clock => oDATA.instant[1]~reg0.CLK
CHANNEL.clock => oDATA.instant[2]~reg0.CLK
CHANNEL.clock => oDATA.instant[3]~reg0.CLK
CHANNEL.clock => oDATA.instant[4]~reg0.CLK
CHANNEL.clock => oDATA.instant[5]~reg0.CLK
CHANNEL.clock => oDATA.instant[6]~reg0.CLK
CHANNEL.clock => oDATA.instant[7]~reg0.CLK
CHANNEL.clock => oDATA.instant[8]~reg0.CLK
CHANNEL.clock => oDATA.instant[9]~reg0.CLK
INFO.state => always0.IN1
INFO.state => oDATA.DATAB
INFO.state => oDATA.DATAB
INFO.step[0] => ~NO_FANOUT~
INFO.step[1] => ~NO_FANOUT~
INFO.step[2] => ~NO_FANOUT~
INFO.step[3] => ~NO_FANOUT~
INFO.step[4] => ~NO_FANOUT~
INFO.step[5] => ~NO_FANOUT~
INFO.step[6] => ~NO_FANOUT~
INFO.step[7] => ~NO_FANOUT~
INFO.step[8] => ~NO_FANOUT~
INFO.step[9] => ~NO_FANOUT~
INFO.step[10] => ~NO_FANOUT~
INFO.step[11] => ~NO_FANOUT~
INFO.step[12] => ~NO_FANOUT~
INFO.step[13] => ~NO_FANOUT~
INFO.step[14] => ~NO_FANOUT~
INFO.step[15] => ~NO_FANOUT~
DATA.start[0] => oDATA.DATAA
DATA.start[0] => Add1.IN16
DATA.start[0] => Mult2.IN15
DATA.start[0] => Mult0.IN7
DATA.start[1] => oDATA.DATAA
DATA.start[1] => Add1.IN15
DATA.start[1] => Mult2.IN14
DATA.start[1] => Mult0.IN6
DATA.start[2] => oDATA.DATAA
DATA.start[2] => Add1.IN14
DATA.start[2] => Mult2.IN13
DATA.start[2] => Mult0.IN5
DATA.start[3] => oDATA.DATAA
DATA.start[3] => Add1.IN13
DATA.start[3] => Mult2.IN12
DATA.start[3] => Mult0.IN4
DATA.start[4] => oDATA.DATAA
DATA.start[4] => Add1.IN12
DATA.start[4] => Mult2.IN11
DATA.start[4] => Mult0.IN3
DATA.start[5] => oDATA.DATAA
DATA.start[5] => Add1.IN11
DATA.start[5] => Mult2.IN10
DATA.start[5] => Mult0.IN2
DATA.start[6] => oDATA.DATAA
DATA.start[6] => Add1.IN10
DATA.start[6] => Mult2.IN9
DATA.start[6] => Mult0.IN1
DATA.start[7] => oDATA.DATAA
DATA.start[7] => Add1.IN9
DATA.start[7] => Mult2.IN8
DATA.start[7] => Mult0.IN0
DATA.instant[0] => Mult0.IN15
DATA.instant[0] => Mult1.IN15
DATA.instant[0] => WideNand0.IN0
DATA.instant[0] => Add0.IN20
DATA.instant[0] => oDATA.DATAA
DATA.instant[0] => Mult2.IN7
DATA.instant[0] => Add2.IN16
DATA.instant[1] => Mult0.IN14
DATA.instant[1] => Mult1.IN14
DATA.instant[1] => WideNand0.IN1
DATA.instant[1] => Add0.IN19
DATA.instant[1] => oDATA.DATAA
DATA.instant[1] => Mult2.IN6
DATA.instant[1] => Add2.IN15
DATA.instant[2] => Mult0.IN13
DATA.instant[2] => Mult1.IN13
DATA.instant[2] => WideNand0.IN2
DATA.instant[2] => Add0.IN18
DATA.instant[2] => oDATA.DATAA
DATA.instant[2] => Mult2.IN5
DATA.instant[2] => Add2.IN14
DATA.instant[3] => Mult0.IN12
DATA.instant[3] => Mult1.IN12
DATA.instant[3] => WideNand0.IN3
DATA.instant[3] => Add0.IN17
DATA.instant[3] => oDATA.DATAA
DATA.instant[3] => Mult2.IN4
DATA.instant[3] => Add2.IN13
DATA.instant[4] => Mult0.IN11
DATA.instant[4] => Mult1.IN11
DATA.instant[4] => WideNand0.IN4
DATA.instant[4] => Add0.IN16
DATA.instant[4] => oDATA.DATAA
DATA.instant[4] => Mult2.IN3
DATA.instant[4] => Add2.IN12
DATA.instant[5] => Mult0.IN10
DATA.instant[5] => Mult1.IN10
DATA.instant[5] => WideNand0.IN5
DATA.instant[5] => Add0.IN15
DATA.instant[5] => oDATA.DATAA
DATA.instant[5] => Mult2.IN2
DATA.instant[5] => Add2.IN11
DATA.instant[6] => Mult0.IN9
DATA.instant[6] => Mult1.IN9
DATA.instant[6] => WideNand0.IN6
DATA.instant[6] => Add0.IN14
DATA.instant[6] => oDATA.DATAA
DATA.instant[6] => Mult2.IN1
DATA.instant[6] => Add2.IN10
DATA.instant[7] => Mult0.IN8
DATA.instant[7] => Mult1.IN8
DATA.instant[7] => WideNand0.IN7
DATA.instant[7] => Add0.IN13
DATA.instant[7] => oDATA.DATAA
DATA.instant[7] => Mult2.IN0
DATA.instant[7] => Add2.IN9
DATA.instant[8] => Mux0.IN2
DATA.instant[8] => Mux1.IN1
DATA.instant[8] => Mux2.IN1
DATA.instant[8] => Mux3.IN1
DATA.instant[8] => Mux4.IN1
DATA.instant[8] => Mux5.IN1
DATA.instant[8] => Mux6.IN1
DATA.instant[8] => Mux7.IN1
DATA.instant[8] => Mux8.IN1
DATA.instant[8] => WideNand0.IN8
DATA.instant[8] => Add0.IN12
DATA.instant[8] => oDATA.DATAA
DATA.instant[8] => Equal0.IN1
DATA.instant[9] => Mux0.IN1
DATA.instant[9] => Mux1.IN0
DATA.instant[9] => Mux2.IN0
DATA.instant[9] => Mux3.IN0
DATA.instant[9] => Mux4.IN0
DATA.instant[9] => Mux5.IN0
DATA.instant[9] => Mux6.IN0
DATA.instant[9] => Mux7.IN0
DATA.instant[9] => Mux8.IN0
DATA.instant[9] => WideNand0.IN9
DATA.instant[9] => Add0.IN11
DATA.instant[9] => oDATA.DATAA
DATA.instant[9] => Equal0.IN0
oDATA.start[0] <= oDATA.start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[1] <= oDATA.start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[2] <= oDATA.start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[3] <= oDATA.start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[4] <= oDATA.start[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[5] <= oDATA.start[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[6] <= oDATA.start[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[7] <= oDATA.start[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[0] <= oDATA.instant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[1] <= oDATA.instant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[2] <= oDATA.instant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[3] <= oDATA.instant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[4] <= oDATA.instant[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[5] <= oDATA.instant[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[6] <= oDATA.instant[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[7] <= oDATA.instant[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[8] <= oDATA.instant[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[9] <= oDATA.instant[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator
CLK => CLK.IN1
ANGLE[0] => comb.IN0
ANGLE[1] => comb.IN0
ANGLE[2] => comb.IN0
ANGLE[3] => comb.IN0
ANGLE[4] => comb.IN0
ANGLE[5] => comb.IN0
ANGLE[6] => comb.IN0
ANGLE[7] => comb.IN0
ANGLE[8] => comb.IN0
ANGLE[9] => comb.IN0
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[11] => negative.DATAIN
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_smc1:auto_generated.address_a[0]
address_a[1] => altsyncram_smc1:auto_generated.address_a[1]
address_a[2] => altsyncram_smc1:auto_generated.address_a[2]
address_a[3] => altsyncram_smc1:auto_generated.address_a[3]
address_a[4] => altsyncram_smc1:auto_generated.address_a[4]
address_a[5] => altsyncram_smc1:auto_generated.address_a[5]
address_a[6] => altsyncram_smc1:auto_generated.address_a[6]
address_a[7] => altsyncram_smc1:auto_generated.address_a[7]
address_a[8] => altsyncram_smc1:auto_generated.address_a[8]
address_a[9] => altsyncram_smc1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_smc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_smc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_smc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_smc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_smc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_smc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_smc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_smc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_smc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_smc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_smc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_smc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_smc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_smc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_smc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_smc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_smc1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_smc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|TopDE|Sintetizador_Interface:SINT0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => always0.IN0
CHANNEL.last => always0.IN1
CHANNEL.clock => mixing[0].CLK
CHANNEL.clock => mixing[1].CLK
CHANNEL.clock => mixing[2].CLK
CHANNEL.clock => mixing[3].CLK
CHANNEL.clock => mixing[4].CLK
CHANNEL.clock => mixing[5].CLK
CHANNEL.clock => mixing[6].CLK
CHANNEL.clock => mixing[7].CLK
CHANNEL.clock => mixing[8].CLK
CHANNEL.clock => mixing[9].CLK
CHANNEL.clock => mixing[10].CLK
CHANNEL.clock => mixing[11].CLK
CHANNEL.clock => mixing[12].CLK
CHANNEL.clock => mixing[13].CLK
CHANNEL.clock => mixing[14].CLK
CHANNEL.clock => mixing[15].CLK
CHANNEL.clock => mixed[0].CLK
CHANNEL.clock => mixed[1].CLK
CHANNEL.clock => mixed[2].CLK
CHANNEL.clock => mixed[3].CLK
CHANNEL.clock => mixed[4].CLK
CHANNEL.clock => mixed[5].CLK
CHANNEL.clock => mixed[6].CLK
CHANNEL.clock => mixed[7].CLK
CHANNEL.clock => mixed[8].CLK
CHANNEL.clock => mixed[9].CLK
CHANNEL.clock => mixed[10].CLK
CHANNEL.clock => mixed[11].CLK
CHANNEL.clock => mixed[12].CLK
CHANNEL.clock => mixed[13].CLK
CHANNEL.clock => mixed[14].CLK
CHANNEL.clock => mixed[15].CLK
SAMPLE[0] => comb.DATAB
SAMPLE[1] => comb.DATAB
SAMPLE[2] => comb.DATAB
SAMPLE[3] => comb.DATAB
SAMPLE[4] => comb.DATAB
SAMPLE[5] => comb.DATAB
SAMPLE[6] => comb.DATAB
SAMPLE[7] => comb.DATAB
SAMPLE[8] => comb.DATAB
SAMPLE[9] => comb.DATAB
SAMPLE[10] => comb.DATAB
SAMPLE[11] => comb.DATAB
SAMPLE[12] => comb.DATAB
SAMPLE[13] => comb.DATAB
SAMPLE[14] => comb.DATAB
SAMPLE[15] => comb.DATAB
OUT[0] <= mixed[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= mixed[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= mixed[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= mixed[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= mixed[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= mixed[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= mixed[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= mixed[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= mixed[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= mixed[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= mixed[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= mixed[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= mixed[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= mixed[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= mixed[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= mixed[15].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:SINT0|SyscallSynthControl:SSC1
MemWrite => always0.IN1
wMemAddress[0] => Equal0.IN31
wMemAddress[1] => Equal0.IN30
wMemAddress[2] => Equal0.IN29
wMemAddress[3] => Equal0.IN28
wMemAddress[4] => Equal0.IN27
wMemAddress[5] => Equal0.IN26
wMemAddress[6] => Equal0.IN25
wMemAddress[7] => Equal0.IN24
wMemAddress[8] => Equal0.IN23
wMemAddress[9] => Equal0.IN16
wMemAddress[10] => Equal0.IN22
wMemAddress[11] => Equal0.IN21
wMemAddress[12] => Equal0.IN20
wMemAddress[13] => Equal0.IN19
wMemAddress[14] => Equal0.IN18
wMemAddress[15] => Equal0.IN17
wMemAddress[16] => Equal0.IN15
wMemAddress[17] => Equal0.IN14
wMemAddress[18] => Equal0.IN13
wMemAddress[19] => Equal0.IN12
wMemAddress[20] => Equal0.IN11
wMemAddress[21] => Equal0.IN10
wMemAddress[22] => Equal0.IN9
wMemAddress[23] => Equal0.IN8
wMemAddress[24] => Equal0.IN7
wMemAddress[25] => Equal0.IN6
wMemAddress[26] => Equal0.IN5
wMemAddress[27] => Equal0.IN4
wMemAddress[28] => Equal0.IN3
wMemAddress[29] => Equal0.IN2
wMemAddress[30] => Equal0.IN1
wMemAddress[31] => Equal0.IN0
wMemWriteData[0] => iData[0].DATAIN
wMemWriteData[1] => iData[1].DATAIN
wMemWriteData[2] => iData[2].DATAIN
wMemWriteData[3] => iData[3].DATAIN
wMemWriteData[4] => iData[4].DATAIN
wMemWriteData[5] => iData[5].DATAIN
wMemWriteData[6] => iData[6].DATAIN
wMemWriteData[7] => iData[7].DATAIN
wMemWriteData[8] => iData[8].DATAIN
wMemWriteData[9] => iData[9].DATAIN
wMemWriteData[10] => iData[10].DATAIN
wMemWriteData[11] => iData[11].DATAIN
wMemWriteData[12] => iData[12].DATAIN
wMemWriteData[13] => iData[13].DATAIN
wMemWriteData[14] => iData[14].DATAIN
wMemWriteData[15] => iData[15].DATAIN
wMemWriteData[16] => iData[16].DATAIN
wMemWriteData[17] => iData[17].DATAIN
wMemWriteData[18] => iData[18].DATAIN
wMemWriteData[19] => iData[19].DATAIN
wMemWriteData[20] => iData[20].DATAIN
wMemWriteData[21] => iData[21].DATAIN
wMemWriteData[22] => iData[22].DATAIN
wMemWriteData[23] => iData[23].DATAIN
wMemWriteData[24] => iData[24].DATAIN
wMemWriteData[25] => iData[25].DATAIN
wMemWriteData[26] => iData[26].DATAIN
wMemWriteData[27] => iData[27].DATAIN
wMemWriteData[28] => iData[28].DATAIN
wMemWriteData[29] => iData[29].DATAIN
wMemWriteData[30] => iData[30].DATAIN
wMemWriteData[31] => iData[31].DATAIN
CLK => regRead.CLK
CLK => iData[0].CLK
CLK => iData[1].CLK
CLK => iData[2].CLK
CLK => iData[3].CLK
CLK => iData[4].CLK
CLK => iData[5].CLK
CLK => iData[6].CLK
CLK => iData[7].CLK
CLK => iData[8].CLK
CLK => iData[9].CLK
CLK => iData[10].CLK
CLK => iData[11].CLK
CLK => iData[12].CLK
CLK => iData[13].CLK
CLK => iData[14].CLK
CLK => iData[15].CLK
CLK => iData[16].CLK
CLK => iData[17].CLK
CLK => iData[18].CLK
CLK => iData[19].CLK
CLK => iData[20].CLK
CLK => iData[21].CLK
CLK => iData[22].CLK
CLK => iData[23].CLK
CLK => iData[24].CLK
CLK => iData[25].CLK
CLK => iData[26].CLK
CLK => iData[27].CLK
CLK => iData[28].CLK
CLK => iData[29].CLK
CLK => iData[30].CLK
CLK => iData[31].CLK
iSampleClock => regPlay.CLK
iSampleClock => oSynthInst[0]~reg0.CLK
iSampleClock => oSynthInst[1]~reg0.CLK
iSampleClock => oSynthInst[2]~reg0.CLK
iSampleClock => oSynthInst[3]~reg0.CLK
iSampleClock => oSynthVolume[0]~reg0.CLK
iSampleClock => oSynthVolume[1]~reg0.CLK
iSampleClock => oSynthVolume[2]~reg0.CLK
iSampleClock => oSynthVolume[3]~reg0.CLK
iSampleClock => oSynthVolume[4]~reg0.CLK
iSampleClock => oSynthVolume[5]~reg0.CLK
iSampleClock => oSynthVolume[6]~reg0.CLK
iSampleClock => oSynth[0]~reg0.CLK
iSampleClock => oSynth[1]~reg0.CLK
iSampleClock => oSynth[2]~reg0.CLK
iSampleClock => oSynth[3]~reg0.CLK
iSampleClock => oSynth[4]~reg0.CLK
iSampleClock => oSynth[5]~reg0.CLK
iSampleClock => oSynth[6]~reg0.CLK
iSampleClock => oSynth[7]~reg0.CLK
iSampleClock => melody[7].CLK
iSampleClock => melody[6].CLK
iSampleClock => melody[5].CLK
iSampleClock => melody[4].CLK
iSampleClock => melody[3].CLK
iSampleClock => melody[2].CLK
iSampleClock => melody[1].CLK
iSampleClock => melody[0].CLK
iSampleClock => counter[7][0].CLK
iSampleClock => counter[7][1].CLK
iSampleClock => counter[7][2].CLK
iSampleClock => counter[7][3].CLK
iSampleClock => counter[7][4].CLK
iSampleClock => counter[7][5].CLK
iSampleClock => counter[7][6].CLK
iSampleClock => counter[7][7].CLK
iSampleClock => counter[7][8].CLK
iSampleClock => counter[7][9].CLK
iSampleClock => counter[7][10].CLK
iSampleClock => counter[7][11].CLK
iSampleClock => counter[7][12].CLK
iSampleClock => counter[7][13].CLK
iSampleClock => counter[7][14].CLK
iSampleClock => counter[7][15].CLK
iSampleClock => counter[7][16].CLK
iSampleClock => counter[7][17].CLK
iSampleClock => counter[7][18].CLK
iSampleClock => counter[7][19].CLK
iSampleClock => counter[7][20].CLK
iSampleClock => counter[7][21].CLK
iSampleClock => counter[7][22].CLK
iSampleClock => counter[7][23].CLK
iSampleClock => counter[7][24].CLK
iSampleClock => counter[7][25].CLK
iSampleClock => counter[7][26].CLK
iSampleClock => counter[7][27].CLK
iSampleClock => counter[7][28].CLK
iSampleClock => counter[7][29].CLK
iSampleClock => counter[7][30].CLK
iSampleClock => counter[7][31].CLK
iSampleClock => counter[6][0].CLK
iSampleClock => counter[6][1].CLK
iSampleClock => counter[6][2].CLK
iSampleClock => counter[6][3].CLK
iSampleClock => counter[6][4].CLK
iSampleClock => counter[6][5].CLK
iSampleClock => counter[6][6].CLK
iSampleClock => counter[6][7].CLK
iSampleClock => counter[6][8].CLK
iSampleClock => counter[6][9].CLK
iSampleClock => counter[6][10].CLK
iSampleClock => counter[6][11].CLK
iSampleClock => counter[6][12].CLK
iSampleClock => counter[6][13].CLK
iSampleClock => counter[6][14].CLK
iSampleClock => counter[6][15].CLK
iSampleClock => counter[6][16].CLK
iSampleClock => counter[6][17].CLK
iSampleClock => counter[6][18].CLK
iSampleClock => counter[6][19].CLK
iSampleClock => counter[6][20].CLK
iSampleClock => counter[6][21].CLK
iSampleClock => counter[6][22].CLK
iSampleClock => counter[6][23].CLK
iSampleClock => counter[6][24].CLK
iSampleClock => counter[6][25].CLK
iSampleClock => counter[6][26].CLK
iSampleClock => counter[6][27].CLK
iSampleClock => counter[6][28].CLK
iSampleClock => counter[6][29].CLK
iSampleClock => counter[6][30].CLK
iSampleClock => counter[6][31].CLK
iSampleClock => counter[5][0].CLK
iSampleClock => counter[5][1].CLK
iSampleClock => counter[5][2].CLK
iSampleClock => counter[5][3].CLK
iSampleClock => counter[5][4].CLK
iSampleClock => counter[5][5].CLK
iSampleClock => counter[5][6].CLK
iSampleClock => counter[5][7].CLK
iSampleClock => counter[5][8].CLK
iSampleClock => counter[5][9].CLK
iSampleClock => counter[5][10].CLK
iSampleClock => counter[5][11].CLK
iSampleClock => counter[5][12].CLK
iSampleClock => counter[5][13].CLK
iSampleClock => counter[5][14].CLK
iSampleClock => counter[5][15].CLK
iSampleClock => counter[5][16].CLK
iSampleClock => counter[5][17].CLK
iSampleClock => counter[5][18].CLK
iSampleClock => counter[5][19].CLK
iSampleClock => counter[5][20].CLK
iSampleClock => counter[5][21].CLK
iSampleClock => counter[5][22].CLK
iSampleClock => counter[5][23].CLK
iSampleClock => counter[5][24].CLK
iSampleClock => counter[5][25].CLK
iSampleClock => counter[5][26].CLK
iSampleClock => counter[5][27].CLK
iSampleClock => counter[5][28].CLK
iSampleClock => counter[5][29].CLK
iSampleClock => counter[5][30].CLK
iSampleClock => counter[5][31].CLK
iSampleClock => counter[4][0].CLK
iSampleClock => counter[4][1].CLK
iSampleClock => counter[4][2].CLK
iSampleClock => counter[4][3].CLK
iSampleClock => counter[4][4].CLK
iSampleClock => counter[4][5].CLK
iSampleClock => counter[4][6].CLK
iSampleClock => counter[4][7].CLK
iSampleClock => counter[4][8].CLK
iSampleClock => counter[4][9].CLK
iSampleClock => counter[4][10].CLK
iSampleClock => counter[4][11].CLK
iSampleClock => counter[4][12].CLK
iSampleClock => counter[4][13].CLK
iSampleClock => counter[4][14].CLK
iSampleClock => counter[4][15].CLK
iSampleClock => counter[4][16].CLK
iSampleClock => counter[4][17].CLK
iSampleClock => counter[4][18].CLK
iSampleClock => counter[4][19].CLK
iSampleClock => counter[4][20].CLK
iSampleClock => counter[4][21].CLK
iSampleClock => counter[4][22].CLK
iSampleClock => counter[4][23].CLK
iSampleClock => counter[4][24].CLK
iSampleClock => counter[4][25].CLK
iSampleClock => counter[4][26].CLK
iSampleClock => counter[4][27].CLK
iSampleClock => counter[4][28].CLK
iSampleClock => counter[4][29].CLK
iSampleClock => counter[4][30].CLK
iSampleClock => counter[4][31].CLK
iSampleClock => counter[3][0].CLK
iSampleClock => counter[3][1].CLK
iSampleClock => counter[3][2].CLK
iSampleClock => counter[3][3].CLK
iSampleClock => counter[3][4].CLK
iSampleClock => counter[3][5].CLK
iSampleClock => counter[3][6].CLK
iSampleClock => counter[3][7].CLK
iSampleClock => counter[3][8].CLK
iSampleClock => counter[3][9].CLK
iSampleClock => counter[3][10].CLK
iSampleClock => counter[3][11].CLK
iSampleClock => counter[3][12].CLK
iSampleClock => counter[3][13].CLK
iSampleClock => counter[3][14].CLK
iSampleClock => counter[3][15].CLK
iSampleClock => counter[3][16].CLK
iSampleClock => counter[3][17].CLK
iSampleClock => counter[3][18].CLK
iSampleClock => counter[3][19].CLK
iSampleClock => counter[3][20].CLK
iSampleClock => counter[3][21].CLK
iSampleClock => counter[3][22].CLK
iSampleClock => counter[3][23].CLK
iSampleClock => counter[3][24].CLK
iSampleClock => counter[3][25].CLK
iSampleClock => counter[3][26].CLK
iSampleClock => counter[3][27].CLK
iSampleClock => counter[3][28].CLK
iSampleClock => counter[3][29].CLK
iSampleClock => counter[3][30].CLK
iSampleClock => counter[3][31].CLK
iSampleClock => counter[2][0].CLK
iSampleClock => counter[2][1].CLK
iSampleClock => counter[2][2].CLK
iSampleClock => counter[2][3].CLK
iSampleClock => counter[2][4].CLK
iSampleClock => counter[2][5].CLK
iSampleClock => counter[2][6].CLK
iSampleClock => counter[2][7].CLK
iSampleClock => counter[2][8].CLK
iSampleClock => counter[2][9].CLK
iSampleClock => counter[2][10].CLK
iSampleClock => counter[2][11].CLK
iSampleClock => counter[2][12].CLK
iSampleClock => counter[2][13].CLK
iSampleClock => counter[2][14].CLK
iSampleClock => counter[2][15].CLK
iSampleClock => counter[2][16].CLK
iSampleClock => counter[2][17].CLK
iSampleClock => counter[2][18].CLK
iSampleClock => counter[2][19].CLK
iSampleClock => counter[2][20].CLK
iSampleClock => counter[2][21].CLK
iSampleClock => counter[2][22].CLK
iSampleClock => counter[2][23].CLK
iSampleClock => counter[2][24].CLK
iSampleClock => counter[2][25].CLK
iSampleClock => counter[2][26].CLK
iSampleClock => counter[2][27].CLK
iSampleClock => counter[2][28].CLK
iSampleClock => counter[2][29].CLK
iSampleClock => counter[2][30].CLK
iSampleClock => counter[2][31].CLK
iSampleClock => counter[1][0].CLK
iSampleClock => counter[1][1].CLK
iSampleClock => counter[1][2].CLK
iSampleClock => counter[1][3].CLK
iSampleClock => counter[1][4].CLK
iSampleClock => counter[1][5].CLK
iSampleClock => counter[1][6].CLK
iSampleClock => counter[1][7].CLK
iSampleClock => counter[1][8].CLK
iSampleClock => counter[1][9].CLK
iSampleClock => counter[1][10].CLK
iSampleClock => counter[1][11].CLK
iSampleClock => counter[1][12].CLK
iSampleClock => counter[1][13].CLK
iSampleClock => counter[1][14].CLK
iSampleClock => counter[1][15].CLK
iSampleClock => counter[1][16].CLK
iSampleClock => counter[1][17].CLK
iSampleClock => counter[1][18].CLK
iSampleClock => counter[1][19].CLK
iSampleClock => counter[1][20].CLK
iSampleClock => counter[1][21].CLK
iSampleClock => counter[1][22].CLK
iSampleClock => counter[1][23].CLK
iSampleClock => counter[1][24].CLK
iSampleClock => counter[1][25].CLK
iSampleClock => counter[1][26].CLK
iSampleClock => counter[1][27].CLK
iSampleClock => counter[1][28].CLK
iSampleClock => counter[1][29].CLK
iSampleClock => counter[1][30].CLK
iSampleClock => counter[1][31].CLK
iSampleClock => counter[0][0].CLK
iSampleClock => counter[0][1].CLK
iSampleClock => counter[0][2].CLK
iSampleClock => counter[0][3].CLK
iSampleClock => counter[0][4].CLK
iSampleClock => counter[0][5].CLK
iSampleClock => counter[0][6].CLK
iSampleClock => counter[0][7].CLK
iSampleClock => counter[0][8].CLK
iSampleClock => counter[0][9].CLK
iSampleClock => counter[0][10].CLK
iSampleClock => counter[0][11].CLK
iSampleClock => counter[0][12].CLK
iSampleClock => counter[0][13].CLK
iSampleClock => counter[0][14].CLK
iSampleClock => counter[0][15].CLK
iSampleClock => counter[0][16].CLK
iSampleClock => counter[0][17].CLK
iSampleClock => counter[0][18].CLK
iSampleClock => counter[0][19].CLK
iSampleClock => counter[0][20].CLK
iSampleClock => counter[0][21].CLK
iSampleClock => counter[0][22].CLK
iSampleClock => counter[0][23].CLK
iSampleClock => counter[0][24].CLK
iSampleClock => counter[0][25].CLK
iSampleClock => counter[0][26].CLK
iSampleClock => counter[0][27].CLK
iSampleClock => counter[0][28].CLK
iSampleClock => counter[0][29].CLK
iSampleClock => counter[0][30].CLK
iSampleClock => counter[0][31].CLK
iSampleClock => pitch[7][0].CLK
iSampleClock => pitch[7][1].CLK
iSampleClock => pitch[7][2].CLK
iSampleClock => pitch[7][3].CLK
iSampleClock => pitch[7][4].CLK
iSampleClock => pitch[7][5].CLK
iSampleClock => pitch[7][6].CLK
iSampleClock => pitch[6][0].CLK
iSampleClock => pitch[6][1].CLK
iSampleClock => pitch[6][2].CLK
iSampleClock => pitch[6][3].CLK
iSampleClock => pitch[6][4].CLK
iSampleClock => pitch[6][5].CLK
iSampleClock => pitch[6][6].CLK
iSampleClock => pitch[5][0].CLK
iSampleClock => pitch[5][1].CLK
iSampleClock => pitch[5][2].CLK
iSampleClock => pitch[5][3].CLK
iSampleClock => pitch[5][4].CLK
iSampleClock => pitch[5][5].CLK
iSampleClock => pitch[5][6].CLK
iSampleClock => pitch[4][0].CLK
iSampleClock => pitch[4][1].CLK
iSampleClock => pitch[4][2].CLK
iSampleClock => pitch[4][3].CLK
iSampleClock => pitch[4][4].CLK
iSampleClock => pitch[4][5].CLK
iSampleClock => pitch[4][6].CLK
iSampleClock => pitch[3][0].CLK
iSampleClock => pitch[3][1].CLK
iSampleClock => pitch[3][2].CLK
iSampleClock => pitch[3][3].CLK
iSampleClock => pitch[3][4].CLK
iSampleClock => pitch[3][5].CLK
iSampleClock => pitch[3][6].CLK
iSampleClock => pitch[2][0].CLK
iSampleClock => pitch[2][1].CLK
iSampleClock => pitch[2][2].CLK
iSampleClock => pitch[2][3].CLK
iSampleClock => pitch[2][4].CLK
iSampleClock => pitch[2][5].CLK
iSampleClock => pitch[2][6].CLK
iSampleClock => pitch[1][0].CLK
iSampleClock => pitch[1][1].CLK
iSampleClock => pitch[1][2].CLK
iSampleClock => pitch[1][3].CLK
iSampleClock => pitch[1][4].CLK
iSampleClock => pitch[1][5].CLK
iSampleClock => pitch[1][6].CLK
iSampleClock => pitch[0][0].CLK
iSampleClock => pitch[0][1].CLK
iSampleClock => pitch[0][2].CLK
iSampleClock => pitch[0][3].CLK
iSampleClock => pitch[0][4].CLK
iSampleClock => pitch[0][5].CLK
iSampleClock => pitch[0][6].CLK
iSampleClock => occupied[7].CLK
iSampleClock => occupied[6].CLK
iSampleClock => occupied[5].CLK
iSampleClock => occupied[4].CLK
iSampleClock => occupied[3].CLK
iSampleClock => occupied[2].CLK
iSampleClock => occupied[1].CLK
iSampleClock => occupied[0].CLK
iSampleClock => Allocated.CLK
oSynthEnable <= oSynthEnable.DB_MAX_OUTPUT_PORT_TYPE
oSynthMelody <= oSynthMelody.DB_MAX_OUTPUT_PORT_TYPE
oSynth[0] <= oSynth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[1] <= oSynth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[2] <= oSynth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[3] <= oSynth[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[4] <= oSynth[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[5] <= oSynth[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[6] <= oSynth[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[7] <= oSynth[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[0] <= oSynthVolume[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[1] <= oSynthVolume[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[2] <= oSynthVolume[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[3] <= oSynthVolume[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[4] <= oSynthVolume[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[5] <= oSynthVolume[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[6] <= oSynthVolume[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[0] <= oSynthInst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[1] <= oSynthInst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[2] <= oSynthInst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[3] <= oSynthInst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:MOUSE0
iCLK => received_data_en_contador_enable_xor2.CLK
iCLK => received_data_en_contador[0].CLK
iCLK => received_data_en_contador[1].CLK
iCLK => received_data_en_contador[2].CLK
iCLK => received_data_en_contador[3].CLK
iCLK => received_data_en_contador[4].CLK
iCLK => received_data_en_contador[5].CLK
iCLK => received_data_en_contador[6].CLK
iCLK => received_data_en_contador[7].CLK
iCLK => received_data_en_contador[8].CLK
iCLK => received_data_en_contador[9].CLK
iCLK => received_data_en_contador[10].CLK
iCLK => received_data_en_contador[11].CLK
iCLK => received_data_en_contador[12].CLK
iCLK => received_data_en_contador[13].CLK
iCLK => received_data_en_contador[14].CLK
iCLK => received_data_en_contador[15].CLK
iCLK => received_data_en_contador[16].CLK
iCLK => received_data_en_contador[17].CLK
iCLK => received_data_en_contador[18].CLK
iCLK => received_data_en_contador[19].CLK
iCLK => received_data_en_contador[20].CLK
iCLK => received_data_en_contador[21].CLK
iCLK => received_data_en_contador[22].CLK
iCLK => received_data_en_contador[23].CLK
iCLK => received_data_en_contador[24].CLK
iCLK => received_data_en_contador[25].CLK
iCLK => received_data_en_contador[26].CLK
iCLK => received_data_en_contador[27].CLK
iCLK => received_data_en_contador[28].CLK
iCLK => received_data_en_contador[29].CLK
iCLK => received_data_en_contador[30].CLK
iCLK => received_data_en_contador[31].CLK
iCLK_50 => mouse_hugo:mouse1.CLOCK_50
Reset => mouse_hugo:mouse1.reset
PS2_KBCLK <> mouse_hugo:mouse1.PS2_CLK
PS2_KBDAT <> mouse_hugo:mouse1.PS2_DAT
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal1.IN31
wAddress[1] => Equal1.IN30
wAddress[2] => Equal1.IN18
wAddress[3] => Equal1.IN29
wAddress[4] => Equal1.IN17
wAddress[5] => Equal1.IN28
wAddress[6] => Equal1.IN27
wAddress[7] => Equal1.IN26
wAddress[8] => Equal1.IN16
wAddress[9] => Equal1.IN25
wAddress[10] => Equal1.IN24
wAddress[11] => Equal1.IN23
wAddress[12] => Equal1.IN22
wAddress[13] => Equal1.IN21
wAddress[14] => Equal1.IN20
wAddress[15] => Equal1.IN19
wAddress[16] => Equal1.IN15
wAddress[17] => Equal1.IN14
wAddress[18] => Equal1.IN13
wAddress[19] => Equal1.IN12
wAddress[20] => Equal1.IN11
wAddress[21] => Equal1.IN10
wAddress[22] => Equal1.IN9
wAddress[23] => Equal1.IN8
wAddress[24] => Equal1.IN7
wAddress[25] => Equal1.IN6
wAddress[26] => Equal1.IN5
wAddress[27] => Equal1.IN4
wAddress[28] => Equal1.IN3
wAddress[29] => Equal1.IN2
wAddress[30] => Equal1.IN1
wAddress[31] => Equal1.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
reg_mouse_keyboard <= <GND>
received_data_en_contador_enable <= received_data_en_contador_enable.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1
CLOCK_50 => CLOCK_50.IN1
reset => reset.IN1
PS2_CLK <> PS2_Controller:CONT_1.PS2_CLK
PS2_DAT <> PS2_Controller:CONT_1.PS2_DAT
received_data_history[0][0] <= received_data_history[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][1] <= received_data_history[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][2] <= received_data_history[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][3] <= received_data_history[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][4] <= received_data_history[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][5] <= received_data_history[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][6] <= received_data_history[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][7] <= received_data_history[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][0] <= received_data_history[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][1] <= received_data_history[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][2] <= received_data_history[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][3] <= received_data_history[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][4] <= received_data_history[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][5] <= received_data_history[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][6] <= received_data_history[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][7] <= received_data_history[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][0] <= received_data_history[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][1] <= received_data_history[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][2] <= received_data_history[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][3] <= received_data_history[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][4] <= received_data_history[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][5] <= received_data_history[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][6] <= received_data_history[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][7] <= received_data_history[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][0] <= received_data_history[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][1] <= received_data_history[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][2] <= received_data_history[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][3] <= received_data_history[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][4] <= received_data_history[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][5] <= received_data_history[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][6] <= received_data_history[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][7] <= received_data_history[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= PS2_Controller:CONT_1.received_data_en
command_auto <= send_command.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:MOUSE0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|RS232_Interface:SERIAL0
iCLK_50 => iCLK_50.IN2
iCLK => TxStart.CLK
iCLK => wTxData[0].CLK
iCLK => wTxData[1].CLK
iCLK => wTxData[2].CLK
iCLK => wTxData[3].CLK
iCLK => wTxData[4].CLK
iCLK => wTxData[5].CLK
iCLK => wTxData[6].CLK
iCLK => wTxData[7].CLK
Reset => ~NO_FANOUT~
oUART_TXD <= rs232tx:rs232transmitter.TxD
iUART_RXD => iUART_RXD.IN1
oUART_CTS <= <GND>
iUART_RTS => ~NO_FANOUT~
wReadEnable => wReadData[31].IN1
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => wTxData.OUTPUTSELECT
wWriteEnable => TxStart.OUTPUTSELECT
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN18
wAddress[0] => Equal2.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN31
wAddress[1] => Equal2.IN18
wAddress[2] => Equal0.IN29
wAddress[2] => Equal1.IN30
wAddress[2] => Equal2.IN30
wAddress[3] => Equal0.IN28
wAddress[3] => Equal1.IN29
wAddress[3] => Equal2.IN29
wAddress[4] => Equal0.IN27
wAddress[4] => Equal1.IN28
wAddress[4] => Equal2.IN28
wAddress[5] => Equal0.IN17
wAddress[5] => Equal1.IN17
wAddress[5] => Equal2.IN17
wAddress[6] => Equal0.IN26
wAddress[6] => Equal1.IN27
wAddress[6] => Equal2.IN27
wAddress[7] => Equal0.IN25
wAddress[7] => Equal1.IN26
wAddress[7] => Equal2.IN26
wAddress[8] => Equal0.IN16
wAddress[8] => Equal1.IN16
wAddress[8] => Equal2.IN16
wAddress[9] => Equal0.IN24
wAddress[9] => Equal1.IN25
wAddress[9] => Equal2.IN25
wAddress[10] => Equal0.IN23
wAddress[10] => Equal1.IN24
wAddress[10] => Equal2.IN24
wAddress[11] => Equal0.IN22
wAddress[11] => Equal1.IN23
wAddress[11] => Equal2.IN23
wAddress[12] => Equal0.IN21
wAddress[12] => Equal1.IN22
wAddress[12] => Equal2.IN22
wAddress[13] => Equal0.IN20
wAddress[13] => Equal1.IN21
wAddress[13] => Equal2.IN21
wAddress[14] => Equal0.IN19
wAddress[14] => Equal1.IN20
wAddress[14] => Equal2.IN20
wAddress[15] => Equal0.IN18
wAddress[15] => Equal1.IN19
wAddress[15] => Equal2.IN19
wAddress[16] => Equal0.IN15
wAddress[16] => Equal1.IN15
wAddress[16] => Equal2.IN15
wAddress[17] => Equal0.IN14
wAddress[17] => Equal1.IN14
wAddress[17] => Equal2.IN14
wAddress[18] => Equal0.IN13
wAddress[18] => Equal1.IN13
wAddress[18] => Equal2.IN13
wAddress[19] => Equal0.IN12
wAddress[19] => Equal1.IN12
wAddress[19] => Equal2.IN12
wAddress[20] => Equal0.IN11
wAddress[20] => Equal1.IN11
wAddress[20] => Equal2.IN11
wAddress[21] => Equal0.IN10
wAddress[21] => Equal1.IN10
wAddress[21] => Equal2.IN10
wAddress[22] => Equal0.IN9
wAddress[22] => Equal1.IN9
wAddress[22] => Equal2.IN9
wAddress[23] => Equal0.IN8
wAddress[23] => Equal1.IN8
wAddress[23] => Equal2.IN8
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[24] => Equal2.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[25] => Equal2.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[26] => Equal2.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[27] => Equal2.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[28] => Equal2.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[29] => Equal2.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[30] => Equal2.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wAddress[31] => Equal2.IN0
wWriteData[0] => TxStart.DATAB
wWriteData[0] => wTxData.DATAB
wWriteData[1] => wTxData.DATAB
wWriteData[2] => wTxData.DATAB
wWriteData[3] => wTxData.DATAB
wWriteData[4] => wTxData.DATAB
wWriteData[5] => wTxData.DATAB
wWriteData[6] => wTxData.DATAB
wWriteData[7] => wTxData.DATAB
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|RS232_Interface:SERIAL0|rs232tx:rs232transmitter
clk => clk.IN1
TxD_start => always0.IN1
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_start => TxD_state.OUTPUTSELECT
TxD_data[0] => TxD_shift.DATAB
TxD_data[1] => TxD_shift.DATAB
TxD_data[2] => TxD_shift.DATAB
TxD_data[3] => TxD_shift.DATAB
TxD_data[4] => TxD_shift.DATAB
TxD_data[5] => TxD_shift.DATAB
TxD_data[6] => TxD_shift.DATAB
TxD_data[7] => TxD_shift.DATAB
TxD <= TxD.DB_MAX_OUTPUT_PORT_TYPE
TxD_busy <= TxD_busy.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|RS232_Interface:SERIAL0|rs232tx:rs232transmitter|BaudTickGen:tickgen
clk => Acc[1].CLK
clk => Acc[2].CLK
clk => Acc[3].CLK
clk => Acc[4].CLK
clk => Acc[5].CLK
clk => Acc[6].CLK
clk => Acc[7].CLK
clk => Acc[8].CLK
clk => Acc[9].CLK
clk => Acc[10].CLK
clk => Acc[11].CLK
clk => Acc[12].CLK
clk => Acc[13].CLK
clk => Acc[14].CLK
clk => Acc[15].CLK
clk => Acc[16].CLK
clk => Acc[17].CLK
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
tick <= Acc[17].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver
clk => clk.IN2
RxD => RxD_sync[0].DATAIN
RxD_data_ready <= RxD_data_ready.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[0] <= RxD_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[1] <= RxD_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[2] <= RxD_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[3] <= RxD_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[4] <= RxD_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[5] <= RxD_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[6] <= RxD_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_data[7] <= RxD_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RxD_idle <= GapCnt[5].DB_MAX_OUTPUT_PORT_TYPE
RxD_endofpacket <= RxD_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data_Ready_Pulse <= pulso:px.pulso


|TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver|BaudTickGen:tickgen
clk => Acc[4].CLK
clk => Acc[5].CLK
clk => Acc[6].CLK
clk => Acc[7].CLK
clk => Acc[8].CLK
clk => Acc[9].CLK
clk => Acc[10].CLK
clk => Acc[11].CLK
clk => Acc[12].CLK
clk => Acc[13].CLK
clk => Acc[14].CLK
clk => Acc[15].CLK
clk => Acc[16].CLK
clk => Acc[17].CLK
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
enable => Acc.OUTPUTSELECT
tick <= Acc[17].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|RS232_Interface:SERIAL0|rs232rx:rs232receiver|pulso:px
clock => pulso~reg0.CLK
clock => contador[0].CLK
clock => contador[1].CLK
clock => contador[2].CLK
clock => contador[3].CLK
clock => contador[4].CLK
clock => contador[5].CLK
clock => contador[6].CLK
clock => contador[7].CLK
clock => contador[8].CLK
clock => contador[9].CLK
clock => contador[10].CLK
clock => contador[11].CLK
clock => contador[12].CLK
clock => contador[13].CLK
clock => contador[14].CLK
clock => contador[15].CLK
clock => contador[16].CLK
clock => contador[17].CLK
clock => contador[18].CLK
clock => contador[19].CLK
clock => contador[20].CLK
clock => contador[21].CLK
clock => contador[22].CLK
clock => contador[23].CLK
clock => contador[24].CLK
clock => contador[25].CLK
clock => contador[26].CLK
clock => contador[27].CLK
clock => contador[28].CLK
clock => contador[29].CLK
clock => contador[30].CLK
clock => contador[31].CLK
trigger => pulso.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
trigger => contador.OUTPUTSELECT
pulso <= pulso~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|SPI_Interface:SDCARD
iCLK => SDReadEnable.CLK
iCLK_50 => iCLK_50.IN1
iCLK_100 => iCLK_100.IN1
Reset => Reset.IN1
SD_CLK <= sd_controller:sd1.sclk
SD_MOSI <= sd_controller:sd1.mosi
SD_MISO => SD_MISO.IN1
SD_CS <= sd_controller:sd1.cs
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => rdSDMemAddr.OUTPUTSELECT
wReadEnable => wReadData[31].IN1
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wWriteEnable => SDAddress.OUTPUTSELECT
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[0] => LessThan2.IN64
wAddress[0] => LessThan3.IN64
wAddress[0] => Equal0.IN31
wAddress[0] => Equal3.IN31
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[1] => LessThan2.IN63
wAddress[1] => LessThan3.IN63
wAddress[1] => Equal0.IN30
wAddress[1] => Equal3.IN30
wAddress[2] => LessThan0.IN62
wAddress[2] => LessThan1.IN62
wAddress[2] => LessThan2.IN62
wAddress[2] => LessThan3.IN62
wAddress[2] => rdSDMemAddr.DATAB
wAddress[2] => Equal0.IN29
wAddress[2] => Equal3.IN19
wAddress[3] => LessThan0.IN61
wAddress[3] => LessThan1.IN61
wAddress[3] => LessThan2.IN61
wAddress[3] => LessThan3.IN61
wAddress[3] => rdSDMemAddr.DATAB
wAddress[3] => Equal0.IN28
wAddress[3] => Equal3.IN29
wAddress[4] => LessThan0.IN60
wAddress[4] => LessThan1.IN60
wAddress[4] => LessThan2.IN60
wAddress[4] => LessThan3.IN60
wAddress[4] => Add1.IN10
wAddress[4] => Equal0.IN18
wAddress[4] => Equal3.IN18
wAddress[5] => LessThan0.IN59
wAddress[5] => LessThan1.IN59
wAddress[5] => LessThan2.IN59
wAddress[5] => LessThan3.IN59
wAddress[5] => Add1.IN9
wAddress[5] => Equal0.IN27
wAddress[5] => Equal3.IN28
wAddress[6] => LessThan0.IN58
wAddress[6] => LessThan1.IN58
wAddress[6] => LessThan2.IN58
wAddress[6] => LessThan3.IN58
wAddress[6] => Add1.IN8
wAddress[6] => Equal0.IN17
wAddress[6] => Equal3.IN17
wAddress[7] => LessThan0.IN57
wAddress[7] => LessThan1.IN57
wAddress[7] => LessThan2.IN57
wAddress[7] => LessThan3.IN57
wAddress[7] => Add1.IN7
wAddress[7] => Equal0.IN26
wAddress[7] => Equal3.IN27
wAddress[8] => LessThan0.IN56
wAddress[8] => LessThan1.IN56
wAddress[8] => LessThan2.IN56
wAddress[8] => LessThan3.IN56
wAddress[8] => Add1.IN6
wAddress[8] => Equal0.IN25
wAddress[8] => Equal3.IN26
wAddress[9] => LessThan0.IN55
wAddress[9] => LessThan1.IN55
wAddress[9] => LessThan2.IN55
wAddress[9] => LessThan3.IN55
wAddress[9] => Equal0.IN24
wAddress[9] => Equal3.IN25
wAddress[10] => LessThan0.IN54
wAddress[10] => LessThan1.IN54
wAddress[10] => LessThan2.IN54
wAddress[10] => LessThan3.IN54
wAddress[10] => Equal0.IN16
wAddress[10] => Equal3.IN16
wAddress[11] => LessThan0.IN53
wAddress[11] => LessThan1.IN53
wAddress[11] => LessThan2.IN53
wAddress[11] => LessThan3.IN53
wAddress[11] => Equal0.IN23
wAddress[11] => Equal3.IN24
wAddress[12] => LessThan0.IN52
wAddress[12] => LessThan1.IN52
wAddress[12] => LessThan2.IN52
wAddress[12] => LessThan3.IN52
wAddress[12] => Equal0.IN22
wAddress[12] => Equal3.IN23
wAddress[13] => LessThan0.IN51
wAddress[13] => LessThan1.IN51
wAddress[13] => LessThan2.IN51
wAddress[13] => LessThan3.IN51
wAddress[13] => Equal0.IN21
wAddress[13] => Equal3.IN22
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => LessThan2.IN50
wAddress[14] => LessThan3.IN50
wAddress[14] => Equal0.IN20
wAddress[14] => Equal3.IN21
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => LessThan2.IN49
wAddress[15] => LessThan3.IN49
wAddress[15] => Equal0.IN19
wAddress[15] => Equal3.IN20
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => LessThan2.IN48
wAddress[16] => LessThan3.IN48
wAddress[16] => Equal0.IN15
wAddress[16] => Equal3.IN15
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => LessThan2.IN47
wAddress[17] => LessThan3.IN47
wAddress[17] => Equal0.IN14
wAddress[17] => Equal3.IN14
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => LessThan2.IN46
wAddress[18] => LessThan3.IN46
wAddress[18] => Equal0.IN13
wAddress[18] => Equal3.IN13
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => LessThan2.IN45
wAddress[19] => LessThan3.IN45
wAddress[19] => Equal0.IN12
wAddress[19] => Equal3.IN12
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => LessThan2.IN44
wAddress[20] => LessThan3.IN44
wAddress[20] => Equal0.IN11
wAddress[20] => Equal3.IN11
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[21] => LessThan2.IN43
wAddress[21] => LessThan3.IN43
wAddress[21] => Equal0.IN10
wAddress[21] => Equal3.IN10
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[22] => LessThan2.IN42
wAddress[22] => LessThan3.IN42
wAddress[22] => Equal0.IN9
wAddress[22] => Equal3.IN9
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[23] => LessThan2.IN41
wAddress[23] => LessThan3.IN41
wAddress[23] => Equal0.IN8
wAddress[23] => Equal3.IN8
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[24] => LessThan2.IN40
wAddress[24] => LessThan3.IN40
wAddress[24] => Equal0.IN7
wAddress[24] => Equal3.IN7
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[25] => LessThan2.IN39
wAddress[25] => LessThan3.IN39
wAddress[25] => Equal0.IN6
wAddress[25] => Equal3.IN6
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[26] => LessThan2.IN38
wAddress[26] => LessThan3.IN38
wAddress[26] => Equal0.IN5
wAddress[26] => Equal3.IN5
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[27] => LessThan2.IN37
wAddress[27] => LessThan3.IN37
wAddress[27] => Equal0.IN4
wAddress[27] => Equal3.IN4
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[28] => LessThan2.IN36
wAddress[28] => LessThan3.IN36
wAddress[28] => Equal0.IN3
wAddress[28] => Equal3.IN3
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[29] => LessThan2.IN35
wAddress[29] => LessThan3.IN35
wAddress[29] => Equal0.IN2
wAddress[29] => Equal3.IN2
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[30] => LessThan2.IN34
wAddress[30] => LessThan3.IN34
wAddress[30] => Equal0.IN1
wAddress[30] => Equal3.IN1
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wAddress[31] => LessThan2.IN33
wAddress[31] => LessThan3.IN33
wAddress[31] => Equal0.IN0
wAddress[31] => Equal3.IN0
wWriteData[0] => SDAddress.DATAB
wWriteData[1] => SDAddress.DATAB
wWriteData[2] => SDAddress.DATAB
wWriteData[3] => SDAddress.DATAB
wWriteData[4] => SDAddress.DATAB
wWriteData[5] => SDAddress.DATAB
wWriteData[6] => SDAddress.DATAB
wWriteData[7] => SDAddress.DATAB
wWriteData[8] => SDAddress.DATAB
wWriteData[9] => SDAddress.DATAB
wWriteData[10] => SDAddress.DATAB
wWriteData[11] => SDAddress.DATAB
wWriteData[12] => SDAddress.DATAB
wWriteData[13] => SDAddress.DATAB
wWriteData[14] => SDAddress.DATAB
wWriteData[15] => SDAddress.DATAB
wWriteData[16] => SDAddress.DATAB
wWriteData[17] => SDAddress.DATAB
wWriteData[18] => SDAddress.DATAB
wWriteData[19] => SDAddress.DATAB
wWriteData[20] => SDAddress.DATAB
wWriteData[21] => SDAddress.DATAB
wWriteData[22] => SDAddress.DATAB
wWriteData[23] => SDAddress.DATAB
wWriteData[24] => SDAddress.DATAB
wWriteData[25] => SDAddress.DATAB
wWriteData[26] => SDAddress.DATAB
wWriteData[27] => SDAddress.DATAB
wWriteData[28] => SDAddress.DATAB
wWriteData[29] => SDAddress.DATAB
wWriteData[30] => SDAddress.DATAB
wWriteData[31] => SDAddress.DATAB
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|SPI_Interface:SDCARD|sd_controller:sd1
cs <= cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
mosi <= mosi.DB_MAX_OUTPUT_PORT_TYPE
miso => dout.DATAB
miso => recv_data.DATAB
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => recv_data.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => state.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => bit_counter.OUTPUTSELECT
miso => process_0.IN1
sclk <= sclk_sig.DB_MAX_OUTPUT_PORT_TYPE
rd => process_0.IN0
rd => process_0.IN0
wr => process_0.IN1
wr => process_0.IN1
dm_in => data_sig.DATAB
dm_in => state.DATAB
dm_in => Selector20.IN3
dm_in => state.DATAB
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => sclk_sig.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => return_state.OUTPUTSELECT
reset => CLK_Divider:U1.Reset
reset => data_sig[5].ENA
reset => data_sig[4].ENA
reset => data_sig[3].ENA
reset => data_sig[2].ENA
reset => data_sig[1].ENA
reset => data_sig[0].ENA
reset => data_sig[6].ENA
reset => data_sig[7].ENA
reset => dout[0]~reg0.ENA
reset => dout[1]~reg0.ENA
reset => dout[2]~reg0.ENA
reset => dout[3]~reg0.ENA
reset => dout[4]~reg0.ENA
reset => dout[5]~reg0.ENA
reset => dout[6]~reg0.ENA
reset => dout[7]~reg0.ENA
reset => dout[8]~reg0.ENA
reset => dout[9]~reg0.ENA
reset => dout[10]~reg0.ENA
reset => dout[11]~reg0.ENA
reset => dout[12]~reg0.ENA
reset => dout[13]~reg0.ENA
reset => dout[14]~reg0.ENA
reset => dout[15]~reg0.ENA
reset => dout[16]~reg0.ENA
reset => dout[17]~reg0.ENA
reset => dout[18]~reg0.ENA
reset => dout[19]~reg0.ENA
reset => dout[20]~reg0.ENA
reset => dout[21]~reg0.ENA
reset => dout[22]~reg0.ENA
reset => dout[23]~reg0.ENA
reset => dout[24]~reg0.ENA
reset => dout[25]~reg0.ENA
reset => dout[26]~reg0.ENA
reset => dout[27]~reg0.ENA
reset => dout[28]~reg0.ENA
reset => dout[29]~reg0.ENA
reset => dout[30]~reg0.ENA
reset => dout[31]~reg0.ENA
reset => recv_data[0].ENA
reset => recv_data[1].ENA
reset => recv_data[2].ENA
reset => recv_data[3].ENA
reset => recv_data[4].ENA
reset => recv_data[5].ENA
reset => recv_data[6].ENA
reset => recv_data[7].ENA
reset => cs~reg0.ENA
reset => response_mode.ENA
reset => cmd_mode.ENA
reset => word_received.ENA
reset => cmd_out[0].ENA
reset => cmd_out[1].ENA
reset => cmd_out[2].ENA
reset => cmd_out[3].ENA
reset => cmd_out[4].ENA
reset => cmd_out[5].ENA
reset => cmd_out[6].ENA
reset => cmd_out[7].ENA
reset => cmd_out[8].ENA
reset => cmd_out[9].ENA
reset => cmd_out[10].ENA
reset => cmd_out[11].ENA
reset => cmd_out[12].ENA
reset => cmd_out[13].ENA
reset => cmd_out[14].ENA
reset => cmd_out[15].ENA
reset => cmd_out[16].ENA
reset => cmd_out[17].ENA
reset => cmd_out[18].ENA
reset => cmd_out[19].ENA
reset => cmd_out[20].ENA
reset => cmd_out[21].ENA
reset => cmd_out[22].ENA
reset => cmd_out[23].ENA
reset => cmd_out[24].ENA
reset => cmd_out[25].ENA
reset => cmd_out[26].ENA
reset => cmd_out[27].ENA
reset => cmd_out[28].ENA
reset => cmd_out[29].ENA
reset => cmd_out[30].ENA
reset => cmd_out[31].ENA
reset => cmd_out[32].ENA
reset => cmd_out[33].ENA
reset => cmd_out[34].ENA
reset => cmd_out[35].ENA
reset => cmd_out[36].ENA
reset => cmd_out[37].ENA
reset => cmd_out[38].ENA
reset => cmd_out[39].ENA
reset => cmd_out[40].ENA
reset => cmd_out[41].ENA
reset => cmd_out[42].ENA
reset => cmd_out[43].ENA
reset => cmd_out[44].ENA
reset => cmd_out[45].ENA
reset => cmd_out[46].ENA
reset => cmd_out[47].ENA
reset => cmd_out[48].ENA
reset => cmd_out[49].ENA
reset => cmd_out[50].ENA
reset => cmd_out[51].ENA
reset => cmd_out[52].ENA
reset => cmd_out[53].ENA
reset => cmd_out[54].ENA
reset => cmd_out[55].ENA
reset => status[0].ENA
reset => status[1].ENA
reset => status[2].ENA
reset => status[3].ENA
reset => bit_counter[0].ENA
reset => bit_counter[1].ENA
reset => bit_counter[2].ENA
reset => bit_counter[3].ENA
reset => bit_counter[4].ENA
reset => bit_counter[5].ENA
reset => bit_counter[6].ENA
reset => bit_counter[7].ENA
reset => full_word_counter[0].ENA
reset => full_word_counter[1].ENA
reset => byte_counter[0].ENA
reset => byte_counter[1].ENA
reset => byte_counter[2].ENA
reset => byte_counter[3].ENA
reset => byte_counter[4].ENA
reset => byte_counter[5].ENA
reset => byte_counter[6].ENA
reset => byte_counter[7].ENA
reset => byte_counter[8].ENA
reset => byte_counter[9].ENA
din[0] => ~NO_FANOUT~
din[1] => ~NO_FANOUT~
din[2] => ~NO_FANOUT~
din[3] => ~NO_FANOUT~
din[4] => ~NO_FANOUT~
din[5] => ~NO_FANOUT~
din[6] => ~NO_FANOUT~
din[7] => ~NO_FANOUT~
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] => Selector52.IN6
address[1] => Selector51.IN6
address[2] => Selector50.IN6
address[3] => Selector49.IN6
address[4] => Selector48.IN6
address[5] => Selector47.IN6
address[6] => Selector46.IN6
address[7] => Selector45.IN6
address[8] => Selector44.IN6
address[9] => Selector43.IN7
address[10] => Selector42.IN6
address[11] => Selector41.IN6
address[12] => Selector40.IN6
address[13] => Selector39.IN6
address[14] => Selector38.IN6
address[15] => Selector37.IN6
address[16] => Selector36.IN6
address[17] => Selector35.IN6
address[18] => Selector34.IN6
address[19] => Selector33.IN6
address[20] => Selector32.IN6
address[21] => Selector31.IN6
address[22] => Selector30.IN6
address[23] => Selector29.IN6
address[24] => Selector28.IN6
address[25] => Selector27.IN6
address[26] => Selector26.IN6
address[27] => Selector25.IN6
address[28] => Selector24.IN6
address[29] => Selector23.IN6
address[30] => Selector22.IN6
address[31] => Selector21.IN6
iCLK => CLK_Divider:U1.CLKin
oSDMemClk <= CLK_Divider:U1.CLKout
wordReady <= word_received.DB_MAX_OUTPUT_PORT_TYPE
idleSD[0] <= status[0].DB_MAX_OUTPUT_PORT_TYPE
idleSD[1] <= status[1].DB_MAX_OUTPUT_PORT_TYPE
idleSD[2] <= status[2].DB_MAX_OUTPUT_PORT_TYPE
idleSD[3] <= status[3].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|SPI_Interface:SDCARD|sd_controller:sd1|CLK_Divider:U1
CLKin => CLKfast.CLK
CLKin => COUNTERslow[0].CLK
CLKin => COUNTERslow[1].CLK
CLKin => COUNTERslow[2].CLK
CLKin => COUNTERslow[3].CLK
CLKin => COUNTERslow[4].CLK
CLKin => CLKslow.CLK
CLKin => CLKout~reg0.CLK
Reset => ~NO_FANOUT~
State[0] => LessThan0.IN16
State[0] => Equal0.IN7
State[1] => LessThan0.IN15
State[1] => Equal0.IN6
State[2] => LessThan0.IN14
State[2] => Equal0.IN5
State[3] => LessThan0.IN13
State[3] => Equal0.IN4
State[4] => LessThan0.IN12
State[4] => Equal0.IN3
State[5] => LessThan0.IN11
State[5] => Equal0.IN2
State[6] => LessThan0.IN10
State[6] => Equal0.IN1
State[7] => LessThan0.IN9
State[7] => Equal0.IN0
CLKout <= CLKout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdclock => rdclock.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b
q[13] <= altsyncram:altsyncram_component.q_b
q[14] <= altsyncram:altsyncram_component.q_b
q[15] <= altsyncram:altsyncram_component.q_b
q[16] <= altsyncram:altsyncram_component.q_b
q[17] <= altsyncram:altsyncram_component.q_b
q[18] <= altsyncram:altsyncram_component.q_b
q[19] <= altsyncram:altsyncram_component.q_b
q[20] <= altsyncram:altsyncram_component.q_b
q[21] <= altsyncram:altsyncram_component.q_b
q[22] <= altsyncram:altsyncram_component.q_b
q[23] <= altsyncram:altsyncram_component.q_b
q[24] <= altsyncram:altsyncram_component.q_b
q[25] <= altsyncram:altsyncram_component.q_b
q[26] <= altsyncram:altsyncram_component.q_b
q[27] <= altsyncram:altsyncram_component.q_b
q[28] <= altsyncram:altsyncram_component.q_b
q[29] <= altsyncram:altsyncram_component.q_b
q[30] <= altsyncram:altsyncram_component.q_b
q[31] <= altsyncram:altsyncram_component.q_b


|TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component
wren_a => altsyncram_kko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kko1:auto_generated.data_a[0]
data_a[1] => altsyncram_kko1:auto_generated.data_a[1]
data_a[2] => altsyncram_kko1:auto_generated.data_a[2]
data_a[3] => altsyncram_kko1:auto_generated.data_a[3]
data_a[4] => altsyncram_kko1:auto_generated.data_a[4]
data_a[5] => altsyncram_kko1:auto_generated.data_a[5]
data_a[6] => altsyncram_kko1:auto_generated.data_a[6]
data_a[7] => altsyncram_kko1:auto_generated.data_a[7]
data_a[8] => altsyncram_kko1:auto_generated.data_a[8]
data_a[9] => altsyncram_kko1:auto_generated.data_a[9]
data_a[10] => altsyncram_kko1:auto_generated.data_a[10]
data_a[11] => altsyncram_kko1:auto_generated.data_a[11]
data_a[12] => altsyncram_kko1:auto_generated.data_a[12]
data_a[13] => altsyncram_kko1:auto_generated.data_a[13]
data_a[14] => altsyncram_kko1:auto_generated.data_a[14]
data_a[15] => altsyncram_kko1:auto_generated.data_a[15]
data_a[16] => altsyncram_kko1:auto_generated.data_a[16]
data_a[17] => altsyncram_kko1:auto_generated.data_a[17]
data_a[18] => altsyncram_kko1:auto_generated.data_a[18]
data_a[19] => altsyncram_kko1:auto_generated.data_a[19]
data_a[20] => altsyncram_kko1:auto_generated.data_a[20]
data_a[21] => altsyncram_kko1:auto_generated.data_a[21]
data_a[22] => altsyncram_kko1:auto_generated.data_a[22]
data_a[23] => altsyncram_kko1:auto_generated.data_a[23]
data_a[24] => altsyncram_kko1:auto_generated.data_a[24]
data_a[25] => altsyncram_kko1:auto_generated.data_a[25]
data_a[26] => altsyncram_kko1:auto_generated.data_a[26]
data_a[27] => altsyncram_kko1:auto_generated.data_a[27]
data_a[28] => altsyncram_kko1:auto_generated.data_a[28]
data_a[29] => altsyncram_kko1:auto_generated.data_a[29]
data_a[30] => altsyncram_kko1:auto_generated.data_a[30]
data_a[31] => altsyncram_kko1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_kko1:auto_generated.address_a[0]
address_a[1] => altsyncram_kko1:auto_generated.address_a[1]
address_a[2] => altsyncram_kko1:auto_generated.address_a[2]
address_a[3] => altsyncram_kko1:auto_generated.address_a[3]
address_a[4] => altsyncram_kko1:auto_generated.address_a[4]
address_a[5] => altsyncram_kko1:auto_generated.address_a[5]
address_a[6] => altsyncram_kko1:auto_generated.address_a[6]
address_b[0] => altsyncram_kko1:auto_generated.address_b[0]
address_b[1] => altsyncram_kko1:auto_generated.address_b[1]
address_b[2] => altsyncram_kko1:auto_generated.address_b[2]
address_b[3] => altsyncram_kko1:auto_generated.address_b[3]
address_b[4] => altsyncram_kko1:auto_generated.address_b[4]
address_b[5] => altsyncram_kko1:auto_generated.address_b[5]
address_b[6] => altsyncram_kko1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kko1:auto_generated.clock0
clock1 => altsyncram_kko1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_kko1:auto_generated.q_b[0]
q_b[1] <= altsyncram_kko1:auto_generated.q_b[1]
q_b[2] <= altsyncram_kko1:auto_generated.q_b[2]
q_b[3] <= altsyncram_kko1:auto_generated.q_b[3]
q_b[4] <= altsyncram_kko1:auto_generated.q_b[4]
q_b[5] <= altsyncram_kko1:auto_generated.q_b[5]
q_b[6] <= altsyncram_kko1:auto_generated.q_b[6]
q_b[7] <= altsyncram_kko1:auto_generated.q_b[7]
q_b[8] <= altsyncram_kko1:auto_generated.q_b[8]
q_b[9] <= altsyncram_kko1:auto_generated.q_b[9]
q_b[10] <= altsyncram_kko1:auto_generated.q_b[10]
q_b[11] <= altsyncram_kko1:auto_generated.q_b[11]
q_b[12] <= altsyncram_kko1:auto_generated.q_b[12]
q_b[13] <= altsyncram_kko1:auto_generated.q_b[13]
q_b[14] <= altsyncram_kko1:auto_generated.q_b[14]
q_b[15] <= altsyncram_kko1:auto_generated.q_b[15]
q_b[16] <= altsyncram_kko1:auto_generated.q_b[16]
q_b[17] <= altsyncram_kko1:auto_generated.q_b[17]
q_b[18] <= altsyncram_kko1:auto_generated.q_b[18]
q_b[19] <= altsyncram_kko1:auto_generated.q_b[19]
q_b[20] <= altsyncram_kko1:auto_generated.q_b[20]
q_b[21] <= altsyncram_kko1:auto_generated.q_b[21]
q_b[22] <= altsyncram_kko1:auto_generated.q_b[22]
q_b[23] <= altsyncram_kko1:auto_generated.q_b[23]
q_b[24] <= altsyncram_kko1:auto_generated.q_b[24]
q_b[25] <= altsyncram_kko1:auto_generated.q_b[25]
q_b[26] <= altsyncram_kko1:auto_generated.q_b[26]
q_b[27] <= altsyncram_kko1:auto_generated.q_b[27]
q_b[28] <= altsyncram_kko1:auto_generated.q_b[28]
q_b[29] <= altsyncram_kko1:auto_generated.q_b[29]
q_b[30] <= altsyncram_kko1:auto_generated.q_b[30]
q_b[31] <= altsyncram_kko1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|SPI_Interface:SDCARD|sd_buffer:SDMemBuffer|altsyncram:altsyncram_component|altsyncram_kko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|TopDE|IrDA_Interface:IRDA
iCLK_50 => iCLK_50.IN1
iCLK => ~NO_FANOUT~
Reset => ~NO_FANOUT~
oIRDA_TXD <= <GND>
iIRDA_RXD => iIRDA_RXD.IN1
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN30
wAddress[2] => Equal0.IN18
wAddress[2] => Equal1.IN29
wAddress[3] => Equal0.IN29
wAddress[3] => Equal1.IN28
wAddress[4] => Equal0.IN28
wAddress[4] => Equal1.IN27
wAddress[5] => Equal0.IN27
wAddress[5] => Equal1.IN26
wAddress[6] => Equal0.IN26
wAddress[6] => Equal1.IN25
wAddress[7] => Equal0.IN25
wAddress[7] => Equal1.IN24
wAddress[8] => Equal0.IN17
wAddress[8] => Equal1.IN17
wAddress[9] => Equal0.IN24
wAddress[9] => Equal1.IN23
wAddress[10] => Equal0.IN16
wAddress[10] => Equal1.IN16
wAddress[11] => Equal0.IN23
wAddress[11] => Equal1.IN22
wAddress[12] => Equal0.IN22
wAddress[12] => Equal1.IN21
wAddress[13] => Equal0.IN21
wAddress[13] => Equal1.IN20
wAddress[14] => Equal0.IN20
wAddress[14] => Equal1.IN19
wAddress[15] => Equal0.IN19
wAddress[15] => Equal1.IN18
wAddress[16] => Equal0.IN15
wAddress[16] => Equal1.IN15
wAddress[17] => Equal0.IN14
wAddress[17] => Equal1.IN14
wAddress[18] => Equal0.IN13
wAddress[18] => Equal1.IN13
wAddress[19] => Equal0.IN12
wAddress[19] => Equal1.IN12
wAddress[20] => Equal0.IN11
wAddress[20] => Equal1.IN11
wAddress[21] => Equal0.IN10
wAddress[21] => Equal1.IN10
wAddress[22] => Equal0.IN9
wAddress[22] => Equal1.IN9
wAddress[23] => Equal0.IN8
wAddress[23] => Equal1.IN8
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|IrDA_Interface:IRDA|IrDA_receiver:IrDArx
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => oDATA[16]~reg0.CLK
iCLK => oDATA[17]~reg0.CLK
iCLK => oDATA[18]~reg0.CLK
iCLK => oDATA[19]~reg0.CLK
iCLK => oDATA[20]~reg0.CLK
iCLK => oDATA[21]~reg0.CLK
iCLK => oDATA[22]~reg0.CLK
iCLK => oDATA[23]~reg0.CLK
iCLK => oDATA[24]~reg0.CLK
iCLK => oDATA[25]~reg0.CLK
iCLK => oDATA[26]~reg0.CLK
iCLK => oDATA[27]~reg0.CLK
iCLK => oDATA[28]~reg0.CLK
iCLK => oDATA[29]~reg0.CLK
iCLK => oDATA[30]~reg0.CLK
iCLK => oDATA[31]~reg0.CLK
iCLK => data_buf[0].CLK
iCLK => data_buf[1].CLK
iCLK => data_buf[2].CLK
iCLK => data_buf[3].CLK
iCLK => data_buf[4].CLK
iCLK => data_buf[5].CLK
iCLK => data_buf[6].CLK
iCLK => data_buf[7].CLK
iCLK => data_buf[8].CLK
iCLK => data_buf[9].CLK
iCLK => data_buf[10].CLK
iCLK => data_buf[11].CLK
iCLK => data_buf[12].CLK
iCLK => data_buf[13].CLK
iCLK => data_buf[14].CLK
iCLK => data_buf[15].CLK
iCLK => data_buf[16].CLK
iCLK => data_buf[17].CLK
iCLK => data_buf[18].CLK
iCLK => data_buf[19].CLK
iCLK => data_buf[20].CLK
iCLK => data_buf[21].CLK
iCLK => data_buf[22].CLK
iCLK => data_buf[23].CLK
iCLK => data_buf[24].CLK
iCLK => data_buf[25].CLK
iCLK => data_buf[26].CLK
iCLK => data_buf[27].CLK
iCLK => data_buf[28].CLK
iCLK => data_buf[29].CLK
iCLK => data_buf[30].CLK
iCLK => data_buf[31].CLK
iCLK => data_ready.CLK
iCLK => data[0].CLK
iCLK => data[1].CLK
iCLK => data[2].CLK
iCLK => data[3].CLK
iCLK => data[4].CLK
iCLK => data[5].CLK
iCLK => data[6].CLK
iCLK => data[7].CLK
iCLK => data[8].CLK
iCLK => data[9].CLK
iCLK => data[10].CLK
iCLK => data[11].CLK
iCLK => data[12].CLK
iCLK => data[13].CLK
iCLK => data[14].CLK
iCLK => data[15].CLK
iCLK => data[16].CLK
iCLK => data[17].CLK
iCLK => data[18].CLK
iCLK => data[19].CLK
iCLK => data[20].CLK
iCLK => data[21].CLK
iCLK => data[22].CLK
iCLK => data[23].CLK
iCLK => data[24].CLK
iCLK => data[25].CLK
iCLK => data[26].CLK
iCLK => data[27].CLK
iCLK => data[28].CLK
iCLK => data[29].CLK
iCLK => data[30].CLK
iCLK => data[31].CLK
iCLK => bitcount[0].CLK
iCLK => bitcount[1].CLK
iCLK => bitcount[2].CLK
iCLK => bitcount[3].CLK
iCLK => bitcount[4].CLK
iCLK => bitcount[5].CLK
iCLK => data_count_flag.CLK
iCLK => data_count[0].CLK
iCLK => data_count[1].CLK
iCLK => data_count[2].CLK
iCLK => data_count[3].CLK
iCLK => data_count[4].CLK
iCLK => data_count[5].CLK
iCLK => data_count[6].CLK
iCLK => data_count[7].CLK
iCLK => data_count[8].CLK
iCLK => data_count[9].CLK
iCLK => data_count[10].CLK
iCLK => data_count[11].CLK
iCLK => data_count[12].CLK
iCLK => data_count[13].CLK
iCLK => data_count[14].CLK
iCLK => data_count[15].CLK
iCLK => data_count[16].CLK
iCLK => data_count[17].CLK
iCLK => state_count_flag.CLK
iCLK => state_count[0].CLK
iCLK => state_count[1].CLK
iCLK => state_count[2].CLK
iCLK => state_count[3].CLK
iCLK => state_count[4].CLK
iCLK => state_count[5].CLK
iCLK => state_count[6].CLK
iCLK => state_count[7].CLK
iCLK => state_count[8].CLK
iCLK => state_count[9].CLK
iCLK => state_count[10].CLK
iCLK => state_count[11].CLK
iCLK => state_count[12].CLK
iCLK => state_count[13].CLK
iCLK => state_count[14].CLK
iCLK => state_count[15].CLK
iCLK => state_count[16].CLK
iCLK => state_count[17].CLK
iCLK => idle_count_flag.CLK
iCLK => idle_count[0].CLK
iCLK => idle_count[1].CLK
iCLK => idle_count[2].CLK
iCLK => idle_count[3].CLK
iCLK => idle_count[4].CLK
iCLK => idle_count[5].CLK
iCLK => idle_count[6].CLK
iCLK => idle_count[7].CLK
iCLK => idle_count[8].CLK
iCLK => idle_count[9].CLK
iCLK => idle_count[10].CLK
iCLK => idle_count[11].CLK
iCLK => idle_count[12].CLK
iCLK => idle_count[13].CLK
iCLK => idle_count[14].CLK
iCLK => idle_count[15].CLK
iCLK => idle_count[16].CLK
iCLK => idle_count[17].CLK
iCLK => state~1.DATAIN
iRST_n => data_ready.ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => oDATA[8]~reg0.ACLR
iRST_n => oDATA[9]~reg0.ACLR
iRST_n => oDATA[10]~reg0.ACLR
iRST_n => oDATA[11]~reg0.ACLR
iRST_n => oDATA[12]~reg0.ACLR
iRST_n => oDATA[13]~reg0.ACLR
iRST_n => oDATA[14]~reg0.ACLR
iRST_n => oDATA[15]~reg0.ACLR
iRST_n => oDATA[16]~reg0.ACLR
iRST_n => oDATA[17]~reg0.ACLR
iRST_n => oDATA[18]~reg0.ACLR
iRST_n => oDATA[19]~reg0.ACLR
iRST_n => oDATA[20]~reg0.ACLR
iRST_n => oDATA[21]~reg0.ACLR
iRST_n => oDATA[22]~reg0.ACLR
iRST_n => oDATA[23]~reg0.ACLR
iRST_n => oDATA[24]~reg0.ACLR
iRST_n => oDATA[25]~reg0.ACLR
iRST_n => oDATA[26]~reg0.ACLR
iRST_n => oDATA[27]~reg0.ACLR
iRST_n => oDATA[28]~reg0.ACLR
iRST_n => oDATA[29]~reg0.ACLR
iRST_n => oDATA[30]~reg0.ACLR
iRST_n => oDATA[31]~reg0.ACLR
iRST_n => idle_count[0].ACLR
iRST_n => idle_count[1].ACLR
iRST_n => idle_count[2].ACLR
iRST_n => idle_count[3].ACLR
iRST_n => idle_count[4].ACLR
iRST_n => idle_count[5].ACLR
iRST_n => idle_count[6].ACLR
iRST_n => idle_count[7].ACLR
iRST_n => idle_count[8].ACLR
iRST_n => idle_count[9].ACLR
iRST_n => idle_count[10].ACLR
iRST_n => idle_count[11].ACLR
iRST_n => idle_count[12].ACLR
iRST_n => idle_count[13].ACLR
iRST_n => idle_count[14].ACLR
iRST_n => idle_count[15].ACLR
iRST_n => idle_count[16].ACLR
iRST_n => idle_count[17].ACLR
iRST_n => idle_count_flag.ACLR
iRST_n => state_count[0].ACLR
iRST_n => state_count[1].ACLR
iRST_n => state_count[2].ACLR
iRST_n => state_count[3].ACLR
iRST_n => state_count[4].ACLR
iRST_n => state_count[5].ACLR
iRST_n => state_count[6].ACLR
iRST_n => state_count[7].ACLR
iRST_n => state_count[8].ACLR
iRST_n => state_count[9].ACLR
iRST_n => state_count[10].ACLR
iRST_n => state_count[11].ACLR
iRST_n => state_count[12].ACLR
iRST_n => state_count[13].ACLR
iRST_n => state_count[14].ACLR
iRST_n => state_count[15].ACLR
iRST_n => state_count[16].ACLR
iRST_n => state_count[17].ACLR
iRST_n => state_count_flag.ACLR
iRST_n => data_count[0].ACLR
iRST_n => data_count[1].ACLR
iRST_n => data_count[2].ACLR
iRST_n => data_count[3].ACLR
iRST_n => data_count[4].ACLR
iRST_n => data_count[5].ACLR
iRST_n => data_count[6].ACLR
iRST_n => data_count[7].ACLR
iRST_n => data_count[8].ACLR
iRST_n => data_count[9].ACLR
iRST_n => data_count[10].ACLR
iRST_n => data_count[11].ACLR
iRST_n => data_count[12].ACLR
iRST_n => data_count[13].ACLR
iRST_n => data_count[14].ACLR
iRST_n => data_count[15].ACLR
iRST_n => data_count[16].ACLR
iRST_n => data_count[17].ACLR
iRST_n => data_count_flag.ACLR
iRST_n => bitcount[0].ACLR
iRST_n => bitcount[1].ACLR
iRST_n => bitcount[2].ACLR
iRST_n => bitcount[3].ACLR
iRST_n => bitcount[4].ACLR
iRST_n => bitcount[5].ACLR
iRST_n => data[0].ACLR
iRST_n => data[1].ACLR
iRST_n => data[2].ACLR
iRST_n => data[3].ACLR
iRST_n => data[4].ACLR
iRST_n => data[5].ACLR
iRST_n => data[6].ACLR
iRST_n => data[7].ACLR
iRST_n => data[8].ACLR
iRST_n => data[9].ACLR
iRST_n => data[10].ACLR
iRST_n => data[11].ACLR
iRST_n => data[12].ACLR
iRST_n => data[13].ACLR
iRST_n => data[14].ACLR
iRST_n => data[15].ACLR
iRST_n => data[16].ACLR
iRST_n => data[17].ACLR
iRST_n => data[18].ACLR
iRST_n => data[19].ACLR
iRST_n => data[20].ACLR
iRST_n => data[21].ACLR
iRST_n => data[22].ACLR
iRST_n => data[23].ACLR
iRST_n => data[24].ACLR
iRST_n => data[25].ACLR
iRST_n => data[26].ACLR
iRST_n => data[27].ACLR
iRST_n => data[28].ACLR
iRST_n => data[29].ACLR
iRST_n => data[30].ACLR
iRST_n => data[31].ACLR
iRST_n => state~3.DATAIN
iRST_n => data_buf[31].ENA
iRST_n => data_buf[30].ENA
iRST_n => data_buf[29].ENA
iRST_n => data_buf[28].ENA
iRST_n => data_buf[27].ENA
iRST_n => data_buf[26].ENA
iRST_n => data_buf[25].ENA
iRST_n => data_buf[24].ENA
iRST_n => data_buf[23].ENA
iRST_n => data_buf[22].ENA
iRST_n => data_buf[21].ENA
iRST_n => data_buf[20].ENA
iRST_n => data_buf[19].ENA
iRST_n => data_buf[18].ENA
iRST_n => data_buf[17].ENA
iRST_n => data_buf[16].ENA
iRST_n => data_buf[15].ENA
iRST_n => data_buf[14].ENA
iRST_n => data_buf[13].ENA
iRST_n => data_buf[12].ENA
iRST_n => data_buf[11].ENA
iRST_n => data_buf[10].ENA
iRST_n => data_buf[9].ENA
iRST_n => data_buf[8].ENA
iRST_n => data_buf[7].ENA
iRST_n => data_buf[6].ENA
iRST_n => data_buf[5].ENA
iRST_n => data_buf[4].ENA
iRST_n => data_buf[3].ENA
iRST_n => data_buf[2].ENA
iRST_n => data_buf[1].ENA
iRST_n => data_buf[0].ENA
iIRDA => always3.IN0
iIRDA => always5.IN0
iIRDA => always1.IN0
oDATA_READY <= data_ready.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[16] <= oDATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[17] <= oDATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[18] <= oDATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[19] <= oDATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[20] <= oDATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[21] <= oDATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[22] <= oDATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[23] <= oDATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[24] <= oDATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[25] <= oDATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[26] <= oDATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[27] <= oDATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[28] <= oDATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[29] <= oDATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[30] <= oDATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[31] <= oDATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|STOPWATCH_Interface:stopwatch
iCLK_50 => iCLK_50.IN1
iCLK => reset_flag.CLK
wReadEnable => wReadData[31].IN1
wWriteEnable => reset_flag.OUTPUTSELECT
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN19
wAddress[3] => Equal0.IN18
wAddress[4] => Equal0.IN29
wAddress[5] => Equal0.IN28
wAddress[6] => Equal0.IN27
wAddress[7] => Equal0.IN26
wAddress[8] => Equal0.IN17
wAddress[9] => Equal0.IN25
wAddress[10] => Equal0.IN16
wAddress[11] => Equal0.IN24
wAddress[12] => Equal0.IN23
wAddress[13] => Equal0.IN22
wAddress[14] => Equal0.IN21
wAddress[15] => Equal0.IN20
wAddress[16] => Equal0.IN15
wAddress[17] => Equal0.IN14
wAddress[18] => Equal0.IN13
wAddress[19] => Equal0.IN12
wAddress[20] => Equal0.IN11
wAddress[21] => Equal0.IN10
wAddress[22] => Equal0.IN9
wAddress[23] => Equal0.IN8
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|STOPWATCH_Interface:stopwatch|Stopwatch_divider_clk:divider
clk => new_freq~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
new_freq <= new_freq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|lfsr_interface:lfsr
iCLK_50 => iCLK_50.IN1
wReadEnable => wReadData[31].IN1
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN29
wAddress[3] => Equal0.IN28
wAddress[4] => Equal0.IN18
wAddress[5] => Equal0.IN27
wAddress[6] => Equal0.IN26
wAddress[7] => Equal0.IN25
wAddress[8] => Equal0.IN17
wAddress[9] => Equal0.IN24
wAddress[10] => Equal0.IN16
wAddress[11] => Equal0.IN23
wAddress[12] => Equal0.IN22
wAddress[13] => Equal0.IN21
wAddress[14] => Equal0.IN20
wAddress[15] => Equal0.IN19
wAddress[16] => Equal0.IN15
wAddress[17] => Equal0.IN14
wAddress[18] => Equal0.IN13
wAddress[19] => Equal0.IN12
wAddress[20] => Equal0.IN11
wAddress[21] => Equal0.IN10
wAddress[22] => Equal0.IN9
wAddress[23] => Equal0.IN8
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|lfsr_interface:lfsr|lfsr_word:lfsr
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
clk => out[32]~reg0.CLK


|TopDE|Break_Interface:breakker
iCLK_50 => ~NO_FANOUT~
iCLK => oBreak~reg0.CLK
Reset => ~NO_FANOUT~
oBreak <= oBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
wReadEnable => ~NO_FANOUT~
wWriteEnable => oBreak.OUTPUTSELECT
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN29
wAddress[3] => Equal0.IN28
wAddress[4] => Equal0.IN27
wAddress[5] => Equal0.IN26
wAddress[6] => Equal0.IN25
wAddress[7] => Equal0.IN24
wAddress[8] => Equal0.IN23
wAddress[9] => Equal0.IN22
wAddress[10] => Equal0.IN21
wAddress[11] => Equal0.IN20
wAddress[12] => Equal0.IN19
wAddress[13] => Equal0.IN18
wAddress[14] => Equal0.IN17
wAddress[15] => Equal0.IN16
wAddress[16] => Equal0.IN15
wAddress[17] => Equal0.IN14
wAddress[18] => Equal0.IN13
wAddress[19] => Equal0.IN12
wAddress[20] => Equal0.IN11
wAddress[21] => Equal0.IN10
wAddress[22] => Equal0.IN9
wAddress[23] => Equal0.IN8
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


