#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Oct 23 16:08:50 2023
# Process ID: 8764
# Current directory: C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13436 C:\Users\yuta0\Downloads\music_sequencer\music_sequencer\music_sequencer\music_sequencer.xpr
# Log file: C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/vivado.log
# Journal file: C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer\vivado.jou
# Running On: TSUKANO, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_Display' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_Display' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_0' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_1' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_1' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_2' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_2' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_4' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_4' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_3' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_3' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_5' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'blk_mem_gen_5' (customized with software release 2019.1.1) has a different revision in the IP Catalog.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1535.750 ; gain = 352.836
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'b0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'b1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'b2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'es1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'es2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'noiseBRAM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_Display/blk_mem_gen_Display.dcp' for cell 'Display/Example/CHAR_LIB_COMP/Display'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1907.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SEG0[8]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[7]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[6]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[5]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[4]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[3]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[2]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[1]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG0[0]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG1[11]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG1[10]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG1[9]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2009.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2168.945 ; gain = 595.770
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 23 16:24:44 2023...
O: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2011.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.227 ; gain = 555.781
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2588.734 ; gain = 12.453
[Mon Oct 23 16:11:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.runs/impl_1/runme.log
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: famicom
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2841.773 ; gain = 207.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'famicom' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:22]
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:36]
INFO: [Synth 8-3491] module 'OledInit' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:19' bound to instance 'Init' of component 'OledInit' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:89]
INFO: [Synth 8-638] synthesizing module 'OledInit' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:32]
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Delay' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Delay' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'OledEx' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:23' bound to instance 'Example' of component 'OledEx' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:90]
INFO: [Synth 8-638] synthesizing module 'OledEx' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:39]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:184]
INFO: [Synth 8-3491] module 'Delay' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:195]
INFO: [Synth 8-3491] module 'charLib_Verilog' declared at 'C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/charLib_Verilog.v:23' bound to instance 'CHAR_LIB_COMP' of component 'charLib_Verilog' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:203]
INFO: [Synth 8-6157] synthesizing module 'charLib_Verilog' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/charLib_Verilog.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_Display' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_Display_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_Display' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_Display_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'charLib_Verilog' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/charLib_Verilog.v:23]
INFO: [Synth 8-256] done synthesizing module 'OledEx' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/OledExample.vhd:39]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/imports/PmodOLED_Source/PmodOLEDCtrl.vhd:36]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (24) of port connection 'dina' does not match port width (20) of module 'blk_mem_gen_0' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:91]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_1_stub.v:5]
WARNING: [Synth 8-689] width (24) of port connection 'dina' does not match port width (20) of module 'blk_mem_gen_1' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:102]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_2' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_2' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_2_stub.v:5]
WARNING: [Synth 8-689] width (24) of port connection 'dina' does not match port width (20) of module 'blk_mem_gen_2' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:113]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_4' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_4' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'tenMSecCounter' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/tenMSecCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tenMSecCounter' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/tenMSecCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'sequencer' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/sequencer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sequencer' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/sequencer.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:183]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:192]
INFO: [Synth 8-226] default block is never used [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:213]
WARNING: [Synth 8-7071] port 'tempo' of module 'sequencer' is unconnected for instance 'seq2' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:237]
WARNING: [Synth 8-7023] instance 'seq2' of module 'sequencer' has 9 connections declared, but only 8 given [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:237]
WARNING: [Synth 8-7071] port 'soundVolume' of module 'sequencer' is unconnected for instance 'seq3' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:248]
WARNING: [Synth 8-7071] port 'tempo' of module 'sequencer' is unconnected for instance 'seq3' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:248]
WARNING: [Synth 8-7023] instance 'seq3' of module 'sequencer' has 9 connections declared, but only 7 given [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:248]
INFO: [Synth 8-6157] synthesizing module 'noiseGenerator' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/noiseGenerator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'noiseGenerator' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/noiseGenerator.v:23]
WARNING: [Synth 8-7071] port 'tempo' of module 'noiseGenerator' is unconnected for instance 'seq4' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:260]
WARNING: [Synth 8-7023] instance 'seq4' of module 'noiseGenerator' has 10 connections declared, but only 9 given [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:260]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/LFSR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/LFSR.v:21]
INFO: [Synth 8-6157] synthesizing module 'squarewave' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/squarewave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'squarewave' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/squarewave.v:23]
INFO: [Synth 8-6157] synthesizing module 'traianglewave_state' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/traianglewave_state.v:23]
INFO: [Synth 8-6155] done synthesizing module 'traianglewave_state' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/traianglewave_state.v:23]
INFO: [Synth 8-6157] synthesizing module 'mixer' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/mixer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mixer' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/mixer.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/pwm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/pwm.v:22]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_3' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_3' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_3_stub.v:5]
WARNING: [Synth 8-689] width (8) of port connection 'addra' does not match port width (3) of module 'blk_mem_gen_3' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:342]
INFO: [Synth 8-6157] synthesizing module 'coin' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:122]
INFO: [Synth 8-6155] done synthesizing module 'coin' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/Coin.v:23]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_5' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_5' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/.Xil/Vivado-32828-TSUKANO/realtime/blk_mem_gen_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'soundEffectCtrl' [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/soundEffectCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'soundEffectCtrl' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/soundEffectCtrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'famicom' (0#1) [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:22]
WARNING: [Synth 8-6014] Unused sequential element storePeriod_reg was removed.  [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/traianglewave_state.v:82]
WARNING: [Synth 8-3848] Net dina in module/entity famicom does not have driver. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/sources_1/new/famicom.v:69]
WARNING: [Synth 8-3917] design famicom has port ACTIVE_LOW driven by constant 1
WARNING: [Synth 8-7129] Port CLK in module soundEffectCtrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET in module soundEffectCtrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module famicom is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module famicom is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2957.855 ; gain = 323.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2957.855 ; gain = 323.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2957.855 ; gain = 323.387
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'b0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'b1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'b2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_4/blk_mem_gen_4.dcp' for cell 'noiseBRAM'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.dcp' for cell 'es1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_5/blk_mem_gen_5.dcp' for cell 'es2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.gen/sources_1/ip/blk_mem_gen_Display/blk_mem_gen_Display.dcp' for cell 'Display/Example/CHAR_LIB_COMP/Display'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2957.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SEG0[8]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'SEG0[7]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'SEG0[6]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'SEG0[5]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'SEG0[4]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'SEG0[3]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'SEG0[2]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'SEG0[1]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'SEG0[0]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'SEG1[11]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'SEG1[10]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'SEG1[9]'. [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc:41]
Finished Parsing XDC File [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yuta0/Downloads/music_sequencer/music_sequencer/music_sequencer/music_sequencer.srcs/constrs_1/new/famicomConstr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/famicom_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3003.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.988 ; gain = 431.520
73 Infos, 37 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3065.988 ; gain = 431.520
WARNING: [Common 17-9] Error reading message records.
WARNING: [Common 17-9] Error reading message records.
