;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, #2
	SUB @20, @1
	SUB @20, @1
	SUB @128, 116
	JMN @484, #200
	SUB @128, 116
	ADD 270, 60
	SUB @121, 106
	SUB @127, 106
	ADD 270, 60
	SUB @121, 106
	SUB @128, 116
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB 612, @10
	SUB @0, @502
	MOV -7, <-20
	MOV -7, <-20
	JMP -1, @-20
	SUB #72, @200
	MOV -7, <-20
	JMP -11, @-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB #72, @200
	SUB @121, 106
	SPL 0, <-2
	SUB @121, 103
	ADD -210, 60
	MOV -7, <-20
	SUB <400, @602
	JMP 12, <10
	DJN -1, @-20
	SUB @127, 106
	MOV -1, <-20
	ADD 130, 9
	MOV -7, <-20
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	SUB @127, 106
	SPL 0, <-2
	CMP -7, <-420
	SUB #72, @200
	DJN @12, #-200
	SUB @127, 106
	SUB @-148, @180
	SUB @128, 116
	SUB #72, @200
	SUB @127, 106
