{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves fir_filter_new; (run from /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: fir_filter_new\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_fir_filter_new -o sim.exe +define+SIMULATION /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/src/delay_line_controlled.v /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/src/fir_core_dynamic.v /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/src/tt_um_fir_filter.v /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/test/tb_fir_filter_new.sv (in eda.work/fir_filter_new.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 2738 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/eda.work/fir_filter_new.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_fir_filter_new.cpp Vtb_fir_filter_new___024root__DepSet_h6a4ee5c1__0.cpp Vtb_fir_filter_new___024root__DepSet_h6efd3b4e__0.cpp Vtb_fir_filter_new__main.cpp Vtb_fir_filter_new__Trace__0.cpp Vtb_fir_filter_new___024root__Slow.cpp Vtb_fir_filter_new___024root__DepSet_h6a4ee5c1__0__Slow.cpp Vtb_fir_filter_new___024root__DepSet_h6efd3b4e__0__Slow.cpp Vtb_fir_filter_new__Syms.cpp Vtb_fir_filter_new__Trace__0__Slow.cpp Vtb_fir_filter_new__TraceDecls__0__Slow.cpp > Vtb_fir_filter_new__ALL.cpp\necho \"\" > Vtb_fir_filter_new__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_fir_filter_new__ALL.o Vtb_fir_filter_new__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_fir_filter_new__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_fir_filter_new__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/eda.work/fir_filter_new.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.084 MB sources in 5 modules, into 0.453 MB in 11 C++ files needing 0.001 MB\n- Verilator: Walltime 3.399 s (elab=0.001, cvt=0.020, bld=3.367); cpu 0.040 s on 7 threads; alloced 55.023 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/eda.work/fir_filter_new.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/fir_filter_new.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 2775 for ./obj_dir/sim.exe\nTEST START\n=========================================\nConfigurable FIR DSP Peripheral Testbench\nTesting NEW register-mapped interface!\n=========================================\n\n[35000] Reset applied - default mode is moving average (1,1,1,1)\n\n========================================\nTest 1: Default Mode - Moving Average\n========================================\nLOG: 125000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Default Mode Sample 1]\nLOG: 155000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Default Mode Sample 2]\nLOG: 185000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Default Mode Sample 3]\nLOG: 215000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Default Mode Sample 4]\n\n========================================\nTest 2: Mode 0 - Bypass\n========================================\n\n  Setting up mode 0: Bypass\nLOG: 305000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Bypass Sample 1]\nLOG: 335000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Bypass Sample 2]\nLOG: 365000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Bypass Sample 3]\nLOG: 395000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Bypass Sample 4]\n\n========================================\nTest 3: Mode 1 - Moving Average (1,1,1,1)\n========================================\n\n  Setting up mode 1: Moving Average\nLOG: 485000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg Sample 1]\nLOG: 515000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg Sample 2]\nLOG: 545000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg Sample 3]\nLOG: 575000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [MovAvg Sample 4]\n\n========================================\nTest 4: Mode 2 - Low-pass Filter (4,2,1,1)\n========================================\n\n  Setting up mode 2: Low-pass\nLOG: 665000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Low-pass Sample 1]\nLOG: 695000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Low-pass Sample 2]\nLOG: 725000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Low-pass Sample 3]\nLOG: 755000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Low-pass Sample 4]\n\n========================================\nTest 5: Mode 3 - High-pass/Edge Detector (1,-1,0,0)\n========================================\n\n  Setting up mode 3: High-pass\nLOG: 845000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass Sample 1]\nLOG: 875000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass Sample 2 (edge)]\nLOG: 905000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass Sample 3 (flat)]\nLOG: 935000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [High-pass Sample 4 (flat)]\n\n========================================\nTest 6: Runtime Coefficient Update\nVerify coefficients update and take effect immediately\n========================================\n  Delay line loaded: x0=40 x1=30 x2=20 x3=10\n  Current coeffs: h0=1 h1=1 h2=1 h3=1\n  Writing NEW coefficients...\n  [1095000] Write coefficient: op=01, data= 5 (h0=5, h1=1, h2=1, h3=1)\n  [1105000] Write coefficient: op=10, data= 3 (h0=5, h1=3, h2=1, h3=1)\n  [1115000] Write coefficient: op=11, data=17 (h0=5, h1=3, h2=16, h3=1)\n  Sending sample with new coefficients...\nLOG: 1145000 : ERROR : tb_fir_filter_new : dut.uo_out : expected_value: 8'h03 actual_value: 8'h04\n  Test: After coefficient update, Full expected: 16'h0366 (decimal: 870)\n  Coeffs: h0=5 h1=3 h2=16 h3=1\n  Samples: x0=50 x1=40 x2=30 x3=20\n\n========================================\nTest 7: Runtime Coefficient Updates\nTHE KEY FEATURE - Configurable peripheral!\n========================================\n  Programming custom filter: h0=8, h1=4, h2=2, h3=1\n  [1215000] Write coefficient: op=01, data= 8 (h0=8, h1=1, h2=1, h3=1)\n  [1225000] Write coefficient: op=10, data= 4 (h0=8, h1=4, h2=1, h3=1)\n  [1235000] Write coefficient: op=11, data= 9 (h0=8, h1=4, h2=8, h3=1)\nLOG: 1285000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Custom coeffs Sample 1]\nLOG: 1315000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Custom coeffs Sample 2]\nLOG: 1345000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Custom coeffs Sample 3]\nLOG: 1375000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Custom coeffs Sample 4]\n\n========================================\nTest 8: Impulse Response\n========================================\n\n  Setting up mode 1: Moving Average\nLOG: 1465000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Impulse t=0]\nLOG: 1495000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Impulse t=1]\nLOG: 1525000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Impulse t=2]\nLOG: 1555000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Impulse t=3]\nLOG: 1585000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Impulse t=4 (should be zero)]\n\n========================================\nTest 9: Random Stimulus Stress Test\n========================================\n\n  Setting up mode 0: Random Mode 0\nLOG: 1675000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=63]\nLOG: 1705000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=63]\nLOG: 1735000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=63]\nLOG: 1765000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=54]\nLOG: 1795000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=34]\n\n  Setting up mode 0: Random Mode 0\nLOG: 1885000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=11]\nLOG: 1915000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=16]\nLOG: 1945000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=12]\nLOG: 1975000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=62]\nLOG: 2005000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=9]\n\n  Setting up mode 0: Random Mode 0\nLOG: 2095000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=49]\nLOG: 2125000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=37]\nLOG: 2155000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=6]\nLOG: 2185000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=23]\nLOG: 2215000 : INFO : tb_fir_filter_new : dut.uo_out : expected_value: 8'h00 actual_value: 8'h00 [Random mode=0 sample=35]\n\n=========================================\nTest Summary\n=========================================\nTotal tests: 45\nErrors:      1\n\n*** TEST FAILED ***\nERROR\n[2215000] %Error: tb_fir_filter_new.sv:522: Assertion failed in tb_fir_filter_new: TEST FAILED with 1 errors\n%Error: /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/test/tb_fir_filter_new.sv:522: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/9edf26ed-f040-4a57-b650-96bec724ca95.edacmd/eda.work/fir_filter_new.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/fir_filter_new.sim/sim.log(STDOUT):129 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/fir_filter_new.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 14618,
  "stdout_total_size": 14618,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771752928.686875,
  "stop_time": 1771752933.653899,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 13903,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}