INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_sourcef_tb
