verilog xil_defaultlib --include "../../../../final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/ec67/hdl" --include "../../../../final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/5bb9/hdl/verilog" --include "../../../../final_project.srcs/sources_1/bd/dma_and_vga_out/ipshared/70fd/hdl" \
"../../../bd/dma_and_vga_out/ip/dma_and_vga_out_processing_system7_0_0/sim/dma_and_vga_out_processing_system7_0_0.v" \
"../../../bd/dma_and_vga_out/ip/dma_and_vga_out_auto_pc_0/sim/dma_and_vga_out_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
