################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/02/12 16:00:25)
# requested at line 3 in /home/verifier/DVT_Code/AHB_RAM/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init


-uvm

+incdir+uvm/reg
+incdir+uvm/cfg
+incdir+uvm/cov
+incdir+uvm/env
+incdir+uvm/seq_lib
+incdir+uvm/test
+incdir+uvm/vip_lib/lvc_ahb


uvm/tb/ahb_ram_if.sv
uvm/env/ahb_ram_pkg.sv
uvm/vip_lib/lvc_ahb/lvc_ahb_pkg.sv
uvm/vip_lib/lvc_ahb/lvc_ahb_if.sv
uvm/tb/ahb_ram_tb.sv
verilog/ahb_blockram_32.v
