m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dE:/program/FPGA/AD9250/simulation/modelsim
vKxoy8NWCBn9f0utRAML7TaMXzUTfR8EV7bLDKhNLzf8=
Z0 !s110 1576764091
!i10b 0
!s100 WYCi@0GzROQ3=aaCccNc]0
I6gb4ocam9kEEIIYAi:iGL0
Z1 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 1779332640
Z2 dF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/simulation/modelsim
Z3 w1576764091
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v
Z4 L0 38
Z5 OL;L;10.6d;65
r1
!s85 0
31
Z6 !s108 1576764090.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_8b10b_enc.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
Z7 o-work tx_jesd204b_altera_jesd204_tx_mlpcs_161
Z8 tCvgOpt 0
nbd11e3
vwS0yvy4pt7kAinoSEzELqFyZKOMA9XXLjtaK9ygdcf2yPhhh5WTzOsfQ+oBM4IlL
!s110 1576764093
!i10b 0
!s100 X]R48e0DKTl=3GTZVz0lb3
Io?AbS2YJVJ=VNm5;91Ie93
R1
!i119 1
!i8a 1703291408
R2
w1576764093
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v
R4
R5
r1
!s85 0
31
Z9 !s108 1576764092.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_mixed_width_dcfifo.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n709d33f
vVWCZHia4VgaO1nxQMW05tbkslMmbdPBUG7lwa3EK9NQ=
Z10 !s110 1576764092
!i10b 0
!s100 4IWh84A0jcVe3Sff:He4b0
IF^5HJaS1omQ<QSBdgVbiH2
R1
!i119 1
!i8a 95765904
R2
Z11 w1576764092
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v
R4
R5
r1
!s85 0
31
R9
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_pcfifo.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n36827f
vb4GUjOYi3TdmWOEl58VGQ5SROqseawZOjNDxkwQ7TQw=
!s110 1576764090
!i10b 0
!s100 e>FGZ@M3ZbgCTIF<<DWJV1
InYV9iRZ`NDd85GJ2IoDZ22
R1
!i119 1
!i8a 1395065104
R2
w1576764090
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v
R4
R5
r1
!s85 0
31
R6
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_mlpcs.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n32f8643
v0HGuCbeaN1j3lu0OXjiqrKmNkZVck8dT5FDstiixwfY=
R0
!i10b 0
!s100 H:6md[:Rkd=UNF8gnZV@L1
IRP?<YQGXFzB2N=4in<Pd?0
R1
!i119 1
!i8a 1848426320
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v
R4
R5
r1
!s85 0
31
Z12 !s108 1576764091.000000
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_tx_pcs.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
ne32b13
vVq5MNUyUdGPbc0lhESYsJTY1eXv98/5aVHkpFsdx+9M=
R0
!i10b 0
!s100 gD]ae=1dKFTln=`a[Jn=F1
IM6O[khBMjWTX@8a02BDP@1
R1
!i119 1
!i8a 852755280
R2
R3
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v
R4
R5
r1
!s85 0
31
R12
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_wys_lut.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
ncfd98c4
vn21O3/KVGppfL4te0iyLWCRJO2Dt1IWL8avpG56/JGQ=
R10
!i10b 0
!s100 9_a28MYj6ED7@YTB57INY0
IPWTGMzbL:dCUnDPjin:oZ0
R1
!i119 1
!i8a 1952593504
R2
R11
8F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v
FF:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v
R4
R5
r1
!s85 0
31
R12
!s107 F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v|
!s90 -reportprogress|300|F:/Project_Fiels/TXY/MS/cpy/program/FPGA/AD9250_test/ip_core/tx_jesd204b/altera_jesd204_tx_mlpcs_161/sim/mentor/altera_jesd204_xn_8b10b_enc.v|-work|tx_jesd204b_altera_jesd204_tx_mlpcs_161|
!i113 0
R7
R8
n4ab39a3
