$date
	Wed Aug 14 11:23:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 32 ! o_riscv_imem_pc [31:0] $end
$var wire 32 " o_riscv_imem_instr [31:0] $end
$var wire 1 # o_riscv_dmem_wr_en $end
$var wire 32 $ o_riscv_dmem_wr_data [31:0] $end
$var wire 4 % o_riscv_dmem_byte_sel [3:0] $end
$var wire 32 & o_riscv_dmem_addr [31:0] $end
$var wire 32 ' o_riscv_deme_rd_data [31:0] $end
$var reg 1 ( i_clk $end
$var reg 1 ) i_rstn $end
$var reg 256 * taskState [255:0] $end
$var reg 256 + vcd_file [255:0] $end
$var integer 32 , err [31:0] $end
$var integer 32 - i [31:0] $end
$scope module u_top $end
$var wire 1 ( i_clk $end
$var wire 1 ) i_rstn $end
$var wire 32 . o_riscv_imem_pc [31:0] $end
$var wire 32 / o_riscv_imem_instr [31:0] $end
$var wire 1 # o_riscv_dmem_wr_en $end
$var wire 32 0 o_riscv_dmem_wr_data [31:0] $end
$var wire 4 1 o_riscv_dmem_byte_sel [3:0] $end
$var wire 32 2 o_riscv_dmem_addr [31:0] $end
$var wire 32 3 o_riscv_deme_rd_data [31:0] $end
$scope module u_cpu $end
$var wire 1 ( i_clk $end
$var wire 1 ) i_rstn $end
$var wire 2 4 src_rd [1:0] $end
$var wire 2 5 src_pc [1:0] $end
$var wire 3 6 src_imm [2:0] $end
$var wire 1 7 src_alu_b $end
$var wire 1 8 src_alu_a $end
$var wire 1 9 reg_wr_en $end
$var wire 32 : o_cpu_imem_pc [31:0] $end
$var wire 32 ; o_cpu_dmem_wr_data [31:0] $end
$var wire 1 # o_cpu_dmem_wen $end
$var wire 4 < o_cpu_dmem_byte_sel [3:0] $end
$var wire 32 = o_cpu_dmem_addr [31:0] $end
$var wire 32 > i_cpu_imem_instr [31:0] $end
$var wire 32 ? i_cpu_dmem_rd_data [31:0] $end
$var wire 32 @ dmem_wr_data [31:0] $end
$var wire 1 A dmem_wen $end
$var wire 32 B dmem_rd_data [31:0] $end
$var wire 4 C dmem_byte_sel [3:0] $end
$var wire 32 D dmem_addr [31:0] $end
$var wire 1 E alu_zero $end
$var wire 4 F alu_ctrl [3:0] $end
$scope module u_riscv_ctrl $end
$var wire 3 G i_ctrl_funct3 [2:0] $end
$var wire 1 H i_ctrl_funct7_5b $end
$var wire 7 I i_ctrl_opcode [6:0] $end
$var wire 1 E i_ctrl_alu_zero $end
$var reg 256 J DEBUG_INSTR [255:0] $end
$var reg 4 K o_ctrl_alu_ctrl [3:0] $end
$var reg 4 L o_ctrl_mem_byte_sel [3:0] $end
$var reg 1 A o_ctrl_mem_wr_en $end
$var reg 1 9 o_ctrl_reg_wr_en $end
$var reg 1 8 o_ctrl_src_alu_a $end
$var reg 1 7 o_ctrl_src_alu_b $end
$var reg 3 M o_ctrl_src_imm [2:0] $end
$var reg 2 N o_ctrl_src_pc [1:0] $end
$var reg 2 O o_ctrl_src_rd [1:0] $end
$var reg 1 P take_branch $end
$upscope $end
$scope module u_riscv_datapath $end
$var wire 1 ( i_clk $end
$var wire 4 Q i_dp_alu_ctrl [3:0] $end
$var wire 1 9 i_dp_reg_wr_en $end
$var wire 1 8 i_dp_src_alu_a $end
$var wire 1 7 i_dp_src_alu_b $end
$var wire 3 R i_dp_src_imm [2:0] $end
$var wire 2 S i_dp_src_pc [1:0] $end
$var wire 2 T i_dp_src_rd [1:0] $end
$var wire 1 ) i_rstn $end
$var wire 32 U o_dp_mem_addr [31:0] $end
$var wire 32 V o_dp_mem_wr_data [31:0] $end
$var wire 32 W reg_rs2_data [31:0] $end
$var wire 32 X reg_rs1_data [31:0] $end
$var wire 32 Y reg_rd_data [31:0] $end
$var wire 32 Z pc_plus_imm [31:0] $end
$var wire 32 [ pc_plus_4 [31:0] $end
$var wire 32 \ pc_next [31:0] $end
$var wire 32 ] o_dp_pc [31:0] $end
$var wire 1 E o_dp_alu_zero $end
$var wire 128 ^ mux_concat_rd [127:0] $end
$var wire 96 _ mux_concat_pc [95:0] $end
$var wire 64 ` mux_concat_alu_b [63:0] $end
$var wire 64 a mux_concat_alu_a [63:0] $end
$var wire 32 b immediate [31:0] $end
$var wire 32 c i_dp_mem_rd_data [31:0] $end
$var wire 32 d i_dp_instr [31:0] $end
$var wire 32 e alu_result [31:0] $end
$var wire 32 f alu_b [31:0] $end
$var wire 32 g alu_a [31:0] $end
$scope module u_riscv_adder_pc_4 $end
$var wire 32 h i_adder_b [31:0] $end
$var wire 32 i o_adder_sum [31:0] $end
$var wire 32 j i_adder_a [31:0] $end
$upscope $end
$scope module u_riscv_adder_pc_imm $end
$var wire 32 k o_adder_sum [31:0] $end
$var wire 32 l i_adder_b [31:0] $end
$var wire 32 m i_adder_a [31:0] $end
$upscope $end
$scope module u_riscv_alu $end
$var wire 4 n i_alu_ctrl [3:0] $end
$var wire 1 E o_alu_zero $end
$var wire 32 o i_alu_b [31:0] $end
$var wire 32 p i_alu_a [31:0] $end
$var reg 64 q DEBUG_ALU_OP [63:0] $end
$var reg 32 r o_alu_result [31:0] $end
$upscope $end
$scope module u_riscv_immext $end
$var wire 3 s i_imm_src [2:0] $end
$var wire 32 t i_imm_instr [31:0] $end
$var reg 32 u o_imm_ext [31:0] $end
$upscope $end
$scope module u_riscv_mux_alu_a $end
$var wire 64 v i_mux_concat_data [63:0] $end
$var wire 1 8 i_mux_sel $end
$var wire 32 w o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$upscope $end
$scope module u_riscv_mux_alu_b $end
$var wire 64 x i_mux_concat_data [63:0] $end
$var wire 1 7 i_mux_sel $end
$var wire 32 y o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$upscope $end
$scope module u_riscv_mux_pc_next $end
$var wire 96 z i_mux_concat_data [95:0] $end
$var wire 2 { i_mux_sel [1:0] $end
$var wire 32 | o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$upscope $end
$scope module u_riscv_mux_rd $end
$var wire 128 } i_mux_concat_data [127:0] $end
$var wire 2 ~ i_mux_sel [1:0] $end
$var wire 32 !" o_mux_data [31:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$upscope $end
$scope module u_riscv_regfile $end
$var wire 1 ( i_clk $end
$var wire 5 "" i_regfile_rd_addr [4:0] $end
$var wire 32 #" i_regfile_rd_data [31:0] $end
$var wire 1 9 i_regfile_rd_wen $end
$var wire 5 $" i_regfile_rs1_addr [4:0] $end
$var wire 5 %" i_regfile_rs2_addr [4:0] $end
$var wire 32 &" o_regfile_rs1_data [31:0] $end
$var wire 32 '" o_regfile_rs2_data [31:0] $end
$upscope $end
$scope module u_riscv_register $end
$var wire 1 ( i_clk $end
$var wire 32 (" i_register_d [31:0] $end
$var wire 1 )" i_register_en $end
$var wire 1 ) i_rstn $end
$var reg 32 *" o_register_q [31:0] $end
$upscope $end
$upscope $end
$scope module u_riscv_dmem_interface $end
$var wire 1 ( i_clk $end
$var wire 32 +" i_dmem_intf_addr [31:0] $end
$var wire 4 ," i_dmem_intf_byte_sel [3:0] $end
$var wire 3 -" i_dmem_intf_func3 [2:0] $end
$var wire 1 A i_dmem_intf_wen $end
$var wire 32 ." i_dmem_intf_wr_data [31:0] $end
$var wire 32 /" o_dmem_intf_addr [31:0] $end
$var wire 1 # o_dmem_intf_wen $end
$var wire 32 0" o_dmem_intf_wr_data [31:0] $end
$var wire 4 1" o_dmem_intf_byte_sel [3:0] $end
$var wire 32 2" i_dmem_intf_rd_data [31:0] $end
$var wire 32 3" byte_aligned_dmem_rd_data [31:0] $end
$var reg 32 4" o_dmem_intf_rd_data [31:0] $end
$upscope $end
$upscope $end
$scope module u_riscv_dmem $end
$var wire 1 ( i_clk $end
$var wire 6 5" i_dmem_addr [5:0] $end
$var wire 4 6" i_dmem_byte_sel [3:0] $end
$var wire 32 7" i_dmem_data [31:0] $end
$var wire 1 # i_dmem_wr_en $end
$var wire 32 8" o_dmem_data [31:0] $end
$var integer 32 9" i [31:0] $end
$upscope $end
$scope module u_riscv_imem $end
$var wire 1 ( i_clk $end
$var wire 6 :" i_imem_addr [5:0] $end
$var wire 32 ;" o_imem_data [31:0] $end
$upscope $end
$upscope $end
$scope task init $end
$upscope $end
$scope task resetNCycle $end
$var reg 10 <" i [9:0] $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 =" \dmem_arr[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 >" \dmem_arr[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 ?" \dmem_arr[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 @" \dmem_arr[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 A" \dmem_arr[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 B" \dmem_arr[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 C" \dmem_arr[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 D" \dmem_arr[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 E" \dmem_arr[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 F" \dmem_arr[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 G" \dmem_arr[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 H" \dmem_arr[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 I" \dmem_arr[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 J" \dmem_arr[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 K" \dmem_arr[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 L" \dmem_arr[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 M" \dmem_arr[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 N" \dmem_arr[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 O" \dmem_arr[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 P" \dmem_arr[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 Q" \dmem_arr[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 R" \dmem_arr[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 S" \dmem_arr[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 T" \dmem_arr[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 U" \dmem_arr[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 V" \dmem_arr[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 W" \dmem_arr[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 X" \dmem_arr[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 Y" \dmem_arr[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 Z" \dmem_arr[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 [" \dmem_arr[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 \" \dmem_arr[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 ]" \dmem_arr[32] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 ^" \dmem_arr[33] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 _" \dmem_arr[34] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 `" \dmem_arr[35] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 a" \dmem_arr[36] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 b" \dmem_arr[37] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 c" \dmem_arr[38] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 d" \dmem_arr[39] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 e" \dmem_arr[40] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 f" \dmem_arr[41] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 g" \dmem_arr[42] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 h" \dmem_arr[43] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 i" \dmem_arr[44] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 j" \dmem_arr[45] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 k" \dmem_arr[46] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 l" \dmem_arr[47] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 m" \dmem_arr[48] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 n" \dmem_arr[49] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 o" \dmem_arr[50] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 p" \dmem_arr[51] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 q" \dmem_arr[52] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 r" \dmem_arr[53] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 s" \dmem_arr[54] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 t" \dmem_arr[55] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 u" \dmem_arr[56] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 v" \dmem_arr[57] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 w" \dmem_arr[58] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 x" \dmem_arr[59] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 y" \dmem_arr[60] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 z" \dmem_arr[61] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_riscv_dmem $end
$var reg 32 {" \dmem_arr[62] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 |" \registers[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 }" \registers[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 ~" \registers[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 !# \registers[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 "# \registers[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 ## \registers[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 $# \registers[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 %# \registers[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 &# \registers[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 '# \registers[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 (# \registers[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 )# \registers[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 *# \registers[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 +# \registers[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 ,# \registers[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 -# \registers[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 .# \registers[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 /# \registers[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 0# \registers[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 1# \registers[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 2# \registers[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 3# \registers[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 4# \registers[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 5# \registers[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 6# \registers[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 7# \registers[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 8# \registers[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 9# \registers[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 :# \registers[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 ;# \registers[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 <# \registers[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module top_tb $end
$scope module u_top $end
$scope module u_cpu $end
$scope module u_riscv_datapath $end
$scope module u_riscv_regfile $end
$var reg 32 =# \registers[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
bx .#
bx -#
bx ,#
bx +#
bx *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
bx ~"
bx }"
b0 |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
b100 <"
b10100000000000100010011 ;"
b0 :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
b1111 ,"
bx +"
b0 *"
1)"
bx ("
bx '"
b0 &"
b101 %"
b0 $"
bx #"
b10 ""
bx !"
b0 ~
bx0000000000000000000000000000010000000000000000000000000000000101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx }
bx |
b0 {
b10000000000000000000000000000000101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx z
bx y
bx00000000000000000000000000000101 x
b0 w
b0 v
b101 u
b10100000000000100010011 t
b1 s
bx r
b100000101000100010001000010000000100000 q
b0 p
bx o
b0 n
b0 m
b101 l
b101 k
b0 j
b100 i
b100 h
b0 g
bx f
bx e
b10100000000000100010011 d
bx c
b101 b
b0 a
bx00000000000000000000000000000101 `
b10000000000000000000000000000000101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bx0000000000000000000000000000010000000000000000000000000000000101xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ^
b0 ]
bx \
b100 [
b101 Z
bx Y
b0 X
bx W
bx V
bx U
b0 T
b0 S
b1 R
b0 Q
0P
b0 O
b0 N
b1 M
b1111 L
b0 K
b1100001011001000110010001101001 J
b10011 I
0H
b0 G
b0 F
xE
bx D
b1111 C
bx B
0A
bx @
bx ?
b10100000000000100010011 >
bx =
bx <
bx ;
b0 :
19
08
17
b1 6
b0 5
b0 4
bx 3
bx 2
bx 1
bx 0
b10100000000000100010011 /
b0 .
b100000 -
b0 ,
b101110001011110111011001100011011001000010111101110100011011110111000000101110011101100110001101100100 +
b101001001100101011100110110010101110100 *
0)
0(
bx '
bx &
bx %
bx $
0#
b10100000000000100010011 "
b0 !
$end
#5000
bx ~"
1(
#10000
0(
#15000
bx ~"
1(
#20000
0(
#25000
bx ~"
1(
#30000
0(
#35000
bx ~"
1(
#40000
0(
b0 -
1)
#45000
b111 6
b111 M
b111 R
b111 s
07
bx ""
bx %"
bx X
bx &"
bx $"
xH
bx G
bx I
bx -"
bx `
bx x
bx b
bx l
bx u
bx g
bx p
bx w
bx "
bx /
bx >
bx d
bx t
bx ;"
bx :"
bx ~"
bx Z
bx k
bx ^
bx }
bx _
bx z
bx [
bx i
bx a
bx v
bx !
bx .
bx :
bx ]
bx j
bx m
bx *"
1(
#50000
0(
b1 -
#55000
1(
#60000
0(
b10 -
#65000
1(
#70000
0(
b11 -
#75000
1(
#80000
0(
b100 -
#85000
1(
#90000
0(
b101 -
#95000
1(
#100000
0(
b110 -
#105000
1(
#110000
0(
b111 -
#115000
1(
#120000
0(
b1000 -
#125000
1(
#130000
0(
b1001 -
#135000
1(
#140000
0(
b1010 -
#145000
1(
#150000
0(
b1011 -
#155000
1(
#160000
0(
b1100 -
#165000
1(
#170000
0(
b1101 -
#175000
1(
#180000
0(
b1110 -
#185000
1(
#190000
0(
b1111 -
#195000
1(
#200000
0(
b10000 -
#205000
1(
#210000
0(
b10001 -
#215000
1(
#220000
0(
b10010 -
#225000
1(
#230000
0(
b10011 -
#235000
1(
#240000
0(
b10100 -
#245000
1(
#250000
0(
b10101 -
#255000
1(
#260000
0(
b10110 -
#265000
1(
#270000
0(
b10111 -
#275000
1(
#280000
0(
b11000 -
#285000
1(
#290000
0(
b11001 -
#295000
1(
#300000
0(
b11010 -
#305000
1(
#310000
0(
b11011 -
#315000
1(
#320000
0(
b11100 -
#325000
1(
#330000
0(
b11101 -
#335000
1(
#340000
0(
b11110 -
#345000
1(
#350000
0(
b11111 -
#355000
1(
#360000
0(
b100000 -
#365000
1(
#370000
0(
b100001 -
#375000
1(
#380000
0(
b100010 -
#385000
1(
#390000
0(
b100011 -
#395000
1(
#400000
0(
b100100 -
#405000
1(
#410000
0(
b100101 -
#415000
1(
#420000
0(
b100110 -
#425000
1(
#430000
0(
b100111 -
#435000
1(
#440000
0(
b101000 -
#445000
1(
#450000
0(
b101001 -
#455000
1(
#460000
0(
b101010 -
#465000
1(
#470000
0(
b101011 -
#475000
1(
#480000
0(
b101100 -
#485000
1(
#490000
0(
b101101 -
#495000
1(
#500000
0(
b101110 -
#505000
1(
#510000
0(
b101111 -
#515000
1(
#520000
0(
b110000 -
#525000
1(
#530000
0(
b110001 -
#535000
1(
#540000
0(
b110010 -
#545000
1(
#550000
0(
b110011 -
#555000
1(
#560000
0(
b110100 -
#565000
1(
#570000
0(
b110101 -
#575000
1(
#580000
0(
b110110 -
#585000
1(
#590000
0(
b110111 -
#595000
1(
#600000
0(
b111000 -
#605000
1(
#610000
0(
b111001 -
#615000
1(
#620000
0(
b111010 -
#625000
1(
#630000
0(
b111011 -
#635000
1(
#640000
0(
b111100 -
#645000
1(
#650000
0(
b111101 -
#655000
1(
#660000
0(
b111110 -
#665000
1(
#670000
0(
b111111 -
#675000
1(
#680000
0(
b1000000 -
#685000
1(
#690000
0(
b1000001 -
#695000
1(
#700000
0(
b1000010 -
#705000
1(
#710000
0(
b1000011 -
#715000
1(
#720000
0(
b1000100 -
#725000
1(
#730000
0(
b1000101 -
#735000
1(
#740000
0(
b1000110 -
#745000
1(
#750000
0(
b1000111 -
#755000
1(
#760000
0(
b1001000 -
#765000
1(
#770000
0(
b1001001 -
#775000
1(
#780000
0(
b1001010 -
#785000
1(
#790000
0(
b1001011 -
#795000
1(
#800000
0(
b1001100 -
#805000
1(
#810000
0(
b1001101 -
#815000
1(
#820000
0(
b1001110 -
#825000
1(
#830000
0(
b1001111 -
#835000
1(
#840000
0(
b1010000 -
#845000
1(
#850000
0(
b1010001 -
#855000
1(
#860000
0(
b1010010 -
#865000
1(
#870000
0(
b1010011 -
#875000
1(
#880000
0(
b1010100 -
#885000
1(
#890000
0(
b1010101 -
#895000
1(
#900000
0(
b1010110 -
#905000
1(
#910000
0(
b1010111 -
#915000
1(
#920000
0(
b1011000 -
#925000
1(
#930000
0(
b1011001 -
#935000
1(
#940000
0(
b1011010 -
#945000
1(
#950000
0(
b1011011 -
#955000
1(
#960000
0(
b1011100 -
#965000
1(
#970000
0(
b1011101 -
#975000
1(
#980000
0(
b1011110 -
#985000
1(
#990000
0(
b1011111 -
#995000
1(
#1000000
0(
b1100000 -
#1005000
1(
#1010000
0(
b1100001 -
#1015000
1(
#1020000
0(
b1100010 -
#1025000
1(
#1030000
0(
b1100011 -
#1035000
1(
#1040000
0(
b1100100 -
#1045000
1(
#1050000
0(
