# MajorProject
Verilog-based APB to AXI Bridge design that facilitates communication between APB peripherals and AXI systems. Includes dynamic signal routing based on protocol selection input..
