#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Mar 27 20:05:31 2020
# Process ID: 7884
# Log file: C:/Users/Superminiala/Documents/VLSI/Lab_2/vivado.log
# Journal file: C:/Users/Superminiala/Documents/VLSI/Lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\Superminiala\Documents\VLSI\Lab_2\Lab_2.xpr}
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb_beh.vhd'.
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb_beh.vhd
remove_files C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd
set_property top FA_seq [current_fileset]
update_compile_order -fileset sources_1
set_property top FA_comb [current_fileset]
update_compile_order -fileset sources_1
close [ open C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd w ]
add_files C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd
update_compile_order -fileset sources_1
set_property top FA_comb_beh [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:09:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:10:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
update_compile_order -fileset sim_1
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:14:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:14:56 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
launch_runs impl_1
[Fri Mar 27 20:15:21 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FA_comb_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:01 ; elapsed = 00:10:56 . Memory (MB): peak = 914.965 ; gain = 785.625
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:19]
ERROR: [Synth 8-2778] type error near a ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:02 ; elapsed = 00:10:57 . Memory (MB): peak = 935.629 ; gain = 806.289
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:17:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FA_comb_beh
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:16 ; elapsed = 00:11:55 . Memory (MB): peak = 935.629 ; gain = 806.289
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:19]
ERROR: [Synth 8-2778] type error near a ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
ERROR: [Synth 8-2778] type error near a ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
ERROR: [Synth 8-2778] type error near c_in ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:16 ; elapsed = 00:11:56 . Memory (MB): peak = 941.730 ; gain = 812.391
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
1 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sim_1
set_property top FA_comb [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:18:18 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1

Starting synthesis...

Using part: xc7z010clg400-1
Top: FA_comb
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:35 ; elapsed = 00:13:06 . Memory (MB): peak = 951.379 ; gain = 822.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:8]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:3' bound to instance 'ha_1' of component 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:31]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:3' bound to instance 'ha_2' of component 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:38]
INFO: [Synth 8-3491] module 'OR_GATE' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:3' bound to instance 'c_or' of component 'OR_GATE' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'OR_GATE' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'FA_comb' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:36 ; elapsed = 00:13:07 . Memory (MB): peak = 952.070 ; gain = 822.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:51 ; elapsed = 00:13:17 . Memory (MB): peak = 1281.102 ; gain = 1151.762
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1281.102 ; gain = 329.723
set_property top FA_seq [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:20:25 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1341.426 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:09 ; elapsed = 00:16:40 . Memory (MB): peak = 1843.551 ; gain = 1714.211
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] clock is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:15]
ERROR: [Synth 8-1560] actual  of formal s must be a signal [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:15]
ERROR: [Synth 8-1031] clock is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:13]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:10 ; elapsed = 00:16:41 . Memory (MB): peak = 1850.430 ; gain = 1721.090
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:22:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:18:02 . Memory (MB): peak = 1861.652 ; gain = 1732.313
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] clock is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:15]
ERROR: [Synth 8-1560] actual  of formal s must be a signal [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:15]
ERROR: [Synth 8-1031] clock is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:13]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:34 ; elapsed = 00:18:03 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1870.199 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1870.199 ; gain = 0.000
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:18 ; elapsed = 00:19:23 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal a_ha is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:47]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:45]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:25]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:26]
INFO: [Synth 8-994] ha_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:29]
INFO: [Synth 8-994] ha_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:30]
ERROR: [Synth 8-2032] formal a_ha is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:56]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:54]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:25]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:26]
INFO: [Synth 8-994] ha_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:29]
INFO: [Synth 8-994] ha_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:30]
ERROR: [Synth 8-2032] formal a_or is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:65]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:35]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:36]
INFO: [Synth 8-994] or_gate_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:38]
INFO: [Synth 8-994] or_gate_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:39]
INFO: [Synth 8-2810] unit structural ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:19 ; elapsed = 00:19:24 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:30 ; elapsed = 00:20:10 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] s is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:17]
ERROR: [Synth 8-1031] c is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:18]
ERROR: [Synth 8-1031] s is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:20]
ERROR: [Synth 8-1031] c is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:21]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:32 ; elapsed = 00:20:11 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:38 ; elapsed = 00:20:30 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] a is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:20]
ERROR: [Synth 8-1031] b is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:20]
ERROR: [Synth 8-1031] a is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:21]
ERROR: [Synth 8-1031] b is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:21]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:39 ; elapsed = 00:20:31 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:47 ; elapsed = 00:20:58 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal a_ha is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:47]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:45]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:25]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:26]
INFO: [Synth 8-994] ha_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:29]
INFO: [Synth 8-994] ha_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:30]
ERROR: [Synth 8-2032] formal a_ha is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:56]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:54]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:25]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:26]
INFO: [Synth 8-994] ha_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:29]
INFO: [Synth 8-994] ha_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:30]
ERROR: [Synth 8-2032] formal a_or is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:65]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:35]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:36]
INFO: [Synth 8-994] or_gate_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:38]
INFO: [Synth 8-994] or_gate_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:39]
INFO: [Synth 8-2810] unit structural ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:48 ; elapsed = 00:20:59 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:09 ; elapsed = 00:22:14 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] o is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:17]
ERROR: [Synth 8-1031] o is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:19]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:10 ; elapsed = 00:22:15 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:16 ; elapsed = 00:22:29 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] a is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:19]
ERROR: [Synth 8-1031] b is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:19]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:17 ; elapsed = 00:22:30 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:24 ; elapsed = 00:22:44 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal a_ha is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:47]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:45]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:25]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:26]
INFO: [Synth 8-994] ha_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:29]
INFO: [Synth 8-994] ha_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:30]
ERROR: [Synth 8-2032] formal a_ha is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:56]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:54]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:25]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:26]
INFO: [Synth 8-994] ha_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:29]
INFO: [Synth 8-994] ha_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:30]
ERROR: [Synth 8-2032] formal a_or is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:65]
ERROR: [Synth 8-2029] formal a has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-994] a is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:35]
INFO: [Synth 8-994] b is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:36]
INFO: [Synth 8-994] or_gate_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:38]
INFO: [Synth 8-994] or_gate_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:39]
INFO: [Synth 8-2810] unit structural ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:25 ; elapsed = 00:22:45 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:48 ; elapsed = 00:24:51 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] or_gate_reset is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:16]
ERROR: [Synth 8-1031] clk is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:15]
ERROR: [Synth 8-1560] actual  of formal s must be a signal [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:15]
ERROR: [Synth 8-1031] clk is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:13]
INFO: [Synth 8-2810] unit my_arch ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:49 ; elapsed = 00:24:52 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:58 ; elapsed = 00:25:19 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal a_or is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:65]
ERROR: [Synth 8-2029] formal a_ha has no actual or default value [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-994] a_ha is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:35]
INFO: [Synth 8-994] b_ha is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:36]
INFO: [Synth 8-994] or_gate_clk is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:38]
INFO: [Synth 8-994] or_gate_reset is declared here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:39]
INFO: [Synth 8-2810] unit structural ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:59 ; elapsed = 00:25:20 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 40)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:08 ; elapsed = 00:25:59 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
INFO: [Synth 8-3491] module 'HA_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:3' bound to instance 'ha_1' of component 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:45]
INFO: [Synth 8-638] synthesizing module 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA_seq' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
INFO: [Synth 8-3491] module 'HA_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:3' bound to instance 'ha_2' of component 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:54]
INFO: [Synth 8-3491] module 'OR_GATE_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:3' bound to instance 'c_or' of component 'OR_GATE_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_seq' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FA_seq' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:10 ; elapsed = 00:26:00 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1870.199 ; gain = 0.000
set_property top FA_comb [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:07:47 ; elapsed = 00:27:07 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:8]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:3' bound to instance 'ha_1' of component 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:31]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:3' bound to instance 'ha_2' of component 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:38]
INFO: [Synth 8-3491] module 'OR_GATE' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:3' bound to instance 'c_or' of component 'OR_GATE' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'OR_GATE' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'FA_comb' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:07:48 ; elapsed = 00:27:08 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.199 ; gain = 0.000
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:32:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1870.199 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1870.199 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
current_design rtl_1
set_property top FA_seq [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:00 ; elapsed = 00:29:24 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
INFO: [Synth 8-3491] module 'HA_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:3' bound to instance 'ha_1' of component 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:45]
INFO: [Synth 8-638] synthesizing module 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA_seq' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
INFO: [Synth 8-3491] module 'HA_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:3' bound to instance 'ha_2' of component 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:54]
INFO: [Synth 8-3491] module 'OR_GATE_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:3' bound to instance 'c_or' of component 'OR_GATE_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_seq' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FA_seq' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:01 ; elapsed = 00:29:25 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1870.199 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:35:24 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1870.199 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1870.199 ; gain = 0.000
current_design rtl_1
set_property top FA_comb_beh [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:16 ; elapsed = 00:32:17 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:19]
ERROR: [Synth 8-2778] type error near a ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
ERROR: [Synth 8-2778] type error near a ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
ERROR: [Synth 8-2778] type error near c_in ; expected type boolean [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:18 ; elapsed = 00:32:18 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:29 ; elapsed = 00:32:56 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:19]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:30 ; elapsed = 00:32:57 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:10:36 ; elapsed = 00:33:22 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:19]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:37 ; elapsed = 00:33:23 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:00 ; elapsed = 00:36:15 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] c_temp is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:24]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:01 ; elapsed = 00:36:16 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:07 ; elapsed = 00:36:30 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] c is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:24]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:08 ; elapsed = 00:36:31 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:13 ; elapsed = 00:36:43 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb_beh' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
WARNING: [Synth 8-3848] Net C_out in module/entity FA_comb_beh does not have driver. [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:9]
WARNING: [Synth 8-3848] Net SUM in module/entity FA_comb_beh does not have driver. [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'FA_comb_beh' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
WARNING: [Synth 8-3330] design FA_comb_beh has an empty top module
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port C_out
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port SUM
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port A
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port B
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:14 ; elapsed = 00:36:44 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.199 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:38 ; elapsed = 00:37:25 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] addtion_vector is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:25]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:39 ; elapsed = 00:37:26 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:44 ; elapsed = 00:37:38 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb_beh' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
WARNING: [Synth 8-614] signal 'a_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'b_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'c_in_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-3848] Net C_out in module/entity FA_comb_beh does not have driver. [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:9]
WARNING: [Synth 8-3848] Net SUM in module/entity FA_comb_beh does not have driver. [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'FA_comb_beh' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
WARNING: [Synth 8-3330] design FA_comb_beh has an empty top module
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port C_out
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port SUM
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port A
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port B
WARNING: [Synth 8-3331] design FA_comb_beh has unconnected port C_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:45 ; elapsed = 00:37:39 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.199 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:12:10 ; elapsed = 00:38:18 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb_beh' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
WARNING: [Synth 8-614] signal 'a_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'b_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'c_in_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'addition_vector' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FA_comb_beh' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:12:11 ; elapsed = 00:38:19 . Memory (MB): peak = 1870.199 ; gain = 1740.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1870.199 ; gain = 0.000
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd" into library xil_defaultlib [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:1]
[Fri Mar 27 20:44:45 2020] Launched synth_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 27 20:45:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
open_run synth_1 -name netlist_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1895.328 ; gain = 25.129
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2062.121 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2081.727 ; gain = 28.566
close [ open C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd w ]
add_files C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd
update_compile_order -fileset sources_1
set_property top FA_seq_beh [current_fileset]
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:47:23 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2086.586 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2095.484 ; gain = 8.898
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:15:14 ; elapsed = 00:43:49 . Memory (MB): peak = 2101.824 ; gain = 1972.484
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:30]
ERROR: [Synth 8-1031] reset is not declared [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:23]
ERROR: [Synth 8-2715] syntax error near if [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:34]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:15 ; elapsed = 00:43:50 . Memory (MB): peak = 2101.824 ; gain = 1972.484
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:15:26 ; elapsed = 00:44:22 . Memory (MB): peak = 2101.824 ; gain = 1972.484
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:30]
ERROR: [Synth 8-2715] syntax error near if [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:34]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:27 ; elapsed = 00:44:23 . Memory (MB): peak = 2103.895 ; gain = 1974.555
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:15:41 ; elapsed = 00:45:17 . Memory (MB): peak = 2103.895 ; gain = 1974.555
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near if [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:35]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:43 ; elapsed = 00:45:18 . Memory (MB): peak = 2103.895 ; gain = 1974.555
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:15:56 ; elapsed = 00:46:23 . Memory (MB): peak = 2104.543 ; gain = 1975.203
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_seq_beh' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'FA_seq_beh' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:57 ; elapsed = 00:46:24 . Memory (MB): peak = 2105.766 ; gain = 1976.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2105.766 ; gain = 1.871
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:20 ; elapsed = 00:46:56 . Memory (MB): peak = 2105.766 ; gain = 1976.426
---------------------------------------------------------------------------------
ERROR: [Synth 8-944] 0 definitions of operator "+" match here [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:29]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:21 ; elapsed = 00:46:57 . Memory (MB): peak = 2105.766 ; gain = 1976.426
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:16:27 ; elapsed = 00:47:13 . Memory (MB): peak = 2105.766 ; gain = 1976.426
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_seq_beh' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'FA_seq_beh' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq_beh.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:16:29 ; elapsed = 00:47:14 . Memory (MB): peak = 2105.766 ; gain = 1976.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2113.215 ; gain = 7.449
reset_run impl_1
launch_runs impl_1
[Fri Mar 27 20:53:06 2020] Launched impl_1...
Run output will be captured here: C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2137.379 ; gain = 0.000
Restoring placement.
Restored 6 out of 6 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2137.379 ; gain = 0.000
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
current_design rtl_1
set_property top FA_comb_beh [current_fileset]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:18:24 ; elapsed = 00:55:16 . Memory (MB): peak = 2137.379 ; gain = 2008.039
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'FA_comb_beh' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:18:26 ; elapsed = 00:55:17 . Memory (MB): peak = 2141.906 ; gain = 2012.566
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    ("uplevel" body line 36)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:18:32 ; elapsed = 00:56:03 . Memory (MB): peak = 2141.906 ; gain = 2012.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb_beh' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
WARNING: [Synth 8-614] signal 'a_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'b_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'c_in_temp' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
WARNING: [Synth 8-614] signal 'addition_vector' is read in the process but is not in the sensitivity list [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'FA_comb_beh' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_COMB_behav.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:18:33 ; elapsed = 00:56:04 . Memory (MB): peak = 2141.906 ; gain = 2012.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2141.906 ; gain = 0.000
set_property top FA_comb [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:03 ; elapsed = 00:57:04 . Memory (MB): peak = 2141.906 ; gain = 2012.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_comb' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:8]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:3' bound to instance 'ha_1' of component 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:31]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA.vhd:3' bound to instance 'ha_2' of component 'HA' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:38]
INFO: [Synth 8-3491] module 'OR_GATE' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:3' bound to instance 'c_or' of component 'OR_GATE' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:45]
INFO: [Synth 8-638] synthesizing module 'OR_GATE' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'FA_comb' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_comb.vhd:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:04 ; elapsed = 00:57:05 . Memory (MB): peak = 2141.906 ; gain = 2012.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2141.906 ; gain = 0.000
set_property top FA_seq [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:19:36 ; elapsed = 00:58:09 . Memory (MB): peak = 2141.906 ; gain = 2012.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
INFO: [Synth 8-3491] module 'HA_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:3' bound to instance 'ha_1' of component 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:45]
INFO: [Synth 8-638] synthesizing module 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA_seq' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:11]
INFO: [Synth 8-3491] module 'HA_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/HA_seq.vhd:3' bound to instance 'ha_2' of component 'HA_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:54]
INFO: [Synth 8-3491] module 'OR_GATE_seq' declared at 'C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:3' bound to instance 'c_or' of component 'OR_GATE_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:63]
INFO: [Synth 8-638] synthesizing module 'OR_GATE_seq' [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'OR_GATE_seq' (2#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/OR_GATE_seq.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'FA_seq' (3#1) [C:/Users/Superminiala/Documents/VLSI/Lab_2/Lab_2.srcs/sources_1/new/FA_seq.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:19:37 ; elapsed = 00:58:11 . Memory (MB): peak = 2150.105 ; gain = 2020.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

Processing XDC Constraints
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2152.863 ; gain = 10.957
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 23:45:17 2020...
