# Wed Apr 24 09:20:09 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: MONTREWKN78960

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_scck.rpt 
Printing clock  summary report in "D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 185MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 185MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_7 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_6 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MEM_0.AHB_MEM_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3626:2:3626:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_system_bus.v":723:2:723:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus._T_2155[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_2.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_1.v":286:2:286:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.Queue_3.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_4.v":198:2:198:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_4.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_5.v":264:2:264:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_slave_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE_5.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus_pbus_tlfifofixer.v":304:2:304:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBus_pbus_TLFIFOFixer._T_346_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLCacheCork.MIV_RV32IMA_L1_AHB_QUEUE_1.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfifofixer_system_bus.v":329:2:329:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.sbus.SystemBusFromTile.SystemBus_TLFIFOFixer._T_372_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_periphery_bus.v":539:2:539:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus._T_1732[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.Repeater_1.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter.MIV_RV32IMA_L1_AHB_REPEATER_2.full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1055[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_831[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_607[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1060 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_836 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_612 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_1211[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_987[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter._T_763[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.pbus.PeripheryBus_slave_TLFragmenter_TLAtomicAutomata._T_221_0_state[1:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.LevelGateway_31.inFlight with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_10.v":210:2:210:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.MIV_RV32IMA_L1_AHB_QUEUE.maybe_full with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_31 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_30 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_29 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_28 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_27 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_26 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_25 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_24 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_23 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_22 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_21 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_20 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_19 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_18 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_17 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_16 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_15 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_14 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_13 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_12 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_11 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_10 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_9 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_8 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_7 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_6 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_5 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_4 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_3 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_2 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":4292:2:4292:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.plic.pending_1 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v":563:2:563:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.clint.ipi_0 with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlxbar_dmi_xbar.v":423:2:423:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmiXbar._T_1398[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source.v":168:71:168:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink.v":183:71:183:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_1.v":151:71:151:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmOuter.source1.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Removing sequential instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.goReg with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_55[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_54[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_53[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_52[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_51[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_50[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_49[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_48[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_47[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_46[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_45[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_44[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_43[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_42[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_41[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_40[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_39[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_38[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_37[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_36[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_35[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_34[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_33[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_32[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_31[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_30[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_29[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_28[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_27[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_26[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_25[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_24[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_23[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_22[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_21[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_20[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_19[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_18[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_17[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_16[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Found instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmInner.programBufferMem_15[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Only the first 100 messages of id 'FX1171' are reported. To see all messages use 'report_messages -log D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_premap.srr -id FX1171' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1171} -count unlimited' in the Tcl shell.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v":183:71:183:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_source_2.v":168:71:168:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.dmiXing.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v":161:71:161:79|Removing user instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance MiV_Core32_0.MiV_Core32_0.ChiselTop0.debug_1.dmInner.MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance MSS_SubSystem_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance MSS_SubSystem_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance MSS_SubSystem_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":147:8:147:52|Tristate driver UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_0_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":154:8:154:52|Tristate driver UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_1_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":161:8:161:52|Tristate driver UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_2_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug.v":168:8:168:52|Tristate driver UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) on net UJTAG_BYPASS_TDO_3_1 (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_Z9(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":60:18:60:27|Tristate driver DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":59:18:59:27|Tristate driver DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DCACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":103:34:103:40|Tristate driver DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net DRV_TDO (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":58:18:58:27|Tristate driver ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_DED (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb.v":57:18:57:27|Tristate driver ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) on net ICACHE_SEC (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_24576_0_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"d:\work\libero\igl2_miv_freertos_demo\component\work\mss_subsystem_sb\fabosc_0\mss_subsystem_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.MSS_SubSystem_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance MSS_SubSystem_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_0_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_3(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z6_2(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_3(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2022:59:2022:72|Removing instance LevelGateway_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2030:59:2030:72|Removing instance LevelGateway_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2038:59:2038:72|Removing instance LevelGateway_3 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2046:59:2046:72|Removing instance LevelGateway_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2054:59:2054:72|Removing instance LevelGateway_5 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2062:59:2062:72|Removing instance LevelGateway_6 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2070:59:2070:72|Removing instance LevelGateway_7 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2078:59:2078:72|Removing instance LevelGateway_8 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2086:59:2086:72|Removing instance LevelGateway_9 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2094:59:2094:73|Removing instance LevelGateway_10 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2102:59:2102:73|Removing instance LevelGateway_11 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2110:59:2110:73|Removing instance LevelGateway_12 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2118:59:2118:73|Removing instance LevelGateway_13 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2126:59:2126:73|Removing instance LevelGateway_14 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2134:59:2134:73|Removing instance LevelGateway_15 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2142:59:2142:73|Removing instance LevelGateway_16 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2150:59:2150:73|Removing instance LevelGateway_17 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2158:59:2158:73|Removing instance LevelGateway_18 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2166:59:2166:73|Removing instance LevelGateway_19 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2174:59:2174:73|Removing instance LevelGateway_20 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2182:59:2182:73|Removing instance LevelGateway_21 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2190:59:2190:73|Removing instance LevelGateway_22 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2198:59:2198:73|Removing instance LevelGateway_23 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2206:59:2206:73|Removing instance LevelGateway_24 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2214:59:2214:73|Removing instance LevelGateway_25 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2222:59:2222:73|Removing instance LevelGateway_26 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2230:59:2230:73|Removing instance LevelGateway_27 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlplic_plic.v":2238:59:2238:73|Removing instance LevelGateway_28 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v":298:54:298:79|Removing instance MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlbuffer_system_bus.v":270:54:270:60|Removing instance Queue_2 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLBUFFER_SYSTEM_BUS(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_13(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_tlerror_error.v":235:54:235:54|Removing instance c (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLERROR_ERROR(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_19(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z12_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_5(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z12_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_5_6(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue.v":286:2:286:7|Removing sequential instance ram_param[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_30(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_level_gateway.v":97:2:97:7|Removing sequential instance inFlight (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance FDDR_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF0_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF1_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF2_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":461:4:461:9|Removing sequential instance SDIF3_PENABLE (in view: work.CoreConfigP_Z14(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_0_1_0_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_repeater_2.v":176:2:176:7|Removing sequential instance saved_mask[3:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_15.v":129:2:129:7|Removing sequential instance value_1 (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_15(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_65536_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v":123:65:123:71|Removing instance tdoeReg (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_negative_edge_latch.v":84:2:84:7|Removing sequential instance reg\$(in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_6(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z15(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_queue_6.v":286:2:286:7|Removing sequential instance ram_sink (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_QUEUE_6_2(verilog)) of type view:PrimLib.ram1(prim) because it does not drive other instances.
@N: BN362 :"d:\work\libero\igl2_miv_freertos_demo\component\work\miv_core32\miv_core32_0\core\miv_rv32ima_l1_ahb_dcache_dcache.v":2861:2:2861:7|Removing sequential instance grantInProgress (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=31,dsps=34  set on top level netlist Top_Level

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 227MB peak: 231MB)



Clock Summary
******************

          Start                                                         Requested     Requested     Clock                                                                    Clock                   Clock
Level     Clock                                                         Frequency     Period        Type                                                                     Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           50.0 MHz      20.000        declared                                                                 default_clkgroup        31   
1 .         MSS_SubSystem_sb_0/CCC_0/GL0                                50.0 MHz      20.000        generated (from MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup        5595 
                                                                                                                                                                                                          
0 -       MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     12.5 MHz      80.000        declared                                                                 default_clkgroup        109  
                                                                                                                                                                                                          
0 -       System                                                        100.0 MHz     10.000        system                                                                   system_clkgroup         0    
                                                                                                                                                                                                          
0 -       TCK                                                           6.0 MHz       166.670       declared                                                                 default_clkgroup        0    
                                                                                                                                                                                                          
0 -       COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              100.0 MHz     10.000        inferred                                                                 Inferred_clkgroup_1     363  
==========================================================================================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                                                                Clock Pin                                                                                                                              Non-clock Pin     Non-clock Pin                                                                                  
Clock                                                         Load      Pin                                                                                   Seq Example                                                                                                                            Seq Example       Comb Example                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT           31        MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)                   MSS_SubSystem_sb_0.CORERESETP_0.count_ddr_enable_q1.C                                                                                  -                 MSS_SubSystem_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)                         
MSS_SubSystem_sb_0/CCC_0/GL0                                  5595      MSS_SubSystem_sb_0.CCC_0.CCC_INST.GL0(CCC)                                            BasicIO_Interface_0.PCLK                                                                                                               -                 MSS_SubSystem_sb_0.CCC_0.GL0_INST.I(BUFG)                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                      
MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB     109       MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_CONFIG_APB(MSS_025)     MSS_SubSystem_sb_0.MSS_SubSystem_sb_HPMS_0.MSS_ADLIB_INST.CLK_MDDR_APB                                                                 -                 MSS_SubSystem_sb_0.CORECONFIGP_0.un1_FIC_2_APB_M_PCLK.I[0](inv)                                
                                                                                                                                                                                                                                                                                                                                                                                                                      
System                                                        0         -                                                                                     -                                                                                                                                      -                 -                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                      
TCK                                                           0         TCK(port)                                                                             -                                                                                                                                      -                 -                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                      
COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock              363       JTAG_0.JTAG_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst.UDRCK(UJTAG)           MiV_Core32_0.MiV_Core32_0.ChiselTop0.dmiResetCatch.MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0.sync_2.reg_0.q.C     -                 MiV_Core32_0.MiV_Core32_0.ChiselTop0.dtm.MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
======================================================================================================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"d:\work\libero\igl2_miv_freertos_demo\component\actel\directcore\corejtagdebug\3.0.100\core\corejtagdebug_uj_jtag.v":195:0:195:5|Found inferred clock COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock which controls 363 sequential elements including JTAG_0.JTAG_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap.

Starting constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 215MB peak: 231MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"d:\work\libero\igl2_miv_freertos_demo\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ctrlStateReg[2:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_TLDEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_DCACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: work.MiV_Core32_MiV_Core32_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z10(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z14(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z15(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 224MB peak: 242MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 225MB peak: 242MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 111MB peak: 242MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Wed Apr 24 09:20:14 2019

###########################################################]
