m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1513031584
Z2 DPx8 lib_core 17 riscv_core_config 0 22 XaaH60KeAhg6P`5f3QB>C3
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1513199228
!i10b 1
Z12 !s108 1513199228.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z17 w1513202299
R2
R3
R4
R5
R6
R7
R0
Z18 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z19 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V[JMzZhM>P80DGm78?P9PE2
!s100 DRbcD<zQ_?;6E88X2m4C?0
R10
33
Z20 !s110 1513202360
!i10b 1
Z21 !s108 1513202360.000000
Z22 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z23 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
Z24 DEx4 work 4 core 0 22 [JMzZhM>P80DGm78?P9PE2
l162
L20
V0:SiR46eC<MKMf3@<WZ`10
!s100 h4]L]>@<k@I[eFQ7FU>i12
R10
33
R20
!i10b 1
R21
R22
R23
!i113 1
R15
R16
Ecounter_calculation
Z25 w1512502037
R2
R3
R4
R5
R6
R7
R0
Z26 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z27 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
V:POaOJh;NnMFa39]HoLKP3
!s100 3;Un:1OAFoaWOkiIjcP]K1
R10
33
R11
!i10b 1
R12
Z28 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z29 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 :POaOJh;NnMFa39]HoLKP3
l20
L15
V@eA1gT31d[YzcR2JIMCi70
!s100 e_H>4dF1]WKM[lY06Ed1b0
R10
33
R11
!i10b 1
R12
R28
R29
!i113 1
R15
R16
Edecode
Z30 w1513199091
R2
R3
R4
R5
R6
R7
R0
Z31 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z32 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VSSYW[>C[aVOmkVL`]RT6b2
!s100 mHm8J=5i^a^oYN]DoaWJ^1
R10
33
R11
!i10b 1
R12
Z33 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z34 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 SSYW[>C[aVOmkVL`]RT6b2
l47
L31
V[9BYPTaQG<4Z`F2]Vln>72
!s100 G`KSPBAfJgZjkXC;mAVD>2
R10
33
R11
!i10b 1
R12
R33
R34
!i113 1
R15
R16
Eexecute
R30
R2
R3
R4
R5
R6
R7
R0
Z35 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z36 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
VmL__0aROUmXoACPPH@cXU2
!s100 l=Y2Xb?f`2ifX>8HSSX`a3
R10
33
R11
!i10b 1
R12
Z37 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z38 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
DEx4 work 7 execute 0 22 mL__0aROUmXoACPPH@cXU2
l54
L29
VXzij1C<c<o3^G]9hVUdB@2
!s100 Ed0ANnmg^=:[Eg8kz]g:m2
R10
33
R11
!i10b 1
R12
R37
R38
!i113 1
R15
R16
Efetch
R30
R2
R3
R4
R5
R6
R7
R0
Z39 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z40 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
V91B8@]=HB@T5EQ1W0bA_`3
!s100 QI[^o5I>=]DGdiIYZPT9h0
R10
33
R11
!i10b 1
R12
Z41 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z42 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 91B8@]=HB@T5EQ1W0bA_`3
l20
L19
V?Z6;DAeK2DlP<<e]9[Y[G2
!s100 KklTlHkP`2lQkQHQe7Jn10
R10
33
R11
!i10b 1
R12
R41
R42
!i113 1
R15
R16
Ememory_access
R30
R2
R3
R4
R5
R6
R7
R0
Z43 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z44 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
V3CjXePIemY`e:^KMOz@Z21
!s100 JO5Q<eORFT1lanY`fc:KC3
R10
33
R11
!i10b 1
R12
Z45 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z46 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 3CjXePIemY`e:^KMOz@Z21
l33
L27
VXGhzH7[[f2JJT3Lm0J[>^1
!s100 o0<^<1OUPcPg<4WlYUNZX2
R10
33
R11
!i10b 1
R12
R45
R46
!i113 1
R15
R16
Eregisterfile
Z47 w1512901007
R2
R3
R4
R5
R6
R7
R0
Z48 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z49 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R11
!i10b 1
R12
Z50 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z51 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VaOO`aoh8M5Sb:fdilH5VY3
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
33
R11
!i10b 1
R12
R50
R51
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
R30
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VXaaH60KeAhg6P`5f3QB>C3
!s100 f6Fa?E58RWzX3BfXmfSg[3
R10
33
R11
!i10b 1
!s108 1513199227.000000
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R30
R2
R3
R4
R5
R6
R7
R0
Z52 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z53 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VSl1g8eTgcehHHj[W`9`aY3
!s100 6_?_ZECBDg>M1c5aC`?_F1
R10
33
R11
!i10b 1
R12
Z54 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z55 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 Sl1g8eTgcehHHj[W`9`aY3
l25
L22
Ve=kfFYJh:[bHIeL_b3D9z1
!s100 07lM^PL_zdaWC3>M5VDEe2
R10
33
R11
!i10b 1
R12
R54
R55
!i113 1
R15
R16
