// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * CXL memory RAS feature driver.
 *
 * Copyright (c) 2024 HiSilicon Limited.
 *
 *  - Supports functions to configure RAS features of the
 *    CXL memory devices.
 *  - Registers with the EDAC device subsystem driver to expose
 *    the features sysfs attributes to the user for configuring
 *    CXL memory RAS feature.
 */

#include <linux/cleanup.h>
#include <linux/edac.h>
#include <linux/limits.h>
#include <cxl/features.h>
#include <cxl.h>
#include <cxlmem.h>

#define CXL_DEV_NUM_RAS_FEATURES	2
#define CXL_DEV_HOUR_IN_SECS	3600

#define CXL_DEV_NAME_LEN	128

/* CXL memory patrol scrub control functions */
struct cxl_patrol_scrub_context {
	u8 instance;
	u16 get_feat_size;
	u16 set_feat_size;
	u8 get_version;
	u8 set_version;
	u16 effects;
	struct cxl_memdev *cxlmd;
	struct cxl_region *cxlr;
};

/**
 * struct cxl_memdev_ps_params - CXL memory patrol scrub parameter data structure.
 * @enable:     [IN & OUT] enable(1)/disable(0) patrol scrub.
 * @scrub_cycle_changeable: [OUT] scrub cycle attribute of patrol scrub is changeable.
 * @scrub_cycle_hrs:    [IN] Requested patrol scrub cycle in hours.
 *                      [OUT] Current patrol scrub cycle in hours.
 * @min_scrub_cycle_hrs:[OUT] minimum patrol scrub cycle in hours supported.
 */
struct cxl_memdev_ps_params {
	bool enable;
	bool scrub_cycle_changeable;
	u8 scrub_cycle_hrs;
	u8 min_scrub_cycle_hrs;
};

enum cxl_scrub_param {
	CXL_PS_PARAM_ENABLE,
	CXL_PS_PARAM_SCRUB_CYCLE,
};

#define CXL_MEMDEV_PS_SCRUB_CYCLE_CHANGE_CAP_MASK	BIT(0)
#define	CXL_MEMDEV_PS_SCRUB_CYCLE_REALTIME_REPORT_CAP_MASK	BIT(1)
#define	CXL_MEMDEV_PS_CUR_SCRUB_CYCLE_MASK	GENMASK(7, 0)
#define	CXL_MEMDEV_PS_MIN_SCRUB_CYCLE_MASK	GENMASK(15, 8)
#define	CXL_MEMDEV_PS_FLAG_ENABLED_MASK	BIT(0)

struct cxl_memdev_ps_rd_attrs {
	u8 scrub_cycle_cap;
	__le16 scrub_cycle_hrs;
	u8 scrub_flags;
}  __packed;

struct cxl_memdev_ps_wr_attrs {
	u8 scrub_cycle_hrs;
	u8 scrub_flags;
}  __packed;

static int cxl_mem_ps_get_attrs(struct cxl_mailbox *cxl_mbox,
				struct cxl_memdev_ps_params *params)
{
	size_t rd_data_size = sizeof(struct cxl_memdev_ps_rd_attrs);
	u16 scrub_cycle_hrs;
	size_t data_size;
	u16 return_code;
	struct cxl_memdev_ps_rd_attrs *rd_attrs __free(kfree) =
						kmalloc(rd_data_size, GFP_KERNEL);
	if (!rd_attrs)
		return -ENOMEM;

	data_size = cxl_get_feature(cxl_mbox->features, CXL_FEAT_PATROL_SCRUB_UUID,
				    CXL_GET_FEAT_SEL_CURRENT_VALUE,
				    rd_attrs, rd_data_size, 0, &return_code);
	if (!data_size || return_code != CXL_MBOX_CMD_RC_SUCCESS)
		return -EIO;

	params->scrub_cycle_changeable = FIELD_GET(CXL_MEMDEV_PS_SCRUB_CYCLE_CHANGE_CAP_MASK,
						   rd_attrs->scrub_cycle_cap);
	params->enable = FIELD_GET(CXL_MEMDEV_PS_FLAG_ENABLED_MASK,
				   rd_attrs->scrub_flags);
	scrub_cycle_hrs = le16_to_cpu(rd_attrs->scrub_cycle_hrs);
	params->scrub_cycle_hrs = FIELD_GET(CXL_MEMDEV_PS_CUR_SCRUB_CYCLE_MASK,
					    scrub_cycle_hrs);
	params->min_scrub_cycle_hrs = FIELD_GET(CXL_MEMDEV_PS_MIN_SCRUB_CYCLE_MASK,
						scrub_cycle_hrs);

	return 0;
}

static int cxl_ps_get_attrs(struct cxl_patrol_scrub_context *cxl_ps_ctx,
			    struct cxl_memdev_ps_params *params)
{
	struct cxl_memdev *cxlmd;
	u16 min_scrub_cycle = 0;
	int i, ret;

	if (cxl_ps_ctx->cxlr) {
		struct cxl_region *cxlr = cxl_ps_ctx->cxlr;
		struct cxl_region_params *p = &cxlr->params;

		for (i = p->interleave_ways - 1; i >= 0; i--) {
			struct cxl_endpoint_decoder *cxled = p->targets[i];

			cxlmd = cxled_to_memdev(cxled);
			ret = cxl_mem_ps_get_attrs(&cxlmd->cxlds->cxl_mbox, params);
			if (ret)
				return ret;

			if (params->min_scrub_cycle_hrs > min_scrub_cycle)
				min_scrub_cycle = params->min_scrub_cycle_hrs;
		}
		params->min_scrub_cycle_hrs = min_scrub_cycle;
		return 0;
	}
	cxlmd = cxl_ps_ctx->cxlmd;

	return cxl_mem_ps_get_attrs(&cxlmd->cxlds->cxl_mbox, params);
}

static int cxl_mem_ps_set_attrs(struct device *dev,
				struct cxl_patrol_scrub_context *cxl_ps_ctx,
				struct cxl_mailbox *cxl_mbox,
				struct cxl_memdev_ps_params *params,
				enum cxl_scrub_param param_type)
{
	struct cxl_memdev_ps_wr_attrs wr_attrs;
	struct cxl_memdev_ps_params rd_params;
	u16 return_code;
	int ret;

	ret = cxl_mem_ps_get_attrs(cxl_mbox, &rd_params);
	if (ret) {
		dev_err(dev, "Get cxlmemdev patrol scrub params failed ret=%d\n",
			ret);
		return ret;
	}

	switch (param_type) {
	case CXL_PS_PARAM_ENABLE:
		wr_attrs.scrub_flags = FIELD_PREP(CXL_MEMDEV_PS_FLAG_ENABLED_MASK,
						  params->enable);
		wr_attrs.scrub_cycle_hrs = FIELD_PREP(CXL_MEMDEV_PS_CUR_SCRUB_CYCLE_MASK,
						      rd_params.scrub_cycle_hrs);
		break;
	case CXL_PS_PARAM_SCRUB_CYCLE:
		if (params->scrub_cycle_hrs < rd_params.min_scrub_cycle_hrs) {
			dev_err(dev, "Invalid CXL patrol scrub cycle(%d) to set\n",
				params->scrub_cycle_hrs);
			dev_err(dev, "Minimum supported CXL patrol scrub cycle in hour %d\n",
				rd_params.min_scrub_cycle_hrs);
			return -EINVAL;
		}
		wr_attrs.scrub_cycle_hrs = FIELD_PREP(CXL_MEMDEV_PS_CUR_SCRUB_CYCLE_MASK,
						      params->scrub_cycle_hrs);
		wr_attrs.scrub_flags = FIELD_PREP(CXL_MEMDEV_PS_FLAG_ENABLED_MASK,
						  rd_params.enable);
		break;
	}

	ret = cxl_set_feature(cxl_mbox->features, CXL_FEAT_PATROL_SCRUB_UUID,
			      cxl_ps_ctx->set_version,
			      &wr_attrs, sizeof(wr_attrs),
			      CXL_SET_FEAT_FLAG_DATA_SAVED_ACROSS_RESET,
			      0, &return_code);
	if (ret || return_code != CXL_MBOX_CMD_RC_SUCCESS) {
		dev_err(dev, "CXL patrol scrub set feature failed ret=%d return_code=%u\n",
			ret, return_code);
		return ret;
	}

	return 0;
}

static int cxl_ps_set_attrs(struct device *dev,
			    struct cxl_patrol_scrub_context *cxl_ps_ctx,
			    struct cxl_memdev_ps_params *params,
			    enum cxl_scrub_param param_type)
{
	struct cxl_memdev *cxlmd;
	int ret, i;

	if (cxl_ps_ctx->cxlr) {
		struct cxl_region *cxlr = cxl_ps_ctx->cxlr;
		struct cxl_region_params *p = &cxlr->params;

		for (i = p->interleave_ways - 1; i >= 0; i--) {
			struct cxl_endpoint_decoder *cxled = p->targets[i];

			cxlmd = cxled_to_memdev(cxled);
			ret = cxl_mem_ps_set_attrs(dev, cxl_ps_ctx, &cxlmd->cxlds->cxl_mbox,
						   params, param_type);
			if (ret)
				return ret;
		}
		return 0;
	}
	cxlmd = cxl_ps_ctx->cxlmd;

	return cxl_mem_ps_set_attrs(dev, cxl_ps_ctx, &cxlmd->cxlds->cxl_mbox,
				    params, param_type);
}

static int cxl_patrol_scrub_get_enabled_bg(struct device *dev, void *drv_data, bool *enabled)
{
	struct cxl_patrol_scrub_context *ctx = drv_data;
	struct cxl_memdev_ps_params params;
	int ret;

	ret = cxl_ps_get_attrs(ctx, &params);
	if (ret)
		return ret;

	*enabled = params.enable;

	return 0;
}

static int cxl_patrol_scrub_set_enabled_bg(struct device *dev, void *drv_data, bool enable)
{
	struct cxl_patrol_scrub_context *ctx = drv_data;
	struct cxl_memdev_ps_params params = {
		.enable = enable,
	};

	return cxl_ps_set_attrs(dev, ctx, &params, CXL_PS_PARAM_ENABLE);
}

static int cxl_patrol_scrub_read_min_scrub_cycle(struct device *dev, void *drv_data,
						 u32 *min)
{
	struct cxl_patrol_scrub_context *ctx = drv_data;
	struct cxl_memdev_ps_params params;
	int ret;

	ret = cxl_ps_get_attrs(ctx, &params);
	if (ret)
		return ret;
	*min = params.min_scrub_cycle_hrs * CXL_DEV_HOUR_IN_SECS;

	return 0;
}

static int cxl_patrol_scrub_read_max_scrub_cycle(struct device *dev, void *drv_data,
						 u32 *max)
{
	*max = U8_MAX * CXL_DEV_HOUR_IN_SECS; /* Max set by register size */

	return 0;
}

static int cxl_patrol_scrub_read_scrub_cycle(struct device *dev, void *drv_data,
					     u32 *scrub_cycle_secs)
{
	struct cxl_patrol_scrub_context *ctx = drv_data;
	struct cxl_memdev_ps_params params;
	int ret;

	ret = cxl_ps_get_attrs(ctx, &params);
	if (ret)
		return ret;

	*scrub_cycle_secs = params.scrub_cycle_hrs * CXL_DEV_HOUR_IN_SECS;

	return 0;
}

static int cxl_patrol_scrub_write_scrub_cycle(struct device *dev, void *drv_data,
					      u32 scrub_cycle_secs)
{
	struct cxl_patrol_scrub_context *ctx = drv_data;
	struct cxl_memdev_ps_params params = {
		.scrub_cycle_hrs = scrub_cycle_secs / CXL_DEV_HOUR_IN_SECS,
	};

	return cxl_ps_set_attrs(dev, ctx, &params, CXL_PS_PARAM_SCRUB_CYCLE);
}

static const struct edac_scrub_ops cxl_ps_scrub_ops = {
	.get_enabled_bg = cxl_patrol_scrub_get_enabled_bg,
	.set_enabled_bg = cxl_patrol_scrub_set_enabled_bg,
	.get_min_cycle = cxl_patrol_scrub_read_min_scrub_cycle,
	.get_max_cycle = cxl_patrol_scrub_read_max_scrub_cycle,
	.get_cycle_duration = cxl_patrol_scrub_read_scrub_cycle,
	.set_cycle_duration = cxl_patrol_scrub_write_scrub_cycle,
};

/* CXL DDR5 ECS control definitions */
struct cxl_ecs_context {
	u16 num_media_frus;
	u16 get_feat_size;
	u16 set_feat_size;
	u8 get_version;
	u8 set_version;
	u16 effects;
	struct cxl_memdev *cxlmd;
};

enum {
	CXL_ECS_PARAM_LOG_ENTRY_TYPE,
	CXL_ECS_PARAM_THRESHOLD,
	CXL_ECS_PARAM_MODE,
	CXL_ECS_PARAM_RESET_COUNTER,
};

#define CXL_ECS_LOG_ENTRY_TYPE_MASK	GENMASK(1, 0)
#define CXL_ECS_REALTIME_REPORT_CAP_MASK	BIT(0)
#define CXL_ECS_THRESHOLD_COUNT_MASK	GENMASK(2, 0)
#define CXL_ECS_COUNT_MODE_MASK	BIT(3)
#define CXL_ECS_RESET_COUNTER_MASK	BIT(4)
#define CXL_ECS_RESET_COUNTER	1

enum {
	ECS_THRESHOLD_256 = 256,
	ECS_THRESHOLD_1024 = 1024,
	ECS_THRESHOLD_4096 = 4096,
};

enum {
	ECS_THRESHOLD_IDX_256 = 3,
	ECS_THRESHOLD_IDX_1024 = 4,
	ECS_THRESHOLD_IDX_4096 = 5,
};

static const u16 ecs_supp_threshold[] = {
	[ECS_THRESHOLD_IDX_256] = 256,
	[ECS_THRESHOLD_IDX_1024] = 1024,
	[ECS_THRESHOLD_IDX_4096] = 4096,
};

enum {
	ECS_LOG_ENTRY_TYPE_DRAM = 0x0,
	ECS_LOG_ENTRY_TYPE_MEM_MEDIA_FRU = 0x1,
};

enum cxl_ecs_count_mode {
	ECS_MODE_COUNTS_ROWS = 0,
	ECS_MODE_COUNTS_CODEWORDS = 1,
};

/**
 * struct cxl_ecs_params - CXL memory DDR5 ECS parameter data structure.
 * @log_entry_type: ECS log entry type, per DRAM or per memory media FRU.
 * @threshold: ECS threshold count per GB of memory cells.
 * @count_mode: codeword/row count mode
 *		0 : ECS counts rows with errors
 *		1 : ECS counts codeword with errors
 * @reset_counter: [IN] reset ECC counter to default value.
 */
struct cxl_ecs_params {
	u8 log_entry_type;
	u16 threshold;
	enum cxl_ecs_count_mode count_mode;
	u8 reset_counter;
};

struct cxl_ecs_fru_rd_attrs {
	u8 ecs_cap;
	__le16 ecs_config;
	u8 ecs_flags;
}  __packed;

struct cxl_ecs_rd_attrs {
	u8 ecs_log_cap;
	struct cxl_ecs_fru_rd_attrs fru_attrs[];
}  __packed;

struct cxl_ecs_fru_wr_attrs {
	__le16 ecs_config;
} __packed;

struct cxl_ecs_wr_attrs {
	u8 ecs_log_cap;
	struct cxl_ecs_fru_wr_attrs fru_attrs[];
}  __packed;

/* CXL DDR5 ECS control functions */
static int cxl_mem_ecs_get_attrs(struct device *dev,
				 struct cxl_ecs_context *cxl_ecs_ctx,
				 int fru_id, struct cxl_ecs_params *params)
{
	struct cxl_memdev *cxlmd = cxl_ecs_ctx->cxlmd;
	struct cxl_mailbox *cxl_mbox = &cxlmd->cxlds->cxl_mbox;
	struct cxl_ecs_fru_rd_attrs *fru_rd_attrs;
	size_t rd_data_size;
	u8 threshold_index;
	size_t data_size;
	u16 return_code;
	u16 ecs_config;

	rd_data_size = cxl_ecs_ctx->get_feat_size;

	struct cxl_ecs_rd_attrs *rd_attrs __free(kfree) =
					kmalloc(rd_data_size, GFP_KERNEL);
	if (!rd_attrs)
		return -ENOMEM;

	params->log_entry_type = 0;
	params->threshold = 0;
	params->count_mode = 0;
	data_size = cxl_get_feature(cxl_mbox->features, CXL_FEAT_ECS_UUID,
				    CXL_GET_FEAT_SEL_CURRENT_VALUE,
				    rd_attrs, rd_data_size, 0, &return_code);
	if (!data_size || return_code != CXL_MBOX_CMD_RC_SUCCESS)
		return -EIO;

	fru_rd_attrs = rd_attrs->fru_attrs;
	params->log_entry_type = FIELD_GET(CXL_ECS_LOG_ENTRY_TYPE_MASK,
					   rd_attrs->ecs_log_cap);
	ecs_config = le16_to_cpu(fru_rd_attrs[fru_id].ecs_config);
	threshold_index = FIELD_GET(CXL_ECS_THRESHOLD_COUNT_MASK,
				    ecs_config);
	params->threshold = ecs_supp_threshold[threshold_index];
	params->count_mode = FIELD_GET(CXL_ECS_COUNT_MODE_MASK,
				       ecs_config);
	return 0;
}

static int cxl_mem_ecs_set_attrs(struct device *dev,
				 struct cxl_ecs_context *cxl_ecs_ctx,
				 int fru_id, struct cxl_ecs_params *params,
				 u8 param_type)
{
	struct cxl_memdev *cxlmd = cxl_ecs_ctx->cxlmd;
	struct cxl_mailbox *cxl_mbox = &cxlmd->cxlds->cxl_mbox;
	struct cxl_ecs_fru_rd_attrs *fru_rd_attrs;
	struct cxl_ecs_fru_wr_attrs *fru_wr_attrs;
	size_t rd_data_size, wr_data_size;
	u16 num_media_frus, count;
	size_t data_size;
	u16 return_code;
	u16 ecs_config;
	int ret;

	num_media_frus = cxl_ecs_ctx->num_media_frus;
	rd_data_size = cxl_ecs_ctx->get_feat_size;
	wr_data_size = cxl_ecs_ctx->set_feat_size;
	struct cxl_ecs_rd_attrs *rd_attrs __free(kfree) =
				kmalloc(rd_data_size, GFP_KERNEL);
	if (!rd_attrs)
		return -ENOMEM;

	data_size = cxl_get_feature(cxl_mbox->features, CXL_FEAT_ECS_UUID,
				    CXL_GET_FEAT_SEL_CURRENT_VALUE,
				    rd_attrs, rd_data_size, 0, &return_code);
	if (!data_size || return_code != CXL_MBOX_CMD_RC_SUCCESS)
		return -EIO;

	struct cxl_ecs_wr_attrs *wr_attrs __free(kfree) =
					kmalloc(wr_data_size, GFP_KERNEL);
	if (!wr_attrs)
		return -ENOMEM;

	/*
	 * Fill writable attributes from the current attributes read
	 * for all the media FRUs.
	 */
	fru_rd_attrs = rd_attrs->fru_attrs;
	fru_wr_attrs = wr_attrs->fru_attrs;
	wr_attrs->ecs_log_cap = rd_attrs->ecs_log_cap;
	for (count = 0; count < num_media_frus; count++)
		fru_wr_attrs[count].ecs_config = fru_rd_attrs[count].ecs_config;

	/* Fill attribute to be set for the media FRU */
	ecs_config = le16_to_cpu(fru_rd_attrs[fru_id].ecs_config);
	switch (param_type) {
	case CXL_ECS_PARAM_LOG_ENTRY_TYPE:
		if (params->log_entry_type != ECS_LOG_ENTRY_TYPE_DRAM &&
		    params->log_entry_type != ECS_LOG_ENTRY_TYPE_MEM_MEDIA_FRU) {
			dev_err(dev,
				"Invalid CXL ECS scrub log entry type(%d) to set\n",
			       params->log_entry_type);
			dev_err(dev,
				"Log Entry Type 0: per DRAM  1: per Memory Media FRU\n");
			return -EINVAL;
		}
		wr_attrs->ecs_log_cap = FIELD_PREP(CXL_ECS_LOG_ENTRY_TYPE_MASK,
						   params->log_entry_type);
		break;
	case CXL_ECS_PARAM_THRESHOLD:
		ecs_config &= ~CXL_ECS_THRESHOLD_COUNT_MASK;
		switch (params->threshold) {
		case ECS_THRESHOLD_256:
			ecs_config |= FIELD_PREP(CXL_ECS_THRESHOLD_COUNT_MASK,
						 ECS_THRESHOLD_IDX_256);
			break;
		case ECS_THRESHOLD_1024:
			ecs_config |= FIELD_PREP(CXL_ECS_THRESHOLD_COUNT_MASK,
						 ECS_THRESHOLD_IDX_1024);
			break;
		case ECS_THRESHOLD_4096:
			ecs_config |= FIELD_PREP(CXL_ECS_THRESHOLD_COUNT_MASK,
						 ECS_THRESHOLD_IDX_4096);
			break;
		default:
			dev_err(dev,
				"Invalid CXL ECS scrub threshold count(%d) to set\n",
				params->threshold);
			dev_err(dev,
				"Supported scrub threshold counts: %u, %u, %u\n",
				ECS_THRESHOLD_256, ECS_THRESHOLD_1024, ECS_THRESHOLD_4096);
			return -EINVAL;
		}
		break;
	case CXL_ECS_PARAM_MODE:
		if (params->count_mode != ECS_MODE_COUNTS_ROWS &&
		    params->count_mode != ECS_MODE_COUNTS_CODEWORDS) {
			dev_err(dev,
				"Invalid CXL ECS scrub mode(%d) to set\n",
				params->count_mode);
			dev_err(dev,
				"Supported ECS Modes: 0: ECS counts rows with errors,"
				" 1: ECS counts codewords with errors\n");
			return -EINVAL;
		}
		ecs_config &= ~CXL_ECS_COUNT_MODE_MASK;
		ecs_config |= FIELD_PREP(CXL_ECS_COUNT_MODE_MASK, params->count_mode);
		break;
	case CXL_ECS_PARAM_RESET_COUNTER:
		if (params->reset_counter != CXL_ECS_RESET_COUNTER)
			return -EINVAL;

		ecs_config &= ~CXL_ECS_RESET_COUNTER_MASK;
		ecs_config |= FIELD_PREP(CXL_ECS_RESET_COUNTER_MASK, params->reset_counter);
		break;
	default:
		dev_err(dev, "Invalid CXL ECS parameter to set\n");
		return -EINVAL;
	}
	fru_wr_attrs[fru_id].ecs_config = cpu_to_le16(ecs_config);

	ret = cxl_set_feature(cxl_mbox->features, CXL_FEAT_ECS_UUID,
			      cxl_ecs_ctx->set_version,
			      wr_attrs, wr_data_size,
			      CXL_SET_FEAT_FLAG_DATA_SAVED_ACROSS_RESET,
			      0, &return_code);
	if (ret || return_code != CXL_MBOX_CMD_RC_SUCCESS) {
		dev_err(dev, "CXL ECS set feature failed ret=%d return_code=%u\n",
			ret, return_code);
		return ret;
	}

	return 0;
}

#define CXL_ECS_GET_ATTR(attrib)						\
static int cxl_ecs_get_##attrib(struct device *dev, void *drv_data,		\
				int fru_id, u32 *val)				\
{										\
	struct cxl_ecs_context *ctx = drv_data;					\
	struct cxl_ecs_params params;						\
	int ret;								\
										\
	ret = cxl_mem_ecs_get_attrs(dev, ctx, fru_id, &params);			\
	if (ret)								\
		return ret;							\
										\
	*val = params.attrib;							\
										\
	return 0;								\
}

CXL_ECS_GET_ATTR(log_entry_type)
CXL_ECS_GET_ATTR(count_mode)
CXL_ECS_GET_ATTR(threshold)

#define CXL_ECS_SET_ATTR(attrib, param_type)						\
static int cxl_ecs_set_##attrib(struct device *dev, void *drv_data,			\
				int fru_id, u32 val)					\
{											\
	struct cxl_ecs_context *ctx = drv_data;						\
	struct cxl_ecs_params params = {						\
		.attrib = val,								\
	};										\
											\
	return cxl_mem_ecs_set_attrs(dev, ctx, fru_id, &params, (param_type));		\
}
CXL_ECS_SET_ATTR(log_entry_type, CXL_ECS_PARAM_LOG_ENTRY_TYPE)
CXL_ECS_SET_ATTR(count_mode, CXL_ECS_PARAM_MODE)
CXL_ECS_SET_ATTR(reset_counter, CXL_ECS_PARAM_RESET_COUNTER)
CXL_ECS_SET_ATTR(threshold, CXL_ECS_PARAM_THRESHOLD)

static const struct edac_ecs_ops cxl_ecs_ops = {
	.get_log_entry_type = cxl_ecs_get_log_entry_type,
	.set_log_entry_type = cxl_ecs_set_log_entry_type,
	.get_mode = cxl_ecs_get_count_mode,
	.set_mode = cxl_ecs_set_count_mode,
	.reset = cxl_ecs_set_reset_counter,
	.get_threshold = cxl_ecs_get_threshold,
	.set_threshold = cxl_ecs_set_threshold,
};

static int cxl_memdev_scrub_init(struct cxl_memdev *cxlmd, struct cxl_region *cxlr,
				 struct edac_dev_feature *ras_feature, u8 scrub_inst)
{
	struct cxl_patrol_scrub_context *cxl_ps_ctx;
	struct cxl_feat_entry *feat_entry;
	struct cxl_mailbox *cxl_mbox;
	struct cxl_dev_state *cxlds;
	int i;

	if (cxlr) {
		struct cxl_region_params *p = &cxlr->params;

		for (i = p->interleave_ways - 1; i >= 0; i--) {
			struct cxl_endpoint_decoder *cxled = p->targets[i];

			cxlmd = cxled_to_memdev(cxled);
			cxlds = cxlmd->cxlds;
			cxl_mbox = &cxlds->cxl_mbox;
			feat_entry = cxl_get_supported_feature_entry(cxl_mbox->features,
								     &CXL_FEAT_PATROL_SCRUB_UUID);
			if (IS_ERR(feat_entry))
				return -EOPNOTSUPP;

			if (!(le32_to_cpu(feat_entry->flags) & CXL_FEAT_ENTRY_FLAG_CHANGABLE))
				return -EOPNOTSUPP;
		}
	} else {
		cxlds = cxlmd->cxlds;
		cxl_mbox = &cxlds->cxl_mbox;
		feat_entry = cxl_get_supported_feature_entry(cxl_mbox->features,
							     &CXL_FEAT_PATROL_SCRUB_UUID);
		if (IS_ERR(feat_entry))
			return -EOPNOTSUPP;

		if (!(le32_to_cpu(feat_entry->flags) & CXL_FEAT_ENTRY_FLAG_CHANGABLE))
			return -EOPNOTSUPP;
	}

	cxl_ps_ctx = devm_kzalloc(&cxlmd->dev, sizeof(*cxl_ps_ctx), GFP_KERNEL);
	if (!cxl_ps_ctx)
		return -ENOMEM;

	*cxl_ps_ctx = (struct cxl_patrol_scrub_context) {
		.get_feat_size = le16_to_cpu(feat_entry->get_feat_size),
		.set_feat_size = le16_to_cpu(feat_entry->set_feat_size),
		.get_version = feat_entry->get_feat_ver,
		.set_version = feat_entry->set_feat_ver,
		.effects = le16_to_cpu(feat_entry->effects),
		.instance = scrub_inst,
	};
	if (cxlr)
		cxl_ps_ctx->cxlr = cxlr;
	else
		cxl_ps_ctx->cxlmd = cxlmd;

	ras_feature->ft_type = RAS_FEAT_SCRUB;
	ras_feature->instance = cxl_ps_ctx->instance;
	ras_feature->scrub_ops = &cxl_ps_scrub_ops;
	ras_feature->ctx = cxl_ps_ctx;

	return 0;
}

static int cxl_memdev_ecs_init(struct cxl_memdev *cxlmd,
			       struct edac_dev_feature *ras_feature)
{
	struct cxl_dev_state *cxlds = cxlmd->cxlds;
	struct cxl_mailbox *cxl_mbox = &cxlds->cxl_mbox;
	struct cxl_ecs_context *cxl_ecs_ctx;
	struct cxl_feat_entry *feat_entry;
	int num_media_frus;

	feat_entry = cxl_get_supported_feature_entry(cxl_mbox->features,
						     &CXL_FEAT_ECS_UUID);
	if (IS_ERR(feat_entry))
		return -EOPNOTSUPP;

	if (!(le32_to_cpu(feat_entry->flags) & CXL_FEAT_ENTRY_FLAG_CHANGABLE))
		return -EOPNOTSUPP;

	num_media_frus = (le16_to_cpu(feat_entry->get_feat_size) -
				sizeof(struct cxl_ecs_rd_attrs)) /
				sizeof(struct cxl_ecs_fru_rd_attrs);
	if (!num_media_frus)
		return -EOPNOTSUPP;

	cxl_ecs_ctx = devm_kzalloc(&cxlmd->dev, sizeof(*cxl_ecs_ctx),
				   GFP_KERNEL);
	if (!cxl_ecs_ctx)
		return -ENOMEM;

	*cxl_ecs_ctx = (struct cxl_ecs_context) {
		.get_feat_size = le16_to_cpu(feat_entry->get_feat_size),
		.set_feat_size = le16_to_cpu(feat_entry->set_feat_size),
		.get_version = feat_entry->get_feat_ver,
		.set_version = feat_entry->set_feat_ver,
		.effects = le16_to_cpu(feat_entry->effects),
		.num_media_frus = num_media_frus,
		.cxlmd = cxlmd,
	};

	ras_feature->ft_type = RAS_FEAT_ECS;
	ras_feature->ecs_ops = &cxl_ecs_ops;
	ras_feature->ctx = cxl_ecs_ctx;
	ras_feature->ecs_info.num_media_frus = num_media_frus;

	return 0;
}

int cxl_mem_ras_features_init(struct cxl_memdev *cxlmd, struct cxl_region *cxlr)
{
	struct edac_dev_feature ras_features[CXL_DEV_NUM_RAS_FEATURES];
	char cxl_dev_name[CXL_DEV_NAME_LEN];
	int num_ras_features = 0;
	u8 scrub_inst = 0;
	int rc;

	rc = cxl_memdev_scrub_init(cxlmd, cxlr, &ras_features[num_ras_features],
				   scrub_inst);
	if (rc == -EOPNOTSUPP)
		goto feat_scrub_done;
	if (rc < 0)
		return rc;

	scrub_inst++;
	num_ras_features++;

feat_scrub_done:
	if (cxlr) {
		snprintf(cxl_dev_name, sizeof(cxl_dev_name),
			 "cxl_region%d", cxlr->id);
		goto feat_register;
	} else {
		snprintf(cxl_dev_name, sizeof(cxl_dev_name),
			 "%s_%s", "cxl", dev_name(&cxlmd->dev));
	}

	rc = cxl_memdev_ecs_init(cxlmd, &ras_features[num_ras_features]);
	if (rc == -EOPNOTSUPP)
		goto feat_ecs_done;
	if (rc < 0)
		return rc;

	num_ras_features++;

feat_ecs_done:
feat_register:
	return edac_dev_register(&cxlmd->dev, cxl_dev_name, NULL,
				 num_ras_features, ras_features);
}
EXPORT_SYMBOL_NS_GPL(cxl_mem_ras_features_init, "CXL");
