{
  "module_name": "rtw8822c.h",
  "hash_id": "10f457019e9fe5530e9a10fd3f1c5035f3d3d5ddf64b83d0d0d45e64aa192acd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw88/rtw8822c.h",
  "human_readable_source": " \n \n\n#ifndef __RTW8822C_H__\n#define __RTW8822C_H__\n\n#include <asm/byteorder.h>\n\nstruct rtw8822cu_efuse {\n\tu8 res0[0x30];\t\t\t \n\tu8 vid[2];\t\t\t \n\tu8 pid[2];\n\tu8 res1[3];\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 res2[0x3d];\n};\n\nstruct rtw8822cs_efuse {\n\tu8 res0[0x4a];\t\t\t \n\tu8 mac_addr[ETH_ALEN];\t\t \n} __packed;\n\nstruct rtw8822ce_efuse {\n\tu8 mac_addr[ETH_ALEN];\t\t \n\tu8 vender_id[2];\n\tu8 device_id[2];\n\tu8 sub_vender_id[2];\n\tu8 sub_device_id[2];\n\tu8 pmc[2];\n\tu8 exp_device_cap[2];\n\tu8 msi_cap;\n\tu8 ltr_cap;\t\t\t \n\tu8 exp_link_control[2];\n\tu8 link_cap[4];\n\tu8 link_control[2];\n\tu8 serial_number[8];\n\tu8 res0:2;\t\t\t \n\tu8 ltr_en:1;\n\tu8 res1:2;\n\tu8 obff:2;\n\tu8 res2:3;\n\tu8 obff_cap:2;\n\tu8 res3:4;\n\tu8 class_code[3];\n\tu8 res4;\n\tu8 pci_pm_L1_2_supp:1;\n\tu8 pci_pm_L1_1_supp:1;\n\tu8 aspm_pm_L1_2_supp:1;\n\tu8 aspm_pm_L1_1_supp:1;\n\tu8 L1_pm_substates_supp:1;\n\tu8 res5:3;\n\tu8 port_common_mode_restore_time;\n\tu8 port_t_power_on_scale:2;\n\tu8 res6:1;\n\tu8 port_t_power_on_value:5;\n\tu8 res7;\n};\n\nstruct rtw8822c_efuse {\n\t__le16 rtl_id;\n\tu8 res0[0x0e];\n\n\t \n\tstruct rtw_txpwr_idx txpwr_idx_table[4];\n\n\tu8 channel_plan;\t\t \n\tu8 xtal_k;\n\tu8 res1;\n\tu8 iqk_lck;\n\tu8 res2[5];\t\t\t \n\tu8 rf_board_option;\n\tu8 rf_feature_option;\n\tu8 rf_bt_setting;\n\tu8 eeprom_version;\n\tu8 eeprom_customer_id;\n\tu8 tx_bb_swing_setting_2g;\n\tu8 tx_bb_swing_setting_5g;\n\tu8 tx_pwr_calibrate_rate;\n\tu8 rf_antenna_option;\t\t \n\tu8 rfe_option;\n\tu8 country_code[2];\n\tu8 res3[3];\n\tu8 path_a_thermal;\t\t \n\tu8 path_b_thermal;\n\tu8 res4[2];\n\tu8 rx_gain_gap_2g_ofdm;\n\tu8 res5;\n\tu8 rx_gain_gap_2g_cck;\n\tu8 res6;\n\tu8 rx_gain_gap_5gl;\n\tu8 res7;\n\tu8 rx_gain_gap_5gm;\n\tu8 res8;\n\tu8 rx_gain_gap_5gh;\n\tu8 res9;\n\tu8 res10[0x42];\n\tunion {\n\t\tstruct rtw8822ce_efuse e;\n\t\tstruct rtw8822cu_efuse u;\n\t\tstruct rtw8822cs_efuse s;\n\t};\n};\n\nenum rtw8822c_dpk_agc_phase {\n\tRTW_DPK_GAIN_CHECK,\n\tRTW_DPK_GAIN_LARGE,\n\tRTW_DPK_GAIN_LESS,\n\tRTW_DPK_GL_LARGE,\n\tRTW_DPK_GL_LESS,\n\tRTW_DPK_LOSS_CHECK,\n\tRTW_DPK_AGC_OUT,\n};\n\nenum rtw8822c_dpk_one_shot_action {\n\tRTW_DPK_CAL_PWR,\n\tRTW_DPK_GAIN_LOSS,\n\tRTW_DPK_DO_DPK,\n\tRTW_DPK_DPK_ON,\n\tRTW_DPK_DAGC,\n\tRTW_DPK_ACTION_MAX\n};\n\nvoid rtw8822c_parse_tbl_dpk(struct rtw_dev *rtwdev,\n\t\t\t    const struct rtw_table *tbl);\n\nextern const struct rtw_chip_info rtw8822c_hw_spec;\n\n#define RTW_DECL_TABLE_DPK(name)\t\t\t\\\nconst struct rtw_table name ## _tbl = {\t\t\t\\\n\t.data = name,\t\t\t\t\t\\\n\t.size = ARRAY_SIZE(name),\t\t\t\\\n\t.parse = rtw8822c_parse_tbl_dpk,\t\t\\\n}\n\n#define DACK_PATH_8822C\t\t2\n#define DACK_REG_8822C\t\t16\n#define DACK_RF_8822C\t\t1\n#define DACK_SN_8822C\t\t100\n\n \n#define GET_PHY_STAT_P0_PWDB_A(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))\n#define GET_PHY_STAT_P0_PWDB_B(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(7, 0))\n#define GET_PHY_STAT_P0_GAIN_A(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(21, 16))\n#define GET_PHY_STAT_P0_CHANNEL(phy_stat)\t\t\t\t       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(23, 16))\n#define GET_PHY_STAT_P0_GAIN_B(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(29, 24))\n\n \n#define GET_PHY_STAT_P1_PWDB_A(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(15, 8))\n#define GET_PHY_STAT_P1_PWDB_B(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x00), GENMASK(23, 16))\n#define GET_PHY_STAT_P1_L_RXSC(phy_stat)                                       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(11, 8))\n#define GET_PHY_STAT_P1_HT_RXSC(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(15, 12))\n#define GET_PHY_STAT_P1_CHANNEL(phy_stat)\t\t\t\t       \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x01), GENMASK(23, 16))\n#define GET_PHY_STAT_P1_RXEVM_A(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(7, 0))\n#define GET_PHY_STAT_P1_RXEVM_B(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x04), GENMASK(15, 8))\n#define GET_PHY_STAT_P1_CFO_TAIL_A(phy_stat)                                 \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(7, 0))\n#define GET_PHY_STAT_P1_CFO_TAIL_B(phy_stat)                                 \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x05), GENMASK(15, 8))\n#define GET_PHY_STAT_P1_RXSNR_A(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x06), GENMASK(7, 0))\n#define GET_PHY_STAT_P1_RXSNR_B(phy_stat)                                      \\\n\tle32_get_bits(*((__le32 *)(phy_stat) + 0x06), GENMASK(15, 8))\n\n#define RTW8822C_EDCCA_MAX\t0x7f\n#define REG_ANAPARLDO_POW_MAC\t0x0029\n#define BIT_LDOE25_PON\t\tBIT(0)\n#define XCAP_MASK\t\tGENMASK(6, 0)\n#define CFO_TRK_ENABLE_TH\t20\n#define CFO_TRK_STOP_TH\t\t10\n#define CFO_TRK_ADJ_TH\t\t10\n\n#define REG_TXDFIR0\t\t0x808\n#define REG_DFIRBW\t\t0x810\n#define REG_ANTMAP0\t\t0x820\n#define BIT_ANT_PATH\t\tGENMASK(1, 0)\n#define REG_ANTMAP\t\t0x824\n#define REG_EDCCA_DECISION\t0x844\n#define BIT_EDCCA_OPTION\tGENMASK(30, 29)\n#define REG_DYMPRITH\t\t0x86c\n#define REG_DYMENTH0\t\t0x870\n#define REG_DYMENTH\t\t0x874\n#define REG_SBD\t\t\t0x88c\n#define BITS_SUBTUNE\t\tGENMASK(15, 12)\n#define REG_DYMTHMIN\t\t0x8a4\n\n#define REG_TXBWCTL\t\t0x9b0\n#define REG_TXCLK\t\t0x9b4\n\n#define REG_SCOTRK\t\t0xc30\n#define REG_MRCM\t\t0xc38\n#define REG_AGCSWSH\t\t0xc44\n#define REG_ANTWTPD\t\t0xc54\n#define REG_PT_CHSMO\t\t0xcbc\n#define BIT_PT_OPT\t\tBIT(21)\n\n#define REG_ORITXCODE\t\t0x1800\n#define BIT_PATH_EN\t\tBIT(31)\n#define REG_3WIRE\t\t0x180c\n#define BIT_DIS_SHARERX_TXGAT\tBIT(27)\n#define BIT_3WIRE_TX_EN\t\tBIT(0)\n#define BIT_3WIRE_RX_EN\t\tBIT(1)\n#define BIT_3WIRE_EN\t\tGENMASK(1, 0)\n#define BIT_3WIRE_PI_ON\t\tBIT(28)\n#define REG_ANAPAR_A\t\t0x1830\n#define BIT_ANAPAR_UPDATE\tBIT(29)\n#define REG_RFTXEN_GCK_A\t0x1864\n#define BIT_RFTXEN_GCK_FORCE_ON\tBIT(31)\n#define REG_DIS_SHARE_RX_A\t0x186c\n#define BIT_TX_SCALE_0DB\tBIT(7)\n#define REG_RXAGCCTL0\t\t0x18ac\n#define BITS_RXAGC_CCK\t\tGENMASK(15, 12)\n#define BITS_RXAGC_OFDM\t\tGENMASK(8, 4)\n#define REG_DCKA_I_0\t\t0x18bc\n#define REG_DCKA_I_1\t\t0x18c0\n#define REG_DCKA_Q_0\t\t0x18d8\n#define REG_DCKA_Q_1\t\t0x18dc\n\n#define REG_CCKSB\t\t0x1a00\n#define BIT_BBMODE\t\tGENMASK(2, 1)\n#define REG_RXCCKSEL\t\t0x1a04\n#define REG_BGCTRL\t\t0x1a14\n#define BITS_RX_IQ_WEIGHT\t(BIT(8) | BIT(9))\n#define REG_TXF0\t\t0x1a20\n#define REG_TXF1\t\t0x1a24\n#define REG_TXF2\t\t0x1a28\n#define REG_CCANRX\t\t0x1a2c\n#define BIT_CCK_FA_RST\t\t(BIT(14) | BIT(15))\n#define BIT_OFDM_FA_RST\t\t(BIT(12) | BIT(13))\n#define REG_CCK_FACNT\t\t0x1a5c\n#define REG_CCKTXONLY\t\t0x1a80\n#define BIT_BB_CCK_CHECK_EN\tBIT(18)\n#define REG_TXF3\t\t0x1a98\n#define REG_TXF4\t\t0x1a9c\n#define REG_TXF5\t\t0x1aa0\n#define REG_TXF6\t\t0x1aac\n#define REG_TXF7\t\t0x1ab0\n#define REG_CCK_SOURCE\t\t0x1abc\n#define BIT_NBI_EN\t\tBIT(30)\n\n#define REG_NCTL0\t\t0x1b00\n#define BIT_SEL_PATH\t\tGENMASK(2, 1)\n#define BIT_SUBPAGE\t\tGENMASK(3, 0)\n#define REG_DPD_CTL0_S0\t\t0x1b04\n#define BIT_GS_PWSF\t\tGENMASK(27, 0)\n#define REG_DPD_CTL1_S0\t\t0x1b08\n#define BIT_DPD_EN\t\tBIT(31)\n#define BIT_PS_EN\t\tBIT(7)\n#define REG_IQKSTAT\t\t0x1b10\n#define REG_IQK_CTL1\t\t0x1b20\n#define BIT_TX_CFIR\t\tGENMASK(31, 30)\n#define BIT_CFIR_EN\t\tGENMASK(26, 24)\n#define BIT_BYPASS_DPD\t\tBIT(25)\n\n#define REG_TX_TONE_IDX\t\t0x1b2c\n#define REG_DPD_LUT0\t\t0x1b44\n#define BIT_GLOSS_DB\t\tGENMASK(14, 12)\n#define REG_DPD_CTL0_S1\t\t0x1b5c\n#define REG_DPD_CTL1_S1\t\t0x1b60\n#define REG_DPD_AGC\t\t0x1b67\n#define REG_TABLE_SEL\t\t0x1b98\n#define BIT_I_GAIN\t\tGENMASK(19, 16)\n#define BIT_GAIN_RST\t\tBIT(15)\n#define BIT_Q_GAIN_SEL\t\tGENMASK(14, 12)\n#define BIT_Q_GAIN\t\tGENMASK(11, 0)\n#define REG_TX_GAIN_SET\t\t0x1b9c\n#define BIT_GAPK_RPT_IDX\tGENMASK(11, 8)\n#define REG_DPD_CTL0\t\t0x1bb4\n#define REG_SINGLE_TONE_SW\t0x1bb8\n#define BIT_IRQ_TEST_MODE\tBIT(20)\n#define REG_R_CONFIG\t\t0x1bcc\n#define BIT_INNER_LB\t\tBIT(21)\n#define BIT_IQ_SWITCH\t\tGENMASK(5, 0)\n#define BIT_2G_SWING\t\t0x2d\n#define BIT_5G_SWING\t\t0x36\n#define REG_RXSRAM_CTL\t\t0x1bd4\n#define BIT_RPT_EN\t\tBIT(21)\n#define BIT_RPT_SEL\t\tGENMASK(20, 16)\n#define BIT_DPD_CLK\t\tGENMASK(7, 4)\n#define REG_DPD_CTL11\t\t0x1be4\n#define REG_DPD_CTL12\t\t0x1be8\n#define REG_DPD_CTL15\t\t0x1bf4\n#define REG_DPD_CTL16\t\t0x1bf8\n#define REG_STAT_RPT\t\t0x1bfc\n#define BIT_RPT_DGAIN\t\tGENMASK(27, 16)\n#define BIT_GAPK_RPT0\t\tGENMASK(3, 0)\n#define BIT_GAPK_RPT1\t\tGENMASK(7, 4)\n#define BIT_GAPK_RPT2\t\tGENMASK(11, 8)\n#define BIT_GAPK_RPT3\t\tGENMASK(15, 12)\n#define BIT_GAPK_RPT4\t\tGENMASK(19, 16)\n#define BIT_GAPK_RPT5\t\tGENMASK(23, 20)\n#define BIT_GAPK_RPT6\t\tGENMASK(27, 24)\n#define BIT_GAPK_RPT7\t\tGENMASK(31, 28)\n\n#define REG_TXANT\t\t0x1c28\n#define REG_IQK_CTRL\t\t0x1c38\n#define REG_ENCCK\t\t0x1c3c\n#define BIT_CCK_BLK_EN\t\tBIT(1)\n#define BIT_CCK_OFDM_BLK_EN\t(BIT(0) | BIT(1))\n#define REG_CCAMSK\t\t0x1c80\n#define REG_RSTB\t\t0x1c90\n#define BIT_RSTB_3WIRE\t\tBIT(8)\n#define REG_CH_DELAY_EXTR2\t0x1cd0\n#define BIT_TST_IQK2SET_SRC\tBIT(31)\n#define BIT_EN_IOQ_IQK_DPK\tBIT(30)\n#define BIT_IQK_DPK_RESET_SRC\tBIT(29)\n#define BIT_IQK_DPK_CLOCK_SRC\tBIT(28)\n\n#define REG_RX_BREAK\t\t0x1d2c\n#define BIT_COM_RX_GCK_EN\tBIT(31)\n#define REG_RXFNCTL\t\t0x1d30\n#define REG_CCA_OFF\t\t0x1d58\n#define BIT_CCA_ON_BY_PW\tGENMASK(11, 3)\n#define REG_RXIGI\t\t0x1d70\n\n#define REG_ENFN\t\t0x1e24\n#define BIT_IQK_DPK_EN\t\tBIT(17)\n#define REG_TXANTSEG\t\t0x1e28\n#define BIT_ANTSEG\t\tGENMASK(3, 0)\n#define REG_TXLGMAP\t\t0x1e2c\n#define REG_CCKPATH\t\t0x1e5c\n#define REG_TX_FIFO\t\t0x1e70\n#define BIT_STOP_TX\t\tGENMASK(3, 0)\n#define REG_CNT_CTRL\t\t0x1eb4\n#define BIT_ALL_CNT_RST\t\tBIT(25)\n\n#define REG_OFDM_FACNT\t\t0x2d00\n#define REG_OFDM_FACNT1\t\t0x2d04\n#define REG_OFDM_FACNT2\t\t0x2d08\n#define REG_OFDM_FACNT3\t\t0x2d0c\n#define REG_OFDM_FACNT4\t\t0x2d10\n#define REG_OFDM_FACNT5\t\t0x2d20\n#define REG_RPT_CIP\t\t0x2d9c\n#define BIT_RPT_CIP_STATUS\tGENMASK(7, 0)\n#define REG_OFDM_TXCNT\t\t0x2de0\n\n#define REG_ORITXCODE2\t\t0x4100\n#define REG_3WIRE2\t\t0x410c\n#define REG_ANAPAR_B\t\t0x4130\n#define REG_RFTXEN_GCK_B\t0x4164\n#define REG_DIS_SHARE_RX_B\t0x416c\n#define BIT_EXT_TIA_BW\t\tBIT(1)\n#define REG_RXAGCCTL\t\t0x41ac\n#define REG_DCKB_I_0\t\t0x41bc\n#define REG_DCKB_I_1\t\t0x41c0\n#define REG_DCKB_Q_0\t\t0x41d8\n#define REG_DCKB_Q_1\t\t0x41dc\n\n#define RF_MODE_TRXAGC\t\t0x00\n#define BIT_RF_MODE\t\tGENMASK(19, 16)\n#define BIT_RXAGC\t\tGENMASK(9, 5)\n#define BIT_TXAGC\t\tGENMASK(4, 0)\n#define RF_RXAGC_OFFSET\t\t0x19\n#define RF_BW_TRXBB\t\t0x1a\n#define BIT_TX_CCK_IND\t\tBIT(16)\n#define BIT_BW_TXBB\t\tGENMASK(14, 12)\n#define BIT_BW_RXBB\t\tGENMASK(11, 10)\n#define BIT_DBG_CCK_CCA\t\tBIT(1)\n#define RF_TX_GAIN_OFFSET\t0x55\n#define BIT_BB_GAIN\t\tGENMASK(18, 14)\n#define BIT_RF_GAIN\t\tGENMASK(4, 2)\n#define RF_TX_GAIN\t\t0x56\n#define BIT_GAIN_TXBB\t\tGENMASK(4, 0)\n#define RF_IDAC\t\t\t0x58\n#define BIT_TX_MODE\t\tGENMASK(19, 8)\n#define RF_TX_RESULT\t\t0x5f\n#define BIT_GAIN_TX_PAD_H\tGENMASK(11, 8)\n#define BIT_GAIN_TX_PAD_L\tGENMASK(7, 4)\n#define RF_PA\t\t\t0x60\n#define RF_PABIAS_2G_MASK\tGENMASK(15, 12)\n#define RF_PABIAS_5G_MASK\tGENMASK(19, 16)\n#define RF_TXA_LB_SW\t\t0x63\n#define BIT_TXA_LB_ATT\t\tGENMASK(15, 14)\n#define BIT_LB_SW\t\tGENMASK(13, 12)\n#define BIT_LB_ATT\t\tGENMASK(4, 2)\n#define RF_RXG_GAIN\t\t0x87\n#define BIT_RXG_GAIN\t\tBIT(18)\n#define RF_RXA_MIX_GAIN\t\t0x8a\n#define BIT_RXA_MIX_GAIN\tGENMASK(4, 3)\n#define RF_EXT_TIA_BW\t\t0x8f\n#define BIT_PW_EXT_TIA\t\tBIT(1)\n#define RF_DIS_BYPASS_TXBB\t0x9e\n#define BIT_TXBB\t\tBIT(10)\n#define BIT_TIA_BYPASS\t\tBIT(5)\n#define RF_DEBUG\t\t0xde\n#define BIT_DE_PWR_TRIM\t\tBIT(19)\n#define BIT_DE_TX_GAIN\t\tBIT(16)\n#define BIT_DE_TRXBW\t\tBIT(2)\n\n#define PPG_THERMAL_B\t\t0x1b0\n#define RF_THEMAL_MASK\t\tGENMASK(19, 16)\n#define PPG_2GH_TXAB\t\t0x1d2\n#define PPG_2G_A_MASK\t\tGENMASK(3, 0)\n#define PPG_2G_B_MASK\t\tGENMASK(7, 4)\n#define PPG_2GL_TXAB\t\t0x1d4\n#define PPG_PABIAS_2GB\t\t0x1d5\n#define PPG_PABIAS_2GA\t\t0x1d6\n#define PPG_PABIAS_MASK\t\tGENMASK(3, 0)\n#define PPG_PABIAS_5GB\t\t0x1d7\n#define PPG_PABIAS_5GA\t\t0x1d8\n#define PPG_5G_MASK\t\tGENMASK(4, 0)\n#define PPG_5GH1_TXB\t\t0x1db\n#define PPG_5GH1_TXA\t\t0x1dc\n#define PPG_5GM2_TXB\t\t0x1df\n#define PPG_5GM2_TXA\t\t0x1e0\n#define PPG_5GM1_TXB\t\t0x1e3\n#define PPG_5GM1_TXA\t\t0x1e4\n#define PPG_5GL2_TXB\t\t0x1e7\n#define PPG_5GL2_TXA\t\t0x1e8\n#define PPG_5GL1_TXB\t\t0x1eb\n#define PPG_5GL1_TXA\t\t0x1ec\n#define PPG_2GM_TXAB\t\t0x1ee\n#define PPG_THERMAL_A\t\t0x1ef\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}