<pre>name: hdlconvertor_p736
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv</a>' to AST representation.
Generating RTLIL representation for module `\tb3'.
Warning: Identifier `\out_a' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:6</a>.
Warning: Identifier `\in_a' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:6</a>.
Warning: Identifier `\clk' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:6</a>.
Warning: Identifier `\out_b' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:8</a>.
Warning: Identifier `\in_b' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:8</a>.
Warning: Identifier `\out_c' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.
Warning: Identifier `\in_c' is implicitly declared at <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv.html#l-9" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p736.sv:9</a>.
Successfully finished Verilog frontend.
</pre>