 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Sat Nov 10 19:35:55 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_coeff_fb_i_1/Q_reg[23]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/reg_ret0/Q_reg[13]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_coeff_fb_i_1/Q_reg[23]/CK (DFFR_X1)              0.00       0.00 r
  DP/reg_coeff_fb_i_1/Q_reg[23]/Q (DFFR_X1)               0.11       0.11 r
  DP/mult_204/a[23] (iir_filter_DW_mult_tc_1)             0.00       0.11 r
  DP/mult_204/U2097/ZN (INV_X1)                           0.04       0.15 f
  DP/mult_204/U1577/ZN (XNOR2_X1)                         0.06       0.21 f
  DP/mult_204/U2287/ZN (NAND2_X1)                         0.03       0.24 r
  DP/mult_204/U2199/ZN (INV_X1)                           0.03       0.27 f
  DP/mult_204/U2192/ZN (INV_X1)                           0.04       0.31 r
  DP/mult_204/U2627/ZN (OAI22_X1)                         0.04       0.35 f
  DP/mult_204/U2418/ZN (OR2_X1)                           0.06       0.41 f
  DP/mult_204/U661/CO (FA_X1)                             0.09       0.50 f
  DP/mult_204/U649/CO (FA_X1)                             0.11       0.61 f
  DP/mult_204/U637/CO (FA_X1)                             0.11       0.71 f
  DP/mult_204/U627/S (FA_X1)                              0.13       0.85 r
  DP/mult_204/U626/S (FA_X1)                              0.12       0.97 f
  DP/mult_204/U2077/ZN (NOR2_X1)                          0.05       1.01 r
  DP/mult_204/U2416/ZN (OAI21_X1)                         0.03       1.05 f
  DP/mult_204/U2325/ZN (AOI21_X1)                         0.06       1.10 r
  DP/mult_204/U2680/ZN (OAI21_X1)                         0.04       1.14 f
  DP/mult_204/U2444/ZN (AOI21_X1)                         0.09       1.24 r
  DP/mult_204/U2726/ZN (OAI21_X1)                         0.04       1.28 f
  DP/mult_204/U2452/ZN (XNOR2_X1)                         0.06       1.33 f
  DP/mult_204/product[35] (iir_filter_DW_mult_tc_1)       0.00       1.33 f
  DP/reg_ret0/Q_reg[13]/D (DFFR_X1)                       0.01       1.34 f
  data arrival time                                                  1.34

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/reg_ret0/Q_reg[13]/CK (DFFR_X1)                      0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.45


1
