<stg><name>toplevel</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="5">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="11">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="12" to="13">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="14" to="15">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="15" to="16">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="16" to="17">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="17" to="18">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="18" to="19">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="20">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="20" to="21">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="22">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="22" to="23">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="23" to="24">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="24" to="25">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="25" to="26">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="26" to="27">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="27" to="28">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="28" to="29">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="29" to="30">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="30" to="31">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="31" to="32">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="32" to="33">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="33" to="34">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="34" to="35">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="35" to="36">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="36" to="37">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="37" to="38">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="38" to="39">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="39" to="40">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="40" to="41">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="41" to="42">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:8  %tmp_V_42 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:9  store i32 %tmp_V_42, i32* @inputdata_V_0, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:10  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:11  store i32 %tmp_V_1, i32* @inputdata_V_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:12  %tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:13  store i32 %tmp_V_2, i32* @inputdata_V_2, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:14  %tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:15  store i32 %tmp_V_3, i32* @inputdata_V_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:16  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:17  store i32 %tmp_V_4, i32* @inputdata_V_4, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:88  %tmp3 = add i32 %tmp_V_42, %tmp_V_1

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:89  %tmp5 = add i32 %tmp_V_3, %tmp_V_4

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:90  %tmp4 = add i32 %tmp5, %tmp_V_2

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:91  %tmp2 = add i32 %tmp4, %tmp3

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:128  %total_V_2 = sub i32 %tmp_V_42, %tmp_V_1

]]></node>
<StgValue><ssdm name="total_V_2"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:129  %total_V_2_1 = sub i32 %total_V_2, %tmp_V_2

]]></node>
<StgValue><ssdm name="total_V_2_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:130  %total_V_2_2 = sub i32 %total_V_2_1, %tmp_V_3

]]></node>
<StgValue><ssdm name="total_V_2_2"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:131  %total_V_2_3 = sub i32 %total_V_2_2, %tmp_V_4

]]></node>
<StgValue><ssdm name="total_V_2_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:18  %tmp_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:19  store i32 %tmp_V_5, i32* @inputdata_V_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:20  %tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:21  store i32 %tmp_V_6, i32* @inputdata_V_6, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:92  %tmp7 = add i32 %tmp_V_5, %tmp_V_6

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:132  %total_V_2_4 = sub i32 %total_V_2_3, %tmp_V_5

]]></node>
<StgValue><ssdm name="total_V_2_4"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:133  %total_V_2_5 = sub i32 %total_V_2_4, %tmp_V_6

]]></node>
<StgValue><ssdm name="total_V_2_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:22  %tmp_V_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:23  store i32 %tmp_V_7, i32* @inputdata_V_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="70" st_id="9" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:24  %tmp_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:25  store i32 %tmp_V_8, i32* @inputdata_V_8, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:26  %tmp_V_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:27  store i32 %tmp_V_9, i32* @inputdata_V_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:93  %tmp9 = add i32 %tmp_V_8, %tmp_V_9

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:94  %tmp8 = add i32 %tmp9, %tmp_V_7

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:95  %tmp6 = add i32 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:96  %tmp1 = add i32 %tmp6, %tmp2

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:134  %total_V_2_6 = sub i32 %total_V_2_5, %tmp_V_7

]]></node>
<StgValue><ssdm name="total_V_2_6"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:135  %total_V_2_7 = sub i32 %total_V_2_6, %tmp_V_8

]]></node>
<StgValue><ssdm name="total_V_2_7"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:136  %total_V_2_8 = sub i32 %total_V_2_7, %tmp_V_9

]]></node>
<StgValue><ssdm name="total_V_2_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:28  %tmp_V_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:29  store i32 %tmp_V_10, i32* @inputdata_V_10, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:30  %tmp_V_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:31  store i32 %tmp_V_11, i32* @inputdata_V_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:97  %tmp12 = add i32 %tmp_V_10, %tmp_V_11

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:137  %total_V_2_9 = sub i32 %total_V_2_8, %tmp_V_10

]]></node>
<StgValue><ssdm name="total_V_2_9"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:138  %total_V_2_s = sub i32 %total_V_2_9, %tmp_V_11

]]></node>
<StgValue><ssdm name="total_V_2_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:32  %tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:33  store i32 %tmp_V_12, i32* @inputdata_V_12, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="90" st_id="14" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:34  %tmp_V_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:35  store i32 %tmp_V_13, i32* @inputdata_V_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="92" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:36  %tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:37  store i32 %tmp_V_14, i32* @inputdata_V_14, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:98  %tmp14 = add i32 %tmp_V_13, %tmp_V_14

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:99  %tmp13 = add i32 %tmp14, %tmp_V_12

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:100  %tmp11 = add i32 %tmp13, %tmp12

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:139  %total_V_2_10 = sub i32 %total_V_2_s, %tmp_V_12

]]></node>
<StgValue><ssdm name="total_V_2_10"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:140  %total_V_2_11 = sub i32 %total_V_2_10, %tmp_V_13

]]></node>
<StgValue><ssdm name="total_V_2_11"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:141  %total_V_2_12 = sub i32 %total_V_2_11, %tmp_V_14

]]></node>
<StgValue><ssdm name="total_V_2_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:38  %tmp_V_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:39  store i32 %tmp_V_15, i32* @inputdata_V_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="102" st_id="17" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:40  %tmp_V_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:41  store i32 %tmp_V_16, i32* @inputdata_V_16, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:101  %tmp16 = add i32 %tmp_V_15, %tmp_V_16

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:142  %total_V_2_13 = sub i32 %total_V_2_12, %tmp_V_15

]]></node>
<StgValue><ssdm name="total_V_2_13"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:143  %total_V_2_14 = sub i32 %total_V_2_13, %tmp_V_16

]]></node>
<StgValue><ssdm name="total_V_2_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="107" st_id="18" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:42  %tmp_V_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:43  store i32 %tmp_V_17, i32* @inputdata_V_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="109" st_id="19" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:44  %tmp_V_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="110" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:45  store i32 %tmp_V_18, i32* @inputdata_V_18, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="111" st_id="20" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:46  %tmp_V_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:47  store i32 %tmp_V_19, i32* @inputdata_V_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:102  %tmp18 = add i32 %tmp_V_18, %tmp_V_19

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:103  %tmp17 = add i32 %tmp18, %tmp_V_17

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:104  %tmp15 = add i32 %tmp17, %tmp16

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:105  %tmp10 = add i32 %tmp15, %tmp11

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:144  %total_V_2_15 = sub i32 %total_V_2_14, %tmp_V_17

]]></node>
<StgValue><ssdm name="total_V_2_15"/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:145  %total_V_2_16 = sub i32 %total_V_2_15, %tmp_V_18

]]></node>
<StgValue><ssdm name="total_V_2_16"/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:146  %total_V_2_17 = sub i32 %total_V_2_16, %tmp_V_19

]]></node>
<StgValue><ssdm name="total_V_2_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:48  %tmp_V_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:49  store i32 %tmp_V_20, i32* @inputdata_V_20, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:106  %tmp = add i32 %tmp10, %tmp1

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="123" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:50  %tmp_V_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="124" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:51  store i32 %tmp_V_21, i32* @inputdata_V_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:107  %tmp22 = add i32 %tmp_V_20, %tmp_V_21

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="126" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:147  %total_V_2_18 = sub i32 %total_V_2_17, %tmp_V_20

]]></node>
<StgValue><ssdm name="total_V_2_18"/></StgValue>
</operation>

<operation id="127" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:148  %total_V_2_19 = sub i32 %total_V_2_18, %tmp_V_21

]]></node>
<StgValue><ssdm name="total_V_2_19"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="128" st_id="23" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:52  %tmp_V_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="129" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:53  store i32 %tmp_V_22, i32* @inputdata_V_22, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="130" st_id="24" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:54  %tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:55  store i32 %tmp_V_23, i32* @inputdata_V_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="132" st_id="25" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:56  %tmp_V_24 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="133" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:57  store i32 %tmp_V_24, i32* @inputdata_V_24, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:108  %tmp24 = add i32 %tmp_V_23, %tmp_V_24

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="135" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:109  %tmp23 = add i32 %tmp24, %tmp_V_22

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="136" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:110  %tmp21 = add i32 %tmp23, %tmp22

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="137" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:149  %total_V_2_20 = sub i32 %total_V_2_19, %tmp_V_22

]]></node>
<StgValue><ssdm name="total_V_2_20"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:150  %total_V_2_21 = sub i32 %total_V_2_20, %tmp_V_23

]]></node>
<StgValue><ssdm name="total_V_2_21"/></StgValue>
</operation>

<operation id="139" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:151  %total_V_2_22 = sub i32 %total_V_2_21, %tmp_V_24

]]></node>
<StgValue><ssdm name="total_V_2_22"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="140" st_id="26" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:58  %tmp_V_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="141" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:59  store i32 %tmp_V_25, i32* @inputdata_V_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="142" st_id="27" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:60  %tmp_V_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61  store i32 %tmp_V_26, i32* @inputdata_V_26, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:111  %tmp26 = add i32 %tmp_V_25, %tmp_V_26

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="145" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:152  %total_V_2_23 = sub i32 %total_V_2_22, %tmp_V_25

]]></node>
<StgValue><ssdm name="total_V_2_23"/></StgValue>
</operation>

<operation id="146" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:153  %total_V_2_24 = sub i32 %total_V_2_23, %tmp_V_26

]]></node>
<StgValue><ssdm name="total_V_2_24"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="147" st_id="28" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:62  %tmp_V_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63  store i32 %tmp_V_27, i32* @inputdata_V_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="149" st_id="29" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:64  %tmp_V_28 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65  store i32 %tmp_V_28, i32* @inputdata_V_28, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="151" st_id="30" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:66  %tmp_V_29 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="152" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67  store i32 %tmp_V_29, i32* @inputdata_V_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:112  %tmp28 = add i32 %tmp_V_28, %tmp_V_29

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="154" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:113  %tmp27 = add i32 %tmp28, %tmp_V_27

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="155" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:114  %tmp25 = add i32 %tmp27, %tmp26

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="156" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:115  %tmp20 = add i32 %tmp25, %tmp21

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="157" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:154  %total_V_2_25 = sub i32 %total_V_2_24, %tmp_V_27

]]></node>
<StgValue><ssdm name="total_V_2_25"/></StgValue>
</operation>

<operation id="158" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:155  %total_V_2_26 = sub i32 %total_V_2_25, %tmp_V_28

]]></node>
<StgValue><ssdm name="total_V_2_26"/></StgValue>
</operation>

<operation id="159" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:156  %total_V_2_27 = sub i32 %total_V_2_26, %tmp_V_29

]]></node>
<StgValue><ssdm name="total_V_2_27"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="160" st_id="31" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:68  %tmp_V_30 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="161" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69  store i32 %tmp_V_30, i32* @inputdata_V_30, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="162" st_id="32" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70  %tmp_V_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="163" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71  store i32 %tmp_V_31, i32* @inputdata_V_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:116  %tmp31 = add i32 %tmp_V_30, %tmp_V_31

]]></node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="165" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:157  %total_V_2_28 = sub i32 %total_V_2_27, %tmp_V_30

]]></node>
<StgValue><ssdm name="total_V_2_28"/></StgValue>
</operation>

<operation id="166" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:158  %total_V_2_29 = sub i32 %total_V_2_28, %tmp_V_31

]]></node>
<StgValue><ssdm name="total_V_2_29"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="167" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72  %tmp_V_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="168" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73  store i32 %tmp_V_32, i32* @inputdata_V_32, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="169" st_id="34" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74  %tmp_V_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="170" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75  store i32 %tmp_V_33, i32* @inputdata_V_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="171" st_id="35" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:76  %tmp_V_34 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="172" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:77  store i32 %tmp_V_34, i32* @inputdata_V_34, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:117  %tmp33 = add i32 %tmp_V_33, %tmp_V_34

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="174" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:118  %tmp32 = add i32 %tmp33, %tmp_V_32

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="175" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:119  %tmp30 = add i32 %tmp32, %tmp31

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="176" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:159  %total_V_2_30 = sub i32 %total_V_2_29, %tmp_V_32

]]></node>
<StgValue><ssdm name="total_V_2_30"/></StgValue>
</operation>

<operation id="177" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:160  %total_V_2_31 = sub i32 %total_V_2_30, %tmp_V_33

]]></node>
<StgValue><ssdm name="total_V_2_31"/></StgValue>
</operation>

<operation id="178" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:161  %total_V_2_32 = sub i32 %total_V_2_31, %tmp_V_34

]]></node>
<StgValue><ssdm name="total_V_2_32"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="179" st_id="36" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:78  %tmp_V_35 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="180" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:79  store i32 %tmp_V_35, i32* @inputdata_V_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="181" st_id="37" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:80  %tmp_V_36 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:81  store i32 %tmp_V_36, i32* @inputdata_V_36, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:120  %tmp35 = add i32 %tmp_V_35, %tmp_V_36

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="184" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:162  %total_V_2_33 = sub i32 %total_V_2_32, %tmp_V_35

]]></node>
<StgValue><ssdm name="total_V_2_33"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:163  %total_V_2_34 = sub i32 %total_V_2_33, %tmp_V_36

]]></node>
<StgValue><ssdm name="total_V_2_34"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="186" st_id="38" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:82  %tmp_V_37 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="187" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:83  store i32 %tmp_V_37, i32* @inputdata_V_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="188" st_id="39" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:84  %tmp_V_38 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:85  store i32 %tmp_V_38, i32* @inputdata_V_38, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="190" st_id="40" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:86  %tmp_V_39 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:87  store i32 %tmp_V_39, i32* @inputdata_V_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:121  %tmp37 = add i32 %tmp_V_38, %tmp_V_39

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="193" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:122  %tmp36 = add i32 %tmp37, %tmp_V_37

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="194" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:123  %tmp34 = add i32 %tmp36, %tmp35

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="195" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:124  %tmp29 = add i32 %tmp34, %tmp30

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="196" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:164  %total_V_2_35 = sub i32 %total_V_2_34, %tmp_V_37

]]></node>
<StgValue><ssdm name="total_V_2_35"/></StgValue>
</operation>

<operation id="197" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:165  %total_V_2_36 = sub i32 %total_V_2_35, %tmp_V_38

]]></node>
<StgValue><ssdm name="total_V_2_36"/></StgValue>
</operation>

<operation id="198" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:166  %tmp_V = sub i32 %total_V_2_36, %tmp_V_39

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="199" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:125  %tmp19 = add i32 %tmp29, %tmp20

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="200" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:126  %tmp_V_41 = add i32 %tmp19, %tmp

]]></node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="201" st_id="41" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:127  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_41)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="202" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !294

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !298

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.preheader:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str2, [11 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
.preheader:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str2, [11 x i8]* @p_str3, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="42" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:167  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0">
<![CDATA[
.preheader:168  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
