set ::env(PROJECT_NAME) fpga_cf
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/fpga_cf/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/fpga_cf/rtl/topv5_simple.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
