

================================================================
== Vivado HLS Report for 'stream_deconv_1'
================================================================
* Date:           Thu Oct 18 23:41:52 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        stream_deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7879|  7879|  7879|  7879|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- L_Buf      |    10|    10|         2|          1|          1|    10|    yes   |
        |- Loop 2     |   288|   288|        33|         32|          1|     9|    yes   |
        |- L_OH       |  7576|  7576|      1894|          -|          -|     4|    no    |
        | + L_OH.1    |    32|    32|         2|          1|          1|    32|    yes   |
        | + L_OW      |  1568|  1568|       392|          -|          -|     4|    no    |
        |  ++ L_OC    |   355|   355|        46|         10|          1|    32|    yes   |
        |  ++ L_OW.2  |    32|    32|         2|          1|          1|    32|    yes   |
        | + L_OH.3    |   288|   288|        33|         32|          1|     9|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|     10|       -|      -|
|Expression       |        -|      -|       0|   1165|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    2077|   1582|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    660|
|Register         |        0|      -|    1036|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    3113|   3439|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+----------------------+---------+-------+------+------+
    |deconv_sdiv_30ns_bkb_U60  |deconv_sdiv_30ns_bkb  |        0|      0|  2077|  1582|
    +--------------------------+----------------------+---------+-------+------+------+
    |Total                     |                      |        0|      0|  2077|  1582|
    +--------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |deconv_mul_mul_18cud_U61  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U62  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U63  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U64  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U65  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U66  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U67  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U68  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U69  |deconv_mul_mul_18cud  |  i0 * i1  |
    |deconv_mul_mul_18cud_U70  |deconv_mul_mul_18cud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |ic_V_fu_373_p2                      |     +    |      0|  0|  13|           4|           1|
    |oc_V_5_fu_761_p2                    |     +    |      0|  0|  15|           6|           1|
    |oc_V_6_fu_996_p2                    |     +    |      0|  0|  15|           6|           1|
    |oc_V_fu_737_p2                      |     +    |      0|  0|  15|           6|           1|
    |oh_V_fu_725_p2                      |     +    |      0|  0|  12|           3|           1|
    |ow_V_3_fu_1008_p2                   |     +    |      0|  0|  13|           4|           1|
    |ow_V_4_fu_749_p2                    |     +    |      0|  0|  12|           3|           1|
    |ow_V_fu_673_p2                      |     +    |      0|  0|  13|           4|           1|
    |tmp103_fu_901_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp104_fu_905_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp105_fu_909_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp106_fu_914_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp107_fu_806_p2                    |     +    |      0|  0|  25|          18|          18|
    |tmp108_fu_920_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp109_fu_924_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp110_fu_928_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp111_fu_933_p2                    |     +    |      0|  0|  11|          18|          18|
    |tmp_V_52_fu_939_p2                  |     +    |      0|  0|  11|          18|          18|
    |op_V_read_assign_37_fu_943_p2       |     -    |      0|  0|  11|          18|          18|
    |ap_block_pp0_stage0_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage10_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_01001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage0_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage1_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp3_stage2_11001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp4_stage0_01001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp5_stage0_01001           |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp5_stage10_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state100_pp5_stage6_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp1_stage5_iter0   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state41_pp2_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state46_pp3_stage2_iter0   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state89_pp3_stage5_iter4   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state92_pp4_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_667_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_719_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |exitcond3_fu_731_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |exitcond4_fu_743_p2                 |   icmp   |      0|  0|   9|           3|           4|
    |exitcond5_fu_1002_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_fu_755_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |exitcond7_fu_990_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |exitcond_fu_367_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |sel_tmp1_fu_409_p2                  |   icmp   |      0|  0|   9|           4|           2|
    |sel_tmp2_fu_385_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp3_fu_415_p2                  |   icmp   |      0|  0|   9|           4|           2|
    |sel_tmp4_fu_391_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp5_fu_421_p2                  |   icmp   |      0|  0|   9|           4|           1|
    |sel_tmp6_fu_397_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp7_fu_427_p2                  |   icmp   |      0|  0|   9|           4|           1|
    |sel_tmp8_fu_403_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |sel_tmp_fu_379_p2                   |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp3_stage5_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   8|           1|           1|
    |ap_block_state45_pp3_stage1_iter0   |    or    |      0|  0|   8|           1|           1|
    |or_cond1_fu_439_p2                  |    or    |      0|  0|   8|           1|           1|
    |or_cond2_fu_445_p2                  |    or    |      0|  0|   8|           1|           1|
    |or_cond3_fu_451_p2                  |    or    |      0|  0|   8|           1|           1|
    |or_cond4_fu_465_p2                  |    or    |      0|  0|   8|           1|           1|
    |or_cond5_fu_471_p2                  |    or    |      0|  0|   8|           1|           1|
    |or_cond6_fu_477_p2                  |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_433_p2                   |    or    |      0|  0|   8|           1|           1|
    |in_buf_9_V_11_fu_619_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_13_fu_635_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_17_fu_643_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_18_fu_651_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_19_fu_659_p3             |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_1_fu_499_p3              |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_3_fu_531_p3              |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_5_fu_555_p3              |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_7_fu_579_p3              |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_9_fu_595_p3              |  select  |      0|  0|  18|           1|          18|
    |in_buf_9_V_fu_483_p3                |  select  |      0|  0|  18|           1|          18|
    |newSel10_fu_603_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel11_fu_611_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel12_fu_627_p3                  |  select  |      0|  0|  18|           1|          18|
    |newSel1_fu_563_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel2_fu_491_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel3_fu_571_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel4_fu_507_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel5_fu_515_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel6_fu_523_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel7_fu_587_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel8_fu_539_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel9_fu_547_p3                   |  select  |      0|  0|  18|           1|          18|
    |newSel_fu_457_p3                    |  select  |      0|  0|  18|           1|          18|
    |tmp_V_55_fu_977_p3                  |  select  |      0|  0|  17|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp4                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp5                       |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp4_iter1             |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp5_iter1             |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1165|         370|         754|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  381|         87|    1|         87|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter4  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp5_iter1  |   15|          3|    1|          3|
    |bias_V_V_blk_n           |    9|          2|    1|          2|
    |kernel_0_V_V_blk_n       |    9|          2|    1|          2|
    |mean_V_V_blk_n           |    9|          2|    1|          2|
    |p_1_phi_fu_294_p4        |    9|          2|    4|          8|
    |p_1_reg_290              |    9|          2|    4|          8|
    |p_2_reg_301              |    9|          2|    3|          6|
    |p_3_reg_312              |    9|          2|    6|         12|
    |p_4_reg_323              |    9|          2|    3|          6|
    |p_5_phi_fu_360_p4        |    9|          2|    4|          8|
    |p_5_reg_356              |    9|          2|    4|          8|
    |p_6_phi_fu_338_p4        |    9|          2|    6|         12|
    |p_6_reg_334              |    9|          2|    6|         12|
    |p_7_reg_345              |    9|          2|    6|         12|
    |p_s_phi_fu_282_p4        |    9|          2|    4|          8|
    |p_s_reg_278              |    9|          2|    4|          8|
    |std_V_V_blk_n            |    9|          2|    1|          2|
    |stream_i_V_V_blk_n       |    9|          2|    1|          2|
    |stream_o_0_V_V_blk_n     |    9|          2|    1|          2|
    |stream_o_0_V_V_din       |   15|          3|   18|         54|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  660|        147|   87|        282|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |agg_result_V_i1_reg_1248            |  18|   0|   18|          0|
    |agg_result_V_i2_reg_1253            |  18|   0|   18|          0|
    |agg_result_V_i3_reg_1263            |  18|   0|   18|          0|
    |agg_result_V_i4_reg_1268            |  18|   0|   18|          0|
    |agg_result_V_i5_reg_1273            |  18|   0|   18|          0|
    |agg_result_V_i6_reg_1278            |  18|   0|   18|          0|
    |agg_result_V_i7_reg_1283            |  18|   0|   18|          0|
    |agg_result_V_i8_reg_1288            |  18|   0|   18|          0|
    |agg_result_V_i9_reg_1293            |  18|   0|   18|          0|
    |agg_result_V_i_reg_1233             |  18|   0|   18|          0|
    |ap_CS_fsm                           |  86|   0|   86|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1             |   1|   0|    1|          0|
    |ap_reg_pp3_iter1_tmp_V_53_reg_1238  |  18|   0|   18|          0|
    |ap_reg_pp3_iter1_tmp_V_54_reg_1243  |  18|   0|   18|          0|
    |exitcond1_reg_1133                  |   1|   0|    1|          0|
    |exitcond3_reg_1201                  |   1|   0|    1|          0|
    |exitcond5_reg_1327                  |   1|   0|    1|          0|
    |exitcond6_reg_1219                  |   1|   0|    1|          0|
    |exitcond7_reg_1318                  |   1|   0|    1|          0|
    |exitcond_reg_1074                   |   1|   0|    1|          0|
    |ic_V_reg_1078                       |   4|   0|    4|          0|
    |in_buf_9_V_10_reg_242               |  18|   0|   18|          0|
    |in_buf_9_V_12_reg_254               |  18|   0|   18|          0|
    |in_buf_9_V_14_reg_266               |  18|   0|   18|          0|
    |in_buf_9_V_16_reg_182               |  18|   0|   18|          0|
    |in_buf_9_V_2_reg_194                |  18|   0|   18|          0|
    |in_buf_9_V_4_reg_206                |  18|   0|   18|          0|
    |in_buf_9_V_6_reg_218                |  18|   0|   18|          0|
    |in_buf_9_V_8_reg_230                |  18|   0|   18|          0|
    |oc_V_5_reg_1223                     |   6|   0|    6|          0|
    |oh_V_reg_1196                       |   3|   0|    3|          0|
    |op_V_read_assign_36_reg_170         |  18|   0|   18|          0|
    |op_V_read_assign_s_reg_158          |  18|   0|   18|          0|
    |ow_V_3_reg_1331                     |   4|   0|    4|          0|
    |ow_V_4_reg_1214                     |   3|   0|    3|          0|
    |ow_V_reg_1137                       |   4|   0|    4|          0|
    |p_1_reg_290                         |   4|   0|    4|          0|
    |p_2_reg_301                         |   3|   0|    3|          0|
    |p_3_reg_312                         |   6|   0|    6|          0|
    |p_4_reg_323                         |   3|   0|    3|          0|
    |p_5_reg_356                         |   4|   0|    4|          0|
    |p_6_reg_334                         |   6|   0|    6|          0|
    |p_7_reg_345                         |   6|   0|    6|          0|
    |p_s_reg_278                         |   4|   0|    4|          0|
    |tmp106_reg_1298                     |  18|   0|   18|          0|
    |tmp107_reg_1258                     |  18|   0|   18|          0|
    |tmp111_reg_1303                     |  18|   0|   18|          0|
    |tmp_V_53_reg_1238                   |  18|   0|   18|          0|
    |tmp_V_54_reg_1243                   |  18|   0|   18|          0|
    |tmp_V_reg_1228                      |  18|   0|   18|          0|
    |tmp_i11_cast_reg_1147               |  30|   0|   30|          0|
    |tmp_i16_cast_reg_1152               |  30|   0|   30|          0|
    |tmp_i21_cast_reg_1157               |  30|   0|   30|          0|
    |tmp_i26_cast_reg_1162               |  30|   0|   30|          0|
    |tmp_i31_cast_reg_1167               |  30|   0|   30|          0|
    |tmp_i36_cast_reg_1172               |  30|   0|   30|          0|
    |tmp_i41_cast_reg_1177               |  30|   0|   30|          0|
    |tmp_i46_cast_reg_1182               |  30|   0|   30|          0|
    |tmp_i51_cast_reg_1187               |  30|   0|   30|          0|
    |tmp_i_cast_reg_1142                 |  30|   0|   30|          0|
    |exitcond6_reg_1219                  |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |1036|  32|  973|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | stream_deconv_1 | return value |
|stream_i_V_V_dout      |  in |   18|   ap_fifo  |   stream_i_V_V  |    pointer   |
|stream_i_V_V_empty_n   |  in |    1|   ap_fifo  |   stream_i_V_V  |    pointer   |
|stream_i_V_V_read      | out |    1|   ap_fifo  |   stream_i_V_V  |    pointer   |
|kernel_0_V_V_dout      |  in |   18|   ap_fifo  |   kernel_0_V_V  |    pointer   |
|kernel_0_V_V_empty_n   |  in |    1|   ap_fifo  |   kernel_0_V_V  |    pointer   |
|kernel_0_V_V_read      | out |    1|   ap_fifo  |   kernel_0_V_V  |    pointer   |
|bias_V_V_dout          |  in |   18|   ap_fifo  |     bias_V_V    |    pointer   |
|bias_V_V_empty_n       |  in |    1|   ap_fifo  |     bias_V_V    |    pointer   |
|bias_V_V_read          | out |    1|   ap_fifo  |     bias_V_V    |    pointer   |
|mean_V_V_dout          |  in |   18|   ap_fifo  |     mean_V_V    |    pointer   |
|mean_V_V_empty_n       |  in |    1|   ap_fifo  |     mean_V_V    |    pointer   |
|mean_V_V_read          | out |    1|   ap_fifo  |     mean_V_V    |    pointer   |
|std_V_V_dout           |  in |   18|   ap_fifo  |     std_V_V     |    pointer   |
|std_V_V_empty_n        |  in |    1|   ap_fifo  |     std_V_V     |    pointer   |
|std_V_V_read           | out |    1|   ap_fifo  |     std_V_V     |    pointer   |
|stream_o_0_V_V_din     | out |   18|   ap_fifo  |  stream_o_0_V_V |    pointer   |
|stream_o_0_V_V_full_n  |  in |    1|   ap_fifo  |  stream_o_0_V_V |    pointer   |
|stream_o_0_V_V_write   | out |    1|   ap_fifo  |  stream_o_0_V_V |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

