// Seed: 966151068
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output wire id_2
);
  logic [-1 'h0 : -1] id_4;
  ;
  wire id_5;
endmodule
module module_1 (
    output uwire id_0,
    output supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    output supply1 id_8,
    input tri0 id_9,
    inout wire id_10,
    input wire id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
