Analysis & Synthesis report for dvi_int_test
Thu Mar 28 22:25:44 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Registers Removed During Synthesis
  7. Removed Registers Triggering Further Register Optimizations
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Parameter Settings for User Entity Instance: dvi_stripes:c1|control_generator:control_gen
 10. Parameter Settings for User Entity Instance: dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component
 11. Parameter Settings for User Entity Instance: dvi_intervention:c2|pll25to250:pll|altpll:altpll_component
 12. Parameter Settings for User Entity Instance: dvi_intervention:c2|control_detector:control_0
 13. altpll Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "dvi_intervention:c2|tmds_encoder:tmds2"
 15. Port Connectivity Checks: "dvi_intervention:c2|antiserializer:aser_2"
 16. Port Connectivity Checks: "dvi_intervention:c2|tmds_encoder:tmds1"
 17. Port Connectivity Checks: "dvi_intervention:c2|antiserializer:aser_1"
 18. Port Connectivity Checks: "dvi_intervention:c2|tmds_encoder:tmds0"
 19. Port Connectivity Checks: "dvi_intervention:c2|antiserializer:aser_0"
 20. Port Connectivity Checks: "dvi_intervention:c2|control_detector:control_0"
 21. Port Connectivity Checks: "dvi_stripes:c1|tmds_encoder:tmds2"
 22. Port Connectivity Checks: "dvi_stripes:c1|tmds_encoder:tmds1"
 23. Port Connectivity Checks: "dvi_stripes:c1|control_generator:control_gen"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 28 22:25:44 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; dvi_int_test                                ;
; Top-level Entity Name              ; dvi_int_test                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; dvi_int_test       ; dvi_int_test       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |dvi_int_test|dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228 ; pll50to250.vhd  ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |dvi_int_test|dvi_intervention:c2|pll25to250:pll                             ; pll25to250.vhd  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+-------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                     ;
+-------------------------------------------------------------+------------------------------------------------------------------------+
; dvi_intervention:c2|tmds_encoder:tmds2|disp[0]              ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|tmds_encoder:tmds1|disp[0]              ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|tmds_encoder:tmds0|disp[0]              ; Stuck at GND due to stuck port data_in                                 ;
; dvi_stripes:c1|tmds_encoder:tmds2|disp[0]                   ; Stuck at GND due to stuck port data_in                                 ;
; dvi_stripes:c1|tmds_encoder:tmds1|disp[0]                   ; Stuck at GND due to stuck port data_in                                 ;
; dvi_stripes:c1|tmds_encoder:tmds0|disp[0]                   ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|tmds_encoder:tmds2|disp[1..4]           ; Lost fanout                                                            ;
; dvi_intervention:c2|tmds_encoder:tmds1|disp[1..4]           ; Lost fanout                                                            ;
; dvi_intervention:c2|tmds_encoder:tmds0|disp[1..4]           ; Lost fanout                                                            ;
; dvi_intervention:c2|antiserializer:aser_1|\serial:count[3]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[3] ;
; dvi_intervention:c2|antiserializer:aser_2|\serial:count[3]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[3] ;
; dvi_intervention:c2|serializer:serial0|count[3]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[3] ;
; dvi_intervention:c2|serializer:serial1|count[3]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[3] ;
; dvi_intervention:c2|serializer:serial2|count[3]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[3] ;
; dvi_intervention:c2|antiserializer:aser_1|\serial:count[2]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[2] ;
; dvi_intervention:c2|antiserializer:aser_2|\serial:count[2]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[2] ;
; dvi_intervention:c2|serializer:serial0|count[2]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[2] ;
; dvi_intervention:c2|serializer:serial1|count[2]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[2] ;
; dvi_intervention:c2|serializer:serial2|count[2]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[2] ;
; dvi_intervention:c2|antiserializer:aser_1|\serial:count[1]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[1] ;
; dvi_intervention:c2|antiserializer:aser_2|\serial:count[1]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[1] ;
; dvi_intervention:c2|serializer:serial0|count[1]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[1] ;
; dvi_intervention:c2|serializer:serial1|count[1]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[1] ;
; dvi_intervention:c2|serializer:serial2|count[1]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[1] ;
; dvi_intervention:c2|antiserializer:aser_1|\serial:count[0]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[0] ;
; dvi_intervention:c2|antiserializer:aser_2|\serial:count[0]  ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[0] ;
; dvi_intervention:c2|serializer:serial0|count[0]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[0] ;
; dvi_intervention:c2|serializer:serial1|count[0]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[0] ;
; dvi_intervention:c2|serializer:serial2|count[0]             ; Merged with dvi_intervention:c2|antiserializer:aser_0|\serial:count[0] ;
; dvi_stripes:c1|serializer:serial1|count[3]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[3]                 ;
; dvi_stripes:c1|serializer:serial2|count[3]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[3]                 ;
; dvi_stripes:c1|serializer:serial1|count[2]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[2]                 ;
; dvi_stripes:c1|serializer:serial2|count[2]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[2]                 ;
; dvi_stripes:c1|serializer:serial1|count[1]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[1]                 ;
; dvi_stripes:c1|serializer:serial2|count[1]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[1]                 ;
; dvi_stripes:c1|serializer:serial1|count[0]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[0]                 ;
; dvi_stripes:c1|serializer:serial2|count[0]                  ; Merged with dvi_stripes:c1|serializer:serial0|count[0]                 ;
; dvi_intervention:c2|antiserializer:aser_0|internal[0..8]    ; Stuck at GND due to stuck port clock_enable                            ;
; dvi_intervention:c2|antiserializer:aser_1|internal[0..8]    ; Stuck at GND due to stuck port clock_enable                            ;
; dvi_intervention:c2|antiserializer:aser_2|internal[0..8]    ; Stuck at GND due to stuck port clock_enable                            ;
; dvi_intervention:c2|antiserializer:aser_0|dout[0..8]        ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|antiserializer:aser_1|dout[0..8]        ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|antiserializer:aser_2|dout[0..8]        ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial1|internal[0,1,3,5,7]  ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial2|internal[0,1,3,5,7]  ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|control_detector:control_0|Vactive_mini ; Stuck at GND due to stuck port clock                                   ;
; dvi_intervention:c2|antiserializer:aser_1|dout[9]           ; Lost fanout                                                            ;
; dvi_intervention:c2|antiserializer:aser_1|internal[9]       ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial1|dout                      ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial1|internal[0..9]            ; Lost fanout                                                            ;
; dvi_intervention:c2|antiserializer:aser_2|dout[9]           ; Lost fanout                                                            ;
; dvi_intervention:c2|antiserializer:aser_2|internal[9]       ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial2|dout                      ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial2|internal[0..9]            ; Lost fanout                                                            ;
; dvi_intervention:c2|control_detector:control_0|Vcount[0..9] ; Stuck at GND due to stuck port clock                                   ;
; dvi_intervention:c2|antiserializer:aser_0|dout[9]           ; Lost fanout                                                            ;
; dvi_intervention:c2|antiserializer:aser_0|internal[9]       ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial0|dout                      ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial0|internal[0..9]            ; Lost fanout                                                            ;
; dvi_intervention:c2|serializer:serial0|internal[0,1]        ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[2]          ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[3]          ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[4]          ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[5]          ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[6]          ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[7]          ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[8]          ; Stuck at GND due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial0|internal[9]          ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial1|internal[2,4,6,8,9]  ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|serializer:serial2|internal[2,4,6,8,9]  ; Stuck at VCC due to stuck port data_in                                 ;
; dvi_intervention:c2|control_detector:control_0|Hactive_mini ; Lost fanout                                                            ;
; dvi_intervention:c2|control_detector:control_0|Hcount[0..9] ; Lost fanout                                                            ;
; dvi_stripes:c1|serializer:serial0|count[0..3]               ; Lost fanout                                                            ;
; dvi_stripes:c1|control_generator:control_gen|Vsync          ; Lost fanout                                                            ;
; dvi_stripes:c1|control_generator:control_gen|Hsync          ; Lost fanout                                                            ;
; dvi_stripes:c1|image_generator:image_gen|line_counter[0..8] ; Lost fanout                                                            ;
; dvi_stripes:c1|control_generator:control_gen|Vactive        ; Lost fanout                                                            ;
; dvi_stripes:c1|control_generator:control_gen|Hactive        ; Lost fanout                                                            ;
; dvi_stripes:c1|tmds_encoder:tmds0|disp[1..4]                ; Lost fanout                                                            ;
; dvi_stripes:c1|tmds_encoder:tmds1|disp[1..4]                ; Lost fanout                                                            ;
; dvi_stripes:c1|tmds_encoder:tmds2|disp[1..4]                ; Lost fanout                                                            ;
; dvi_stripes:c1|control_generator:control_gen|Vcount[0..9]   ; Lost fanout                                                            ;
; dvi_stripes:c1|control_generator:control_gen|Hcount[0..9]   ; Lost fanout                                                            ;
; dvi_intervention:c2|serializer:serial2|dout                 ; Merged with dvi_intervention:c2|serializer:serial1|dout                ;
; Total Number of Removed Registers = 241                     ;                                                                        ;
+-------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+-------------------------------------------------------+--------------------------------+-------------------------------------------------------------+
; Register name                                         ; Reason for Removal             ; Registers Removed due to This Register                      ;
+-------------------------------------------------------+--------------------------------+-------------------------------------------------------------+
; dvi_intervention:c2|antiserializer:aser_1|internal[0] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[0],          ;
;                                                       ; due to stuck port clock_enable ; dvi_stripes:c1|serializer:serial1|dout,                     ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[1],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[0],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[3],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[2],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[5],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[4],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[7],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[8],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial1|internal[9],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|count[1],                 ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|count[0],                 ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|count[2],                 ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|count[3],                 ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[8],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[7],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[6],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[5],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[2],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[1],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[0],   ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds1|disp[3],                  ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds1|disp[2],                  ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds1|disp[1]                   ;
; dvi_intervention:c2|antiserializer:aser_2|internal[0] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[0],          ;
;                                                       ; due to stuck port clock_enable ; dvi_stripes:c1|serializer:serial2|dout,                     ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[1],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[0],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[3],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[2],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[5],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[4],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[7],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[8],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial2|internal[9],              ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[4],   ;
;                                                       ;                                ; dvi_stripes:c1|image_generator:image_gen|line_counter[3],   ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds2|disp[3],                  ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds2|disp[2],                  ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds2|disp[1]                   ;
; dvi_intervention:c2|antiserializer:aser_0|internal[6] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[6],          ;
;                                                       ; due to stuck port clock_enable ; dvi_stripes:c1|serializer:serial0|dout,                     ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[1],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[0],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[3],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[2],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[5],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[4],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[7],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[8],              ;
;                                                       ;                                ; dvi_stripes:c1|serializer:serial0|internal[9],              ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[8],         ;
;                                                       ;                                ; dvi_stripes:c1|control_generator:control_gen|Vsync,         ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds0|disp[3],                  ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds0|disp[2]                   ;
; dvi_intervention:c2|tmds_encoder:tmds2|disp[0]        ; Stuck at GND                   ; dvi_intervention:c2|tmds_encoder:tmds2|disp[4],             ;
;                                                       ; due to stuck port data_in      ; dvi_intervention:c2|serializer:serial2|internal[0],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[1],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[3],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[5],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[7],         ;
;                                                       ;                                ; dvi_intervention:c2|antiserializer:aser_2|dout[9],          ;
;                                                       ;                                ; dvi_intervention:c2|antiserializer:aser_2|internal[9],      ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[2],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[4],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[6],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial2|internal[9],         ;
;                                                       ;                                ; dvi_intervention:c2|control_detector:control_0|Hactive_mini ;
; dvi_intervention:c2|tmds_encoder:tmds1|disp[0]        ; Stuck at GND                   ; dvi_intervention:c2|tmds_encoder:tmds1|disp[4],             ;
;                                                       ; due to stuck port data_in      ; dvi_intervention:c2|serializer:serial1|internal[0],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[1],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[3],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[5],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[7],         ;
;                                                       ;                                ; dvi_intervention:c2|antiserializer:aser_1|dout[9],          ;
;                                                       ;                                ; dvi_intervention:c2|antiserializer:aser_1|internal[9],      ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[2],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[4],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[6],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial1|internal[9]          ;
; dvi_intervention:c2|tmds_encoder:tmds0|disp[0]        ; Stuck at GND                   ; dvi_intervention:c2|tmds_encoder:tmds0|disp[4],             ;
;                                                       ; due to stuck port data_in      ; dvi_intervention:c2|antiserializer:aser_0|dout[9],          ;
;                                                       ;                                ; dvi_intervention:c2|antiserializer:aser_0|internal[9],      ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[0],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[1],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[2],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[3],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[4],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[5],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[6],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[7],         ;
;                                                       ;                                ; dvi_intervention:c2|serializer:serial0|internal[9]          ;
; dvi_stripes:c1|tmds_encoder:tmds2|disp[0]             ; Stuck at GND                   ; dvi_stripes:c1|control_generator:control_gen|Vactive,       ;
;                                                       ; due to stuck port data_in      ; dvi_stripes:c1|control_generator:control_gen|Hactive,       ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds2|disp[4]                   ;
; dvi_stripes:c1|tmds_encoder:tmds0|disp[0]             ; Stuck at GND                   ; dvi_stripes:c1|control_generator:control_gen|Hsync,         ;
;                                                       ; due to stuck port data_in      ; dvi_stripes:c1|tmds_encoder:tmds0|disp[4],                  ;
;                                                       ;                                ; dvi_stripes:c1|tmds_encoder:tmds0|disp[1]                   ;
; dvi_intervention:c2|antiserializer:aser_2|internal[8] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[8],          ;
;                                                       ; due to stuck port clock_enable ; dvi_intervention:c2|serializer:serial2|internal[8]          ;
; dvi_intervention:c2|antiserializer:aser_1|internal[8] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[8],          ;
;                                                       ; due to stuck port clock_enable ; dvi_intervention:c2|serializer:serial1|internal[8]          ;
; dvi_stripes:c1|tmds_encoder:tmds1|disp[0]             ; Stuck at GND                   ; dvi_stripes:c1|tmds_encoder:tmds1|disp[4]                   ;
;                                                       ; due to stuck port data_in      ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[5] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[5]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[4] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[4]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[3] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[3]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[2] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[2]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[1] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[1]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[0] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[0]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[7] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[7]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[3] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[3]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[4] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[4]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[5] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[5]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[6] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[6]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[7] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[7]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[2] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[2]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_0|internal[8] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_0|dout[8]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[1] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[1]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[2] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[2]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[3] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[3]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[4] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[4]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[5] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[5]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[6] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[6]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_2|internal[7] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_2|dout[7]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
; dvi_intervention:c2|antiserializer:aser_1|internal[1] ; Stuck at GND                   ; dvi_intervention:c2|antiserializer:aser_1|dout[1]           ;
;                                                       ; due to stuck port clock_enable ;                                                             ;
+-------------------------------------------------------+--------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |dvi_int_test|dvi_intervention:c2|serializer:serial1|dout ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |dvi_int_test|dvi_stripes:c1|serializer:serial2|dout      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0|disp[1]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds1|disp[1]   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds2|disp[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dvi_int_test|dvi_intervention:c2|tmds_encoder:tmds0|dout ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |dvi_int_test|dvi_stripes:c1|tmds_encoder:tmds0|dout      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |dvi_int_test|dvi_stripes:c1|image_generator:image_gen|B  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_stripes:c1|control_generator:control_gen ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; Ha             ; 96    ; Signed Integer                                                   ;
; Hb             ; 144   ; Signed Integer                                                   ;
; Hc             ; 784   ; Signed Integer                                                   ;
; Hd             ; 800   ; Signed Integer                                                   ;
; Va             ; 2     ; Signed Integer                                                   ;
; Vb             ; 35    ; Signed Integer                                                   ;
; Vc             ; 515   ; Signed Integer                                                   ;
; Vd             ; 525   ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                                 ;
+-------------------------------+------------------------------+----------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                                              ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll50to250 ; Untyped                                                              ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                              ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                              ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                              ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                              ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                              ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                              ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                              ;
; LOCK_LOW                      ; 1                            ; Untyped                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                              ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                              ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                              ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                              ;
; BANDWIDTH                     ; 0                            ; Untyped                                                              ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                              ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                              ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                              ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                              ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                              ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                              ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                              ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                              ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                              ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                                              ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                                              ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                                              ;
; CLK0_MULTIPLY_BY              ; 5                            ; Signed Integer                                                       ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                              ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                              ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                              ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                              ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                              ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                              ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                                              ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                                              ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                                              ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                                                       ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                              ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                              ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                              ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                              ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                              ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                              ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                              ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                                              ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                              ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                              ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                              ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                              ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                              ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                              ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                              ;
; VCO_MIN                       ; 0                            ; Untyped                                                              ;
; VCO_MAX                       ; 0                            ; Untyped                                                              ;
; VCO_CENTER                    ; 0                            ; Untyped                                                              ;
; PFD_MIN                       ; 0                            ; Untyped                                                              ;
; PFD_MAX                       ; 0                            ; Untyped                                                              ;
; M_INITIAL                     ; 0                            ; Untyped                                                              ;
; M                             ; 0                            ; Untyped                                                              ;
; N                             ; 1                            ; Untyped                                                              ;
; M2                            ; 1                            ; Untyped                                                              ;
; N2                            ; 1                            ; Untyped                                                              ;
; SS                            ; 1                            ; Untyped                                                              ;
; C0_HIGH                       ; 0                            ; Untyped                                                              ;
; C1_HIGH                       ; 0                            ; Untyped                                                              ;
; C2_HIGH                       ; 0                            ; Untyped                                                              ;
; C3_HIGH                       ; 0                            ; Untyped                                                              ;
; C4_HIGH                       ; 0                            ; Untyped                                                              ;
; C5_HIGH                       ; 0                            ; Untyped                                                              ;
; C6_HIGH                       ; 0                            ; Untyped                                                              ;
; C7_HIGH                       ; 0                            ; Untyped                                                              ;
; C8_HIGH                       ; 0                            ; Untyped                                                              ;
; C9_HIGH                       ; 0                            ; Untyped                                                              ;
; C0_LOW                        ; 0                            ; Untyped                                                              ;
; C1_LOW                        ; 0                            ; Untyped                                                              ;
; C2_LOW                        ; 0                            ; Untyped                                                              ;
; C3_LOW                        ; 0                            ; Untyped                                                              ;
; C4_LOW                        ; 0                            ; Untyped                                                              ;
; C5_LOW                        ; 0                            ; Untyped                                                              ;
; C6_LOW                        ; 0                            ; Untyped                                                              ;
; C7_LOW                        ; 0                            ; Untyped                                                              ;
; C8_LOW                        ; 0                            ; Untyped                                                              ;
; C9_LOW                        ; 0                            ; Untyped                                                              ;
; C0_INITIAL                    ; 0                            ; Untyped                                                              ;
; C1_INITIAL                    ; 0                            ; Untyped                                                              ;
; C2_INITIAL                    ; 0                            ; Untyped                                                              ;
; C3_INITIAL                    ; 0                            ; Untyped                                                              ;
; C4_INITIAL                    ; 0                            ; Untyped                                                              ;
; C5_INITIAL                    ; 0                            ; Untyped                                                              ;
; C6_INITIAL                    ; 0                            ; Untyped                                                              ;
; C7_INITIAL                    ; 0                            ; Untyped                                                              ;
; C8_INITIAL                    ; 0                            ; Untyped                                                              ;
; C9_INITIAL                    ; 0                            ; Untyped                                                              ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                              ;
; C0_PH                         ; 0                            ; Untyped                                                              ;
; C1_PH                         ; 0                            ; Untyped                                                              ;
; C2_PH                         ; 0                            ; Untyped                                                              ;
; C3_PH                         ; 0                            ; Untyped                                                              ;
; C4_PH                         ; 0                            ; Untyped                                                              ;
; C5_PH                         ; 0                            ; Untyped                                                              ;
; C6_PH                         ; 0                            ; Untyped                                                              ;
; C7_PH                         ; 0                            ; Untyped                                                              ;
; C8_PH                         ; 0                            ; Untyped                                                              ;
; C9_PH                         ; 0                            ; Untyped                                                              ;
; L0_HIGH                       ; 1                            ; Untyped                                                              ;
; L1_HIGH                       ; 1                            ; Untyped                                                              ;
; G0_HIGH                       ; 1                            ; Untyped                                                              ;
; G1_HIGH                       ; 1                            ; Untyped                                                              ;
; G2_HIGH                       ; 1                            ; Untyped                                                              ;
; G3_HIGH                       ; 1                            ; Untyped                                                              ;
; E0_HIGH                       ; 1                            ; Untyped                                                              ;
; E1_HIGH                       ; 1                            ; Untyped                                                              ;
; E2_HIGH                       ; 1                            ; Untyped                                                              ;
; E3_HIGH                       ; 1                            ; Untyped                                                              ;
; L0_LOW                        ; 1                            ; Untyped                                                              ;
; L1_LOW                        ; 1                            ; Untyped                                                              ;
; G0_LOW                        ; 1                            ; Untyped                                                              ;
; G1_LOW                        ; 1                            ; Untyped                                                              ;
; G2_LOW                        ; 1                            ; Untyped                                                              ;
; G3_LOW                        ; 1                            ; Untyped                                                              ;
; E0_LOW                        ; 1                            ; Untyped                                                              ;
; E1_LOW                        ; 1                            ; Untyped                                                              ;
; E2_LOW                        ; 1                            ; Untyped                                                              ;
; E3_LOW                        ; 1                            ; Untyped                                                              ;
; L0_INITIAL                    ; 1                            ; Untyped                                                              ;
; L1_INITIAL                    ; 1                            ; Untyped                                                              ;
; G0_INITIAL                    ; 1                            ; Untyped                                                              ;
; G1_INITIAL                    ; 1                            ; Untyped                                                              ;
; G2_INITIAL                    ; 1                            ; Untyped                                                              ;
; G3_INITIAL                    ; 1                            ; Untyped                                                              ;
; E0_INITIAL                    ; 1                            ; Untyped                                                              ;
; E1_INITIAL                    ; 1                            ; Untyped                                                              ;
; E2_INITIAL                    ; 1                            ; Untyped                                                              ;
; E3_INITIAL                    ; 1                            ; Untyped                                                              ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                              ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                              ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                              ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                              ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                              ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                              ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                              ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                              ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                              ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                              ;
; L0_PH                         ; 0                            ; Untyped                                                              ;
; L1_PH                         ; 0                            ; Untyped                                                              ;
; G0_PH                         ; 0                            ; Untyped                                                              ;
; G1_PH                         ; 0                            ; Untyped                                                              ;
; G2_PH                         ; 0                            ; Untyped                                                              ;
; G3_PH                         ; 0                            ; Untyped                                                              ;
; E0_PH                         ; 0                            ; Untyped                                                              ;
; E1_PH                         ; 0                            ; Untyped                                                              ;
; E2_PH                         ; 0                            ; Untyped                                                              ;
; E3_PH                         ; 0                            ; Untyped                                                              ;
; M_PH                          ; 0                            ; Untyped                                                              ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                              ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                              ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                              ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                              ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                              ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                              ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                              ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                              ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                              ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                              ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                              ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                              ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                              ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                              ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                              ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                              ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                              ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                              ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                              ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                              ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                              ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                              ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                              ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                              ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                              ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                              ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                              ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                              ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                              ;
; CBXI_PARAMETER                ; pll50to250_altpll            ; Untyped                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                              ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                              ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                              ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                                       ;
+-------------------------------+------------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_intervention:c2|pll25to250:pll|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------------------+
; Parameter Name                ; Value                        ; Type                                     ;
+-------------------------------+------------------------------+------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                  ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll25to250 ; Untyped                                  ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                  ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                  ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                  ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                  ;
; INCLK0_INPUT_FREQUENCY        ; 40000                        ; Signed Integer                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                  ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                  ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                  ;
; LOCK_HIGH                     ; 1                            ; Untyped                                  ;
; LOCK_LOW                      ; 1                            ; Untyped                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                  ;
; SKIP_VCO                      ; OFF                          ; Untyped                                  ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                  ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                  ;
; BANDWIDTH                     ; 0                            ; Untyped                                  ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                  ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                  ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                  ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                  ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                  ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                  ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                  ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                  ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                  ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                                  ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                                  ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                                  ;
; CLK0_MULTIPLY_BY              ; 10                           ; Signed Integer                           ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                  ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                  ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                  ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                  ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                  ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                  ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                                  ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                                  ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                                  ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                           ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                  ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                  ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                  ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                  ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                  ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                  ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                  ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                                  ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                  ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                  ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                  ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                  ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                  ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                  ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                  ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                  ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                  ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                  ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                  ;
; VCO_MIN                       ; 0                            ; Untyped                                  ;
; VCO_MAX                       ; 0                            ; Untyped                                  ;
; VCO_CENTER                    ; 0                            ; Untyped                                  ;
; PFD_MIN                       ; 0                            ; Untyped                                  ;
; PFD_MAX                       ; 0                            ; Untyped                                  ;
; M_INITIAL                     ; 0                            ; Untyped                                  ;
; M                             ; 0                            ; Untyped                                  ;
; N                             ; 1                            ; Untyped                                  ;
; M2                            ; 1                            ; Untyped                                  ;
; N2                            ; 1                            ; Untyped                                  ;
; SS                            ; 1                            ; Untyped                                  ;
; C0_HIGH                       ; 0                            ; Untyped                                  ;
; C1_HIGH                       ; 0                            ; Untyped                                  ;
; C2_HIGH                       ; 0                            ; Untyped                                  ;
; C3_HIGH                       ; 0                            ; Untyped                                  ;
; C4_HIGH                       ; 0                            ; Untyped                                  ;
; C5_HIGH                       ; 0                            ; Untyped                                  ;
; C6_HIGH                       ; 0                            ; Untyped                                  ;
; C7_HIGH                       ; 0                            ; Untyped                                  ;
; C8_HIGH                       ; 0                            ; Untyped                                  ;
; C9_HIGH                       ; 0                            ; Untyped                                  ;
; C0_LOW                        ; 0                            ; Untyped                                  ;
; C1_LOW                        ; 0                            ; Untyped                                  ;
; C2_LOW                        ; 0                            ; Untyped                                  ;
; C3_LOW                        ; 0                            ; Untyped                                  ;
; C4_LOW                        ; 0                            ; Untyped                                  ;
; C5_LOW                        ; 0                            ; Untyped                                  ;
; C6_LOW                        ; 0                            ; Untyped                                  ;
; C7_LOW                        ; 0                            ; Untyped                                  ;
; C8_LOW                        ; 0                            ; Untyped                                  ;
; C9_LOW                        ; 0                            ; Untyped                                  ;
; C0_INITIAL                    ; 0                            ; Untyped                                  ;
; C1_INITIAL                    ; 0                            ; Untyped                                  ;
; C2_INITIAL                    ; 0                            ; Untyped                                  ;
; C3_INITIAL                    ; 0                            ; Untyped                                  ;
; C4_INITIAL                    ; 0                            ; Untyped                                  ;
; C5_INITIAL                    ; 0                            ; Untyped                                  ;
; C6_INITIAL                    ; 0                            ; Untyped                                  ;
; C7_INITIAL                    ; 0                            ; Untyped                                  ;
; C8_INITIAL                    ; 0                            ; Untyped                                  ;
; C9_INITIAL                    ; 0                            ; Untyped                                  ;
; C0_MODE                       ; BYPASS                       ; Untyped                                  ;
; C1_MODE                       ; BYPASS                       ; Untyped                                  ;
; C2_MODE                       ; BYPASS                       ; Untyped                                  ;
; C3_MODE                       ; BYPASS                       ; Untyped                                  ;
; C4_MODE                       ; BYPASS                       ; Untyped                                  ;
; C5_MODE                       ; BYPASS                       ; Untyped                                  ;
; C6_MODE                       ; BYPASS                       ; Untyped                                  ;
; C7_MODE                       ; BYPASS                       ; Untyped                                  ;
; C8_MODE                       ; BYPASS                       ; Untyped                                  ;
; C9_MODE                       ; BYPASS                       ; Untyped                                  ;
; C0_PH                         ; 0                            ; Untyped                                  ;
; C1_PH                         ; 0                            ; Untyped                                  ;
; C2_PH                         ; 0                            ; Untyped                                  ;
; C3_PH                         ; 0                            ; Untyped                                  ;
; C4_PH                         ; 0                            ; Untyped                                  ;
; C5_PH                         ; 0                            ; Untyped                                  ;
; C6_PH                         ; 0                            ; Untyped                                  ;
; C7_PH                         ; 0                            ; Untyped                                  ;
; C8_PH                         ; 0                            ; Untyped                                  ;
; C9_PH                         ; 0                            ; Untyped                                  ;
; L0_HIGH                       ; 1                            ; Untyped                                  ;
; L1_HIGH                       ; 1                            ; Untyped                                  ;
; G0_HIGH                       ; 1                            ; Untyped                                  ;
; G1_HIGH                       ; 1                            ; Untyped                                  ;
; G2_HIGH                       ; 1                            ; Untyped                                  ;
; G3_HIGH                       ; 1                            ; Untyped                                  ;
; E0_HIGH                       ; 1                            ; Untyped                                  ;
; E1_HIGH                       ; 1                            ; Untyped                                  ;
; E2_HIGH                       ; 1                            ; Untyped                                  ;
; E3_HIGH                       ; 1                            ; Untyped                                  ;
; L0_LOW                        ; 1                            ; Untyped                                  ;
; L1_LOW                        ; 1                            ; Untyped                                  ;
; G0_LOW                        ; 1                            ; Untyped                                  ;
; G1_LOW                        ; 1                            ; Untyped                                  ;
; G2_LOW                        ; 1                            ; Untyped                                  ;
; G3_LOW                        ; 1                            ; Untyped                                  ;
; E0_LOW                        ; 1                            ; Untyped                                  ;
; E1_LOW                        ; 1                            ; Untyped                                  ;
; E2_LOW                        ; 1                            ; Untyped                                  ;
; E3_LOW                        ; 1                            ; Untyped                                  ;
; L0_INITIAL                    ; 1                            ; Untyped                                  ;
; L1_INITIAL                    ; 1                            ; Untyped                                  ;
; G0_INITIAL                    ; 1                            ; Untyped                                  ;
; G1_INITIAL                    ; 1                            ; Untyped                                  ;
; G2_INITIAL                    ; 1                            ; Untyped                                  ;
; G3_INITIAL                    ; 1                            ; Untyped                                  ;
; E0_INITIAL                    ; 1                            ; Untyped                                  ;
; E1_INITIAL                    ; 1                            ; Untyped                                  ;
; E2_INITIAL                    ; 1                            ; Untyped                                  ;
; E3_INITIAL                    ; 1                            ; Untyped                                  ;
; L0_MODE                       ; BYPASS                       ; Untyped                                  ;
; L1_MODE                       ; BYPASS                       ; Untyped                                  ;
; G0_MODE                       ; BYPASS                       ; Untyped                                  ;
; G1_MODE                       ; BYPASS                       ; Untyped                                  ;
; G2_MODE                       ; BYPASS                       ; Untyped                                  ;
; G3_MODE                       ; BYPASS                       ; Untyped                                  ;
; E0_MODE                       ; BYPASS                       ; Untyped                                  ;
; E1_MODE                       ; BYPASS                       ; Untyped                                  ;
; E2_MODE                       ; BYPASS                       ; Untyped                                  ;
; E3_MODE                       ; BYPASS                       ; Untyped                                  ;
; L0_PH                         ; 0                            ; Untyped                                  ;
; L1_PH                         ; 0                            ; Untyped                                  ;
; G0_PH                         ; 0                            ; Untyped                                  ;
; G1_PH                         ; 0                            ; Untyped                                  ;
; G2_PH                         ; 0                            ; Untyped                                  ;
; G3_PH                         ; 0                            ; Untyped                                  ;
; E0_PH                         ; 0                            ; Untyped                                  ;
; E1_PH                         ; 0                            ; Untyped                                  ;
; E2_PH                         ; 0                            ; Untyped                                  ;
; E3_PH                         ; 0                            ; Untyped                                  ;
; M_PH                          ; 0                            ; Untyped                                  ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                  ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                  ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                  ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                  ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                  ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                  ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                  ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                  ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                  ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                  ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                  ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                  ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                  ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                  ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                  ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                  ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                  ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                  ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                  ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                  ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                  ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                  ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                  ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                  ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                  ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                  ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                  ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                  ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                  ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                  ;
; CBXI_PARAMETER                ; pll25to250_altpll            ; Untyped                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                  ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                  ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                           ;
+-------------------------------+------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dvi_intervention:c2|control_detector:control_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ha             ; 96    ; Signed Integer                                                     ;
; hb             ; 144   ; Signed Integer                                                     ;
; hc             ; 784   ; Signed Integer                                                     ;
; hd             ; 800   ; Signed Integer                                                     ;
; va             ; 2     ; Signed Integer                                                     ;
; vb             ; 35    ; Signed Integer                                                     ;
; vc             ; 515   ; Signed Integer                                                     ;
; vd             ; 525   ; Signed Integer                                                     ;
; hs             ; 200   ; Signed Integer                                                     ;
; vs             ; 200   ; Signed Integer                                                     ;
; he             ; 300   ; Signed Integer                                                     ;
; ve             ; 300   ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                           ;
+-------------------------------+----------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                  ;
+-------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                      ;
; Entity Instance               ; dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                      ;
; Entity Instance               ; dvi_intervention:c2|pll25to250:pll|altpll:altpll_component                             ;
;     -- OPERATION_MODE         ; NORMAL                                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                      ;
+-------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|tmds_encoder:tmds2" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; din[4..3] ; Input ; Info     ; Stuck at VCC                        ;
; din[1..0] ; Input ; Info     ; Stuck at VCC                        ;
; din[6..5] ; Input ; Info     ; Stuck at GND                        ;
; din[7]    ; Input ; Info     ; Stuck at VCC                        ;
; din[2]    ; Input ; Info     ; Stuck at GND                        ;
; control   ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|antiserializer:aser_2"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|tmds_encoder:tmds1" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; din[1..0] ; Input ; Info     ; Stuck at VCC                        ;
; din[6..5] ; Input ; Info     ; Stuck at GND                        ;
; din[3..2] ; Input ; Info     ; Stuck at GND                        ;
; din[7]    ; Input ; Info     ; Stuck at VCC                        ;
; din[4]    ; Input ; Info     ; Stuck at VCC                        ;
; control   ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|antiserializer:aser_1"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|tmds_encoder:tmds0" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; din[7..4] ; Input ; Info     ; Stuck at VCC                        ;
; din[1..0] ; Input ; Info     ; Stuck at VCC                        ;
; din[3..2] ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|antiserializer:aser_0"                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; err  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_intervention:c2|control_detector:control_0"                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; hactive      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hactive_mini ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vactive      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vactive_mini ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dena_main    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; err          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dvi_stripes:c1|tmds_encoder:tmds2" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; control ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "dvi_stripes:c1|tmds_encoder:tmds1" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; control ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dvi_stripes:c1|control_generator:control_gen"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; hactive ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 7                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 11                          ;
;     normal            ; 11                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 28 22:25:27 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dvi_int_test -c dvi_int_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 10 design units, including 5 entities, in source file v01_copypaste.vhd
    Info (12022): Found design unit 1: image_generator-image_generator File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 12
    Info (12022): Found design unit 2: control_generator-control_generator File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 77
    Info (12022): Found design unit 3: tmds_encoder-tmds_encoder File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 160
    Info (12022): Found design unit 4: serializer-serializer File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 277
    Info (12022): Found design unit 5: dvi_stripes-dvi File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 310
    Info (12023): Found entity 1: image_generator File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 5
    Info (12023): Found entity 2: control_generator File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 56
    Info (12023): Found entity 3: tmds_encoder File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 151
    Info (12023): Found entity 4: serializer File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 271
    Info (12023): Found entity 5: dvi_stripes File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 300
Info (12021): Found 2 design units, including 1 entities, in source file dvi_intervention.vhd
    Info (12022): Found design unit 1: dvi_intervention-arch File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 12
    Info (12023): Found entity 1: dvi_intervention File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control_generator.vhd
    Info (12022): Found design unit 1: control_detector-arch File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 34
    Info (12023): Found entity 1: control_detector File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file antiserializer.vhd
    Info (12022): Found design unit 1: antiserializer-rtl File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/antiserializer.vhd Line: 13
    Info (12023): Found entity 1: antiserializer File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/antiserializer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dvi_int_test.vhd
    Info (12022): Found design unit 1: dvi_int_test-arch File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd Line: 16
    Info (12023): Found entity 1: dvi_int_test File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll25to250.vhd
    Info (12022): Found design unit 1: pll25to250-SYN File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd Line: 51
    Info (12023): Found entity 1: pll25to250 File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pll50to250.vhd
    Info (12022): Found design unit 1: pll50to250-SYN File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd Line: 51
    Info (12023): Found entity 1: pll50to250 File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd Line: 42
Info (12127): Elaborating entity "dvi_int_test" for the top level hierarchy
Info (12128): Elaborating entity "dvi_stripes" for hierarchy "dvi_stripes:c1" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd Line: 35
Info (12128): Elaborating entity "image_generator" for hierarchy "dvi_stripes:c1|image_generator:image_gen" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 358
Info (12128): Elaborating entity "control_generator" for hierarchy "dvi_stripes:c1|control_generator:control_gen" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 363
Info (12128): Elaborating entity "pll50to250" for hierarchy "dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 85
Info (12128): Elaborating entity "altpll" for hierarchy "dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd Line: 133
Info (12133): Instantiated megafunction "dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll50to250.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll50to250"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll50to250_altpll.v
    Info (12023): Found entity 1: pll50to250_altpll File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll50to250_altpll.v Line: 29
Info (12128): Elaborating entity "pll50to250_altpll" for hierarchy "dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component|pll50to250_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "tmds_encoder" for hierarchy "dvi_stripes:c1|tmds_encoder:tmds0" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 367
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(183): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 183
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(184): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 184
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(185): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 185
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(186): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 186
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(187): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 187
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(188): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 188
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(189): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 189
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(192): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 192
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(193): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 193
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(194): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 194
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(195): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 195
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(196): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 196
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(197): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 197
Warning (10492): VHDL Process Statement warning at v01_copypaste.vhd(198): signal "x" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 198
Info (12128): Elaborating entity "serializer" for hierarchy "dvi_stripes:c1|serializer:serial0" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/v01_copypaste.vhd Line: 370
Info (12128): Elaborating entity "dvi_intervention" for hierarchy "dvi_intervention:c2" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd Line: 36
Warning (10036): Verilog HDL or VHDL warning at dvi_intervention.vhd(88): object "err" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object "Hactive" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object "Vactive" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object "Hactive_mini" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at dvi_intervention.vhd(89): object "Vactive_mini" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at dvi_intervention.vhd(90): object "dena_main" assigned a value but never read File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 90
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(102): signal "dena_mini" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 102
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(103): signal "data0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 103
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(104): signal "data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 104
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(105): signal "data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 105
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(107): signal "new_data0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 107
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(108): signal "new_data1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 108
Warning (10492): VHDL Process Statement warning at dvi_intervention.vhd(109): signal "new_data2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 109
Warning (10030): Net "o_tmds_CLKa" at dvi_intervention.vhd(8) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 8
Info (12128): Elaborating entity "pll25to250" for hierarchy "dvi_intervention:c2|pll25to250:pll" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 116
Info (12128): Elaborating entity "altpll" for hierarchy "dvi_intervention:c2|pll25to250:pll|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "dvi_intervention:c2|pll25to250:pll|altpll:altpll_component" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd Line: 133
Info (12133): Instantiated megafunction "dvi_intervention:c2|pll25to250:pll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/pll25to250.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll25to250"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll25to250_altpll.v
    Info (12023): Found entity 1: pll25to250_altpll File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll25to250_altpll.v Line: 29
Info (12128): Elaborating entity "pll25to250_altpll" for hierarchy "dvi_intervention:c2|pll25to250:pll|altpll:altpll_component|pll25to250_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "control_detector" for hierarchy "dvi_intervention:c2|control_detector:control_0" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 118
Warning (10492): VHDL Process Statement warning at control_generator.vhd(38): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 38
Warning (10492): VHDL Process Statement warning at control_generator.vhd(41): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 41
Warning (10492): VHDL Process Statement warning at control_generator.vhd(44): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 44
Warning (10492): VHDL Process Statement warning at control_generator.vhd(47): signal "din" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 47
Warning (10492): VHDL Process Statement warning at control_generator.vhd(105): signal "dena_main" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Warning (10631): VHDL Process Statement warning at control_generator.vhd(102): inferring latch(es) for signal or variable "count", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 102
Warning (10631): VHDL Process Statement warning at control_generator.vhd(102): inferring latch(es) for signal or variable "err", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 102
Info (10041): Inferred latch for "err" at control_generator.vhd(102) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 102
Info (10041): Inferred latch for "count[0]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[1]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[2]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[3]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[4]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[5]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[6]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[7]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[8]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[9]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[10]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[11]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[12]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[13]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[14]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[15]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[16]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[17]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[18]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[19]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[20]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[21]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[22]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[23]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[24]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[25]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[26]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[27]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[28]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[29]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[30]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (10041): Inferred latch for "count[31]" at control_generator.vhd(105) File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/control_generator.vhd Line: 105
Info (12128): Elaborating entity "antiserializer" for hierarchy "dvi_intervention:c2|antiserializer:aser_0" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_intervention.vhd Line: 119
Warning (10030): Net "err" at antiserializer.vhd(8) has no driver or initial value, using a default initial value '0' File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/antiserializer.vhd Line: 8
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "dvi_stripes:c1|control_generator:control_gen|pll50to250:pll228|altpll:altpll_component|pll50to250_altpll:auto_generated|wire_pll1_clk[0]" File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll50to250_altpll.v Line: 77
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "tmds_clka" is stuck at GND File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd Line: 12
    Warning (13410): Pin "tmds_clkb" is stuck at VCC File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/dvi_int_test.vhd Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 111 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Error (15065): Clock input port inclk[0] of PLL "dvi_intervention:c2|pll25to250:pll|altpll:altpll_component|pll25to250_altpll:auto_generated|pll1" must be driven by a non-inverted input pin or another PLL, optionally through a Clock Control block File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll25to250_altpll.v Line: 43
    Info (15024): Input port INCLK[0] of node "dvi_intervention:c2|pll25to250:pll|altpll:altpll_component|pll25to250_altpll:auto_generated|pll1" is driven by dvi_stripes:c1|control_generator:control_gen|clk25 which is Q output port of Register cell type node dvi_stripes:c1|control_generator:control_gen|clk25 File: C:/intelFPGA_lite/18.1/projects/dvi_intervention/dvi_int_test/db/pll25to250_altpll.v Line: 43
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 43 warnings
    Error: Peak virtual memory: 4829 megabytes
    Error: Processing ended: Thu Mar 28 22:25:44 2019
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:36


