var group___t_p_m___peripheral =
[
    [ "TPM - Register accessor macros", "group___t_p_m___register___accessor___macros.html", null ],
    [ "TPM Register Masks", "group___t_p_m___register___masks.html", null ],
    [ "TPM_MemMap", "struct_t_p_m___mem_map.html", [
      [ "CnSC", "struct_t_p_m___mem_map.html#a62c97f42d3dcb6b93f06ca42e3fe7fba", null ],
      [ "CNT", "struct_t_p_m___mem_map.html#ac86225aa77135d95142aa86b8c0fe010", null ],
      [ "CnV", "struct_t_p_m___mem_map.html#a352e4ab0141e02eff068ec3047693065", null ],
      [ "CONF", "struct_t_p_m___mem_map.html#ad54647b8ab5b1dab6948a3d5a13ea8d7", null ],
      [ "CONTROLS", "struct_t_p_m___mem_map.html#a68c02e879c87ee9506172faa4d873c3f", null ],
      [ "MOD", "struct_t_p_m___mem_map.html#af46c48b6009bc12f49d484ee9859bcf9", null ],
      [ "RESERVED_0", "struct_t_p_m___mem_map.html#ab36427a89ccceaa5fce62275f286f205", null ],
      [ "RESERVED_1", "struct_t_p_m___mem_map.html#a499e989c62e9a964e2fdb7ef685ea038", null ],
      [ "SC", "struct_t_p_m___mem_map.html#af4ec20dde961637160e35e7ab113d9da", null ],
      [ "STATUS", "struct_t_p_m___mem_map.html#abf85830377235aa5b5d58cc0f86d06b7", null ]
    ] ],
    [ "TPM0_BASE_PTR", "group___t_p_m___peripheral.html#ga8ba6c6fb69345639750108c3289a24c4", null ],
    [ "TPM1_BASE_PTR", "group___t_p_m___peripheral.html#ga3c3f533f8c87c74f2bbc3a4de83d1181", null ],
    [ "TPM2_BASE_PTR", "group___t_p_m___peripheral.html#ga37cc120e7475fb646fe9bc15b57f06bc", null ],
    [ "TPM_BASE_PTRS", "group___t_p_m___peripheral.html#ga1d61ed554c056d8f63d1dbcc7ce05e62", null ],
    [ "TPM_MemMapPtr", "group___t_p_m___peripheral.html#ga32147338cedc9904efff0d19b3a358ac", null ]
];