Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/VLSI/Assignment1/leftrightshift_test_isim_par.exe -prj D:/VLSI/Assignment1/leftrightshift_test_par.prj work.leftrightshift_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/VLSI/Assignment1/netgen/par/leftrightshift_timesim.v" into library work
Analyzing Verilog file "D:/VLSI/Assignment1/leftrightshift_test.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_ZERO
Compiling module X_IBUF_INTERMDISABLE_TPWRGT(LOC=...
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_LUT6(INIT=64'b1110111011101110...
Compiling module X_BUF
Compiling module X_LUT5(INIT=32'b1101111111011010...
Compiling module leftrightshift
Compiling module leftrightshift_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 310 Verilog Units
Built simulation executable D:/VLSI/Assignment1/leftrightshift_test_isim_par.exe
Fuse Memory Usage: 37352 KB
Fuse CPU Usage: 1140 ms
