Vivado Simulator 2018.3
Time resolution is 1 ps
time                    0: Input { 0}, S1 { X}, S2{ X}
time                 5000: Input { 0}, S1 { Z}, S2{ X}
time                15000: Input { 0}, S1 { Z}, S2{ Z}
time                80000: Input {15}, S1 { Z}, S2{ Z}
time                85000: Input {15}, S1 { Z}, S2{ Z}
time                95000: Input {15}, S1 { Z}, S2{ Z}
time               160000: Input { 0}, S1 { Z}, S2{ Z}
time               165000: Input { 0}, S1 { Z}, S2{ Z}
time               175000: Input { 0}, S1 { Z}, S2{ Z}
time               240000: Input {15}, S1 { Z}, S2{ Z}
time               245000: Input {15}, S1 { Z}, S2{ Z}
time               255000: Input {15}, S1 { Z}, S2{ Z}
time               320000: Input { 0}, S1 { Z}, S2{ Z}
time               325000: Input { 0}, S1 { Z}, S2{ Z}
time               335000: Input { 0}, S1 { Z}, S2{ Z}
time               400000: Input {15}, S1 { Z}, S2{ Z}
time               405000: Input {15}, S1 { Z}, S2{ Z}
time               415000: Input {15}, S1 { Z}, S2{ Z}
time               480000: Input { 0}, S1 { Z}, S2{ Z}
time               485000: Input { 0}, S1 { Z}, S2{ Z}
time               495000: Input { 0}, S1 { Z}, S2{ Z}
time               560000: Input {15}, S1 { Z}, S2{ Z}
time               565000: Input {15}, S1 { Z}, S2{ Z}
time               575000: Input {15}, S1 { Z}, S2{ Z}
time               640000: Input { 0}, S1 { Z}, S2{ Z}
time               645000: Input { 0}, S1 { Z}, S2{ Z}
time               655000: Input { 0}, S1 { Z}, S2{ Z}
time               720000: Input {15}, S1 { Z}, S2{ Z}
time               725000: Input {15}, S1 { Z}, S2{ Z}
time               735000: Input {15}, S1 { Z}, S2{ Z}
time               800000: Input { 0}, S1 { Z}, S2{ Z}
time               805000: Input { 0}, S1 { Z}, S2{ Z}
time               815000: Input { 0}, S1 { Z}, S2{ Z}
time               880000: Input {15}, S1 { Z}, S2{ Z}
time               885000: Input {15}, S1 { Z}, S2{ Z}
time               895000: Input {15}, S1 { Z}, S2{ Z}
time               960000: Input { 0}, S1 { Z}, S2{ Z}
time               965000: Input { 0}, S1 { Z}, S2{ Z}
time               975000: Input { 0}, S1 { Z}, S2{ Z}
$finish called at time : 1 us : File "D:/aqover-pc/Documents/Learning/HW Lab I/Verilog/Lab01.srcs/sim_1/new/testShifter.v" Line 42
