#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x155e5d840 .scope module, "shift_slicer" "shift_slicer" 2 110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 18 "full_slice";
    .port_info 2 /OUTPUT 9 "a_slice";
    .port_info 3 /OUTPUT 8 "b_slice";
    .port_info 4 /OUTPUT 1 "c_slice";
v0x155e67a90_0 .net *"_ivl_1", 8 0, L_0x155e79380;  1 drivers
v0x155e6dc00_0 .net *"_ivl_5", 7 0, L_0x155e79540;  1 drivers
v0x155e6dca0_0 .net *"_ivl_9", 0 0, L_0x155e79780;  1 drivers
v0x155e6dd50_0 .net "a_slice", 8 0, L_0x155e79420;  1 drivers
v0x155e6de00_0 .net "b_slice", 7 0, L_0x155e79620;  1 drivers
v0x155e6def0_0 .net "c_slice", 0 0, L_0x155e79820;  1 drivers
o0x158050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x155e6df90_0 .net "enable", 0 0, o0x158050130;  0 drivers
o0x158050160 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x155e6e030_0 .net "full_slice", 17 0, o0x158050160;  0 drivers
L_0x155e79380 .part o0x158050160, 9, 9;
L_0x155e79420 .functor MUXZ 9, L_0x155e79420, L_0x155e79380, o0x158050130, C4<>;
L_0x155e79540 .part o0x158050160, 1, 8;
L_0x155e79620 .functor MUXZ 8, L_0x155e79620, L_0x155e79540, o0x158050130, C4<>;
L_0x155e79780 .part o0x158050160, 0, 1;
L_0x155e79820 .functor MUXZ 1, L_0x155e79820, L_0x155e79780, o0x158050130, C4<>;
S_0x155e5c0f0 .scope module, "tb_booth_radix4" "tb_booth_radix4" 2 529;
 .timescale -9 -12;
v0x155e785f0_0 .net "A_out", 8 0, L_0x155e79940;  1 drivers
v0x155e786a0_0 .net "Q_out", 7 0, L_0x155e79a70;  1 drivers
v0x155e78730_0 .net "Qm1_out", 0 0, L_0x155e79ae0;  1 drivers
v0x155e787c0_0 .net "c", 8 0, v0x155e6ed50_0;  1 drivers
v0x155e78890_0 .var "clk", 0 0;
v0x155e78960_0 .net "cnt_out", 1 0, L_0x155e79bd0;  1 drivers
v0x155e789f0_0 .net "count3", 0 0, L_0x155e7bf00;  1 drivers
v0x155e78a80_0 .net "ctrl_bits", 2 0, L_0x155e7ae10;  1 drivers
v0x155e78b50_0 .var/i "cycle", 31 0;
v0x155e78c60_0 .net/s "debug_addM_tb", 8 0, L_0x155e7b540;  1 drivers
v0x155e78cf0_0 .net "debug_ldA_tb", 0 0, L_0x155e7b9e0;  1 drivers
v0x155e78d80_0 .net/s "debug_nextA_tb", 8 0, L_0x155e7ba50;  1 drivers
v0x155e78e10_0 .net/s "debug_sumA_tb", 8 0, L_0x155e7b460;  1 drivers
v0x155e78ea0_0 .net "end_op", 0 0, v0x155e6ee40_0;  1 drivers
v0x155e78f50_0 .var/s "inbus", 7 0;
v0x155e79020_0 .net/s "outbus", 15 0, L_0x155e7c2c0;  1 drivers
v0x155e790b0_0 .var "rst_b", 0 0;
v0x155e79240_0 .var "start", 0 0;
v0x155e792f0_0 .var/i "timeout", 31 0;
E_0x155e6e160 .event posedge, v0x155e6eb50_0;
S_0x155e6e1a0 .scope module, "cu" "control_unit" 2 576, 2 417 0, S_0x155e5c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "begin_op";
    .port_info 3 /INPUT 2 "op_code";
    .port_info 4 /INPUT 3 "ctrl_bits";
    .port_info 5 /INPUT 1 "count3";
    .port_info 6 /OUTPUT 9 "ctrl_sig";
    .port_info 7 /OUTPUT 1 "end_op";
P_0x155e6e370 .param/l "ADD_MULTIPLICAND" 1 2 432, C4<0100>;
P_0x155e6e3b0 .param/l "CHECK_CTRL_BITS" 1 2 431, C4<0011>;
P_0x155e6e3f0 .param/l "COUNT3_VERIFY" 1 2 434, C4<0110>;
P_0x155e6e430 .param/l "COUNT_UP" 1 2 435, C4<0111>;
P_0x155e6e470 .param/l "IDLE" 1 2 428, C4<0000>;
P_0x155e6e4b0 .param/l "LOAD1" 1 2 429, C4<0001>;
P_0x155e6e4f0 .param/l "LOAD2" 1 2 430, C4<0010>;
P_0x155e6e530 .param/l "OUT1" 1 2 436, C4<1000>;
P_0x155e6e570 .param/l "OUT2" 1 2 437, C4<1001>;
P_0x155e6e5b0 .param/l "SHIFT_RIGHT" 1 2 433, C4<0101>;
v0x155e6eaa0_0 .net "begin_op", 0 0, v0x155e79240_0;  1 drivers
v0x155e6eb50_0 .net "clk", 0 0, v0x155e78890_0;  1 drivers
v0x155e6ebf0_0 .net "count3", 0 0, L_0x155e7bf00;  alias, 1 drivers
v0x155e6eca0_0 .net "ctrl_bits", 2 0, L_0x155e7ae10;  alias, 1 drivers
v0x155e6ed50_0 .var "ctrl_sig", 8 0;
v0x155e6ee40_0 .var "end_op", 0 0;
v0x155e6eee0_0 .var "next_state", 3 0;
L_0x158088328 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x155e6ef90_0 .net "op_code", 1 0, L_0x158088328;  1 drivers
v0x155e6f040_0 .net "rst_b", 0 0, v0x155e790b0_0;  1 drivers
v0x155e6f150_0 .var "state", 3 0;
E_0x155e6e9f0/0 .event negedge, v0x155e6f040_0;
E_0x155e6e9f0/1 .event posedge, v0x155e6eb50_0;
E_0x155e6e9f0 .event/or E_0x155e6e9f0/0, E_0x155e6e9f0/1;
E_0x155e6ea40 .event anyedge, v0x155e6f150_0, v0x155e6eaa0_0, v0x155e6eca0_0, v0x155e6ebf0_0;
S_0x155e6f270 .scope module, "dut" "booth_radix4_multiplier" 2 554, 2 169 0, S_0x155e5c0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 8 "inbus";
    .port_info 3 /INPUT 9 "c";
    .port_info 4 /OUTPUT 1 "count3";
    .port_info 5 /OUTPUT 3 "ctrl_bits";
    .port_info 6 /OUTPUT 16 "outbus";
    .port_info 7 /OUTPUT 9 "A_out";
    .port_info 8 /OUTPUT 8 "Q_out";
    .port_info 9 /OUTPUT 1 "Qm1_out";
    .port_info 10 /OUTPUT 2 "cnt_out";
    .port_info 11 /OUTPUT 9 "debug_sumA";
    .port_info 12 /OUTPUT 9 "debug_addM";
    .port_info 13 /OUTPUT 1 "debug_ldA";
    .port_info 14 /OUTPUT 9 "debug_nextA";
RS_0x158050670 .resolv tri, v0x155e71c20_0, v0x155e730d0_0;
L_0x155e79940 .functor BUFZ 9, RS_0x158050670, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x155e79a70 .functor BUFZ 8, v0x155e71510_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x155e79ae0 .functor BUFZ 1, v0x155e73f70_0, C4<0>, C4<0>, C4<0>;
RS_0x158050850 .resolv tri, v0x155e70740_0, v0x155e73870_0;
L_0x155e79bd0 .functor BUFZ 2, RS_0x158050850, C4<00>, C4<00>, C4<00>;
L_0x155e7b460 .functor BUFZ 9, L_0x155e7b1f0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x155e7b540 .functor BUFZ 9, v0x155e74460_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x155e7b6d0 .functor BUFZ 9, L_0x155e7b1f0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x155e7b9e0 .functor BUFZ 1, L_0x155e7b630, C4<0>, C4<0>, C4<0>;
L_0x155e7ba50 .functor BUFZ 9, L_0x155e7b6d0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x155e76fb0_0 .net8/s "A", 8 0, RS_0x158050670;  2 drivers
v0x155e77060_0 .net "A_out", 8 0, L_0x155e79940;  alias, 1 drivers
v0x155e77100_0 .net/s "M", 8 0, v0x155e70e10_0;  1 drivers
v0x155e771b0_0 .net/s "Q", 7 0, v0x155e71510_0;  1 drivers
v0x155e77280_0 .net "Q_out", 7 0, L_0x155e79a70;  alias, 1 drivers
v0x155e77350_0 .net "Qm1", 0 0, v0x155e73f70_0;  1 drivers
v0x155e773e0_0 .net "Qm1_out", 0 0, L_0x155e79ae0;  alias, 1 drivers
v0x155e77470_0 .net *"_ivl_11", 0 0, L_0x155e79da0;  1 drivers
v0x155e77520_0 .net *"_ivl_45", 0 0, L_0x155e7abe0;  1 drivers
v0x155e77650_0 .net *"_ivl_47", 0 0, L_0x155e7ad00;  1 drivers
v0x155e77700_0 .net "additionM", 8 0, v0x155e74460_0;  1 drivers
v0x155e777a0_0 .net "c", 8 0, v0x155e6ed50_0;  alias, 1 drivers
v0x155e77840_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e778d0_0 .net8 "cnt", 1 0, RS_0x158050850;  2 drivers
v0x155e77960_0 .net "cnt_out", 1 0, L_0x155e79bd0;  alias, 1 drivers
v0x155e77a10_0 .net "count3", 0 0, L_0x155e7bf00;  alias, 1 drivers
v0x155e77ae0_0 .net "ctrl_bits", 2 0, L_0x155e7ae10;  alias, 1 drivers
v0x155e77c90_0 .net/s "debug_addM", 8 0, L_0x155e7b540;  alias, 1 drivers
v0x155e77d20_0 .net "debug_ldA", 0 0, L_0x155e7b9e0;  alias, 1 drivers
v0x155e77db0_0 .net/s "debug_nextA", 8 0, L_0x155e7ba50;  alias, 1 drivers
v0x155e77e40_0 .net/s "debug_sumA", 8 0, L_0x155e7b460;  alias, 1 drivers
v0x155e77ed0_0 .net/s "inbus", 7 0, v0x155e78f50_0;  1 drivers
v0x155e77f60_0 .net "ldA", 0 0, L_0x155e7b630;  1 drivers
v0x155e77ff0_0 .net/s "nextA", 8 0, L_0x155e7b6d0;  1 drivers
v0x155e780a0_0 .net/s "outbus", 15 0, L_0x155e7c2c0;  alias, 1 drivers
o0x158051540 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0x155e78150 .array "precomputed_M", 3 0;
v0x155e78150_0 .net/s v0x155e78150 0, 8 0, o0x158051540; 0 drivers
v0x155e78150_1 .net/s v0x155e78150 1, 8 0, v0x155e75730_0; 1 drivers
v0x155e78150_2 .net/s v0x155e78150 2, 8 0, L_0x155e7a650; 1 drivers
RS_0x1580515d0 .resolv tri, v0x155e75eb0_0, L_0x155e7a9a0;
v0x155e78150_3 .net8/s v0x155e78150 3, 8 0, RS_0x1580515d0; 2 drivers
v0x155e782b0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
v0x155e78340_0 .net "shift_out", 17 0, v0x155e74fb0_0;  1 drivers
v0x155e783d0_0 .net/s "sumA", 8 0, L_0x155e7b1f0;  1 drivers
L_0x155e79d00 .part v0x155e6ed50_0, 0, 1;
L_0x155e79da0 .part v0x155e78f50_0, 7, 1;
L_0x155e79e40 .concat [ 8 1 0 0], v0x155e78f50_0, L_0x155e79da0;
L_0x155e79f60 .part v0x155e6ed50_0, 0, 1;
L_0x155e7a080 .part v0x155e6ed50_0, 0, 1;
L_0x155e7a120 .part v0x155e6ed50_0, 0, 1;
L_0x155e7a1e0 .part v0x155e6ed50_0, 1, 1;
L_0x155e7a2e0 .part v0x155e6ed50_0, 1, 1;
L_0x155e7a4a0 .part v0x155e6ed50_0, 1, 1;
L_0x155e7a790 .part v0x155e6ed50_0, 1, 1;
L_0x155e7ab00 .part v0x155e6ed50_0, 1, 1;
L_0x155e7abe0 .part v0x155e71510_0, 1, 1;
L_0x155e7ad00 .part v0x155e71510_0, 0, 1;
L_0x155e7ae10 .concat [ 1 1 1 0], v0x155e73f70_0, L_0x155e7ad00, L_0x155e7abe0;
L_0x155e7aeb0 .part v0x155e6ed50_0, 3, 1;
L_0x155e7afd0 .part v0x155e6ed50_0, 4, 1;
L_0x155e7b2f0 .part v0x155e6ed50_0, 4, 1;
L_0x155e7b630 .part v0x155e6ed50_0, 2, 1;
L_0x155e7b740 .part v0x155e6ed50_0, 2, 1;
L_0x155e7bb50 .part v0x155e6ed50_0, 5, 1;
L_0x155e7bbf0 .concat [ 1 8 9 0], v0x155e73f70_0, v0x155e71510_0, RS_0x158050670;
L_0x155e7a3a0 .part v0x155e6ed50_0, 6, 1;
L_0x155e7bff0 .part v0x155e6ed50_0, 7, 1;
L_0x155e7c150 .part RS_0x158050670, 0, 8;
L_0x155e7bd10 .part v0x155e6ed50_0, 8, 1;
L_0x155e7c2c0 .concat8 [ 8 8 0 0], v0x155e729e0_0, v0x155e72310_0;
S_0x155e6f630 .scope module, "adder_inst" "adder" 2 302, 2 15 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /INPUT 1 "carry_in";
    .port_info 3 /OUTPUT 9 "sum";
P_0x155e6e8f0 .param/l "WIDTH" 0 2 16, +C4<00000000000000000000000000001001>;
v0x155e6f950_0 .net *"_ivl_0", 8 0, L_0x155e7b070;  1 drivers
v0x155e6fa10_0 .net *"_ivl_2", 8 0, L_0x155e7b110;  1 drivers
L_0x158088298 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x155e6fab0_0 .net *"_ivl_5", 7 0, L_0x158088298;  1 drivers
v0x155e6fb40_0 .net8 "a", 8 0, RS_0x158050670;  alias, 2 drivers
v0x155e6fbd0_0 .net "b", 8 0, v0x155e74460_0;  alias, 1 drivers
v0x155e6fca0_0 .net "carry_in", 0 0, L_0x155e7b2f0;  1 drivers
v0x155e6fd40_0 .net "sum", 8 0, L_0x155e7b1f0;  alias, 1 drivers
L_0x155e7b070 .arith/sum 9, RS_0x158050670, v0x155e74460_0;
L_0x155e7b110 .concat [ 1 8 0 0], L_0x155e7b2f0, L_0x158088298;
L_0x155e7b1f0 .arith/sum 9, L_0x155e7b070, L_0x155e7b110;
S_0x155e6fe30 .scope module, "cnt_check" "counter_check" 2 370, 2 145 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "cnt";
    .port_info 1 /OUTPUT 1 "cnt3";
L_0x155e7bf00 .functor AND 1, L_0x155e7bdc0, L_0x155e7be60, C4<1>, C4<1>;
v0x155e70030_0 .net *"_ivl_1", 0 0, L_0x155e7bdc0;  1 drivers
v0x155e700d0_0 .net *"_ivl_3", 0 0, L_0x155e7be60;  1 drivers
v0x155e70180_0 .net8 "cnt", 1 0, RS_0x158050850;  alias, 2 drivers
v0x155e70240_0 .net "cnt3", 0 0, L_0x155e7bf00;  alias, 1 drivers
L_0x155e7bdc0 .part RS_0x158050850, 1, 1;
L_0x155e7be60 .part RS_0x158050850, 0, 1;
S_0x155e70310 .scope module, "cnt_inst" "counter" 2 363, 2 29 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 2 "cnt";
P_0x155e704f0 .param/l "WIDTH" 0 2 30, +C4<00000000000000000000000000000010>;
v0x155e70690_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e70740_0 .var "cnt", 1 0;
v0x155e707d0_0 .net "enable", 0 0, L_0x155e7a3a0;  1 drivers
v0x155e70860_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e70900 .scope module, "inbus_rgst_M" "register" 2 205, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x155e70ac0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001001>;
v0x155e70bf0_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e70cd0_0 .net "enable", 0 0, L_0x155e79d00;  1 drivers
v0x155e70d70_0 .net "in", 8 0, L_0x155e79e40;  1 drivers
v0x155e70e10_0 .var "out", 8 0;
v0x155e70ec0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e71030 .scope module, "inbus_rgst_Q" "register" 2 243, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x155e71230 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x155e71330_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e713c0_0 .net "enable", 0 0, L_0x155e7a1e0;  1 drivers
v0x155e71450_0 .net "in", 7 0, v0x155e78f50_0;  alias, 1 drivers
v0x155e71510_0 .var "out", 7 0;
v0x155e715c0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e71710 .scope module, "moveSumToA" "register" 2 319, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x155e718d0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001001>;
v0x155e719d0_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e71af0_0 .net "enable", 0 0, L_0x155e7b740;  1 drivers
v0x155e71b90_0 .net "in", 8 0, L_0x155e7b1f0;  alias, 1 drivers
v0x155e71c20_0 .var "out", 8 0;
v0x155e71cd0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e71e70 .scope module, "outbus_1" "register" 2 379, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x155e70f90 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x155e72110_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e721b0_0 .net "enable", 0 0, L_0x155e7bff0;  1 drivers
v0x155e72250_0 .net "in", 7 0, L_0x155e7c150;  1 drivers
v0x155e72310_0 .var "out", 7 0;
v0x155e723c0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e72510 .scope module, "outbus_2" "register" 2 387, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
P_0x155e726d0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001000>;
v0x155e727d0_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e72870_0 .net "enable", 0 0, L_0x155e7bd10;  1 drivers
v0x155e72910_0 .net "in", 7 0, v0x155e71510_0;  alias, 1 drivers
v0x155e729e0_0 .var "out", 7 0;
v0x155e72a80_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e72bd0 .scope module, "regA" "register" 2 214, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "in";
    .port_info 4 /OUTPUT 9 "out";
P_0x155e711f0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000001001>;
v0x155e72ed0_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e72f70_0 .net "enable", 0 0, L_0x155e79f60;  1 drivers
L_0x158088010 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x155e73010_0 .net "in", 8 0, L_0x158088010;  1 drivers
v0x155e730d0_0 .var "out", 8 0;
v0x155e731b0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e732e0 .scope module, "regCnt" "register" 2 232, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 2 "in";
    .port_info 4 /OUTPUT 2 "out";
P_0x155e734a0 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000000010>;
v0x155e735a0_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e73740_0 .net "enable", 0 0, L_0x155e7a120;  1 drivers
L_0x1580880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x155e737e0_0 .net "in", 1 0, L_0x1580880a0;  1 drivers
v0x155e73870_0 .var "out", 1 0;
v0x155e73900_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e73b10 .scope module, "regQm1" "register" 2 223, 2 46 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "in";
    .port_info 4 /OUTPUT 1 "out";
P_0x155e73c80 .param/l "WIDTH" 0 2 47, +C4<00000000000000000000000000000001>;
v0x155e73d80_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e73e10_0 .net "enable", 0 0, L_0x155e7a080;  1 drivers
L_0x158088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x155e73eb0_0 .net "in", 0 0, L_0x158088058;  1 drivers
v0x155e73f70_0 .var "out", 0 0;
v0x155e74020_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e74170 .scope module, "sel_u" "select_multiplicand" 2 287, 2 125 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c3";
    .port_info 1 /INPUT 1 "c4";
    .port_info 2 /INPUT 9 "pre_M0";
    .port_info 3 /INPUT 9 "pre_M1";
    .port_info 4 /INPUT 9 "pre_M2";
    .port_info 5 /INPUT 9 "pre_M3";
    .port_info 6 /OUTPUT 9 "M";
v0x155e74460_0 .var/s "M", 8 0;
v0x155e74520_0 .net "c3", 0 0, L_0x155e7aeb0;  1 drivers
v0x155e745b0_0 .net "c4", 0 0, L_0x155e7afd0;  1 drivers
v0x155e74660_0 .net/s "pre_M0", 8 0, o0x158051540;  alias, 0 drivers
v0x155e74710_0 .net/s "pre_M1", 8 0, v0x155e75730_0;  alias, 1 drivers
v0x155e74800_0 .net/s "pre_M2", 8 0, L_0x155e7a650;  alias, 1 drivers
v0x155e748b0_0 .net8/s "pre_M3", 8 0, RS_0x1580515d0;  alias, 2 drivers
E_0x155e74420/0 .event anyedge, v0x155e745b0_0, v0x155e74520_0, v0x155e74660_0, v0x155e74710_0;
E_0x155e74420/1 .event anyedge, v0x155e74800_0, v0x155e748b0_0;
E_0x155e74420 .event/or E_0x155e74420/0, E_0x155e74420/1;
S_0x155e74a10 .scope module, "shifter" "double_right_shifter" 2 335, 2 81 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 18 "in";
    .port_info 5 /OUTPUT 18 "out";
P_0x155e74330 .param/l "WIDTH" 0 2 82, +C4<00000000000000000000000000010010>;
v0x155e74d50_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e74df0_0 .net "enable", 0 0, L_0x155e7bb50;  1 drivers
v0x155e74e90_0 .net "in", 17 0, L_0x155e7bbf0;  1 drivers
L_0x1580882e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155e74f20_0 .net "load", 0 0, L_0x1580882e0;  1 drivers
v0x155e74fb0_0 .var "out", 17 0;
v0x155e75060_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e75180 .scope module, "shifterM1" "single_right_shifter" 2 251, 2 63 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 9 "in";
    .port_info 5 /OUTPUT 9 "out";
P_0x155e75340 .param/l "WIDTH" 0 2 64, +C4<00000000000000000000000000001001>;
v0x155e754d0_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e75570_0 .net "enable", 0 0, L_0x155e7a2e0;  1 drivers
v0x155e75610_0 .net "in", 8 0, v0x155e70e10_0;  alias, 1 drivers
L_0x1580880e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155e756a0_0 .net "load", 0 0, L_0x1580880e8;  1 drivers
v0x155e75730_0 .var "out", 8 0;
v0x155e757d0_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e758e0 .scope module, "shifterM3" "single_right_shifter" 2 260, 2 63 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 9 "in";
    .port_info 5 /OUTPUT 9 "out";
P_0x155e75aa0 .param/l "WIDTH" 0 2 64, +C4<00000000000000000000000000001001>;
v0x155e75c50_0 .net "clk", 0 0, v0x155e78890_0;  alias, 1 drivers
v0x155e75cf0_0 .net "enable", 0 0, L_0x155e7a4a0;  1 drivers
v0x155e75d90_0 .net "in", 8 0, v0x155e70e10_0;  alias, 1 drivers
L_0x158088130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x155e75e20_0 .net "load", 0 0, L_0x158088130;  1 drivers
v0x155e75eb0_0 .var "out", 8 0;
v0x155e75f80_0 .net "rst_b", 0 0, v0x155e790b0_0;  alias, 1 drivers
S_0x155e76070 .scope module, "xor_gateM2" "xor_gate" 2 269, 2 99 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 9 "in";
    .port_info 2 /OUTPUT 9 "out";
P_0x155e76230 .param/l "WIDTH" 0 2 100, +C4<00000000000000000000000000001001>;
L_0x158088178 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
L_0x155e7a560 .functor XOR 9, v0x155e70e10_0, L_0x158088178, C4<000000000>, C4<000000000>;
v0x155e763a0_0 .net/2u *"_ivl_0", 8 0, L_0x158088178;  1 drivers
v0x155e76450_0 .net *"_ivl_2", 8 0, L_0x155e7a560;  1 drivers
L_0x1580881c0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x155e764f0_0 .net/2u *"_ivl_4", 8 0, L_0x1580881c0;  1 drivers
v0x155e76580_0 .net "enable", 0 0, L_0x155e7a790;  1 drivers
v0x155e76610_0 .net "in", 8 0, v0x155e70e10_0;  alias, 1 drivers
v0x155e766e0_0 .net "out", 8 0, L_0x155e7a650;  alias, 1 drivers
L_0x155e7a650 .functor MUXZ 9, L_0x1580881c0, L_0x155e7a560, L_0x155e7a790, C4<>;
S_0x155e767a0 .scope module, "xor_gateM3" "xor_gate" 2 275, 2 99 0, S_0x155e6f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 9 "in";
    .port_info 2 /OUTPUT 9 "out";
P_0x155e76a60 .param/l "WIDTH" 0 2 100, +C4<00000000000000000000000000001001>;
L_0x158088208 .functor BUFT 1, C4<111111111>, C4<0>, C4<0>, C4<0>;
L_0x155e7a870 .functor XOR 9, v0x155e70e10_0, L_0x158088208, C4<000000000>, C4<000000000>;
v0x155e76b50_0 .net/2u *"_ivl_0", 8 0, L_0x158088208;  1 drivers
v0x155e76c10_0 .net *"_ivl_2", 8 0, L_0x155e7a870;  1 drivers
L_0x158088250 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x155e76cb0_0 .net/2u *"_ivl_4", 8 0, L_0x158088250;  1 drivers
v0x155e76d40_0 .net "enable", 0 0, L_0x155e7ab00;  1 drivers
v0x155e76dd0_0 .net "in", 8 0, v0x155e70e10_0;  alias, 1 drivers
v0x155e76f20_0 .net8 "out", 8 0, RS_0x1580515d0;  alias, 2 drivers
L_0x155e7a9a0 .functor MUXZ 9, L_0x158088250, L_0x155e7a870, L_0x155e7ab00, C4<>;
    .scope S_0x155e70900;
T_0 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e70ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x155e70e10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x155e70cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x155e70d70_0;
    %assign/vec4 v0x155e70e10_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x155e72bd0;
T_1 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e731b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x155e730d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x155e72f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x155e73010_0;
    %assign/vec4 v0x155e730d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x155e73b10;
T_2 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e74020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x155e73f70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x155e73e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x155e73eb0_0;
    %assign/vec4 v0x155e73f70_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x155e732e0;
T_3 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e73900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x155e73870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x155e73740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x155e737e0_0;
    %assign/vec4 v0x155e73870_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x155e71030;
T_4 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e715c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x155e71510_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x155e713c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x155e71450_0;
    %assign/vec4 v0x155e71510_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x155e75180;
T_5 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e757d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x155e75730_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x155e75570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x155e75730_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x155e75730_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x155e75730_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x155e756a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x155e75610_0;
    %assign/vec4 v0x155e75730_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x155e758e0;
T_6 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e75f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x155e75eb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x155e75cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x155e75eb0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x155e75eb0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x155e75eb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x155e75e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x155e75d90_0;
    %assign/vec4 v0x155e75eb0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x155e74170;
T_7 ;
    %wait E_0x155e74420;
    %load/vec4 v0x155e745b0_0;
    %load/vec4 v0x155e74520_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x155e74660_0;
    %store/vec4 v0x155e74460_0, 0, 9;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x155e74710_0;
    %store/vec4 v0x155e74460_0, 0, 9;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x155e74800_0;
    %store/vec4 v0x155e74460_0, 0, 9;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x155e748b0_0;
    %store/vec4 v0x155e74460_0, 0, 9;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x155e71710;
T_8 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e71cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x155e71c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x155e71af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x155e71b90_0;
    %assign/vec4 v0x155e71c20_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x155e74a10;
T_9 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e75060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x155e74fb0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x155e74df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x155e74fb0_0;
    %parti/s 1, 17, 6;
    %load/vec4 v0x155e74fb0_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x155e74fb0_0;
    %parti/s 16, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x155e74fb0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x155e74f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x155e74e90_0;
    %assign/vec4 v0x155e74fb0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x155e70310;
T_10 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e70860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x155e70740_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x155e707d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x155e70740_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x155e70740_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x155e71e70;
T_11 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e723c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x155e72310_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x155e721b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x155e72250_0;
    %assign/vec4 v0x155e72310_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x155e72510;
T_12 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e72a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x155e729e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x155e72870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x155e72910_0;
    %assign/vec4 v0x155e729e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x155e6e1a0;
T_13 ;
    %wait E_0x155e6ea40;
    %load/vec4 v0x155e6f150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e6ee40_0, 0, 1;
    %load/vec4 v0x155e6eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %jmp T_13.12;
T_13.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
T_13.12 ;
    %jmp T_13.10;
T_13.1 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %jmp T_13.10;
T_13.2 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %jmp T_13.10;
T_13.3 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 1, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 0, 2;
    %cmp/e;
    %jmp/0xz  T_13.13, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x155e6eca0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %jmp T_13.10;
T_13.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %jmp T_13.10;
T_13.5 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %jmp T_13.10;
T_13.6 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %load/vec4 v0x155e6ebf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %jmp T_13.16;
T_13.15 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
T_13.16 ;
    %jmp T_13.10;
T_13.7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x155e6ed50_0, 4, 1;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x155e6ed50_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x155e6eee0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e6ee40_0, 0, 1;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x155e6e1a0;
T_14 ;
    %wait E_0x155e6e9f0;
    %load/vec4 v0x155e6f040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x155e6f150_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x155e6eee0_0;
    %assign/vec4 v0x155e6f150_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x155e5c0f0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e78890_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x155e5c0f0;
T_16 ;
    %delay 10000, 0;
    %load/vec4 v0x155e78890_0;
    %inv;
    %store/vec4 v0x155e78890_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x155e5c0f0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e78b50_0, 0, 32;
    %vpi_call 2 595 "$monitor", "cycle=%0d | c=%b | ctrl_bits=%b | count3=%b | outbus=%h\012A=%h | Q=%h | Qm1=%b |  ldA=%b | sumA=%h | addM=%h | nextA=%h ", v0x155e78b50_0, v0x155e787c0_0, v0x155e78a80_0, v0x155e789f0_0, v0x155e79020_0, v0x155e785f0_0, v0x155e786a0_0, v0x155e78730_0, v0x155e78cf0_0, v0x155e78e10_0, v0x155e78c60_0, v0x155e78d80_0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x155e5c0f0;
T_18 ;
    %wait E_0x155e6e160;
    %load/vec4 v0x155e78b50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e78b50_0, 0, 32;
    %jmp T_18;
    .thread T_18;
    .scope S_0x155e5c0f0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e790b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e79240_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x155e78f50_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e790b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x155e78f50_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x155e79240_0, 0, 1;
    %vpi_call 2 620 "$display", "Input : %d", v0x155e78f50_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x155e79240_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x155e78f50_0, 0, 8;
    %vpi_call 2 626 "$display", "Input : %d", v0x155e78f50_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x155e792f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x155e78ea0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.2, 9;
    %load/vec4 v0x155e792f0_0;
    %cmpi/s 50, 0, 32;
    %flag_get/vec4 5;
    %and;
T_19.2;
    %flag_set/vec4 8;
    %jmp/0xz T_19.1, 8;
    %wait E_0x155e6e160;
    %load/vec4 v0x155e792f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x155e792f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %load/vec4 v0x155e78ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.3, 8;
    %vpi_call 2 636 "$error", "TIMEOUT: end_op not asserted after %0d cycles", v0x155e792f0_0 {0 0 0};
    %vpi_call 2 637 "$finish" {0 0 0};
T_19.3 ;
    %delay 10000, 0;
    %vpi_call 2 642 "$display", "DUT produced %0d, expected %0d", v0x155e79020_0, 32'sb00000000000000000000000000010101 {0 0 0};
    %load/vec4 v0x155e79020_0;
    %pad/s 32;
    %cmpi/ne 21, 0, 32;
    %jmp/0xz  T_19.5, 6;
    %vpi_call 2 644 "$error", "\342\235\214 TEST FAILED: 7\303\2273 \342\211\240 %0d", v0x155e79020_0 {0 0 0};
    %jmp T_19.6;
T_19.5 ;
    %vpi_call 2 646 "$display", "\342\234\205 TEST PASSED" {0 0 0};
T_19.6 ;
    %vpi_call 2 648 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "test.v";
