LIBRARY ieee;
USE ieee.STD_LOGIC_1164.all;
USE ieee.std_logic_signed.all;

ENTITY exh_pipe_vhdl IS
	PORT(M				:IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		  PL_m			:IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		  Clk				:IN STD_LOGIC;
		  