/*
 * linux/arch/arm/mach-omap2/mux_archer.c
 *
 * NOTE: See mux_index.h for the enumeration
 */
//#define FEATURE_SUSPEND_BY_DISABLING_POWER

unsigned int output_gpio[][3] = {
//	{ GPIO NUMBER, DEFAULT VALUE, LABEL-STRING  }

/*
 * Note that in 2.6.35 kernel, gpio_request() can only be made once, for pins added in output_pins[][]
 * omap_gpio_out_init() actually does gpio_request(), so if a driver is using that pin does a gpio_request()
 * again it will fail and driver will not initialize. Such pins shouldn't be included in output_pins[][]
 *
 * If certain pins needs to be put here pls do so.
 */

#if 0

	{ OMAP_GPIO_PS_HOLD_PU,		1 },	// 14

	{ OMAP_GPIO_MIC_SEL,		0 },	// 58
	{ OMAP_GPIO_HAND_FLASH,		0 },	// 60
	{ OMAP_GPIO_CAM_1P8V_EN,	0 },	// 62
	{ OMAP_GPIO_BT_NSHUTDOWN,	0 },	// 63
	{ OMAP_GPIO_CP_BOOT_SEL,	0 },	// 65
	{ OMAP_GPIO_CAM_RST,		0 },	// 98
	{ OMAP_GPIO_USIM_BOOT,		1 },	// 99
	{ OMAP_GPIO_CAM_1P2V_EN,	0 },	// 102
	{ OMAP_GPIO_PDA_ACTIVE,		0 },	// 111
	{ OMAP_GPIO_FONE_ON,		0 },	// 140
	{ OMAP_GPIO_CAM_EN,		0 },	// 152
	{ OMAP_GPIO_CAM_STBY,		0 },	// 153
#ifdef CONFIG_TDMB
	{ OMAP_GPIO_TDMB_EN,		0 },	// 155
#endif
	{ OMAP_GPIO_EAR_MIC_LDO_EN,	0 },	// 162
	{ OMAP_GPIO_VGA_SEL,		1 },	// 167
	{ OMAP_GPIO_COMPASS_RST,	1 },	// 164
	{ OMAP_GPIO_MLCD_RST,		1 },	// 170
	{ OMAP_GPIO_EAR_ADC_SEL,	0 },	// 177
	{ OMAP_GPIO_MSM_RST18_N,	1 },	// 178
	{ OMAP_GPIO_VGA_RST,		0 },	// 180
	{ OMAP_GPIO_VGA_STBY,		0 },	// 181
	{ OMAP_GPIO_LED_EN,		1 },	// 61
	{ OMAP_GPIO_MOTOR_EN,		0 },	// 141

	{ OMAP_GPIO_SYS_DRM_MSECURE,	0 },	// 22
	{ OMAP_GPIO_CHG_EN,		1 },	// 157
	{ OMAP_GPIO_WLAN_EN,		0 },	// 160
	{ OMAP_GPIO_TSP_EN,		0 },	// 149 kmj_DB26 1->0
	{ OMAP_GPIO_USB_SEL,		0 },	// 150
	{ OMAP_GPIO_UART_SEL,		0 },	// 126
#endif

};

unsigned int wakeup_gpio[] = {
	OMAP_GPIO_USBSW_NINT,
	OMAP_GPIO_FUEL_INT_N,
	OMAP_GPIO_INT_ONEDRAM_AP,
	OMAP_GPIO_KEY_PWRON,
	OMAP_GPIO_EAR_KEY,
	OMAP_GPIO_DET_3_5,
	OMAP_GPIO_TF_DETECT,
};

#ifdef CONFIG_MACH_SAMSUNG_ARCHER
static struct omap_board_mux board_mux[] __initdata = {
/*
 *		Name, reg-offset,
 *		mux-mode | [active-mode | off-mode]
 */

	// 0 
	OMAP3_MUX(SDRC_D0,  OMAP34XX_PIN_INPUT),
	// 1 
	OMAP3_MUX(SDRC_D1,  OMAP34XX_PIN_INPUT),
	// 2 
	OMAP3_MUX(SDRC_D2,  OMAP34XX_PIN_INPUT),
	// 3 
	OMAP3_MUX(SDRC_D3,  OMAP34XX_PIN_INPUT),
	// 4 
	OMAP3_MUX(SDRC_D4,  OMAP34XX_PIN_INPUT),
	// 5 
	OMAP3_MUX(SDRC_D5,  OMAP34XX_PIN_INPUT),
	// 6 
	OMAP3_MUX(SDRC_D6,  OMAP34XX_PIN_INPUT),
	// 7 
	OMAP3_MUX(SDRC_D7,  OMAP34XX_PIN_INPUT),
	// 8 
	OMAP3_MUX(SDRC_D8,  OMAP34XX_PIN_INPUT),
	// 9 
	OMAP3_MUX(SDRC_D9,  OMAP34XX_PIN_INPUT),
	// 10
	OMAP3_MUX(SDRC_D10,  OMAP34XX_PIN_INPUT),
	// 11 
	OMAP3_MUX(SDRC_D11,  OMAP34XX_PIN_INPUT),
	// 12 
	OMAP3_MUX(SDRC_D12,  OMAP34XX_PIN_INPUT),
	// 13 
	OMAP3_MUX(SDRC_D13,  OMAP34XX_PIN_INPUT),
	// 14 
	OMAP3_MUX(SDRC_D14,  OMAP34XX_PIN_INPUT),
	// 15 
	OMAP3_MUX(SDRC_D15,  OMAP34XX_PIN_INPUT),
	// 16 
	OMAP3_MUX(SDRC_D16,  OMAP34XX_PIN_INPUT),
	// 17 
	OMAP3_MUX(SDRC_D17,  OMAP34XX_PIN_INPUT),
	// 18 
	OMAP3_MUX(SDRC_D18,  OMAP34XX_PIN_INPUT),
	// 19 
	OMAP3_MUX(SDRC_D19,  OMAP34XX_PIN_INPUT),
	// 20 
	OMAP3_MUX(SDRC_D20,  OMAP34XX_PIN_INPUT),
	// 21 
	OMAP3_MUX(SDRC_D21,  OMAP34XX_PIN_INPUT),
	// 22 
	OMAP3_MUX(SDRC_D22,  OMAP34XX_PIN_INPUT),
	// 23 
	OMAP3_MUX(SDRC_D23,  OMAP34XX_PIN_INPUT),
	// 24 
	OMAP3_MUX(SDRC_D24,  OMAP34XX_PIN_INPUT),
	// 25 
	OMAP3_MUX(SDRC_D25,  OMAP34XX_PIN_INPUT),
	// 26 
	OMAP3_MUX(SDRC_D26,  OMAP34XX_PIN_INPUT),
	// 27 
	OMAP3_MUX(SDRC_D27,  OMAP34XX_PIN_INPUT),
	// 28 
	OMAP3_MUX(SDRC_D28,  OMAP34XX_PIN_INPUT),
	// 29 
	OMAP3_MUX(SDRC_D29,  OMAP34XX_PIN_INPUT),
	// 30 
	OMAP3_MUX(SDRC_D30,  OMAP34XX_PIN_INPUT),
	// 31 
	OMAP3_MUX(SDRC_D31,  OMAP34XX_PIN_INPUT),
	// 32 
	OMAP3_MUX(SDRC_CKE0,  OMAP34XX_MUX_MODE0),
	// 33 
	OMAP3_MUX(SDRC_CKE1,  OMAP34XX_MUX_MODE0),
	// 34 
	OMAP3_MUX(SDRC_CLK,  OMAP34XX_PIN_INPUT),
	// 35 
	OMAP3_MUX(SDRC_DQS0,  OMAP34XX_PIN_INPUT),
	// 36 
	OMAP3_MUX(SDRC_DQS1,  OMAP34XX_PIN_INPUT),
	// 37 
	OMAP3_MUX(SDRC_DQS2,  OMAP34XX_PIN_INPUT),
	// 38 
	OMAP3_MUX(SDRC_DQS3,  OMAP34XX_PIN_INPUT),

	// GPMC PIN MUX CONFIGURATION - GPMC_A1-GPMC_A10 ARE SUPPOSED TO BE OUTPUT ONLY LINES AS
	// THEY ARE MEANT FOR ADDRESS ONLY. ON THE OTHER HAND D0-D15 ARE MUXED WITH ADDRESS AND ALSO
	// THEY ARE DATA LINES AND SO CAN BE BIRECTIONAL.CHIPSELECTS ARE OUTPUT ONLY AND PULLUP IN OMAP
	// WILL NOT BE ACTIVATED EVEN IF REGISTER IS PROGRAMMED. BUT STILL JUST PULLING THEM UP.
	// WAIT2 AND WAIT3 ARE ACTIVE LOW INTERRUPT SIGNALS AND SO PULLING THEM UP. PULLING UP 
	// WAIT0 AND WAIT1 ALSO.

	// 39 (N4, L, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A1,  OMAP34XX_MUX_MODE7),
	// 40 (M4, L, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A2,  OMAP34XX_MUX_MODE7),
	// 41 (L4, L, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A3,  OMAP34XX_MUX_MODE7),
	// 42 (K4, L, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A4,  OMAP34XX_MUX_MODE7),
	// 43 (T3, L, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A5,  OMAP34XX_MUX_MODE7),
	// 44 (R3, H, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A6,  OMAP34XX_MUX_MODE7),
	// 45 (N3, H, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A7,  OMAP34XX_MUX_MODE7),
	// 46 (M3, H, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A8,  OMAP34XX_MUX_MODE7),
	// 47 (L3, H, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A9,  OMAP34XX_MUX_MODE7),
	// 48 (K3, H, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_A10,  OMAP34XX_MUX_MODE7),
	// 49 
	OMAP3_MUX(GPMC_D0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 50 GPMC_D0(I/O)
	OMAP3_MUX(GPMC_D1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 51 GPMC_D1(I/O)
	OMAP3_MUX(GPMC_D2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 52 GPMC_D2(I/O)
	OMAP3_MUX(GPMC_D3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 53 GPMC_D3(I/O)
	OMAP3_MUX(GPMC_D4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 54 GPMC_D4(I/O)
	OMAP3_MUX(GPMC_D5,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 55 GPMC_D5(I/O)
	OMAP3_MUX(GPMC_D6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),
	// 56 GPMC_D6(I/O)
	OMAP3_MUX(GPMC_D7,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN ),

	// 57 (H2, H, GPMC_D8, GPMC_D8, I/O)
	OMAP3_MUX(GPMC_D8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 58 (K2, H, GPMC_D9, GPMC_D9, I/O)
	OMAP3_MUX(GPMC_D9,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 59 (P1, H, GPMC_D10, GPMC_D10, I/O)
	OMAP3_MUX(GPMC_D10,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 60 (R1, H, GPMC_D11, GPMC_D11, I/O)
	OMAP3_MUX(GPMC_D11,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 61 (R2, H, GPMC_D12, GPMC_D12, I/O)
	OMAP3_MUX(GPMC_D12,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 62 (T2, H, GPMC_D13, GPMC_D13, I/O)
	OMAP3_MUX(GPMC_D13,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 63 (W1, H, GPMC_D14, GPMC_D14, I/O)
	OMAP3_MUX(GPMC_D14,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 64 (Y1, H, GPMC_D15, GPMC_D15, I/O)
	OMAP3_MUX(GPMC_D15,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),

	// 65 (G4)
	OMAP3_MUX(GPMC_NCS0,  OMAP34XX_MUX_MODE0 ),
	// 66 (H3, H, SAFE_MODE, GPIO_52, N/C)
	OMAP3_MUX(GPMC_NCS1,  OMAP34XX_MUX_MODE7),
	// 67 (V8, H, GPIO_53, N/C)
	OMAP3_MUX(GPMC_NCS2,  OMAP34XX_MUX_MODE7),
	// 68 (U8, H, GPIO_54, IF_CON_SENSE18, I[L], OFF[L])
	OMAP3_MUX(GPMC_NCS3,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 69 (T8, H, SAFE_MODE, GPIO_55, NDPRAM_CS, N/C)
	OMAP3_MUX(GPMC_NCS4,  OMAP34XX_MUX_MODE7),
	// 70 (R8, H, SAFE_MODE, N/C)
	OMAP3_MUX(GPMC_NCS5,  OMAP34XX_MUX_MODE7),
	// 71 (P8, H, GPIO_57, TA_NCONNECTED, I[H])
	OMAP3_MUX(GPMC_NCS6,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 72 (N8, H, MIC_SEL)
	OMAP3_MUX(GPMC_NCS7,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT),
	// 73 (T4, L, GPIO_59, GPMC_CLK)
	OMAP3_MUX(GPMC_CLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 74
	OMAP3_MUX(GPMC_NADV_ALE,  OMAP34XX_MUX_MODE0),
	// 75
	OMAP3_MUX(GPMC_NOE,  OMAP34XX_MUX_MODE0 ),
	// 76
	OMAP3_MUX(GPMC_NWE,  OMAP34XX_MUX_MODE0 ),

	// 77 (G3, L, GPIO_60, HAND_FLASH, O[L], OFF[L])
	OMAP3_MUX(GPMC_NBE0_CLE,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW), 
	// 78 (U3, L, GPIO_61, LED_EN, O[L], OFF[L])
	OMAP3_MUX(GPMC_NBE1,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT),
	// 79 (H1, L, CAM_1P8V_EN, O[L], OFF[L])
	OMAP3_MUX(GPMC_NWP,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 80 (M8, H, GPMC_RDY, I[H])
	OMAP3_MUX(GPMC_WAIT0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP	),
	// 81 (L8, H, GPIO_63, OMAP_GPIO_BT_NSHUTDOWN, O[L], OFF[L])
	OMAP3_MUX(GPMC_WAIT1,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 82 (K8, H, GPIO_64, PM_INT_N18, I[H], OFF[H])
	OMAP3_MUX(GPMC_WAIT2,  OMAP34XX_MUX_MODE7),	// | OMAP34XX_PIN_INPUT_PULLUP),
	// 83 (J8, H, GPIO_65, CP_BOOT_SEL, O[L], OFF[L])
	OMAP3_MUX(GPMC_WAIT3,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),

	// DSS PIN MUX CONFIGURATION
	// D0-D23 ARE ALL OUTPUT LINES AND SO NO NEED OF A PU/PD
	// HSYNC AND VSYNC ARE ALSO OUTPUT LINES.
	// DSS D18-21 ARE NOT USED FOR DISPLAY. THEY ARE MUXED TO GPIO FUNCTION.
	// DSS DAT LINES CONFIGURED FOR OUTPUT ONLY BASED ON THE FUNC.SPEC.
	// THE PINOUT_POP SHEET HOWEVER MENTIONS THEM AS I/O. CHECK...

	// 84 (D28, H, DSS_PCLK, DISPLAY_MCLK, O)
	OMAP3_MUX(DSS_PCLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 85 (D26, H, DSS_HSYNC, DISPLAY_HSYNC, O)
	OMAP3_MUX(DSS_HSYNC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 86 (D27, H, DSS_VSYNC, DISPLAY_VSYNC, O)
	OMAP3_MUX(DSS_VSYNC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 87 (E27, L, DSS_ACBIAS, DISPLAY_CE, O)
	OMAP3_MUX(DSS_ACBIAS,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 88 (AG22, L, DSS_DATA0, LCD_D0, O)
	OMAP3_MUX(DSS_DATA0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 89 (AH22, L, DSS_DATA1, LCD_D1, O)
	OMAP3_MUX(DSS_DATA1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 90 (AG23, L, DSS_DATA2, LCD_D2, O)
	OMAP3_MUX(DSS_DATA2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 91 (AH23, L, DSS_DATA3, LCD_D3, O)
	OMAP3_MUX(DSS_DATA3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 92 (AG24, L, DSS_DATA4, LCD_D4, O)
	OMAP3_MUX(DSS_DATA4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 93 (AH24, L, DSS_DATA5, LCD_D5, O)
	OMAP3_MUX(DSS_DATA5,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 94 (E26, L, DSS_DATA6, LCD_D6, O)
	OMAP3_MUX(DSS_DATA6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 95 (F28, L, DSS_DATA7, LCD_D7, O)
	OMAP3_MUX(DSS_DATA7,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 96 (F27, L, DSS_DATA8, LCD_D8, O)
	OMAP3_MUX(DSS_DATA8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 97 (G26, L, DSS_DATA9, LCD_D9, O)
	OMAP3_MUX(DSS_DATA9,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 98 (AD28, L, DSS_DATA10, LCD_D10, O)
	OMAP3_MUX(DSS_DATA10,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 99 (AD27, L, DSS_DATA11, LCD_D11, O)
	OMAP3_MUX(DSS_DATA11,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 100 (AB28, L, DSS_DATA12, LCD_D12, O)
	OMAP3_MUX(DSS_DATA12,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 101 (AB27, L, DSS_DATA13, LCD_D13, O)
	OMAP3_MUX(DSS_DATA13,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 102 (AA28, L, DSS_DATA14, LCD_D14, O)
	OMAP3_MUX(DSS_DATA14,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 103 (AA27, L, DSS_DATA15, LCD_D15, O)
	OMAP3_MUX(DSS_DATA15,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 104 (G25, L, DSS_DATA16, LCD_D16, O)
	OMAP3_MUX(DSS_DATA16,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 105 (H27, L, DSS_DATA17, LCD_D17, O)
	OMAP3_MUX(DSS_DATA17,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 106 (H26, L, DSS_DATA18, LCD_D18, O)
	OMAP3_MUX(DSS_DATA18,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 107 (H25, L, DSS_DATA19, LCD_D19, O)
	OMAP3_MUX(DSS_DATA19,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 108 (E28, L, DSS_DATA20, LCD_D20, O)
	OMAP3_MUX(DSS_DATA20,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 109 (J26, L, DSS_DATA21, LCD_D21, O)
	OMAP3_MUX(DSS_DATA21,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 110 (AC27, L, DSS_DATA22, LCD_D22, O)	
	OMAP3_MUX(DSS_DATA22,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 111 (AC28, L, DSS_DATA23, LCD_D23, O)
	OMAP3_MUX(DSS_DATA23,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_OUTPUT_LOW),


	// CAMERA PIN MUX CONFIGURATION
	// CAM_FLD AND CAM_WEN ARE NOT USED IN CAMERA FUNCTION. THEY MIGHT BE USED FOR GPIO FUNCTION.
	// CAM_SHUTTER AND CAM_GLOBAL_RESET ARE BEING DRAWN FOR CAMERA FROM MCBSP1 SIGNALS.
	// ADDING THE MUX FOR THESE TWO PINS UNDER MCBSP1.
	// CAM_STROBE IS AN OUTPUT SIGNAL. REST ALL ARE EITHER I OR I/O.
	// CAM_HS AND CAM_VS ARE ACTIVE LOW SIGNALS FOR SENSOR MT9T012.
	// PCLK IS INPUT SIGNAL AND FOR NOW CONFIGURED AS PU.
	// CSIA CONFIGURED FOR I/O.

	// 112 (A24, L, CAM_HS, PIXEL_HSYNC, O)
	OMAP3_MUX(CAM_HS,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 113 (A23, L, CAM_VS, PIXEL_VSYNC, O)
	OMAP3_MUX(CAM_VS,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 114 (C25, L, CAM_XLCKA, PIXEL_MCLK, O)
	OMAP3_MUX(CAM_XCLKA,  OMAP34XX_MUX_MODE0),
	// 115 (C27, L, CAM_PCLK, PIXEL_PCLK, O)
	OMAP3_MUX(CAM_PCLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	
	// 116 (C23, L, GPIO_98, CAM_RST, O[L], OFF[L])
	OMAP3_MUX(CAM_FLD,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 117 (AG17, L, GPIO_99, LCD_REG_RST, I[H], OFF[H])
	OMAP3_MUX(CAM_D0,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 118 (AH17, L, GPIO_100, N/C)
	OMAP3_MUX(CAM_D1,  OMAP34XX_MUX_MODE7),
	// 119 (B24, L, GPIO_101, USIM_BOOT, O[L], OFF[L])
	OMAP3_MUX(CAM_D2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 120 (C24, L, GPIO_102, CAM_1P2V_EN, N/C)
	OMAP3_MUX(CAM_D3,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),

	// 121 (D24, L, CAM_D4, CAM_D0, I/O)
	OMAP3_MUX(CAM_D4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 122 (A25, L, CAM_D5, CAM_D1, I/O)
	OMAP3_MUX(CAM_D5,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 123 (K28, L, CAM_D6, CAM_D2, I/O)
	OMAP3_MUX(CAM_D6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 124 (L28, L, CAM_D7, CAM_D3, I/O)
	OMAP3_MUX(CAM_D7,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 125 (K27, L, CAM_D8, CAM_D4, I/O)
	OMAP3_MUX(CAM_D8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 126 (L27, L, CAM_D9, CAM_D5, I/O)
	OMAP3_MUX(CAM_D9,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 127 (B25, L, CAM_D10, CAM_D6, I/O)
	OMAP3_MUX(CAM_D10,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 128 (C26, L, CAM_D11, CAM_D7, I/O)
	OMAP3_MUX(CAM_D11,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),

	// 129 (B26, GPIO_111, PDA_ACTIVE, O[H], OFF[L])
	OMAP3_MUX(CAM_XCLKB,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 130 (B23, L, GPIO_167, VGA_SEL, O[H], OFF[H])
	OMAP3_MUX(CAM_WEN,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 131 (D25, L, GPIO_126, UART_SEL, O[L], OFF[L])
	OMAP3_MUX(CAM_STROBE,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),

	// 132 (AG19, L, SAFE_MODE, N/C)	Hoon: CSI2_DX0
	OMAP3_MUX(CSI2_DX0,  OMAP34XX_MUX_MODE7),
#ifdef CONFIG_TDMB
	// 133 (AH19, L, TDMB_INT, I[L], OFF[L])	Hoon: CSI2_DY0
	OMAP3_MUX(CSI2_DY0,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
#else
	// 133 (AH19, L, SAFE_MODE, N/C)
	OMAP3_MUX(CSI2_DY0,  OMAP34XX_MUX_MODE7),
#endif
	// 134 (AG18, L, GPIO_114, COMPASS_INT, I[L], OFF[L])	Hoon: CSI2_DX1
	OMAP3_MUX(CSI2_DX1,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 135 (AH18, L, GPIO_115, ACC_INT, I[L], OFF[L])	Hoon: CSI2_DY1
	OMAP3_MUX(CSI2_DY1,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),

	// MCBSP2 PIN MUX CONFIGURATION - USED FOR AUDIO
	// EXCEPT THE DX (TRANSMIT) LINE, EVERYTHING ELSE HAS TO BE INPUT ENABLED.
	// PU/PD DOES NOT MATTER FOR FUNCTIONALITY.

	// 136 (P21, L, MCBSP2_FSX, I2S_SYNC, I/O)
	OMAP3_MUX(MCBSP2_FSX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 137 (N21, L, MCBSP2_CLKX, I2S_CLK, I/O)
	OMAP3_MUX(MCBSP2_CLKX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 138 (R21, L, MCBSP2_DR, I2S_DIN, I)
	OMAP3_MUX(MCBSP2_DR,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 139 (M21, L, MCBSP2_DX, I2S_DOUT, O)
	OMAP3_MUX(MCBSP2_DX,  OMAP34XX_MUX_MODE0),


	// MMC1&2 PIN MUX CONFIG
	// MMC2 DAT4-7 LINES ARE USED FOR MMC2_DDIR0, MMC2_DDIR1, MMC2_CDIR AND MMC2_CLKI
	// EXCEPT FOR CLKOUT AND DIR LINES, EVERYTHING ELSE IS EITHER I OR I/O
	// NOT FULLY SURE OF MMC2_CLKIN (MUXED WITH MMC2_DAT7) LINE PU/PD VALUE.

	// 140 (N28, L, MMC1_CLK, TF_CLK, O)
	OMAP3_MUX(SDMMC1_CLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 141 (M27, L, MMC1_CMD, TF_CMD, I/O)
	OMAP3_MUX(SDMMC1_CMD,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 142 (N27, L, MMC1_DAT0, TF_DAT0, I/O)
	OMAP3_MUX(SDMMC1_DAT0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 143 (N26, L, MMC1_DAT1, TF_DAT1, I/O)
	OMAP3_MUX(SDMMC1_DAT1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 144 (N25, L, MMC1_DAT2, TF_DAT2, I/O)
	OMAP3_MUX(SDMMC1_DAT2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 145 (P28, L, MMC1_DAT3, TF_DAT3, I/O)
	OMAP3_MUX(SDMMC1_DAT3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),

	// 146 (P27, L, SAFE_MODE, N/C)
	OMAP3_MUX(SDMMC1_DAT4,  OMAP34XX_MUX_MODE7),
	// 147 (P26, L, SAFE_MODE, N/C)
	OMAP3_MUX(SDMMC1_DAT5,  OMAP34XX_MUX_MODE7),
	// 148 (R27, L, SAFE_MODE, N/C)
	OMAP3_MUX(SDMMC1_DAT6,  OMAP34XX_MUX_MODE7),
	// 149 (R25, L, SAFE_MODE, N/C)
	OMAP3_MUX(SDMMC1_DAT7,  OMAP34XX_MUX_MODE7),

#ifdef CONFIG_TDMB
	// 150 (AE2, L, TDMB_SPI_CLK, O)
	OMAP3_MUX(SDMMC2_CLK,  OMAP34XX_MUX_MODE1| OMAP34XX_PIN_INPUT | OMAP34XX_PIN_INPUT_PULLUP ),
	// 151 (AG5, H, TDMB_SPI_MOSI, I/O)
	OMAP3_MUX(SDMMC2_CMD,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OUTPUT ),
	// 152 (AH5, H, TDMB_SPI_MISO, I/O)
	OMAP3_MUX(SDMMC2_DAT0,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_INPUT ),
	// 153 (AH4, H, NC, I/O)
	OMAP3_MUX(SDMMC2_DAT1,  OMAP34XX_MUX_MODE7),
	// 154 (AG4, H, NC, I/O)
	OMAP3_MUX(SDMMC2_DAT2,  OMAP34XX_MUX_MODE7),
	// 155 (AF4, H, TDMB_SPI_CS_N, I/O)
	OMAP3_MUX(SDMMC2_DAT3,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_OUTPUT ),
	// 156 (AE4, L, TDMB_RST_N, I/O)
	OMAP3_MUX(SDMMC2_DAT4,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT ),
#else
	// 150 (AE2, MMC2_CLK, MOVI_CLK, O)
	OMAP3_MUX(SDMMC2_CLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 151 (AG5, H, MMC2_CMD, MOVI_CMD, I/O)
	OMAP3_MUX(SDMMC2_CMD,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 152 (AH5, H, MMC2_DAT0, MOVI_DAT0, I/O)
	OMAP3_MUX(SDMMC2_DAT0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 153 (AH4, H, MMC2_DAT1, MOVI_DAT1, I/O)
	OMAP3_MUX(SDMMC2_DAT1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 154 (AG4, H, MMC2_DAT2, MOVI_DAT2, I/O)
	OMAP3_MUX(SDMMC2_DAT2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 155 (AF4, H, MMC2_DAT3, MOVI_DAT3, I/O)
	OMAP3_MUX(SDMMC2_DAT3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 156 (AE4, L, MMC2_DAT4, MOVI_DAT4, I/O)
	OMAP3_MUX(SDMMC2_DAT4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
#endif
	// 157 (AH3, MMC2_DAT5, NC)
	OMAP3_MUX(SDMMC2_DAT5,  OMAP34XX_MUX_MODE7),
	// 158 (AF3, MMC2_DAT6, NC)
	OMAP3_MUX(SDMMC2_DAT6,  OMAP34XX_MUX_MODE7),
	// 159 (AE3, MMC2_DAT7, NC)
	OMAP3_MUX(SDMMC2_DAT7,  OMAP34XX_MUX_MODE7),


	// MCBSP2 PIN MUXING
	// EXCEPT THE DX (TRANSMIT) LINE, EVERYTHING ELSE HAS TO BE INPUT ENABLED.
	// PU/PD DOES NOT MATTER FOR FUNCTIONALITY.

	// 160 (AF6, L, GPIO_140, FONE_ON, O[L], OFF[L])
	OMAP3_MUX(MCBSP3_DX,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 161 (AE6, L, GPIO_141, MOTOR_EN, O[L], OFF[L]) PHILL-IT 2009-12-19 baseporting
	OMAP3_MUX(MCBSP3_DR,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),

	// 162 (AF5, L, GPIO_142, NC)
	OMAP3_MUX(MCBSP3_CLKX,  OMAP34XX_MUX_MODE7),
	// 163 (AE5, L, GPIO_143, NC)
	OMAP3_MUX(MCBSP3_FSX,  OMAP34XX_MUX_MODE7),

	// UART2 PIN MUX CONFIGURATION.
	// CTS IS AN ACTIVE LOW INPUT SIGNAL AND SO IT SHOULD BE PULLED UP.

	// 164 (AB26, H, UART2_CTS, BT_CTS, I)
	OMAP3_MUX(UART2_CTS,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT),
	// 165 (AB25, H, UART2_RTS, BT_RTS, O)
	OMAP3_MUX(UART2_RTS,  OMAP34XX_MUX_MODE0),
	// 166 (AA25, H, UART2_TX, BT_TXD, O)
	OMAP3_MUX(UART2_TX,  OMAP34XX_MUX_MODE0),
	// 167 (AD25, H, UART2_RX, BT_RXD, I)
	OMAP3_MUX(UART2_RX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),

	// UART1 PIN CONFIGURATION - ON THE BOARD, THESE PINS ACTUALLY WERE GETTING
	// CONNECTED TO SSI. BUT NOW SOME HW MODS ARE BEING DONE AND ON NEW BOARDS
	// THESE LINES WILL BE CONNECTED TO DB9 AND SO MUST BE MUXED TO UART1.

	// 168 (AA8, L, UART1_TX, AP_FLM_TXD, O)
	OMAP3_MUX(UART1_TX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 169 (AA9, L, TSP_EN, GPIO_149, O[H], OFF[H])
#ifdef FEATURE_SUSPEND_BY_DISABLING_POWER
    OMAP3_MUX(UART1_RTS,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OFF_OUTPUT_LOW), // kmj_DB26 high->low
#else
	OMAP3_MUX(UART1_RTS,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OFF_OUTPUT_HIGH),
#endif
	// 170 (W8, L, GPIO_150, USB_SEL, O[L], OFF[L])
	OMAP3_MUX(UART1_CTS,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 171 (Y8, L, UART1_RX, AP_FLM_RXD, I)
	OMAP3_MUX(UART1_RX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),

	    
	// MCBSP4 AND MCBSP1 PIN CONFIGURATION
	// ALL MCBSP4 SIGNALS ARE CONNECTED TO SSI.

	// 172 (AE1, L, GPIO_152, CAM_EN, O[L], OFF[L])
	OMAP3_MUX(MCBSP4_CLKX,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 173 (AD1, L, CAM_STBY, GPIO_153, N/C)
	OMAP3_MUX(MCBSP4_DR,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 174 (AD2, L, GPIO_154, PHONE_ACTIVE, I[Z], OFF[Z])
	OMAP3_MUX(MCBSP4_DX,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT),
	// 175 (AC1, L, GPIO_155, TDMB_PWR_EN, O[L], OFF[L])
#ifdef CONFIG_TDMB
	OMAP3_MUX(MCBSP4_FSX,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_OUTPUT),
#else
	OMAP3_MUX(MCBSP4_FSX,  OMAP34XX_MUX_MODE7),
#endif
	// MCBSP1_FSR IS USED IN CAM_GLOBAL_RESET FUNCTION.
	// MCBSP1_CLKX IS USED IN CAM_SHUTTER FUNCTION.
	// MCBSP1_DX TO BE USED IN GPIO_158 FUNCTION.

	// 176 (Y21, L, GPIO_156, HW_REV0, I[Z], OFF[?])
	OMAP3_MUX(MCBSP1_CLKR,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT),
	// 177 (AA21, L, GPIO_157, CHG_EN, O[L], OFF[L])
	OMAP3_MUX(MCBSP1_FSR,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 178 (V21, L, GPIO_158, HW_REV1, I[Z], OFF[?])
	OMAP3_MUX(MCBSP1_DX,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT),
	// 179 (U21, L, GPIO_159, HW_REV2, I[Z], OFF[?])
	OMAP3_MUX(MCBSP1_DR,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT),
	// 180 (T21, L, GPIO_160, WLAN_EN, O[L], OFF[L])
	OMAP3_MUX(MCBSP_CLKS,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 181 (K26, L, GPIO_161, LCD_ID, I[Z], OFF[?])
	OMAP3_MUX(MCBSP1_FSX,  OMAP34XX_MUX_MODE7),
	// 182 (W21, H, GPIO_162, EAR_MIC_LDO_EN, O[L], OFF[L])
	OMAP3_MUX(MCBSP1_CLKX,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),

	// UART3 PIN MUX CONFIGURATION.

	// 183 (H18, H, SAFE_MODE, N/C)
	OMAP3_MUX(UART3_CTS_RCTX,  OMAP34XX_MUX_MODE7),
	// 184 (H19, H, GPIO_164, COMPASS_RST, O[H], OFF[H])
	OMAP3_MUX(UART3_RTS_SD,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 185 (H20, H, UART3_RX, PDA_RXD)
	OMAP3_MUX(UART3_RX_IRRX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 186 (H21, H, UART3_TX, PDA_TXD)
	OMAP3_MUX(UART3_TX_IRTX,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_OFF_OUTPUT_LOW),

	// HSUSB SIGNALS
	// 187 (T28, L, HSUSB0_CLK, USB0HS_CLK, I)
	OMAP3_MUX(HSUSB0_CLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 188 (T25, H, HSUSB0_STP, USB0HS_STP, O)
	OMAP3_MUX(HSUSB0_STP,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_HIGH),
	// 189 (R28, L, HSUSB0_DIR, USB0HS_DIR, I)
	OMAP3_MUX(HSUSB0_DIR,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 190 (T26, L, HSUSB0_NXT, USB0HS_NXT, I)
	OMAP3_MUX(HSUSB0_NXT,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 191 (T27, L, HSUSB0_DATA0, USB0HS_DATA0, I/O)
	OMAP3_MUX(HSUSB0_DATA0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 192 (U28, L, HSUSB0_DATA1, USB0HS_DATA1, I/O)
	OMAP3_MUX(HSUSB0_DATA1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 193 (U27, L, HSUSB0_DATA2, USB0HS_DATA2, I/O)
	OMAP3_MUX(HSUSB0_DATA2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 194 (U26, L, HSUSB0_DATA3, USB0HS_DATA3, I/O)
	OMAP3_MUX(HSUSB0_DATA3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 195 (U25, L, HSUSB0_DATA4, USB0HS_DATA4, I/O)
	OMAP3_MUX(HSUSB0_DATA4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 196 (V28, L, HSUSB0_DATA5, USB0HS_DATA5, I/O)
	OMAP3_MUX(HSUSB0_DATA5,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 197 (V27, L, HSUSB0_DAT6, USB0HS_DATA6, I/O)
	OMAP3_MUX(HSUSB0_DATA6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 198 (V26, L, HSUSB0_DAT7, USB0HS_DATA7, I/O)
	OMAP3_MUX(HSUSB0_DATA7,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),

	// I2C PIN MUX CONFIGURATION
	// 199 (K21, H, I2C_TWL_SCL, I/O)
	OMAP3_MUX(I2C1_SCL,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),
	// 200 (J21, H, I2C_TWL_SDA, I/O)
	OMAP3_MUX(I2C1_SDA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),
	// 201 (AF15, H, SCL, I/O)
	OMAP3_MUX(I2C2_SCL,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),
	// 202 (AE15, H, SDA, I/O)
	OMAP3_MUX(I2C2_SDA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),
#ifndef FEATURE_SUSPEND_BY_DISABLING_POWER
	// 203 (AF14, H, TOUCH_SCL, I/O)
	OMAP3_MUX(I2C3_SCL,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_NONE ),
	// 204 (AG14, H, TOUCH_SDA, I/O)
	OMAP3_MUX(I2C3_SDA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_NONE),
#else // kmj_DB26
	// 203 (AF14, H, TOUCH_SCL, I/O)
	OMAP3_MUX(I2C3_SCL,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	// 204 (AG14, H, TOUCH_SDA, I/O)
	OMAP3_MUX(I2C3_SDA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW),

#endif

	// MLCD RST GPIO
	// 205 (J25, H, GPIO_170, MLCD_RST, O[H], OFF[L])
	OMAP3_MUX(HDQ_SIO,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),

	// MCSPI1 AND MCSPI2 PIN CONFIGURATION
	// FOR ALL SPI, SPI_CS0 IS I/O AND OTHER SPI CS ARE PURE OUT.
	// CLK AND SIMO/SOMI LINES ARE I/O.

	// 206 (AB3, L, MCSPI1_CLK, DISPLAY_CLK, O)
	OMAP3_MUX(MCSPI1_CLK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 207 (AB4, L, MCSPI1_SIMO, DISLPAY_SI, I)
	OMAP3_MUX(MCSPI1_SIMO,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 208 (AA4, L, MCSPI1_SOMI, DISLPAY_SO, O)
	OMAP3_MUX(MCSPI1_SOMI,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 209 (AC2, H, MCSPI1_CS0, DISPLAY_CS, O)
	OMAP3_MUX(MCSPI1_CS0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	// 210 (AC3, H, MCSPI1_CS1, WLAN_CMD)    // WL127x(SDIO_CMD)
	OMAP3_MUX(MCSPI1_CS1,  OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLUP),
	// 211 (AB1, H, MCSPI1_CS2, WLAN_CLK)    // WL127x(SDIO_CLK)
	OMAP3_MUX(MCSPI1_CS2,  OMAP34XX_MUX_MODE3 | OMAP34XX_PIN_INPUT_PULLUP),
	// 212 (AB2, H, GPIO_177, EAR_ADC_SEL, O[L], OFF[L]) 
	OMAP3_MUX(MCSPI1_CS3,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 213 (AA3, L, GPIO_178, nMSM_RST, O[H], OFF[H])
	OMAP3_MUX(MCSPI2_CLK,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 214 (Y2, L, GPT9_PWM_EVT, VIBTONE_FREQ) PHILL-IT 2009-12-19 baseporting
	OMAP3_MUX(MCSPI2_SIMO,  OMAP34XX_MUX_MODE1 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),

	// 215 (Y3, L, GPIO_180, VGA_RST)
	OMAP3_MUX(MCSPI2_SOMI,  OMAP34XX_MUX_MODE4| OMAP34XX_PIN_INPUT_PULLDOWN),
	// 216 (Y4, H, GPIO_181, VGA_STBY )
	OMAP3_MUX(MCSPI2_CS0,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN),
	// 217 (V3, L, SAFE_MODE, N/C)
	OMAP3_MUX(MCSPI2_CS1,  OMAP34XX_MUX_MODE7),


	// SYS_NIRQ CAN BE USED IN SYS_NIRQ FUNCTION AS WELL AS GPIO AS T2 INTERRUPT IS CONNECTED HERE.
	// 218 (AF26, H, GPIO_0, SYS_NIRQ0, I)
	OMAP3_MUX(SYS_NIRQ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN),


#ifndef FEATURE_SUSPEND_BY_DISABLING_POWER
	// SYS_CLKOUT2 IS GOING TO BBIO_29 AND SO MUXING IT IN GPIO FUNCTION.
	// 219 (AE22, L, TSP_INT, GPIO_186)
	OMAP3_MUX(SYS_CLKOUT2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_NONE),
#else // kmj_DB26
	OMAP3_MUX(SYS_CLKOUT2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_OUTPUT_LOW),
#endif

	// DIE 2 DIE CONFIGURATION PADS.

#if 0
	// 220 ~ 282
	OMAP3_MUX(SAD2D_MCAD_0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_4,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_5,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_6,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_7,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_8,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_9,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_10,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_11,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_12,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_13,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_14,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_15,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_16,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_17,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_18,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_19,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_20,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_21,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_22,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_23,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_24,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_25,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_26,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_27,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_28,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_29,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_30,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_31,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_32,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_33,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_34,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_35,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(SAD2D_MCAD_36,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_CLK26MI,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	OMAP3_MUX(CHASSIS_NRESPWRON,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	OMAP3_MUX(CHASSIS_NRESWARM,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLUP),
	OMAP3_MUX(CHASSIS_ARM9NIRQ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	OMAP3_MUX(CHASSIS_UMA2P6NFIQ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_OUTPUT_LOW),
	OMAP3_MUX(CHASSIS_SPINT,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_FRINT,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_DMAREQ0,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_DMAREQ1,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_DMAREQ2,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_DMAREQ3,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_N3GTRST,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_N3GTDI,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_N3GTDO,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_N3GTMS,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_N3GTCK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_N3GRTCK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_MSTDBY,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLUP),
	OMAP3_MUX(CHASSIS_IDLEREQ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_IDLEACK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLUP),
	OMAP3_MUX(CHASSIS_MWRITE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_SWRITE,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_MREAD,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_SREAD,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_MBUSFLAG,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
	OMAP3_MUX(CHASSIS_SBUSFLAG,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),
#endif

	// WAKEUP DOMAIN PADS

	// 283 (K2, H, I2C_SR_SCL)
	OMAP3_MUX(I2C4_SCL,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),
	// 284 (J2, H, I2C_SR_SDA)
	OMAP3_MUX(I2C4_SDA,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLUP),

	// 285 SYS_32K DOES NOT HAVE ANY PU/PD. OR MODE. ONLY I/O OR JUST O.
	OMAP3_MUX(SYS_32K,  OMAP34XX_PIN_INPUT),
	// 286 (AF25, 0, SYS_CLKREQ, SYS_CLKREQ, I)
	OMAP3_MUX(SYS_CLKREQ,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT),
	// 287 (AF24, 0, SYS_NRESWARM, NWARM_RESETOUT, I)
	OMAP3_MUX(SYS_NRESWARM,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT),

	// SYS_BOOT SIGNALS DO NOT HAVE ANY PU/PD FUNCTIONALITY.
	// 288 (AH26, Z, SYS_BOOT0, SYS_BOOT0, I[Z])
	OMAP3_MUX(SYS_BOOT0,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),
	// 289 (AG26, Z, SYS_BOOT1, SYS_BOOT1, I[Z])
	OMAP3_MUX(SYS_BOOT1,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),
	// 290 (AE14, Z, SYS_BOOT2, SYS_BOOT2, I[Z])
	OMAP3_MUX(SYS_BOOT2,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),
	// 291 (AF18, Z, SYS_BOOT3, SYS_BOOT3, I[Z])
	OMAP3_MUX(SYS_BOOT3,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),
	// 292 (AF19, Z, SYS_BOOT4, SYS_BOOT4, I[Z])
	OMAP3_MUX(SYS_BOOT4,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),
	// 293 (AE21, Z, SYS_BOOT5, SYS_BOOT5, I[Z])
	OMAP3_MUX(SYS_BOOT5,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),
	// 294 (AF21, Z, SYS_BOOT6, SYS_BOOT6, I[Z])
	OMAP3_MUX(SYS_BOOT6,  OMAP34XX_MUX_MODE7),// | OMAP34XX_PIN_INPUT),

	// 295 (AF22, 0, SYS_OFF_MODE, SYS_OFF_MODE, O)	
	OMAP3_MUX(SYS_OFF_MODE,  OMAP34XX_MUX_MODE0),

	// 296 (AG25, L, GPIO_10, MICRO_nINT, I[H], OFF[H])
	OMAP3_MUX(SYS_CLKOUT1,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN),

	// 297 
	OMAP3_MUX(JTAG_NTRST,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN ),
	// 298
	OMAP3_MUX(JTAG_TCK,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN ),
	// 299
	OMAP3_MUX(JTAG_TMS_TMSC,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN ),
	// 300
	OMAP3_MUX(JTAG_TDI,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT_PULLDOWN ),

	// 301 (AA11, H, SAFE_MODE, N/C)
	OMAP3_MUX(JTAG_EMU0,  OMAP34XX_MUX_MODE7),

	// 302 (AA10, H, SAFE_MODE, N/C)
	OMAP3_MUX(JTAG_EMU1,  OMAP34XX_MUX_MODE7),

		
	//FOR NORMAL EXECUTION
	// ETK_D8 SIGNAL WAS MUXED FOR MSECURE FUNCTIONALITY AND IS OK ON NON GP DEVICES.
	// HOWEVER ON GP DEVICES, THE MSECURE LINE IS NOT DRIVEN HIGH BY OMAP AND SO WE
	// NEED TO MUX IT IN GPIO MODE AND DRIVE IT HIGH.

	// 303 (AF10, H, GPIO_12, FUEL_INT_N, I[H], OFF[H])
	OMAP3_MUX(ETK_CLK,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN),
	// 304 (AE10, H, GPIO_13, NAND_INT, I[H], OFF[H])
	OMAP3_MUX(ETK_CTL,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 305 (AF11, H, GPIO_14, PS_HOLD_PU, O[H], OFF[H])
	OMAP3_MUX(ETK_D0,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP), //PULL-UP!!
	// 306 (AG12, H, GPIO_15, INT_ONEDRAM_AP, I[H], OFF[H])
	OMAP3_MUX(ETK_D1,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN),
	// 307 (AH12, H, GPIO_16, CHG_ING_N, I[H], OFF[H])
	OMAP3_MUX(ETK_D2,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP ), //EXTERNAL PULL-UP

	// 308 (AE13, H, MMC3_DATA3, WLAN_D(3), IO)    //WL127x(SDIO_DATA[3])
	OMAP3_MUX(ETK_D3,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP),
	// 309 (AE11, L, MMC3_DATA0, WLAN_D(0), IO)    //WL127x(SDIO_DATA[0])
	OMAP3_MUX(ETK_D4,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP),
	// 310 (AH9, L, MMC3_DATA1, WLAN_D(1), IO)    //WL127x(SDIO_DATA[1])
	OMAP3_MUX(ETK_D5,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP),
	// 311 (AF13, L, MMC3_DATA2, WLAN_D(2), IO)    //WL127x(SDIO_DATA[2])
	OMAP3_MUX(ETK_D6,  OMAP34XX_MUX_MODE2 | OMAP34XX_PIN_INPUT_PULLUP),
	// 312 (AH14, L, GPIO_21, WLAN_IRQ, I[H], OFF[L])    //WL127x(WLAN_IRQ)
	OMAP3_MUX(ETK_D7,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP34XX_PIN_OFF_INPUT_PULLDOWN),

	// 313 (AF9, L, GPIO_22, SYS_DRM_MSECURE, O[H], OFF[H])
	OMAP3_MUX(ETK_D8,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP),
	// 314 (AG9, L, GPIO_23, TF_DETECT, I[H], OFF[H])
	OMAP3_MUX(ETK_D9,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT), //EXTERNAL PULL-UP
	// 315 (AE7, L, GPIO_24, KEY_PWRON, I[L], OFF[L])
	OMAP3_MUX(ETK_D10,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLDOWN | OMAP3_WAKEUP_EN),
	// 316 (AF7, L, GPIO_25,ALARM_AP) 
	OMAP3_MUX(ETK_D11,  OMAP34XX_MUX_MODE7),
	// 317 (AG7, L, GPIO_26, EAR_KEY, I[Z], OFF[L])
	OMAP3_MUX(ETK_D12,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT | OMAP3_WAKEUP_EN),
	// 318 (AH7, L, GPIO_27, DET_3.5, I[L], OFF[L])
	OMAP3_MUX(ETK_D13,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN),
	// 319 (AG8, L, GPIO_28, PS_VOUT, I[L], OFF[L]) 
	OMAP3_MUX(ETK_D14,  OMAP34XX_MUX_MODE4 | OMAP34XX_PIN_INPUT_PULLUP | OMAP3_WAKEUP_EN),
	// 320 (AH8, L, SAFE_MODE, GPIO_29, N/C)
	OMAP3_MUX(ETK_D15,  OMAP34XX_MUX_MODE7),

	// 321
	OMAP3_MUX(SAD2D_SWAKEUP,  OMAP34XX_MUX_MODE0 | OMAP34XX_PIN_INPUT),

	{ .reg_offset = OMAP_MUX_TERMINATOR },
};

#define OMAP_PINS_SZ	ARRAY_SIZE(board_mux)

#else
#define OMAP_pins		NULL
#define OMAP_PINS_SZ	0
#endif

//struct omap_board_mux *board_mux_ptr = board_mux;
//EXPORT_SYMBOL(board_mux_ptr);
