ACE Associated Compiler Experts b.v. 2008. ACE CoSy Web site. http://www.ace.nl/compiler/cosy.html.
F. Agakov , E. Bonilla , J. Cavazos , B. Franke , G. Fursin , M. F. P. O'Boyle , J. Thomson , M. Toussaint , C. K. I. Williams, Using Machine Learning to Focus Iterative Optimization, Proceedings of the International Symposium on Code Generation and Optimization, p.295-305, March 26-29, 2006[doi>10.1109/CGO.2006.37]
ARC International. 2007a. ARC FPX White paper.
ARC International. 2007b. ARChitect product brief.
Kubilay Atasu , Günhan Dündar , Can Özturan, An integer linear programming approach for identifying instruction-set extensions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084880]
Felice Balarin , Yosinori Watanabe , Harry Hsieh , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli, Metropolis: An Integrated Electronic System Design Environment, Computer, v.36 n.4, p.45-52, April 2003[doi>10.1109/MC.2003.1193228]
Berkelaar, M. 2008. Mixed integer programming (MIP) solver. http://groups.yahoo.com/group/lp_solve/.
Partha Biswas , Sudarshan Banerjee , Nikil D. Dutt , Laura Pozzi , Paolo Ienne, ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.754-762, July 2006[doi>10.1109/TVLSI.2006.878345]
Paolo Bonzini , Laura Pozzi, Code transformation strategies for extensible embedded processors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176791]
Alexandre Borghi , Valentin David , Akim Demaille, C-Transformers: a framework to write C program transformations, Crossroads, v.12 n.3, p.3-3, March 2006[doi>10.1145/1144366.1144369]
Brown, D., Henshaw, W. D., and Quinlan, D. J. 1999. Overture: An object-oriented framework for solving partial differential equations on overlapping grids. In Proceedings of the SIAM Conference on Object Oriented Methods for Scientific Computing. SIAM, Philadelphia.
Chow, K. and Wu, Y. 1999. Feedback-directed selection and characterization of compiler optimizations. In Proceedings of the 2nd Workshop on Feedback Directed Optimization. ACM, New York.
Chung, E., Benini, L., and Micheli, G. D. 2000. Energy efficient source code transformation based on value profiling. In Proceedings of the International Workshop on Compilers and Operating Systems for Low-Power. ACM, New York.
Coware. 2007. Processor designer datasheet. http://www.coware.com/PDF/products/LISATek.pdf.
Falk, H. and Marwedel, P. 2004. Source Code Optimization Techniques for Data Flow Dominated Embedded Software. Kluwer Academic Publishers, Dordrecht, The Netherlands.
Francis, H. 2001. ARM DSP-enhanced extensions.
Björn Franke , Michael O'boyle, Array recovery and high-level transformations for DSP applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.132-162, May 2003[doi>10.1145/643470.643472]
Björn Franke , M. F. P. O'Boyle, Combining Program Recovery, Auto-Parallelisation and Locality Analysis for C Programs on Multi-Processor Embedded Systems, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.104, September 27-October 01, 2003
Björn Franke , Michael O'Boyle , John Thomson , Grigori Fursin, Probabilistic source-level optimisation of embedded programs, Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 15-17, 2005, Chicago, Illinois, USA[doi>10.1145/1065910.1065922]
Tilman Glökler , Andreas Hoffmann , Heinrich Meyr, Methodical Low-Power ASIP Design Space Exploration, Journal of VLSI Signal Processing Systems, v.33 n.3, p.229-246, March 2003[doi>10.1023/A:1022167611720]
Rajiv Gupta , Rastislav Bodík, Register Pressure Sensitive Redundancy Elimination, Proceedings of the 8th International Conference on Compiler Construction, Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS'99, p.107-121, March 22-28, 1999
Hohenauer, M., Scharwaechter, H., Karuri, K., Wahlen, O., Kogel, T., Leupers, R., Ascheid, G., and Meyr, H. 2004. Compiler-in-loop architecture exploration for efficient application specific embedded processor design. http://www.iss.rwth-aachen.de/4_publikationen/res_pdf/2004HohenauerDE.pdf.
Intel. 2007. Intel PXA270 processor for embedded computing. http://www.intel.com/design/embeddedpca/applicationsprocessors/302302.htm.
K. Keutzer , A. R. Newton , J. M. Rabaey , A. Sangiovanni-Vincentelli, System-level design: orthogonalization of concerns and platform-based design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.12, p.1523-1543, November 2006[doi>10.1109/43.898830]
Code Transformations for Low Power Caching in Embedded Multimedia Processors, Proceedings of the 12th. International Parallel Processing Symposium on International Parallel Processing Symposium, p.292, March 30-April 03, 1998
Lee, C. G. 1998. UTDSP benchmarks. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html.
R. Leupers , K. Karuri , S. Kraemer , M. Pandey, A design flow for configurable embedded processors based on optimized instruction set extension synthesis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Victor De La Luz , Mahmut Kandemir, Array Regrouping and Its Use in Compiling Data-Intensive Embedded Applications, IEEE Transactions on Computers, v.53 n.1, p.1-19, January 2004[doi>10.1109/TC.2004.1255787]
Mckay, B. D. 2008. Nauty user's guide. http://cs.anu.edu.au/~bdm/nauty/.
Mips TECHNOLOGIES. 2007. MIPS32(R) architecture for programmers. http://www.mips.com/products/product-materials/processor/mips-architecture.
Peymandoust, A., Pozzi, L., Ienne, P., and Micheli, G. D. 2003. Automatic instruction set extension and utilization for embedded processors. In Proceedings of the 14th International Conference on Application-Specific Systems, Architectures and Processors. ACM, New York, 108--118.
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
Laura Pozzi , Paolo Ienne, Exploiting pipelining to relax register-file port constraints of instruction-set extensions, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086300]
Jerzy Rozenblit , Buchenrieder Klaus, Computer Aided Software/Hardware Engineering, IEEE Press, Piscataway, NJ, 1994
Schordan, M. and Quinlan, D. J. 2003. A source-to-source architecture for user-defined optimizations. In Proceedings of the Joint Modular Languages Conference. Springer-Verlag, Berlin, 214--223.
Seoul National University -- Real-Time Research Group. 2008. SNU real-time benchmarks. http://archi.snu.ac.kr/realtime/benchmark/.
Stretch Inc. 2007. SCP architecture reference. http://www.stretchinc.com.
Tensilica, Inc. 2005. The XPRES compiler: Triple-threat solution to code performance challenges.
A. K. Verma , P. Ienne, Improved use of the carry-save representation for the synthesis of complex arithmetic circuits, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.791-798, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382683]
Ajay K. Verma , Paolo Ienne, Towards the automatic exploration of arithmetic-circuit architectures, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147027]
Yijian Wang , David Kaeli, Source level transformations to improve I/O data partitioning, Proceedings of the international workshop on Storage network architecture and parallel I/Os, p.27-35, September 28-28, 2003, New Orleans, Louisiana[doi>10.1145/1162618.1162622]
Robert P. Wilson , Robert S. French , Christopher S. Wilson , Saman P. Amarasinghe , Jennifer M. Anderson , Steve W. K. Tjiang , Shih-Wei Liao , Chau-Wen Tseng , Mary W. Hall , Monica S. Lam , John L. Hennessy, SUIF: an infrastructure for research on parallelizing and optimizing compilers, ACM SIGPLAN Notices, v.29 n.12, p.31-37, Dec. 1994[doi>10.1145/193209.193217]
Source-Level Transformations for Improved Formal Verification, Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors, p.599, September 17-20, 2000
