This dir has various FIFOs for use in various situations. Most are generated out of Quartus.
Most have text at the top of the file describing their function. Here is some additional
info on these ip

 1. sc_fifo_tx_sc_fifo.ip: This is an Avalon-St based single clock FIFO generated out of Quartus. The
documentation for it is available here: https://www.intel.com/content/www/us/en/docs/programmable/683130/21-4/st-single-clock-and-dual-clock-fifo-cores.html
