
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 344994                       # Simulator instruction rate (inst/s)
host_mem_usage                              201485040                       # Number of bytes of host memory used
host_op_rate                                   399783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7847.74                       # Real time elapsed on the host
host_tick_rate                              131669072                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2707425546                       # Number of instructions simulated
sim_ops                                    3137396649                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2443391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4886774                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 132081713                       # Number of branches fetched
system.switch_cpus.committedInsts           707425545                       # Number of instructions committed
system.switch_cpus.committedOps             819387700                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948798                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948798                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    232485015                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    227325915                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    100527097                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            23259406                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     687597472                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            687597472                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1140031582                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    592100546                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           153736827                       # Number of load instructions
system.switch_cpus.num_mem_refs             267775433                       # number of memory refs
system.switch_cpus.num_store_insts          114038606                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      95956438                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             95956438                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    119554315                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     70301057                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         472680270     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         24474732      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        10721449      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7093772      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         2918673      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult        9673255      1.18%     64.38% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     11639972      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1628384      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       10096631      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           644864      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           40304      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        153736827     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       114038606     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          819387739                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2522485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2521760                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5044971                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2521776                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2432889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       804608                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1638767                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10509                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2432890                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3614894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3715278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7330172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7330172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    205270144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    210474624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    415744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               415744768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2443399                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2443399    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2443399                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6701179727                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          6865946106                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        23164094536                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2506128                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1688257                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4161004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16357                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16357                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2506129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7567456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7567456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    435985152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              435985152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3326776                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102989824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5849262                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.431133                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3327470     56.89%     56.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2521776     43.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5849262                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3577679439                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5259381225                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    154235776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         154235776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     51034368                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       51034368                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1204967                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1204967                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       398706                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            398706                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    149264568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            149264568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      49389468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            49389468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      49389468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    149264568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           198654036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    797361.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2380649.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000344804760                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        45229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        45229                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4224941                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            752673                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1204967                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    398706                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2409934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  797412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 29285                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            93350                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            57468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            63933                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            53718                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            75924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            60460                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           579164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           109735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           115155                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           211788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          263765                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          172040                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          163731                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          105678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          122241                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          132499                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            37772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            32560                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            33650                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            31020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            30078                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            39582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            31032                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            45082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            65712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           147209                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           63372                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           55531                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           58288                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35384                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           43924                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47146                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.19                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 48741916651                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11903245000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            93379085401                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20474.21                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39224.21                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1447422                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 421338                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                60.80                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               52.84                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2409934                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              797412                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1190860                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1189789                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 36152                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 36697                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 45084                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 45227                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 45286                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 45255                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 45239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 45242                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 45237                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 45248                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 45258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 45253                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 45257                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 45285                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 45269                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 45230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 45229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 45229                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   665                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1309226                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   155.351929                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.067101                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   108.826404                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        70006      5.35%      5.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1087999     83.10%     88.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        83051      6.34%     94.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        26842      2.05%     96.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        15992      1.22%     98.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        11262      0.86%     98.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         7263      0.55%     99.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         3941      0.30%     99.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151         2870      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1309226                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        45229                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     52.634482                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    50.071788                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    16.388391                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            35      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          617      1.36%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2801      6.19%      7.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         6077     13.44%     21.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         8433     18.65%     39.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         8902     19.68%     59.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         7243     16.01%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         5061     11.19%     86.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         3087      6.83%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         1577      3.49%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          822      1.82%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          349      0.77%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111          142      0.31%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           49      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           26      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        45229                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        45229                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.628999                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.609587                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.809789                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8546     18.89%     18.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             528      1.17%     20.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           35475     78.43%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             525      1.16%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             151      0.33%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        45229                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             152361536                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1874240                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               51029888                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              154235776                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            51034368                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      147.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       49.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   149.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    49.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033300388694                       # Total gap between requests
system.mem_ctrls0.avgGap                    644333.59                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    152361536                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     51029888                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 147450736.905465096235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 49385132.149122931063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2409934                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       797412                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  93379085401                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23996465899120                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     38747.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  30092933.01                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   58.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5724644940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3042709560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         9188444580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2696474520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    375067904760                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     80939349120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      558227172600                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       540.234826                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 206967565476                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 791833031039                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3623264400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1925803110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         7809389280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1465650720                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    369984663000                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     85221924480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      551598340110                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       533.819649                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 218126615403                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 780673981112                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    158519168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         158519168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     51955456                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       51955456                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1238431                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1238431                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       405902                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            405902                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    153409901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            153409901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      50280868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            50280868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      50280868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    153409901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           203690769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    811754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2451012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000366839878                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        45968                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        45968                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4338030                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            766286                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1238432                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    405902                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2476864                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  811804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 25852                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   50                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            97654                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            54772                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            67490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            64022                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            64981                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            58117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           608873                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           104046                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           106218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           219962                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          272467                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          197708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          158181                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          106277                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          124979                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          145265                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            33520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            30642                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            41881                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            40671                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            50944                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            39255                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            37752                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            30697                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            53191                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           144834                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           69426                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           55648                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           45106                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           41554                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           36232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           60384                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.18                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 49655438398                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12255060000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            95611913398                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20259.16                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39009.16                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1500449                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 426736                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                61.22                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.57                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2476864                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              811804                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1226051                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1224961                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 37295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 37913                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 45883                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 46029                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 46038                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 46000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 45984                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 45989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 45988                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 45992                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 45996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 45989                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 45985                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 46017                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 46008                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 45968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 45968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 45968                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   729                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1335554                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   156.350542                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   139.463505                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   111.835126                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        71728      5.37%      5.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1106018     82.81%     88.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        87438      6.55%     94.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        26919      2.02%     96.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        16077      1.20%     97.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        11420      0.86%     98.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         7889      0.59%     99.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4515      0.34%     99.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         3550      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1335554                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        45968                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     53.319614                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    50.740890                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    16.537196                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            29      0.06%      0.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          563      1.22%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2662      5.79%      7.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         6001     13.05%     20.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         8422     18.32%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         8785     19.11%     57.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         7474     16.26%     73.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         5402     11.75%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         3316      7.21%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         1847      4.02%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          845      1.84%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          379      0.82%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111          152      0.33%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           62      0.13%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127           20      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        45968                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        45968                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.658741                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.640051                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.795183                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            8072     17.56%     17.56% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             597      1.30%     18.86% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           36480     79.36%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             589      1.28%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             225      0.49%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        45968                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             156864768                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1654528                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               51951168                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              158519296                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            51955456                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      151.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       50.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   153.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    50.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.58                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033301876133                       # Total gap between requests
system.mem_ctrls1.avgGap                    628401.45                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    156864768                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     51951168                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 151808824.217319667339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 50276718.165269859135                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2476864                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       811804                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  95611913398                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23990605943436                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38602.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  29552214.50                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   59.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5812574040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3089426010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         9503732700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2643277500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    377648235480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     78768129600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      559033020450                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       541.014701                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 201342529891                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 797458066624                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3723352920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1979001420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         7996478700                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1593989640                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    372149866710                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     83398114080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      552408448590                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       534.603647                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 213373856742                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 785426739773                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        79087                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79087                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        79087                       # number of overall hits
system.l2.overall_hits::total                   79087                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2443399                       # number of demand (read+write) misses
system.l2.demand_misses::total                2443399                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2443399                       # number of overall misses
system.l2.overall_misses::total               2443399                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 218523756762                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     218523756762                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 218523756762                       # number of overall miss cycles
system.l2.overall_miss_latency::total    218523756762                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2522486                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2522486                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2522486                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2522486                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.968647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968647                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.968647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968647                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 89434.331749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89434.331749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89434.331749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89434.331749                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              804608                       # number of writebacks
system.l2.writebacks::total                    804608                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2443399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2443399                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2443399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2443399                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 197631797894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197631797894                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 197631797894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 197631797894                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.968647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.968647                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.968647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.968647                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80883.964467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80883.964467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80883.964467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80883.964467                       # average overall mshr miss latency
system.l2.replacements                        3326776                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       883649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           883649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       883649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       883649                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1638375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1638375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5848                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10509                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10509                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    982284783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     982284783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        16357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.642477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.642477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 93470.813874                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93470.813874                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    892435091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    892435091                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.642477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 84921.028737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84921.028737                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        73239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             73239                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2432890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2432890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 217541471979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 217541471979                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2506129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2506129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.970776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89416.895946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89416.895946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2432890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2432890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 196739362803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 196739362803                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.970776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80866.526149                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80866.526149                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     3406709                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3326904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023988                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.860546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    92.137212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.280161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.719822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  84046056                       # Number of tag accesses
system.l2.tags.data_accesses                 84046056                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    707425585                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2707629979                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    707425585                       # number of overall hits
system.cpu.icache.overall_hits::total      2707629979                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    707425585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2707630843                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    707425585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2707630843                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    707425585                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2707629979                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    707425585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2707630843                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2707630843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3133831.994213                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      105597603741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     105597603741                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    254371611                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        970850245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    254371611                       # number of overall hits
system.cpu.dcache.overall_hits::total       970850245                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2522457                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9749476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2522457                       # number of overall misses
system.cpu.dcache.overall_misses::total       9749476                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 224486394309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 224486394309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 224486394309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 224486394309                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    256894068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    980599721                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    256894068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    980599721                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009942                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88995.132250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23025.483042                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88995.132250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23025.483042                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3693700                       # number of writebacks
system.cpu.dcache.writebacks::total           3693700                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2522457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2522457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2522457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2522457                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 222382666005                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 222382666005                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 222382666005                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 222382666005                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009819                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009819                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002572                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 88161.132580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88161.132580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 88161.132580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88161.132580                       # average overall mshr miss latency
system.cpu.dcache.replacements                9749347                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    146153344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       556378323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2506100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9289074                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 223418501094                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 223418501094                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    148659444                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    565667397                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016858                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016421                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 89149.874743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24051.751670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2506100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2506100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 221328414528                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 221328414528                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 88315.875076                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88315.875076                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    108218267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      414471922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       460402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1067893215                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1067893215                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    108234624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    414932324                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 65286.618267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2319.479965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        16357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16357                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1054251477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1054251477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000151                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 64452.618267                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64452.618267                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      5803953                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     21831634                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      2024535                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2024535                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      5803982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     21831762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 69811.551724                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15816.679688                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      2000349                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      2000349                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 68977.551724                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68977.551724                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      5803982                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     21831762                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      5803982                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     21831762                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1024263244                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9749603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.056918                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.438921                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.560399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.560308                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.439689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32786173443                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32786173443                       # Number of data accesses

---------- End Simulation Statistics   ----------
