# RTL_design_using_Verilog_with_Sky130_Technology
A five day workshop on RTL design and synthesis using Verilog and Sky130 Open Source PDK conducted by VSD
