Total verification running time: 00:00:15
Result: Proved

[P4 + P4LTL->Boogie]:
P4xos/acceptor.p4(16): [--Wwarn=deprecated] warning: mark_to_drop: Using deprecated feature mark_to_drop. Please use mark_to_drop(standard_metadata) instead.
        mark_to_drop();
        ^^^^^^^^^^^^
/home/p4ltl/Desktop/P4B-Translator/build/p4include/v1model.p4(416)
extern void mark_to_drop();
            ^^^^^^^^^^^^
P4xos/acceptor.p4(12): [--Wwarn=unused] warning: learner_mac_address: unused instance
    register<bit<48>>(1) learner_mac_address;
                         ^^^^^^^^^^^^^^^^^^^
P4xos/acceptor.p4(13): [--Wwarn=unused] warning: learner_address: unused instance
    register<bit<32>>(1) learner_address;
                         ^^^^^^^^^^^^^^^
P4LTL parsing result: ([](AP((((hdr.paxos.inst == a) && (!(drop))) ==> (hdr.paxos.rnd >= meta.paxos_metadata.round)))))

P4LTL parsing result: ([](AP(((valid(hdr.ipv4) && valid(hdr.paxos)) && (!(valid(hdr.arp)))))))

//#LTLProperty:
 ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
//#LTLFairness:
 ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
backend cpu time 0.073838 s
program cpu time 0.466476 s

[Boogie Line Num]
976 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 04:16:22,036 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 04:16:22,038 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 04:16:22,066 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 04:16:22,067 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 04:16:22,068 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 04:16:22,069 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 04:16:22,070 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 04:16:22,072 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 04:16:22,073 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 04:16:22,073 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 04:16:22,074 INFO  L184        SettingsManager]: BÃ¼chi Program Product provides no preferences, ignoring...
[2023-01-16 04:16:22,075 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 04:16:22,075 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 04:16:22,076 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 04:16:22,077 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 04:16:22,078 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 04:16:22,079 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 04:16:22,080 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 04:16:22,084 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 04:16:22,086 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 04:16:22,091 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 04:16:22,092 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 04:16:22,093 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 04:16:22,096 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 04:16:22,096 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 04:16:22,096 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 04:16:22,098 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 04:16:22,098 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 04:16:22,099 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 04:16:22,100 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 04:16:22,100 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 04:16:22,101 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 04:16:22,101 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 04:16:22,102 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 04:16:22,102 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 04:16:22,103 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 04:16:22,103 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 04:16:22,104 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 04:16:22,104 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 04:16:22,104 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 04:16:22,105 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 04:16:22,106 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 04:16:22,106 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 04:16:22,114 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 04:16:22,115 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 04:16:22,116 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 04:16:22,116 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 04:16:22,116 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 04:16:22,116 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 04:16:22,116 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 04:16:22,117 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 04:16:22,117 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 04:16:22,118 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 04:16:22,118 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 04:16:22,118 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 04:16:22,119 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 04:16:22,119 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 04:16:22,119 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 04:16:22,120 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 04:16:22,120 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 04:16:22,314 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 04:16:22,330 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 04:16:22,331 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 04:16:22,332 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 04:16:22,334 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 04:16:22,334 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 04:16:22,334 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 04:16:22,378 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 04:16:22,379 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 04:16:22,380 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 04:16:22,380 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 04:16:22,380 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 04:16:22,391 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,392 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,403 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,404 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,416 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,420 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,424 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,427 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 04:16:22,427 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 04:16:22,428 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 04:16:22,430 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 04:16:22,434 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/1) ...
[2023-01-16 04:16:22,437 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
[2023-01-16 04:16:22,437 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
[2023-01-16 04:16:22,437 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: !
Token: (
Token: drop
Token: )
Token: )
Token: )
Token: ==>
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:16:22,448 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((((_p4ltl_1 == true) && (!(drop))) ==> (_p4ltl_0 == true)))))
[2023-01-16 04:16:22,448 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( ( _p4ltl_1==true && (!(drop)) ) ==> _p4ltl_0==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class ast.Drop
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:16:22,450 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
[2023-01-16 04:16:22,450 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
[2023-01-16 04:16:22,450 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: hdr.ipv4.valid
Token: ==
Token: true
Token: &&
Token: hdr.paxos.valid
Token: ==
Token: true
Token: )
Token: &&
Token: (
Token: !
Token: (
Token: hdr.arp.valid
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 04:16:22,451 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP(((hdr.ipv4.valid == true && hdr.paxos.valid == true) && (!(hdr.arp.valid == true))))))
[2023-01-16 04:16:22,451 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( ( hdr.ipv4.valid==true && hdr.paxos.valid==true ) && (!(hdr.arp.valid==true)) ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Not
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 04:16:22,453 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:16:22,453 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 04:16:22,454 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:16:22 PropertyContainer
[2023-01-16 04:16:22,455 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 04:16:22,455 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 04:16:22,455 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 04:16:22,455 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 04:16:22,457 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/2) ...
[2023-01-16 04:16:22,463 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:22,553 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 04:16:22,554 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 04:16:22,554 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 04:16:22,554 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 04:16:22,554 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 04:16:22,554 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 04:16:22,554 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop given in one single declaration
[2023-01-16 04:16:22,554 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop
[2023-01-16 04:16:22,555 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop
[2023-01-16 04:16:22,555 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_4 given in one single declaration
[2023-01-16 04:16:22,555 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_4
[2023-01-16 04:16:22,555 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_4
[2023-01-16 04:16:22,555 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_5 given in one single declaration
[2023-01-16 04:16:22,555 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_5
[2023-01-16 04:16:22,555 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_5
[2023-01-16 04:16:22,556 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop_6 given in one single declaration
[2023-01-16 04:16:22,556 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop_6
[2023-01-16 04:16:22,556 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop_6
[2023-01-16 04:16:22,556 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_TopParser given in one single declaration
[2023-01-16 04:16:22,556 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_TopParser
[2023-01-16 04:16:22,556 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_TopParser
[2023-01-16 04:16:22,556 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 04:16:22,556 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 04:16:22,556 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 04:16:22,557 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure acceptor_tbl_0.apply given in one single declaration
[2023-01-16 04:16:22,557 INFO  L130     BoogieDeclarations]: Found specification of procedure acceptor_tbl_0.apply
[2023-01-16 04:16:22,557 INFO  L138     BoogieDeclarations]: Found implementation of procedure acceptor_tbl_0.apply
[2023-01-16 04:16:22,557 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure arp_tbl_0.apply given in one single declaration
[2023-01-16 04:16:22,557 INFO  L130     BoogieDeclarations]: Found specification of procedure arp_tbl_0.apply
[2023-01-16 04:16:22,557 INFO  L138     BoogieDeclarations]: Found implementation of procedure arp_tbl_0.apply
[2023-01-16 04:16:22,557 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-01-16 04:16:22,557 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-01-16 04:16:22,557 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-01-16 04:16:22,558 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 04:16:22,558 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 04:16:22,558 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 04:16:22,558 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure forward given in one single declaration
[2023-01-16 04:16:22,558 INFO  L130     BoogieDeclarations]: Found specification of procedure forward
[2023-01-16 04:16:22,558 INFO  L138     BoogieDeclarations]: Found implementation of procedure forward
[2023-01-16 04:16:22,558 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_1a given in one single declaration
[2023-01-16 04:16:22,558 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_1a
[2023-01-16 04:16:22,558 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_1a
[2023-01-16 04:16:22,558 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_2a given in one single declaration
[2023-01-16 04:16:22,559 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_2a
[2023-01-16 04:16:22,559 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_2a
[2023-01-16 04:16:22,559 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_arp_reply given in one single declaration
[2023-01-16 04:16:22,559 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_arp_reply
[2023-01-16 04:16:22,559 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_arp_reply
[2023-01-16 04:16:22,559 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_arp_request given in one single declaration
[2023-01-16 04:16:22,559 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_arp_request
[2023-01-16 04:16:22,559 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_arp_request
[2023-01-16 04:16:22,560 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_icmp_reply given in one single declaration
[2023-01-16 04:16:22,560 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_icmp_reply
[2023-01-16 04:16:22,560 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_icmp_reply
[2023-01-16 04:16:22,560 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_icmp_request given in one single declaration
[2023-01-16 04:16:22,560 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_icmp_request
[2023-01-16 04:16:22,560 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_icmp_request
[2023-01-16 04:16:22,560 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 04:16:22,560 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 04:16:22,560 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 04:16:22,560 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure icmp_tbl_0.apply given in one single declaration
[2023-01-16 04:16:22,561 INFO  L130     BoogieDeclarations]: Found specification of procedure icmp_tbl_0.apply
[2023-01-16 04:16:22,561 INFO  L138     BoogieDeclarations]: Found implementation of procedure icmp_tbl_0.apply
[2023-01-16 04:16:22,561 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 04:16:22,561 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 04:16:22,561 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 04:16:22,561 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_address_0.write given in one single declaration
[2023-01-16 04:16:22,561 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_address_0.write
[2023-01-16 04:16:22,561 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_address_0.write
[2023-01-16 04:16:22,561 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_mac_address_0.write given in one single declaration
[2023-01-16 04:16:22,562 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_mac_address_0.write
[2023-01-16 04:16:22,562 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_mac_address_0.write
[2023-01-16 04:16:22,562 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 04:16:22,562 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 04:16:22,562 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 04:16:22,562 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 04:16:22,562 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 04:16:22,562 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 04:16:22,562 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 04:16:22,563 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure my_ip_address_0.write given in one single declaration
[2023-01-16 04:16:22,563 INFO  L130     BoogieDeclarations]: Found specification of procedure my_ip_address_0.write
[2023-01-16 04:16:22,563 INFO  L138     BoogieDeclarations]: Found implementation of procedure my_ip_address_0.write
[2023-01-16 04:16:22,563 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure my_mac_address_0.write given in one single declaration
[2023-01-16 04:16:22,563 INFO  L130     BoogieDeclarations]: Found specification of procedure my_mac_address_0.write
[2023-01-16 04:16:22,563 INFO  L138     BoogieDeclarations]: Found implementation of procedure my_mac_address_0.write
[2023-01-16 04:16:22,563 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_arp given in one single declaration
[2023-01-16 04:16:22,563 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_arp
[2023-01-16 04:16:22,563 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_arp
[2023-01-16 04:16:22,564 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_icmp given in one single declaration
[2023-01-16 04:16:22,564 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_icmp
[2023-01-16 04:16:22,564 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_icmp
[2023-01-16 04:16:22,564 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_ipv4 given in one single declaration
[2023-01-16 04:16:22,564 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_ipv4
[2023-01-16 04:16:22,564 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_ipv4
[2023-01-16 04:16:22,564 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_paxos given in one single declaration
[2023-01-16 04:16:22,564 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_paxos
[2023-01-16 04:16:22,564 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_paxos
[2023-01-16 04:16:22,565 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_udp given in one single declaration
[2023-01-16 04:16:22,565 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_udp
[2023-01-16 04:16:22,565 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_udp
[2023-01-16 04:16:22,565 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure place_holder_table_0.apply given in one single declaration
[2023-01-16 04:16:22,565 INFO  L130     BoogieDeclarations]: Found specification of procedure place_holder_table_0.apply
[2023-01-16 04:16:22,565 INFO  L138     BoogieDeclarations]: Found implementation of procedure place_holder_table_0.apply
[2023-01-16 04:16:22,565 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure read_round given in one single declaration
[2023-01-16 04:16:22,565 INFO  L130     BoogieDeclarations]: Found specification of procedure read_round
[2023-01-16 04:16:22,565 INFO  L138     BoogieDeclarations]: Found implementation of procedure read_round
[2023-01-16 04:16:22,565 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerAcceptorID_0.write given in one single declaration
[2023-01-16 04:16:22,565 INFO  L130     BoogieDeclarations]: Found specification of procedure registerAcceptorID_0.write
[2023-01-16 04:16:22,566 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerAcceptorID_0.write
[2023-01-16 04:16:22,566 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerRound_0.write given in one single declaration
[2023-01-16 04:16:22,566 INFO  L130     BoogieDeclarations]: Found specification of procedure registerRound_0.write
[2023-01-16 04:16:22,566 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerRound_0.write
[2023-01-16 04:16:22,566 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerVRound_0.write given in one single declaration
[2023-01-16 04:16:22,566 INFO  L130     BoogieDeclarations]: Found specification of procedure registerVRound_0.write
[2023-01-16 04:16:22,566 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerVRound_0.write
[2023-01-16 04:16:22,566 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerValue_0.write given in one single declaration
[2023-01-16 04:16:22,567 INFO  L130     BoogieDeclarations]: Found specification of procedure registerValue_0.write
[2023-01-16 04:16:22,567 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerValue_0.write
[2023-01-16 04:16:22,567 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 04:16:22,567 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 04:16:22,567 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 04:16:22,567 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 04:16:22,567 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 04:16:22,567 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 04:16:22,567 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure transport_tbl_0.apply given in one single declaration
[2023-01-16 04:16:22,568 INFO  L130     BoogieDeclarations]: Found specification of procedure transport_tbl_0.apply
[2023-01-16 04:16:22,568 INFO  L138     BoogieDeclarations]: Found implementation of procedure transport_tbl_0.apply
[2023-01-16 04:16:22,568 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 04:16:22,568 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 04:16:22,568 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 04:16:22,622 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 04:16:22,624 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 04:16:22,867 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 04:16:22,877 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 04:16:22,877 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 04:16:22,880 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:16:22 BoogieIcfgContainer
[2023-01-16 04:16:22,880 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:16:22" (2/2) ...
[2023-01-16 04:16:22,880 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 04:16:22,880 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@34a29c3a and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:16:22, skipping insertion in model container
[2023-01-16 04:16:22,881 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 04:16:22,881 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 04:16:22,881 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 04:16:22,881 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 04:16:22,883 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:16:22" (2/3) ...
[2023-01-16 04:16:22,883 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( ( hdr.ipv4.valid==true && hdr.paxos.valid==true ) && (!(hdr.arp.valid==true)) ))) )) || ( ( [](AP(( ( _p4ltl_1==true && (!(drop)) ) ==> _p4ltl_0==true ))) ))
[2023-01-16 04:16:22,890 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 04:16:22,906 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( b ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 04:16:22,911 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( b ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 04:16:22,929 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( [](((hdr.ipv4.valid == true && hdr.paxos.valid == true) && !(hdr.arp.valid == true))) )) || ( ( []((_p4ltl_1 == true && !drop ==> _p4ltl_0 == true)) ))
[2023-01-16 04:16:22,929 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:16:22 NWAContainer
[2023-01-16 04:16:22,930 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 04:16:22,930 INFO  L113        PluginConnector]: ------------------------BÃ¼chi Program Product----------------------------
[2023-01-16 04:16:22,930 INFO  L271        PluginConnector]: Initializing BÃ¼chi Program Product...
[2023-01-16 04:16:22,931 INFO  L275        PluginConnector]: BÃ¼chi Program Product initialized
[2023-01-16 04:16:22,932 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:16:22" (3/4) ...
[2023-01-16 04:16:22,932 INFO  L205        PluginConnector]: Invalid model from BÃ¼chi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@6c5b48fc and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:16:22, skipping insertion in model container
[2023-01-16 04:16:22,933 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin BÃ¼chi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:16:22" (4/4) ...
[2023-01-16 04:16:22,935 INFO  L104   BuchiProductObserver]: Initial property automaton 2 locations, 3 edges
[2023-01-16 04:16:22,937 INFO  L110   BuchiProductObserver]: Initial RCFG 305 locations, 370 edges
[2023-01-16 04:16:22,937 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 04:16:22,940 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: registerValue_0.write
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: handle_arp_request
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: arp_tbl_0.apply
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_6
[2023-01-16 04:16:22,940 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 04:16:22,941 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L835-1
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: transport_tbl_0.apply
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_5
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: _drop_4
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: handle_icmp_request
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: parse_icmp
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: parse_arp
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-01-16 04:16:22,941 INFO  L189       ProductGenerator]: +++++ Call method name: icmp_tbl_0.apply
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: handle_1a
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_TopParser
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: forward
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: _drop
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: read_round
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: registerVRound_0.write
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: acceptor_tbl_0.apply
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: handle_icmp_reply
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: parse_paxos
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: handle_2a
[2023-01-16 04:16:22,942 INFO  L189       ProductGenerator]: +++++ Call method name: place_holder_table_0.apply
[2023-01-16 04:16:22,943 INFO  L189       ProductGenerator]: +++++ Call method name: parse_ipv4
[2023-01-16 04:16:22,943 INFO  L189       ProductGenerator]: +++++ Call method name: parse_udp
[2023-01-16 04:16:22,943 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 04:16:22,943 INFO  L189       ProductGenerator]: +++++ Call method name: handle_arp_reply
[2023-01-16 04:16:22,943 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 04:16:22,947 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 04:16:22,947 INFO  L277       ProductGenerator]: ==== location: learner_mac_address_0.writeEXIT
[2023-01-16 04:16:22,947 INFO  L277       ProductGenerator]: ==== location: L652
[2023-01-16 04:16:22,947 INFO  L277       ProductGenerator]: ==== location: L589
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L699
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L737
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: registerVRound_0.writeEXIT
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: handle_2aEXIT
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeEXIT
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: acceptor_tbl_0.applyEXIT
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L677
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L705
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L956
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L666
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L559
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L587
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: _drop_4ENTRY
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestEXIT
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L682
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: transport_tbl_0.applyENTRY
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L574
[2023-01-16 04:16:22,948 INFO  L277       ProductGenerator]: ==== location: L725
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L730
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: arp_tbl_0.applyENTRY
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L878-1
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L668
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L687
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L688
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: handle_icmp_replyEXIT
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: place_holder_table_0.applyEXIT
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L749
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L788
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: arp_tbl_0.applyEXIT
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L747
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L905
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeFINAL
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: parse_arpFINAL
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L707
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 04:16:22,949 INFO  L277       ProductGenerator]: ==== location: L741
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L633
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L609
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestFINAL
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: _drop_4EXIT
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L736
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: registerAcceptorID_0.writeENTRY
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: my_mac_address_0.writeFINAL
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L635
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L968
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: learner_address_0.writeENTRY
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L651
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L712
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L719
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L762
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: parse_udpENTRY
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L608
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L703
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: parse_paxosFINAL
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L714
[2023-01-16 04:16:22,950 INFO  L277       ProductGenerator]: ==== location: L875
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L642
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: _drop_6ENTRY
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L654
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L612
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L657
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L698
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L746
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: read_roundFINAL
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L716
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L723
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L788-1
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L647
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L650
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: _drop_6FINAL
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L617
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L522-1
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: forwardEXIT
[2023-01-16 04:16:22,951 INFO  L277       ProductGenerator]: ==== location: L825-1
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L523
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L683
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: handle_icmp_requestENTRY
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L835-1
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L966
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L835
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L735
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L879
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: learner_mac_address_0.writeENTRY
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L702
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: handle_2aENTRY
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L820
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L859
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L691
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L733
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L724
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L758
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: _drop_5EXIT
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: parse_ipv4ENTRY
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L655
[2023-01-16 04:16:22,952 INFO  L277       ProductGenerator]: ==== location: L726
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: acceptor_tbl_0.applyENTRY
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L773
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L728
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L957
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeENTRY
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L732
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: _dropFINAL
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L562
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L713
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: L775-1
[2023-01-16 04:16:22,953 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 04:16:22,954 INFO  L310       ProductGenerator]: ####final State Node: L835-1
[2023-01-16 04:16:22,954 INFO  L310       ProductGenerator]: ####final State Node: L835
[2023-01-16 04:16:22,955 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L835-1_accept_S2
[2023-01-16 04:16:22,955 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L835_accept_S2
[2023-01-16 04:16:22,957 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_T0_init --> learner_mac_address_0.writeEXIT_T0_init
[2023-01-16 04:16:22,957 INFO  L479       ProductGenerator]: learner_mac_address_0.writeEXIT_accept_S2 --> learner_mac_address_0.writeEXIT_accept_S2
[2023-01-16 04:16:22,957 INFO  L479       ProductGenerator]: L652_T0_init --> L652_T0_init
[2023-01-16 04:16:22,957 INFO  L479       ProductGenerator]: L652_accept_S2 --> L652_accept_S2
[2023-01-16 04:16:22,957 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 04:16:22,958 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L699_T0_init --> L699_T0_init
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L699_accept_S2 --> L699_accept_S2
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L737_T0_init --> L737_T0_init
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L737_accept_S2 --> L737_accept_S2
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L677_T0_init --> L677_T0_init
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L677_accept_S2 --> L677_accept_S2
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L705_T0_init --> L705_T0_init
[2023-01-16 04:16:22,958 INFO  L479       ProductGenerator]: L705_accept_S2 --> L705_accept_S2
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L956_T0_init --> L956_T0_init
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L956_accept_S2 --> L956_accept_S2
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L956_T0_init --> L956_T0_init
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L956_accept_S2 --> L956_accept_S2
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L666_T0_init --> L666_T0_init
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L666_accept_S2 --> L666_accept_S2
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L559_T0_init --> L559_T0_init
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L559_accept_S2 --> L559_accept_S2
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L587_T0_init --> L587_T0_init
[2023-01-16 04:16:22,959 INFO  L479       ProductGenerator]: L587_accept_S2 --> L587_accept_S2
[2023-01-16 04:16:22,959 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-01-16 04:16:22,984 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_4ENTRY
[2023-01-16 04:16:22,987 INFO  L479       ProductGenerator]: L682_T0_init --> L682_T0_init
[2023-01-16 04:16:22,987 INFO  L479       ProductGenerator]: L682_accept_S2 --> L682_accept_S2
[2023-01-16 04:16:22,987 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_init --> transport_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:22,987 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S2 --> transport_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_init --> transport_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S2 --> transport_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L574_T0_init --> L574_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L574_accept_S2 --> L574_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L725_T0_init --> L725_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L725_accept_S2 --> L725_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L730_T0_init --> L730_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L730_accept_S2 --> L730_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T0_init --> arp_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_accept_S2 --> arp_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_T0_init --> arp_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: arp_tbl_0.applyENTRY_accept_S2 --> arp_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: egressFINAL_T0_init --> egressFINAL_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: egressFINAL_accept_S2 --> egressFINAL_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L878-1_T0_init --> L878-1_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L878-1_accept_S2 --> L878-1_accept_S2
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L668_T0_init --> L668_T0_init
[2023-01-16 04:16:22,988 INFO  L479       ProductGenerator]: L668_accept_S2 --> L668_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L687_T0_init --> L687_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L687_accept_S2 --> L687_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L688_T0_init --> L688_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L688_accept_S2 --> L688_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L749_T0_init --> L749_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L749_accept_S2 --> L749_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L788_T0_init --> L788_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L788_accept_S2 --> L788_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L788_T0_init --> L788_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L788_accept_S2 --> L788_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_init --> mainProcedureFINAL_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S2 --> mainProcedureFINAL_accept_S2
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L747_T0_init --> L747_T0_init
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: L747_accept_S2 --> L747_accept_S2
[2023-01-16 04:16:22,989 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:16:22,989 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 04:16:22,989 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_T0_init --> registerRound_0.writeFINAL_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_accept_S2 --> registerRound_0.writeFINAL_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: parse_arpFINAL_T0_init --> parse_arpFINAL_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: parse_arpFINAL_accept_S2 --> parse_arpFINAL_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L707_T0_init --> L707_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L707_accept_S2 --> L707_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_init --> mainProcedureEXIT_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S2 --> mainProcedureEXIT_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L741_T0_init --> L741_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L741_accept_S2 --> L741_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L633_T0_init --> L633_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L633_accept_S2 --> L633_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L609_T0_init --> L609_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L609_accept_S2 --> L609_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_T0_init --> handle_icmp_requestFINAL_T0_init
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: handle_icmp_requestFINAL_accept_S2 --> handle_icmp_requestFINAL_accept_S2
[2023-01-16 04:16:22,990 INFO  L479       ProductGenerator]: L736_T0_init --> L736_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L736_accept_S2 --> L736_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_T0_init --> registerAcceptorID_0.writeENTRY_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeENTRY_accept_S2 --> registerAcceptorID_0.writeENTRY_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_T0_init --> my_mac_address_0.writeFINAL_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: my_mac_address_0.writeFINAL_accept_S2 --> my_mac_address_0.writeFINAL_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L635_T0_init --> L635_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L635_accept_S2 --> L635_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L968_T0_init --> L968_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L968_accept_S2 --> L968_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L968_T0_init --> L968_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L968_accept_S2 --> L968_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_T0_init --> learner_address_0.writeENTRY_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: learner_address_0.writeENTRY_accept_S2 --> learner_address_0.writeENTRY_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L651_T0_init --> L651_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L651_accept_S2 --> L651_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L712_T0_init --> L712_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L712_accept_S2 --> L712_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L719_T0_init --> L719_T0_init
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L719_accept_S2 --> L719_accept_S2
[2023-01-16 04:16:22,991 INFO  L479       ProductGenerator]: L762_T0_init --> L762_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L762_accept_S2 --> L762_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: parse_udpENTRY_T0_init --> parse_udpENTRY_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: parse_udpENTRY_accept_S2 --> parse_udpENTRY_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L608_T0_init --> L608_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L608_accept_S2 --> L608_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L703_T0_init --> L703_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L703_accept_S2 --> L703_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: parse_paxosFINAL_T0_init --> parse_paxosFINAL_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: parse_paxosFINAL_accept_S2 --> parse_paxosFINAL_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L714_T0_init --> L714_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L714_accept_S2 --> L714_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L875_T0_init --> L875_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L875_accept_S2 --> L875_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L875_T0_init --> L875_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L875_accept_S2 --> L875_accept_S2
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L642_T0_init --> L642_T0_init
[2023-01-16 04:16:22,992 INFO  L479       ProductGenerator]: L642_accept_S2 --> L642_accept_S2
[2023-01-16 04:16:22,992 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-01-16 04:16:22,996 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_6ENTRY
[2023-01-16 04:16:22,998 INFO  L479       ProductGenerator]: L654_T0_init --> L654_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L654_accept_S2 --> L654_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L612_T0_init --> L612_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L612_accept_S2 --> L612_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L657_T0_init --> L657_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L657_accept_S2 --> L657_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L698_T0_init --> L698_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L698_accept_S2 --> L698_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L746_T0_init --> L746_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L746_accept_S2 --> L746_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: read_roundFINAL_T0_init --> read_roundFINAL_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: read_roundFINAL_accept_S2 --> read_roundFINAL_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L716_T0_init --> L716_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L716_accept_S2 --> L716_accept_S2
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L723_T0_init --> L723_T0_init
[2023-01-16 04:16:22,999 INFO  L479       ProductGenerator]: L723_accept_S2 --> L723_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L788-1_T0_init --> L788-1_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L788-1_accept_S2 --> L788-1_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L647_T0_init --> L647_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L647_accept_S2 --> L647_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_init --> NoAction_0FINAL_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S2 --> NoAction_0FINAL_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L650_T0_init --> L650_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L650_accept_S2 --> L650_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: _drop_6FINAL_T0_init --> _drop_6FINAL_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: _drop_6FINAL_accept_S2 --> _drop_6FINAL_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L617_T0_init --> L617_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L617_accept_S2 --> L617_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L522-1_T0_init --> L522-1_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L522-1_accept_S2 --> L522-1_accept_S2
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L825-1_T0_init --> L825-1_T0_init
[2023-01-16 04:16:23,000 INFO  L479       ProductGenerator]: L825-1_accept_S2 --> L825-1_accept_S2
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L683_T0_init --> L683_T0_init
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L683_accept_S2 --> L683_accept_S2
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_T0_init --> handle_icmp_requestENTRY_T0_init
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: handle_icmp_requestENTRY_accept_S2 --> handle_icmp_requestENTRY_accept_S2
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L835-1_T0_init --> L835-1_T0_init
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L835-1_accept_S2 --> L835-1_accept_S2
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L835-1_T0_init --> L835-1_T0_init
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L835-1_accept_S2 --> L835-1_accept_S2
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_4();
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L735_T0_init --> L735_T0_init
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: L735_accept_S2 --> L735_accept_S2
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-01-16 04:16:23,001 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_T0_init --> learner_mac_address_0.writeENTRY_T0_init
[2023-01-16 04:16:23,001 INFO  L479       ProductGenerator]: learner_mac_address_0.writeENTRY_accept_S2 --> learner_mac_address_0.writeENTRY_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L702_T0_init --> L702_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L702_accept_S2 --> L702_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: handle_2aENTRY_T0_init --> handle_2aENTRY_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: handle_2aENTRY_accept_S2 --> handle_2aENTRY_accept_S2
[2023-01-16 04:16:23,002 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:16:23,002 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 04:16:23,002 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:16:23,002 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L691_T0_init --> L691_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L691_accept_S2 --> L691_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L733_T0_init --> L733_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L733_accept_S2 --> L733_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L724_T0_init --> L724_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L724_accept_S2 --> L724_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L758_T0_init --> L758_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L758_accept_S2 --> L758_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T0_init --> parse_ipv4ENTRY_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_accept_S2 --> parse_ipv4ENTRY_accept_S2
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L655_T0_init --> L655_T0_init
[2023-01-16 04:16:23,002 INFO  L479       ProductGenerator]: L655_accept_S2 --> L655_accept_S2
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: L726_T0_init --> L726_T0_init
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: L726_accept_S2 --> L726_accept_S2
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_init --> havocProcedureFINAL_T0_init
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S2 --> havocProcedureFINAL_accept_S2
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T0_init --> acceptor_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_accept_S2 --> acceptor_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_T0_init --> acceptor_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: acceptor_tbl_0.applyENTRY_accept_S2 --> acceptor_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:23,003 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-01-16 04:16:23,003 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_reply();
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: L728_T0_init --> L728_T0_init
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: L728_accept_S2 --> L728_accept_S2
[2023-01-16 04:16:23,003 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-01-16 04:16:23,003 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_T0_init --> registerRound_0.writeENTRY_T0_init
[2023-01-16 04:16:23,003 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_accept_S2 --> registerRound_0.writeENTRY_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L732_T0_init --> L732_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L732_accept_S2 --> L732_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: startENTRY_T0_init --> startENTRY_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: startENTRY_accept_S2 --> startENTRY_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: _dropFINAL_T0_init --> _dropFINAL_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: _dropFINAL_accept_S2 --> _dropFINAL_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L562_T0_init --> L562_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L562_accept_S2 --> L562_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L713_T0_init --> L713_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L713_accept_S2 --> L713_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L775-1_T0_init --> L775-1_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L775-1_accept_S2 --> L775-1_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L748_T0_init --> L748_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: L748_accept_S2 --> L748_accept_S2
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_T0_init --> learner_mac_address_0.writeFINAL_T0_init
[2023-01-16 04:16:23,004 INFO  L479       ProductGenerator]: learner_mac_address_0.writeFINAL_accept_S2 --> learner_mac_address_0.writeFINAL_accept_S2
[2023-01-16 04:16:23,004 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-01-16 04:16:23,008 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _drop_5ENTRY
[2023-01-16 04:16:23,019 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:16:23,019 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L616_T0_init --> L616_T0_init
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L616_accept_S2 --> L616_accept_S2
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_T0_init --> my_ip_address_0.writeFINAL_T0_init
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: my_ip_address_0.writeFINAL_accept_S2 --> my_ip_address_0.writeFINAL_accept_S2
[2023-01-16 04:16:23,019 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-01-16 04:16:23,019 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2a(acceptor_tbl_0.handle_2a.learner_port);
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L684_T0_init --> L684_T0_init
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L684_accept_S2 --> L684_accept_S2
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L729_T0_init --> L729_T0_init
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L729_accept_S2 --> L729_accept_S2
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L878_T0_init --> L878_T0_init
[2023-01-16 04:16:23,019 INFO  L479       ProductGenerator]: L878_accept_S2 --> L878_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L878_T0_init --> L878_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L878_accept_S2 --> L878_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L704_T0_init --> L704_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L704_accept_S2 --> L704_accept_S2
[2023-01-16 04:16:23,020 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-01-16 04:16:23,020 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_reply();
[2023-01-16 04:16:23,020 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-01-16 04:16:23,020 INFO  L483       ProductGenerator]: Handling product edge call: call icmp_tbl_0.apply();
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L706_T0_init --> L706_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L706_accept_S2 --> L706_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: acceptFINAL_T0_init --> acceptFINAL_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: acceptFINAL_accept_S2 --> acceptFINAL_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_T0_init --> registerAcceptorID_0.writeEXIT_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeEXIT_accept_S2 --> registerAcceptorID_0.writeEXIT_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L615_T0_init --> L615_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L615_accept_S2 --> L615_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: _drop_5FINAL_T0_init --> _drop_5FINAL_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: _drop_5FINAL_accept_S2 --> _drop_5FINAL_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L826_T0_init --> L826_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L826_accept_S2 --> L826_accept_S2
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L649_T0_init --> L649_T0_init
[2023-01-16 04:16:23,020 INFO  L479       ProductGenerator]: L649_accept_S2 --> L649_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L721_T0_init --> L721_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L721_accept_S2 --> L721_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L663_T0_init --> L663_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L663_accept_S2 --> L663_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L709_T0_init --> L709_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L709_accept_S2 --> L709_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_T0_init --> learner_address_0.writeEXIT_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: learner_address_0.writeEXIT_accept_S2 --> learner_address_0.writeEXIT_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_T0_init --> registerVRound_0.writeFINAL_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: registerVRound_0.writeFINAL_accept_S2 --> registerVRound_0.writeFINAL_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_init --> havocProcedureENTRY_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S2 --> havocProcedureENTRY_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: _drop_4FINAL_T0_init --> _drop_4FINAL_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: _drop_4FINAL_accept_S2 --> _drop_4FINAL_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_T0_init --> handle_arp_requestENTRY_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: handle_arp_requestENTRY_accept_S2 --> handle_arp_requestENTRY_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L797_T0_init --> L797_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L797_accept_S2 --> L797_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L797_T0_init --> L797_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L797_accept_S2 --> L797_accept_S2
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L658_T0_init --> L658_T0_init
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L658_accept_S2 --> L658_accept_S2
[2023-01-16 04:16:23,021 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:16:23,021 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:16:23,021 INFO  L479       ProductGenerator]: L662_T0_init --> L662_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L662_accept_S2 --> L662_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L896_T0_init --> L896_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L896_accept_S2 --> L896_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L896_T0_init --> L896_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L896_accept_S2 --> L896_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L522_T0_init --> L522_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L522_accept_S2 --> L522_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L522_T0_init --> L522_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L522_accept_S2 --> L522_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L673_T0_init --> L673_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L673_accept_S2 --> L673_accept_S2
[2023-01-16 04:16:23,022 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:16:23,022 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L634_T0_init --> L634_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: L634_accept_S2 --> L634_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: mainFINAL_T0_init --> mainFINAL_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: mainFINAL_accept_S2 --> mainFINAL_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_T0_init --> registerValue_0.writeFINAL_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_accept_S2 --> registerValue_0.writeFINAL_accept_S2
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: parse_icmpFINAL_T0_init --> parse_icmpFINAL_T0_init
[2023-01-16 04:16:23,022 INFO  L479       ProductGenerator]: parse_icmpFINAL_accept_S2 --> parse_icmpFINAL_accept_S2
[2023-01-16 04:16:23,023 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-01-16 04:16:23,023 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L648_T0_init --> L648_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L648_accept_S2 --> L648_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L537-1_T0_init --> L537-1_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L537-1_accept_S2 --> L537-1_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L711_T0_init --> L711_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L711_accept_S2 --> L711_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L727_T0_init --> L727_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L727_accept_S2 --> L727_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L739_T0_init --> L739_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L739_accept_S2 --> L739_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L740_T0_init --> L740_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L740_accept_S2 --> L740_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L772_T0_init --> L772_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L772_accept_S2 --> L772_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L772_T0_init --> L772_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L772_accept_S2 --> L772_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_T0_init --> my_mac_address_0.writeENTRY_T0_init
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: my_mac_address_0.writeENTRY_accept_S2 --> my_mac_address_0.writeENTRY_accept_S2
[2023-01-16 04:16:23,023 INFO  L479       ProductGenerator]: L697_T0_init --> L697_T0_init
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L697_accept_S2 --> L697_accept_S2
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L685_T0_init --> L685_T0_init
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L685_accept_S2 --> L685_accept_S2
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L824_T0_init --> L824_T0_init
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L824_accept_S2 --> L824_accept_S2
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L824_T0_init --> L824_T0_init
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L824_accept_S2 --> L824_accept_S2
[2023-01-16 04:16:23,024 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 04:16:23,024 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 04:16:23,024 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 04:16:23,024 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L759_T0_init --> L759_T0_init
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L759_accept_S2 --> L759_accept_S2
[2023-01-16 04:16:23,024 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-01-16 04:16:23,024 INFO  L483       ProductGenerator]: Handling product edge call: call handle_arp_request();
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L775_T0_init --> L775_T0_init
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L775_accept_S2 --> L775_accept_S2
[2023-01-16 04:16:23,024 INFO  L479       ProductGenerator]: L775_T0_init --> L775_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L775_accept_S2 --> L775_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L670_T0_init --> L670_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L670_accept_S2 --> L670_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L656_T0_init --> L656_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L656_accept_S2 --> L656_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L669_T0_init --> L669_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L669_accept_S2 --> L669_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L722_T0_init --> L722_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L722_accept_S2 --> L722_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L645_T0_init --> L645_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L645_accept_S2 --> L645_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: forwardENTRY_T0_init --> forwardENTRY_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: forwardENTRY_accept_S2 --> forwardENTRY_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L643_T0_init --> L643_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L643_accept_S2 --> L643_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L708_T0_init --> L708_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L708_accept_S2 --> L708_accept_S2
[2023-01-16 04:16:23,025 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:16:23,025 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L667_T0_init --> L667_T0_init
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L667_accept_S2 --> L667_accept_S2
[2023-01-16 04:16:23,025 INFO  L479       ProductGenerator]: L607_T0_init --> L607_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L607_accept_S2 --> L607_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L718_T0_init --> L718_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L718_accept_S2 --> L718_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L753_T0_init --> L753_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L753_accept_S2 --> L753_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L738_T0_init --> L738_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L738_accept_S2 --> L738_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L829_T0_init --> L829_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L829_accept_S2 --> L829_accept_S2
[2023-01-16 04:16:23,026 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-01-16 04:16:23,026 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L694_T0_init --> L694_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L694_accept_S2 --> L694_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T0_init --> icmp_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_accept_S2 --> icmp_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_T0_init --> icmp_tbl_0.applyENTRY_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: icmp_tbl_0.applyENTRY_accept_S2 --> icmp_tbl_0.applyENTRY_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L576_T0_init --> L576_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L576_accept_S2 --> L576_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L676_T0_init --> L676_T0_init
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L676_accept_S2 --> L676_accept_S2
[2023-01-16 04:16:23,026 INFO  L479       ProductGenerator]: L696_T0_init --> L696_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L696_accept_S2 --> L696_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_T0_init --> handle_arp_requestFINAL_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: handle_arp_requestFINAL_accept_S2 --> handle_arp_requestFINAL_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L674_T0_init --> L674_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L674_accept_S2 --> L674_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L572_T0_init --> L572_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L572_accept_S2 --> L572_accept_S2
[2023-01-16 04:16:23,027 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-01-16 04:16:23,027 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L701_T0_init --> L701_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L701_accept_S2 --> L701_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_T0_init --> handle_arp_replyFINAL_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: handle_arp_replyFINAL_accept_S2 --> handle_arp_replyFINAL_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L755_T0_init --> L755_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L755_accept_S2 --> L755_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L757_T0_init --> L757_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L757_accept_S2 --> L757_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L680_T0_init --> L680_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L680_accept_S2 --> L680_accept_S2
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L750_T0_init --> L750_T0_init
[2023-01-16 04:16:23,027 INFO  L479       ProductGenerator]: L750_accept_S2 --> L750_accept_S2
[2023-01-16 04:16:23,027 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-01-16 04:16:23,027 INFO  L483       ProductGenerator]: Handling product edge call: call handle_icmp_request();
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L632_T0_init --> L632_T0_init
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L632_accept_S2 --> L632_accept_S2
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L686_T0_init --> L686_T0_init
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L686_accept_S2 --> L686_accept_S2
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call handle_1a(acceptor_tbl_0.handle_1a.learner_port);
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L695_T0_init --> L695_T0_init
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L695_accept_S2 --> L695_accept_S2
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_T0_init --> registerVRound_0.writeENTRY_T0_init
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: registerVRound_0.writeENTRY_accept_S2 --> registerVRound_0.writeENTRY_accept_S2
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.mac_dst, transport_tbl_0.forward.ip_dst, transport_tbl_0.forward.udp_dst);
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L690_T0_init --> L690_T0_init
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: L690_accept_S2 --> L690_accept_S2
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_init --> verifyChecksumFINAL_T0_init
[2023-01-16 04:16:23,028 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S2 --> verifyChecksumFINAL_accept_S2
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-01-16 04:16:23,028 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_5();
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L742_T0_init --> L742_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L742_accept_S2 --> L742_accept_S2
[2023-01-16 04:16:23,029 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 04:16:23,029 INFO  L483       ProductGenerator]: Handling product edge call: call registerVRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L679_T0_init --> L679_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L679_accept_S2 --> L679_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L761_T0_init --> L761_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L761_accept_S2 --> L761_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L968-1_T0_init --> L968-1_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L968-1_accept_S2 --> L968-1_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: parse_icmpENTRY_T0_init --> parse_icmpENTRY_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: parse_icmpENTRY_accept_S2 --> parse_icmpENTRY_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: parse_arpENTRY_T0_init --> parse_arpENTRY_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: parse_arpENTRY_accept_S2 --> parse_arpENTRY_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: ingressENTRY_T0_init --> ingressENTRY_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: ingressENTRY_accept_S2 --> ingressENTRY_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L953_T0_init --> L953_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L953_accept_S2 --> L953_accept_S2
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L953_T0_init --> L953_T0_init
[2023-01-16 04:16:23,029 INFO  L479       ProductGenerator]: L953_accept_S2 --> L953_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L790-1_T0_init --> L790-1_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L790-1_accept_S2 --> L790-1_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L790-1_T0_init --> L790-1_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L790-1_accept_S2 --> L790-1_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L752_T0_init --> L752_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L752_accept_S2 --> L752_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L678_T0_init --> L678_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L678_accept_S2 --> L678_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L692_T0_init --> L692_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L692_accept_S2 --> L692_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L563_T0_init --> L563_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L563_accept_S2 --> L563_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: handle_1aFINAL_T0_init --> handle_1aFINAL_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: handle_1aFINAL_accept_S2 --> handle_1aFINAL_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L731_T0_init --> L731_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L731_accept_S2 --> L731_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: handle_1aENTRY_T0_init --> handle_1aENTRY_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: handle_1aENTRY_accept_S2 --> handle_1aENTRY_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L660_T0_init --> L660_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L660_accept_S2 --> L660_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L754_T0_init --> L754_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L754_accept_S2 --> L754_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_init --> computeChecksumFINAL_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S2 --> computeChecksumFINAL_accept_S2
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L610_T0_init --> L610_T0_init
[2023-01-16 04:16:23,030 INFO  L479       ProductGenerator]: L610_accept_S2 --> L610_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L671_T0_init --> L671_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L671_accept_S2 --> L671_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L751_T0_init --> L751_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L751_accept_S2 --> L751_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L659_T0_init --> L659_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L659_accept_S2 --> L659_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L561_T0_init --> L561_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L561_accept_S2 --> L561_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L756_T0_init --> L756_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L756_accept_S2 --> L756_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_T0_init --> registerValue_0.writeENTRY_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_accept_S2 --> registerValue_0.writeENTRY_accept_S2
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L646_T0_init --> L646_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L646_accept_S2 --> L646_accept_S2
[2023-01-16 04:16:23,031 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-01-16 04:16:23,031 INFO  L483       ProductGenerator]: Handling product edge call: call _drop_6();
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L614_T0_init --> L614_T0_init
[2023-01-16 04:16:23,031 INFO  L479       ProductGenerator]: L614_accept_S2 --> L614_accept_S2
[2023-01-16 04:16:23,031 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-01-16 04:16:23,035 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-01-16 04:16:23,037 INFO  L479       ProductGenerator]: L789_T0_init --> L789_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L789_accept_S2 --> L789_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L789_T0_init --> L789_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L789_accept_S2 --> L789_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L720_T0_init --> L720_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L720_accept_S2 --> L720_accept_S2
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call arp_tbl_0.apply();
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L693_T0_init --> L693_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L693_accept_S2 --> L693_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L896-1_T0_init --> L896-1_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L896-1_accept_S2 --> L896-1_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L715_T0_init --> L715_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L715_accept_S2 --> L715_accept_S2
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L631_T0_init --> L631_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L631_accept_S2 --> L631_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L681_T0_init --> L681_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L681_accept_S2 --> L681_accept_S2
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: read_roundENTRY_T0_init --> read_roundENTRY_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: read_roundENTRY_accept_S2 --> read_roundENTRY_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L665_T0_init --> L665_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L665_accept_S2 --> L665_accept_S2
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L700_T0_init --> L700_T0_init
[2023-01-16 04:16:23,038 INFO  L479       ProductGenerator]: L700_accept_S2 --> L700_accept_S2
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:16:23,038 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L956-1_T0_init --> L956-1_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L956-1_accept_S2 --> L956-1_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L664_T0_init --> L664_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L664_accept_S2 --> L664_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L675_T0_init --> L675_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L675_accept_S2 --> L675_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_T0_init --> handle_icmp_replyFINAL_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: handle_icmp_replyFINAL_accept_S2 --> handle_icmp_replyFINAL_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L519_T0_init --> L519_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L519_accept_S2 --> L519_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L519_T0_init --> L519_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L519_accept_S2 --> L519_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L743_T0_init --> L743_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L743_accept_S2 --> L743_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_T0_init --> my_mac_address_0.writeEXIT_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: my_mac_address_0.writeEXIT_accept_S2 --> my_mac_address_0.writeEXIT_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L560_T0_init --> L560_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L560_accept_S2 --> L560_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L734_T0_init --> L734_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L734_accept_S2 --> L734_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L636_T0_init --> L636_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L636_accept_S2 --> L636_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L661_T0_init --> L661_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L661_accept_S2 --> L661_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_T0_init --> my_ip_address_0.writeENTRY_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: my_ip_address_0.writeENTRY_accept_S2 --> my_ip_address_0.writeENTRY_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L745_T0_init --> L745_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L745_accept_S2 --> L745_accept_S2
[2023-01-16 04:16:23,039 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-01-16 04:16:23,039 INFO  L483       ProductGenerator]: Handling product edge call: call acceptor_tbl_0.apply();
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L760_T0_init --> L760_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L760_accept_S2 --> L760_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L710_T0_init --> L710_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L710_accept_S2 --> L710_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L653_T0_init --> L653_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L653_accept_S2 --> L653_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_T0_init --> learner_address_0.writeFINAL_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: learner_address_0.writeFINAL_accept_S2 --> learner_address_0.writeFINAL_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L672_T0_init --> L672_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: L672_accept_S2 --> L672_accept_S2
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: parse_paxosENTRY_T0_init --> parse_paxosENTRY_T0_init
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: parse_paxosENTRY_accept_S2 --> parse_paxosENTRY_accept_S2
[2023-01-16 04:16:23,039 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-01-16 04:16:23,039 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-01-16 04:16:23,039 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_T0_init --> _parser_TopParserFINAL_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_accept_S2 --> _parser_TopParserFINAL_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: forwardFINAL_T0_init --> forwardFINAL_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: forwardFINAL_accept_S2 --> forwardFINAL_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L534_T0_init --> L534_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L534_accept_S2 --> L534_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L534_T0_init --> L534_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L534_accept_S2 --> L534_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_T0_init --> registerAcceptorID_0.writeFINAL_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: registerAcceptorID_0.writeFINAL_accept_S2 --> registerAcceptorID_0.writeFINAL_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L689_T0_init --> L689_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L689_accept_S2 --> L689_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_T0_init --> my_ip_address_0.writeEXIT_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: my_ip_address_0.writeEXIT_accept_S2 --> my_ip_address_0.writeEXIT_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_init --> place_holder_table_0.applyENTRY_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S2 --> place_holder_table_0.applyENTRY_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_init --> place_holder_table_0.applyENTRY_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S2 --> place_holder_table_0.applyENTRY_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L904_T0_init --> L904_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L904_accept_S2 --> L904_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L537_T0_init --> L537_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L537_accept_S2 --> L537_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L537_T0_init --> L537_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L537_accept_S2 --> L537_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L644_T0_init --> L644_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L644_accept_S2 --> L644_accept_S2
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L744_T0_init --> L744_T0_init
[2023-01-16 04:16:23,040 INFO  L479       ProductGenerator]: L744_accept_S2 --> L744_accept_S2
[2023-01-16 04:16:23,040 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 04:16:23,041 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 04:16:23,041 INFO  L479       ProductGenerator]: handle_2aFINAL_T0_init --> handle_2aFINAL_T0_init
[2023-01-16 04:16:23,041 INFO  L479       ProductGenerator]: handle_2aFINAL_accept_S2 --> handle_2aFINAL_accept_S2
[2023-01-16 04:16:23,041 INFO  L479       ProductGenerator]: L717_T0_init --> L717_T0_init
[2023-01-16 04:16:23,041 INFO  L479       ProductGenerator]: L717_accept_S2 --> L717_accept_S2
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerVRound_0.writeEXIT to L591
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L819
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_2aEXIT to L522-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to handle_1aFINAL
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to L589-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptor_tbl_0.applyEXIT to L792-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_icmp_requestEXIT to L775-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_icmp_replyEXIT to L775-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from place_holder_table_0.applyEXIT to egressFINAL
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from arp_tbl_0.applyEXIT to L788-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L824
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_4EXIT to L968-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_TopParserFINAL
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from forwardEXIT to L968-1
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L904
[2023-01-16 04:16:23,041 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_5EXIT to L537-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L835-1
[2023-01-16 04:16:23,042 INFO  L749       ProductGenerator]: ==== Handling return program step: #387#return;
[2023-01-16 04:16:23,042 INFO  L749       ProductGenerator]: ==== Handling return program step: #387#return;
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_icmpEXIT to L878-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_1aEXIT to L522-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from read_roundEXIT to L790-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_ipv4EXIT to L956-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L822
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_TopParserEXIT to L820
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_arpEXIT to L956-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_arp_replyEXIT to L537-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L821
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_arp_requestEXIT to L537-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_udpEXIT to L878-1
[2023-01-16 04:16:23,042 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_icmpFINAL
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_arpFINAL
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_paxosFINAL
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from icmp_tbl_0.applyEXIT to L788-1
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerValue_0.writeEXIT to handle_2aFINAL
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _drop_6EXIT to L775-1
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_paxosEXIT to L896-1
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L823
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from transport_tbl_0.applyEXIT to L788-1
[2023-01-16 04:16:23,043 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _dropEXIT to L522-1
[2023-01-16 04:16:23,241 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 04:16:23,242 INFO  L110   BuchiProductObserver]: BuchiProgram size 761 locations, 893 edges
[2023-01-16 04:16:23,243 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:16:23 BoogieIcfgContainer
[2023-01-16 04:16:23,243 INFO  L132        PluginConnector]: ------------------------ END BÃ¼chi Program Product----------------------------
[2023-01-16 04:16:23,245 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 04:16:23,245 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 04:16:23,249 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 04:16:23,250 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:16:23" (1/1) ...
[2023-01-16 04:16:23,302 INFO  L313           BlockEncoder]: Initial Icfg 761 locations, 893 edges
[2023-01-16 04:16:23,303 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 04:16:23,304 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 04:16:23,305 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 04:16:23,305 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 04:16:23,306 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 04:16:23,325 INFO  L70    emoveInfeasibleEdges]: Removed 4 edges and 2 locations because of local infeasibility
[2023-01-16 04:16:23,403 INFO  L71     MaximizeFinalStates]: 374 new accepting states
[2023-01-16 04:16:23,410 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:16:23,416 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 04:16:23,417 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 04:16:23,417 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 04:16:23,418 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 04:16:23,419 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 04:16:23,420 INFO  L313           BlockEncoder]: Encoded RCFG 753 locations, 882 edges
[2023-01-16 04:16:23,421 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:16:23 BasicIcfg
[2023-01-16 04:16:23,421 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 04:16:23,422 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 04:16:23,422 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 04:16:23,425 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 04:16:23,426 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:16:23,426 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 04:16:22" (1/6) ...
[2023-01-16 04:16:23,431 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@9cffcdc and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:16:23, skipping insertion in model container
[2023-01-16 04:16:23,431 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:16:23,431 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 04:16:22" (2/6) ...
[2023-01-16 04:16:23,432 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@9cffcdc and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:16:23, skipping insertion in model container
[2023-01-16 04:16:23,432 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:16:23,432 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 04:16:22" (3/6) ...
[2023-01-16 04:16:23,432 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@9cffcdc and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:16:23, skipping insertion in model container
[2023-01-16 04:16:23,432 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:16:23,432 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 04:16:22" (4/6) ...
[2023-01-16 04:16:23,432 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@9cffcdc and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 04:16:23, skipping insertion in model container
[2023-01-16 04:16:23,432 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:16:23,433 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 04:16:23" (5/6) ...
[2023-01-16 04:16:23,433 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@9cffcdc and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 04:16:23, skipping insertion in model container
[2023-01-16 04:16:23,433 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 04:16:23,433 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 04:16:23" (6/6) ...
[2023-01-16 04:16:23,436 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 04:16:23,493 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 04:16:23,494 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 04:16:23,494 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 04:16:23,494 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 04:16:23,494 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 04:16:23,494 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 04:16:23,494 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 04:16:23,494 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 04:16:23,501 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 753 states, 606 states have (on average 1.0775577557755776) internal successors, (653), 600 states have internal predecessors, (653), 77 states have call successors, (77), 77 states have call predecessors, (77), 70 states have return successors, (152), 76 states have call predecessors, (152), 76 states have call successors, (152)
[2023-01-16 04:16:23,543 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:23,543 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:23,543 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:23,557 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:23,557 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:23,557 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 04:16:23,559 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 753 states, 606 states have (on average 1.0775577557755776) internal successors, (653), 600 states have internal predecessors, (653), 77 states have call successors, (77), 77 states have call predecessors, (77), 70 states have return successors, (152), 76 states have call predecessors, (152), 76 states have call successors, (152)
[2023-01-16 04:16:23,571 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:23,571 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:23,571 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:23,578 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:23,578 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:23,599 INFO  L752   eck$LassoCheckResult]: Stem: 159#ULTIMATE.startENTRY_NONWAtrue [1484] ULTIMATE.startENTRY_NONWA-->L835-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 59#L835-1_T0_inittrue [1438] L835-1_T0_init-->L835_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 93#L835_T0_inittrue [1455] L835_T0_init-->L835_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 591#L835_T0_init-D9true [1682] L835_T0_init-D9-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 722#mainENTRY_T0_inittrue [1749] mainENTRY_T0_init-->mainENTRY_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 152#mainENTRY_T0_init-D41true [1482] mainENTRY_T0_init-D41-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 400#havocProcedureENTRY_T0_inittrue [1591] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 541#L642_T0_inittrue [1654] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 207#L643_T0_inittrue [1511] L643_T0_init-->L644_T0_init: Formula: (= v_standard_metadata.ingress_port_11 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 731#L644_T0_inittrue [1755] L644_T0_init-->L645_T0_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 714#L645_T0_inittrue [1745] L645_T0_init-->L646_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 668#L646_T0_inittrue [1721] L646_T0_init-->L647_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 71#L647_T0_inittrue [1802] L647_T0_init-->L648_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 89#L648_T0_inittrue [1815] L648_T0_init-->L649_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 660#L649_T0_inittrue [1716] L649_T0_init-->L650_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 310#L650_T0_inittrue [1553] L650_T0_init-->L651_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 617#L651_T0_inittrue [1698] L651_T0_init-->L652_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 382#L652_T0_inittrue [1969] L652_T0_init-->L653_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 720#L653_T0_inittrue [2149] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 474#L654_T0_inittrue [2028] L654_T0_init-->L655_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 58#L655_T0_inittrue [1437] L655_T0_init-->L656_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 442#L656_T0_inittrue [1608] L656_T0_init-->L657_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 729#L657_T0_inittrue [2153] L657_T0_init-->L658_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 242#L658_T0_inittrue [1896] L658_T0_init-->L659_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 431#L659_T0_inittrue [2003] L659_T0_init-->L660_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 633#L660_T0_inittrue [1708] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 213#L661_T0_inittrue [1516] L661_T0_init-->L662_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 458#L662_T0_inittrue [1617] L662_T0_init-->L663_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 9#L663_T0_inittrue [1417] L663_T0_init-->L664_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 505#L664_T0_inittrue [1643] L664_T0_init-->L665_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 301#L665_T0_inittrue [1930] L665_T0_init-->L666_T0_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 406#L666_T0_inittrue [1983] L666_T0_init-->L667_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[hdr.arp.hrd] 298#L667_T0_inittrue [1929] L667_T0_init-->L668_T0_init: Formula: (and (<= v_hdr.arp.hrd_12 65536) (<= 0 v_hdr.arp.hrd_12))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_12}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[] 723#L668_T0_inittrue [1751] L668_T0_init-->L669_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 272#L669_T0_inittrue [1913] L669_T0_init-->L670_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 662#L670_T0_inittrue [1717] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 359#L671_T0_inittrue [1957] L671_T0_init-->L672_T0_init: Formula: (and (<= 0 v_hdr.arp.hln_9) (<= v_hdr.arp.hln_9 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_9}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[] 20#L672_T0_inittrue [1422] L672_T0_init-->L673_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 450#L673_T0_inittrue [2014] L673_T0_init-->L674_T0_init: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 640#L674_T0_inittrue [2108] L674_T0_init-->L675_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 420#L675_T0_inittrue [1995] L675_T0_init-->L676_T0_init: Formula: (and (<= 0 v_hdr.arp.op_16) (<= v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 122#L676_T0_inittrue [1830] L676_T0_init-->L677_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 129#L677_T0_inittrue [1472] L677_T0_init-->L678_T0_init: Formula: (and (<= 0 v_hdr.arp.sha_20) (<= v_hdr.arp.sha_20 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 457#L678_T0_inittrue [2018] L678_T0_init-->L679_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[hdr.arp.spa] 35#L679_T0_inittrue [1780] L679_T0_init-->L680_T0_init: Formula: (and (<= 0 v_hdr.arp.spa_17) (<= v_hdr.arp.spa_17 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_17}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[] 279#L680_T0_inittrue [1918] L680_T0_init-->L681_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 177#L681_T0_inittrue [1864] L681_T0_init-->L682_T0_init: Formula: (and (<= v_hdr.arp.tha_18 281474976710656) (<= 0 v_hdr.arp.tha_18))  InVars {hdr.arp.tha=v_hdr.arp.tha_18}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[] 456#L682_T0_inittrue [1616] L682_T0_init-->L683_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 29#L683_T0_inittrue [1776] L683_T0_init-->L684_T0_init: Formula: (and (<= 0 v_hdr.arp.tpa_19) (<= v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 570#L684_T0_inittrue [1671] L684_T0_init-->L685_T0_init: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 605#L685_T0_inittrue [2090] L685_T0_init-->L686_T0_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_30}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 585#L686_T0_inittrue [2084] L686_T0_init-->L687_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 495#L687_T0_inittrue [1638] L687_T0_init-->L688_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 517#L688_T0_inittrue [2049] L688_T0_init-->L689_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 248#L689_T0_inittrue [1525] L689_T0_init-->L690_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (<= v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 40#L690_T0_inittrue [1783] L690_T0_init-->L691_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 560#L691_T0_inittrue [1665] L691_T0_init-->L692_T0_init: Formula: (and (<= 0 v_hdr.ipv4.diffserv_9) (<= v_hdr.ipv4.diffserv_9 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 595#L692_T0_inittrue [2087] L692_T0_init-->L693_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 175#L693_T0_inittrue [1862] L693_T0_init-->L694_T0_init: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 44#L694_T0_inittrue [1431] L694_T0_init-->L695_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 556#L695_T0_inittrue [2070] L695_T0_init-->L696_T0_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 367#L696_T0_inittrue [1580] L696_T0_init-->L697_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 266#L697_T0_inittrue [1910] L697_T0_init-->L698_T0_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 110#L698_T0_inittrue [1826] L698_T0_init-->L699_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 101#L699_T0_inittrue [1820] L699_T0_init-->L700_T0_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 111#L700_T0_inittrue [1462] L700_T0_init-->L701_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 555#L701_T0_inittrue [1660] L701_T0_init-->L702_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 509#L702_T0_inittrue [1645] L702_T0_init-->L703_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 395#L703_T0_inittrue [1589] L703_T0_init-->L704_T0_init: Formula: (and (<= v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 104#L704_T0_inittrue [1822] L704_T0_init-->L705_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 14#L705_T0_inittrue [1771] L705_T0_init-->L706_T0_init: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 676#L706_T0_inittrue [2124] L706_T0_init-->L707_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 210#L707_T0_inittrue [1513] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 741#L708_T0_inittrue [2156] L708_T0_init-->L709_T0_init: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 244#L709_T0_inittrue [1523] L709_T0_init-->L710_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.icmp_2 false))  InVars {emit=v_emit_32, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_31, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 108#L710_T0_inittrue [1825] L710_T0_init-->L711_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 172#L711_T0_inittrue [1860] L711_T0_init-->L712_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (<= v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 98#L712_T0_inittrue [1457] L712_T0_init-->L713_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 721#L713_T0_inittrue [2150] L713_T0_init-->L714_T0_init: Formula: (and (<= v_hdr.icmp.icmpCode_12 256) (<= 0 v_hdr.icmp.icmpCode_12))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[] 516#L714_T0_inittrue [2048] L714_T0_init-->L715_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 603#L715_T0_inittrue [1690] L715_T0_init-->L716_T0_init: Formula: (and (<= v_hdr.icmp.hdrChecksum_19 65536) (<= 0 v_hdr.icmp.hdrChecksum_19))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 728#L716_T0_inittrue [1753] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 745#L717_T0_inittrue [2162] L717_T0_init-->L718_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_12) (<= v_hdr.icmp.identifier_12 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_12}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[] 680#L718_T0_inittrue [2129] L718_T0_init-->L719_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 66#L719_T0_inittrue [1796] L719_T0_init-->L720_T0_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_9) (<= v_hdr.icmp.seqNumber_9 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[] 199#L720_T0_inittrue [1872] L720_T0_init-->L721_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[hdr.icmp.payload] 540#L721_T0_inittrue [2062] L721_T0_init-->L722_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_12) (<= v_hdr.icmp.payload_12 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_12}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[] 528#L722_T0_inittrue [2056] L722_T0_init-->L723_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 84#L723_T0_inittrue [1812] L723_T0_init-->L724_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 593#L724_T0_inittrue [2086] L724_T0_init-->L725_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 422#L725_T0_inittrue [1996] L725_T0_init-->L726_T0_init: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 116#L726_T0_inittrue [1464] L726_T0_init-->L727_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 47#L727_T0_inittrue [1789] L727_T0_init-->L728_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 99#L728_T0_inittrue [1458] L728_T0_init-->L729_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 90#L729_T0_inittrue [1453] L729_T0_init-->L730_T0_init: Formula: (and (<= 0 v_hdr.udp.length__9) (<= v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 737#L730_T0_inittrue [1760] L730_T0_init-->L731_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 470#L731_T0_inittrue [2026] L731_T0_init-->L732_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_10) (<= v_hdr.udp.checksum_10 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 197#L732_T0_inittrue [1508] L732_T0_init-->L733_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 416#L733_T0_inittrue [1994] L733_T0_init-->L734_T0_init: Formula: (= v_emit_23 (store v_emit_24 v_hdr.paxos_2 false))  InVars {emit=v_emit_24, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_23, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 307#L734_T0_inittrue [1551] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 17#L735_T0_inittrue [1772] L735_T0_init-->L736_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (<= v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 598#L736_T0_inittrue [2088] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 396#L737_T0_inittrue [1590] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_hdr.paxos.inst_23) (<= v_hdr.paxos.inst_23 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 239#L738_T0_inittrue [1894] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 269#L739_T0_inittrue [1536] L739_T0_init-->L740_T0_init: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 334#L740_T0_inittrue [1944] L740_T0_init-->L741_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 417#L741_T0_inittrue [1597] L741_T0_init-->L742_T0_init: Formula: (and (<= v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 190#L742_T0_inittrue [1868] L742_T0_init-->L743_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 267#L743_T0_inittrue [1535] L743_T0_init-->L744_T0_init: Formula: (and (<= 0 v_hdr.paxos.acptid_20) (<= v_hdr.paxos.acptid_20 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_20}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[] 694#L744_T0_inittrue [1734] L744_T0_init-->L745_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 704#L745_T0_inittrue [2140] L745_T0_init-->L746_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (<= v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 648#L746_T0_inittrue [1713] L746_T0_init-->L747_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 558#L747_T0_inittrue [1664] L747_T0_init-->L748_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_18) (<= v_hdr.paxos.paxosval_18 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[] 42#L748_T0_inittrue [1784] L748_T0_init-->L749_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 510#L749_T0_inittrue [2043] L749_T0_init-->L750_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 499#L750_T0_inittrue [2037] L750_T0_init-->L751_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 349#L751_T0_inittrue [1949] L751_T0_init-->L752_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 405#L752_T0_inittrue [1982] L752_T0_init-->L753_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 125#L753_T0_inittrue [1470] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 364#L754_T0_inittrue [1960] L754_T0_init-->L755_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 235#L755_T0_inittrue [1891] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 223#L756_T0_inittrue [1884] L756_T0_init-->L757_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 500#L757_T0_inittrue [1642] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 568#L758_T0_inittrue [2076] L758_T0_init-->L759_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 379#L759_T0_inittrue [1967] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 33#L760_T0_inittrue [1430] L760_T0_init-->L761_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 341#L761_T0_inittrue [1570] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 182#L762_T0_inittrue [1497] L762_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 657#havocProcedureFINAL_T0_inittrue [2115] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 262#havocProcedureEXIT_T0_inittrue >[2185] havocProcedureEXIT_T0_init-->L819-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 705#L819-D79true [2141] L819-D79-->L819_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 435#L819_T0_inittrue [1606] L819_T0_init-->L819_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 711#L819_T0_init-D33true [2145] L819_T0_init-D33-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 149#_parser_TopParserENTRY_T0_inittrue [1848] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 733#_parser_TopParserENTRY_T0_init-D69true [1758] _parser_TopParserENTRY_T0_init-D69-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 292#startENTRY_T0_inittrue [1927] startENTRY_T0_init-->L953_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 255#L953_T0_inittrue [1903] L953_T0_init-->L956_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 72#L956_T0_inittrue [1801] L956_T0_init-->L956-1_T0_init: Formula: (not (= v_hdr.ethernet.etherType_20 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 283#L956-1_T0_inittrue [1921] L956-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 296#startEXIT_T0_inittrue >[2300] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 619#_parser_TopParserFINAL-D103true [2097] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 608#_parser_TopParserFINAL_T0_inittrue [2092] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 700#_parser_TopParserEXIT_T0_inittrue >[2207] _parser_TopParserEXIT_T0_init-->L820-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 297#L820-D123true [1928] L820-D123-->L820_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 455#L820_T0_inittrue [1615] L820_T0_init-->L820_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 464#L820_T0_init-D13true [2021] L820_T0_init-D13-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 119#verifyChecksumFINAL_T0_inittrue [1466] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 134#verifyChecksumEXIT_T0_inittrue >[2290] verifyChecksumEXIT_T0_init-->L821-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 492#L821-D129true [1636] L821-D129-->L821_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 236#L821_T0_inittrue [1892] L821_T0_init-->L821_T0_init-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 573#L821_T0_init-D31true [1674] L821_T0_init-D31-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 91#ingressENTRY_T0_inittrue [1452] ingressENTRY_T0_init-->L788_T0_init: Formula: (not v_hdr.arp.valid_22)  InVars {hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 96#L788_T0_inittrue [1818] L788_T0_init-->L788-1_T0_init: Formula: (not v_hdr.ipv4.valid_22)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 302#L788-1_T0_inittrue [1547] L788-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 554#ingressEXIT_T0_inittrue >[2275] ingressEXIT_T0_init-->L822-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 569#L822-D121true [1669] L822-D121-->L822_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12#L822_T0_inittrue [1418] L822_T0_init-->L822_T0_init-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 535#L822_T0_init-D21true [1652] L822_T0_init-D21-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 553#egressENTRY_T0_inittrue [1659] egressENTRY_T0_init-->egressENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 157#egressENTRY_T0_init-D63true [1852] egressENTRY_T0_init-D63-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 482#place_holder_table_0.applyENTRY_T0_inittrue [2032] place_holder_table_0.applyENTRY_T0_init-->L904_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 501#L904_T0_inittrue [1641] L904_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 373#place_holder_table_0.applyEXIT_T0_inittrue >[2291] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 726#egressFINAL-D93true [2151] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 451#egressFINAL_T0_inittrue [2015] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21#egressEXIT_T0_inittrue >[2293] egressEXIT_T0_init-->L823-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 425#L823-D149true [1998] L823-D149-->L823_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 389#L823_T0_inittrue [1973] L823_T0_init-->L823_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 321#L823_T0_init-D37true [1560] L823_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 281#computeChecksumFINAL_T0_inittrue [1919] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6#computeChecksumEXIT_T0_inittrue >[2238] computeChecksumEXIT_T0_init-->L824-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 752#L824-D99true [1763] L824-D99-->L824_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 566#L824_T0_inittrue [1667] L824_T0_init-->L825-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 481#L825-1_T0_inittrue [1630] L825-1_T0_init-->L829_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 637#L829_T0_inittrue [1710] L829_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_1] 360#mainFINAL_T0_inittrue [1956] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 393#mainEXIT_T0_inittrue >[2211] mainEXIT_T0_init-->L835-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 742#L835-1-D111true [2158] L835-1-D111-->L835-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_24) (not v_drop_55) v_hdr.paxos.valid_28)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 7#L835-1_accept_S2true 
[2023-01-16 04:16:23,605 INFO  L754   eck$LassoCheckResult]: Loop: 7#L835-1_accept_S2true [1765] L835-1_accept_S2-->L835_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 634#L835_accept_S2true [2105] L835_accept_S2-->L835_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 472#L835_accept_S2-D10true [2027] L835_accept_S2-D10-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 36#mainENTRY_accept_S2true [1778] mainENTRY_accept_S2-->mainENTRY_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 579#mainENTRY_accept_S2-D42true [2080] mainENTRY_accept_S2-D42-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 461#havocProcedureENTRY_accept_S2true [1619] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 682#L642_accept_S2true [2130] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 415#L643_accept_S2true [1993] L643_accept_S2-->L644_accept_S2: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 515#L644_accept_S2true [2047] L644_accept_S2-->L645_accept_S2: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 632#L645_accept_S2true [1707] L645_accept_S2-->L646_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 215#L646_accept_S2true [1517] L646_accept_S2-->L647_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 724#L647_accept_S2true [1750] L647_accept_S2-->L648_accept_S2: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 201#L648_accept_S2true [1874] L648_accept_S2-->L649_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 460#L649_accept_S2true [1618] L649_accept_S2-->L650_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 37#L650_accept_S2true [1779] L650_accept_S2-->L651_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 462#L651_accept_S2true [2020] L651_accept_S2-->L652_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 681#L652_accept_S2true [2128] L652_accept_S2-->L653_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 699#L653_accept_S2true [1737] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 187#L654_accept_S2true [1867] L654_accept_S2-->L655_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 717#L655_accept_S2true [2147] L655_accept_S2-->L656_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 48#L656_accept_S2true [1788] L656_accept_S2-->L657_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8#L657_accept_S2true [1416] L657_accept_S2-->L658_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 270#L658_accept_S2true [1912] L658_accept_S2-->L659_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 408#L659_accept_S2true [1984] L659_accept_S2-->L660_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_2 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 227#L660_accept_S2true [1519] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 697#L661_accept_S2true [1736] L661_accept_S2-->L662_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 712#L662_accept_S2true [2144] L662_accept_S2-->L663_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 725#L663_accept_S2true [1752] L663_accept_S2-->L664_accept_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (<= v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 667#L664_accept_S2true [2120] L664_accept_S2-->L665_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 747#L665_accept_S2true [2164] L665_accept_S2-->L666_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.arp_3 false))  InVars {emit=v_emit_28, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_27, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 16#L666_accept_S2true [1420] L666_accept_S2-->L667_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 368#L667_accept_S2true [1961] L667_accept_S2-->L668_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (<= v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 184#L668_accept_S2true [1499] L668_accept_S2-->L669_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 338#L669_accept_S2true [1947] L669_accept_S2-->L670_accept_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 217#L670_accept_S2true [1881] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 353#L671_accept_S2true [1952] L671_accept_S2-->L672_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 268#L672_accept_S2true [1911] L672_accept_S2-->L673_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 97#L673_accept_S2true [1819] L673_accept_S2-->L674_accept_S2: Formula: (and (<= 0 v_hdr.arp.pln_12) (<= v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 631#L674_accept_S2true [2104] L674_accept_S2-->L675_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 673#L675_accept_S2true [2123] L675_accept_S2-->L676_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_19) (<= v_hdr.arp.op_19 65536))  InVars {hdr.arp.op=v_hdr.arp.op_19}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[] 238#L676_accept_S2true [1893] L676_accept_S2-->L677_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 273#L677_accept_S2true [1914] L677_accept_S2-->L678_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (<= v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 727#L678_accept_S2true [2152] L678_accept_S2-->L679_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 390#L679_accept_S2true [1974] L679_accept_S2-->L680_accept_S2: Formula: (and (<= v_hdr.arp.spa_18 4294967296) (<= 0 v_hdr.arp.spa_18))  InVars {hdr.arp.spa=v_hdr.arp.spa_18}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[] 280#L680_accept_S2true [1539] L680_accept_S2-->L681_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 282#L681_accept_S2true [1920] L681_accept_S2-->L682_accept_S2: Formula: (and (<= v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 582#L682_accept_S2true [2081] L682_accept_S2-->L683_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 128#L683_accept_S2true [1471] L683_accept_S2-->L684_accept_S2: Formula: (and (<= v_hdr.arp.tpa_18 4294967296) (<= 0 v_hdr.arp.tpa_18))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 233#L684_accept_S2true [1521] L684_accept_S2-->L685_accept_S2: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 523#L685_accept_S2true [1650] L685_accept_S2-->L686_accept_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 503#L686_accept_S2true [2038] L686_accept_S2-->L687_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 519#L687_accept_S2true [1647] L687_accept_S2-->L688_accept_S2: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 708#L688_accept_S2true [1741] L688_accept_S2-->L689_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 230#L689_accept_S2true [1889] L689_accept_S2-->L690_accept_S2: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 378#L690_accept_S2true [1966] L690_accept_S2-->L691_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 615#L691_accept_S2true [1697] L691_accept_S2-->L692_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 329#L692_accept_S2true [1941] L692_accept_S2-->L693_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 169#L693_accept_S2true [1490] L693_accept_S2-->L694_accept_S2: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 547#L694_accept_S2true [2065] L694_accept_S2-->L695_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 663#L695_accept_S2true [1718] L695_accept_S2-->L696_accept_S2: Formula: (and (<= v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 588#L696_accept_S2true [1679] L696_accept_S2-->L697_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 55#L697_accept_S2true [1436] L697_accept_S2-->L698_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (<= v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 518#L698_accept_S2true [2050] L698_accept_S2-->L699_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 659#L699_accept_S2true [2117] L699_accept_S2-->L700_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 715#L700_accept_S2true [1746] L700_accept_S2-->L701_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 409#L701_accept_S2true [1985] L701_accept_S2-->L702_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (<= v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 536#L702_accept_S2true [2060] L702_accept_S2-->L703_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 327#L703_accept_S2true [1563] L703_accept_S2-->L704_accept_S2: Formula: (and (<= v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 78#L704_accept_S2true [1808] L704_accept_S2-->L705_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 318#L705_accept_S2true [1558] L705_accept_S2-->L706_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (<= v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 498#L706_accept_S2true [1639] L706_accept_S2-->L707_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 51#L707_accept_S2true [1790] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 520#L708_accept_S2true [1648] L708_accept_S2-->L709_accept_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 144#L709_accept_S2true [1479] L709_accept_S2-->L710_accept_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.icmp_3 false))  InVars {emit=v_emit_38, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_37, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 188#L710_accept_S2true [1501] L710_accept_S2-->L711_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 374#L711_accept_S2true [1962] L711_accept_S2-->L712_accept_S2: Formula: (and (<= v_hdr.icmp.icmpType_18 256) (<= 0 v_hdr.icmp.icmpType_18))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 74#L712_accept_S2true [1803] L712_accept_S2-->L713_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 630#L713_accept_S2true [1706] L713_accept_S2-->L714_accept_S2: Formula: (and (<= v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 716#L714_accept_S2true [1747] L714_accept_S2-->L715_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 49#L715_accept_S2true [1432] L715_accept_S2-->L716_accept_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 136#L716_accept_S2true [1476] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 132#L717_accept_S2true [1474] L717_accept_S2-->L718_accept_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (<= v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 701#L718_accept_S2true [1738] L718_accept_S2-->L719_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 133#L719_accept_S2true [1475] L719_accept_S2-->L720_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 394#L720_accept_S2true [1586] L720_accept_S2-->L721_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 219#L721_accept_S2true [1882] L721_accept_S2-->L722_accept_S2: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 532#L722_accept_S2true [1651] L722_accept_S2-->L723_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 511#L723_accept_S2true [2044] L723_accept_S2-->L724_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 475#L724_accept_S2true [2029] L724_accept_S2-->L725_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 743#L725_accept_S2true [2159] L725_accept_S2-->L726_accept_S2: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 309#L726_accept_S2true [1552] L726_accept_S2-->L727_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 527#L727_accept_S2true [2055] L727_accept_S2-->L728_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (<= v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 204#L728_accept_S2true [1876] L728_accept_S2-->L729_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 92#L729_accept_S2true [1454] L729_accept_S2-->L730_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 387#L730_accept_S2true [1972] L730_accept_S2-->L731_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 346#L731_accept_S2true [1948] L731_accept_S2-->L732_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 130#L732_accept_S2true [1835] L732_accept_S2-->L733_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 551#L733_accept_S2true [2069] L733_accept_S2-->L734_accept_S2: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 440#L734_accept_S2true [2009] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 237#L735_accept_S2true [1522] L735_accept_S2-->L736_accept_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_19) (<= v_hdr.paxos.msgtype_19 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 361#L736_accept_S2true [1958] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 178#L737_accept_S2true [1493] L737_accept_S2-->L738_accept_S2: Formula: (and (<= v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 370#L738_accept_S2true [1582] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 276#L739_accept_S2true [1538] L739_accept_S2-->L740_accept_S2: Formula: (and (<= v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 286#L740_accept_S2true [1923] L740_accept_S2-->L741_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 572#L741_accept_S2true [1672] L741_accept_S2-->L742_accept_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (<= v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 319#L742_accept_S2true [1559] L742_accept_S2-->L743_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 710#L743_accept_S2true [1742] L743_accept_S2-->L744_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_21) (<= v_hdr.paxos.acptid_21 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_21}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[] 410#L744_accept_S2true [1595] L744_accept_S2-->L745_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 414#L745_accept_S2true [1992] L745_accept_S2-->L746_accept_S2: Formula: (and (<= v_hdr.paxos.paxoslen_12 4294967296) (<= 0 v_hdr.paxos.paxoslen_12))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[] 18#L746_accept_S2true [1773] L746_accept_S2-->L747_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 141#L747_accept_S2true [1478] L747_accept_S2-->L748_accept_S2: Formula: (and (<= v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_21))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 11#L748_accept_S2true [1768] L748_accept_S2-->L749_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 249#L749_accept_S2true [1900] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 661#L750_accept_S2true [2118] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 407#L751_accept_S2true [1594] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 288#L752_accept_S2true [1924] L752_accept_S2-->L753_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 534#L753_accept_S2true [2059] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 261#L754_accept_S2true [1907] L754_accept_S2-->L755_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 706#L755_accept_S2true [1740] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 303#L756_accept_S2true [1548] L756_accept_S2-->L757_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 713#L757_accept_S2true [1743] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 384#L758_accept_S2true [1970] L758_accept_S2-->L759_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 176#L759_accept_S2true [1863] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 626#L760_accept_S2true [2102] L760_accept_S2-->L761_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 224#L761_accept_S2true [1885] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 486#L762_accept_S2true [1633] L762_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 437#havocProcedureFINAL_accept_S2true [2007] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 372#havocProcedureEXIT_accept_S2true >[2270] havocProcedureEXIT_accept_S2-->L819-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 304#L819-D80true [1931] L819-D80-->L819_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 209#L819_accept_S2true [1879] L819_accept_S2-->L819_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 480#L819_accept_S2-D34true [1629] L819_accept_S2-D34-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 325#_parser_TopParserENTRY_accept_S2true [1937] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 191#_parser_TopParserENTRY_accept_S2-D70true [1503] _parser_TopParserENTRY_accept_S2-D70-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 45#startENTRY_accept_S2true [1786] startENTRY_accept_S2-->L953_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 102#L953_accept_S2true [1460] L953_accept_S2-->L956_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 38#L956_accept_S2true [1782] L956_accept_S2-->L956-1_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_18 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 664#L956-1_accept_S2true [2119] L956-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 214#startEXIT_accept_S2true >[2314] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 521#_parser_TopParserFINAL-D104true [2051] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 524#_parser_TopParserFINAL_accept_S2true [2052] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 308#_parser_TopParserEXIT_accept_S2true >[2284] _parser_TopParserEXIT_accept_S2-->L820-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 260#L820-D124true [1906] L820-D124-->L820_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2#L820_accept_S2true [1415] L820_accept_S2-->L820_accept_S2-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 221#L820_accept_S2-D14true [1518] L820_accept_S2-D14-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 163#verifyChecksumFINAL_accept_S2true [1486] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 241#verifyChecksumEXIT_accept_S2true >[2174] verifyChecksumEXIT_accept_S2-->L821-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 645#L821-D130true [2110] L821-D130-->L821_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 70#L821_accept_S2true [1445] L821_accept_S2-->L821_accept_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 654#L821_accept_S2-D32true [2114] L821_accept_S2-D32-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 441#ingressENTRY_accept_S2true [2011] ingressENTRY_accept_S2-->L788_accept_S2: Formula: (not v_hdr.arp.valid_20)  InVars {hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 552#L788_accept_S2true [1658] L788_accept_S2-->L788-1_accept_S2: Formula: (not v_hdr.ipv4.valid_24)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 332#L788-1_accept_S2true [1943] L788-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 485#ingressEXIT_accept_S2true >[2219] ingressEXIT_accept_S2-->L822-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 718#L822-D122true [1748] L822-D122-->L822_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 356#L822_accept_S2true [1577] L822_accept_S2-->L822_accept_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 203#L822_accept_S2-D22true [1510] L822_accept_S2-D22-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 220#egressENTRY_accept_S2true [1883] egressENTRY_accept_S2-->egressENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 525#egressENTRY_accept_S2-D64true [2053] egressENTRY_accept_S2-D64-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 13#place_holder_table_0.applyENTRY_accept_S2true [1770] place_holder_table_0.applyENTRY_accept_S2-->L904_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 401#L904_accept_S2true [1980] L904_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 336#place_holder_table_0.applyEXIT_accept_S2true >[2259] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 26#egressFINAL-D94true [1424] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 251#egressFINAL_accept_S2true [1528] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 24#egressEXIT_accept_S2true >[2286] egressEXIT_accept_S2-->L823-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 155#L823-D150true [1483] L823-D150-->L823_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 363#L823_accept_S2true [1959] L823_accept_S2-->L823_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 107#L823_accept_S2-D38true [1461] L823_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 186#computeChecksumFINAL_accept_S2true [1500] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 489#computeChecksumEXIT_accept_S2true >[2176] computeChecksumEXIT_accept_S2-->L824-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 335#L824-D100true [1566] L824-D100-->L824_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 732#L824_accept_S2true [1757] L824_accept_S2-->L825-1_accept_S2: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 316#L825-1_accept_S2true [1934] L825-1_accept_S2-->L829_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 628#L829_accept_S2true [2103] L829_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_1] 275#mainFINAL_accept_S2true [1537] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 641#mainEXIT_accept_S2true >[2221] mainEXIT_accept_S2-->L835-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 562#L835-1-D112true [2073] L835-1-D112-->L835-1_accept_S2: Formula: (and v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_25) v_hdr.paxos.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 7#L835-1_accept_S2true 
[2023-01-16 04:16:23,615 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:23,616 INFO  L85        PathProgramCache]: Analyzing trace with hash -362832705, now seen corresponding path program 1 times
[2023-01-16 04:16:23,626 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:23,627 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [110685854]
[2023-01-16 04:16:23,627 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:23,628 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:23,721 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:23,935 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:23,980 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,132 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:24,144 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,187 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 128
[2023-01-16 04:16:24,189 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,207 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:24,209 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,212 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 141
[2023-01-16 04:16:24,213 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,236 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 146
[2023-01-16 04:16:24,239 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,243 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 153
[2023-01-16 04:16:24,245 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,247 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:24,248 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,249 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 164
[2023-01-16 04:16:24,251 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:24,254 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:24,254 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:24,255 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [110685854]
[2023-01-16 04:16:24,256 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [110685854] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:24,256 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:24,256 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [7] imperfect sequences [] total 7
[2023-01-16 04:16:24,258 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [301747133]
[2023-01-16 04:16:24,258 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:24,263 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:24,264 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:24,293 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-01-16 04:16:24,293 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-01-16 04:16:24,296 INFO  L87              Difference]: Start difference. First operand  has 753 states, 606 states have (on average 1.0775577557755776) internal successors, (653), 600 states have internal predecessors, (653), 77 states have call successors, (77), 77 states have call predecessors, (77), 70 states have return successors, (152), 76 states have call predecessors, (152), 76 states have call successors, (152) Second operand  has 8 states, 7 states have (on average 22.714285714285715) internal successors, (159), 3 states have internal predecessors, (159), 2 states have call successors, (10), 6 states have call predecessors, (10), 2 states have return successors, (9), 2 states have call predecessors, (9), 2 states have call successors, (9)
[2023-01-16 04:16:27,398 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:27,399 INFO  L93              Difference]: Finished difference Result 993 states and 1064 transitions.
[2023-01-16 04:16:27,400 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2023-01-16 04:16:27,405 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 993 states and 1064 transitions.
[2023-01-16 04:16:27,412 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:27,422 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 993 states to 791 states and 843 transitions.
[2023-01-16 04:16:27,423 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 394
[2023-01-16 04:16:27,425 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 394
[2023-01-16 04:16:27,426 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 791 states and 843 transitions.
[2023-01-16 04:16:27,431 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:27,431 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 791 states and 843 transitions.
[2023-01-16 04:16:27,448 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 791 states and 843 transitions.
[2023-01-16 04:16:27,473 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 791 to 735.
[2023-01-16 04:16:27,475 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 735 states, 594 states have (on average 1.069023569023569) internal successors, (635), 590 states have internal predecessors, (635), 73 states have call successors, (73), 73 states have call predecessors, (73), 68 states have return successors, (72), 72 states have call predecessors, (72), 72 states have call successors, (72)
[2023-01-16 04:16:27,477 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 735 states to 735 states and 780 transitions.
[2023-01-16 04:16:27,479 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 735 states and 780 transitions.
[2023-01-16 04:16:27,479 INFO  L399   stractBuchiCegarLoop]: Abstraction has 735 states and 780 transitions.
[2023-01-16 04:16:27,479 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 04:16:27,479 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 735 states and 780 transitions.
[2023-01-16 04:16:27,483 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:27,483 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:27,483 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:27,485 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:27,485 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:27,488 INFO  L752   eck$LassoCheckResult]: Stem: 2124#ULTIMATE.startENTRY_NONWA [1484] ULTIMATE.startENTRY_NONWA-->L835-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2248#L835-1_T0_init [1438] L835-1_T0_init-->L835_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2137#L835_T0_init [1455] L835_T0_init-->L835_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2317#L835_T0_init-D9 [1682] L835_T0_init-D9-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2129#mainENTRY_T0_init [1749] mainENTRY_T0_init-->mainENTRY_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2415#mainENTRY_T0_init-D41 [1482] mainENTRY_T0_init-D41-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2416#havocProcedureENTRY_T0_init [1591] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 2692#L642_T0_init [1654] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 2488#L643_T0_init [1511] L643_T0_init-->L644_T0_init: Formula: (= v_standard_metadata.ingress_port_11 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2489#L644_T0_init [1755] L644_T0_init-->L645_T0_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2841#L645_T0_init [1745] L645_T0_init-->L646_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2834#L646_T0_init [1721] L646_T0_init-->L647_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2269#L647_T0_init [1802] L647_T0_init-->L648_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2270#L648_T0_init [1815] L648_T0_init-->L649_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2310#L649_T0_init [1716] L649_T0_init-->L650_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2623#L650_T0_init [1553] L650_T0_init-->L651_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2624#L651_T0_init [1698] L651_T0_init-->L652_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2677#L652_T0_init [1969] L652_T0_init-->L653_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2678#L653_T0_init [2149] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2752#L654_T0_init [2028] L654_T0_init-->L655_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2243#L655_T0_init [1437] L655_T0_init-->L656_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2244#L656_T0_init [1608] L656_T0_init-->L657_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2726#L657_T0_init [2153] L657_T0_init-->L658_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2541#L658_T0_init [1896] L658_T0_init-->L659_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2542#L659_T0_init [2003] L659_T0_init-->L660_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2715#L660_T0_init [1708] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2497#L661_T0_init [1516] L661_T0_init-->L662_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2498#L662_T0_init [1617] L662_T0_init-->L663_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2128#L663_T0_init [1417] L663_T0_init-->L664_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 2130#L664_T0_init [1643] L664_T0_init-->L665_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 2611#L665_T0_init [1930] L665_T0_init-->L666_T0_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 2612#L666_T0_init [1983] L666_T0_init-->L667_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[hdr.arp.hrd] 2607#L667_T0_init [1929] L667_T0_init-->L668_T0_init: Formula: (and (<= v_hdr.arp.hrd_12 65536) (<= 0 v_hdr.arp.hrd_12))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_12}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[] 2608#L668_T0_init [1751] L668_T0_init-->L669_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 2576#L669_T0_init [1913] L669_T0_init-->L670_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 2577#L670_T0_init [1717] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 2656#L671_T0_init [1957] L671_T0_init-->L672_T0_init: Formula: (and (<= 0 v_hdr.arp.hln_9) (<= v_hdr.arp.hln_9 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_9}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[] 2156#L672_T0_init [1422] L672_T0_init-->L673_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 2157#L673_T0_init [2014] L673_T0_init-->L674_T0_init: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 2735#L674_T0_init [2108] L674_T0_init-->L675_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 2709#L675_T0_init [1995] L675_T0_init-->L676_T0_init: Formula: (and (<= 0 v_hdr.arp.op_16) (<= v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 2366#L676_T0_init [1830] L676_T0_init-->L677_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 2367#L677_T0_init [1472] L677_T0_init-->L678_T0_init: Formula: (and (<= 0 v_hdr.arp.sha_20) (<= v_hdr.arp.sha_20 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 2377#L678_T0_init [2018] L678_T0_init-->L679_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[hdr.arp.spa] 2194#L679_T0_init [1780] L679_T0_init-->L680_T0_init: Formula: (and (<= 0 v_hdr.arp.spa_17) (<= v_hdr.arp.spa_17 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_17}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[] 2195#L680_T0_init [1918] L680_T0_init-->L681_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 2443#L681_T0_init [1864] L681_T0_init-->L682_T0_init: Formula: (and (<= v_hdr.arp.tha_18 281474976710656) (<= 0 v_hdr.arp.tha_18))  InVars {hdr.arp.tha=v_hdr.arp.tha_18}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[] 2444#L682_T0_init [1616] L682_T0_init-->L683_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 2178#L683_T0_init [1776] L683_T0_init-->L684_T0_init: Formula: (and (<= 0 v_hdr.arp.tpa_19) (<= v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 2179#L684_T0_init [1671] L684_T0_init-->L685_T0_init: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2803#L685_T0_init [2090] L685_T0_init-->L686_T0_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_30}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 2807#L686_T0_init [2084] L686_T0_init-->L687_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 2764#L687_T0_init [1638] L687_T0_init-->L688_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 2765#L688_T0_init [2049] L688_T0_init-->L689_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 2546#L689_T0_init [1525] L689_T0_init-->L690_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (<= v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 2205#L690_T0_init [1783] L690_T0_init-->L691_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 2206#L691_T0_init [1665] L691_T0_init-->L692_T0_init: Formula: (and (<= 0 v_hdr.ipv4.diffserv_9) (<= v_hdr.ipv4.diffserv_9 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 2797#L692_T0_init [2087] L692_T0_init-->L693_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 2440#L693_T0_init [1862] L693_T0_init-->L694_T0_init: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 2213#L694_T0_init [1431] L694_T0_init-->L695_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 2214#L695_T0_init [2070] L695_T0_init-->L696_T0_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 2662#L696_T0_init [1580] L696_T0_init-->L697_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 2570#L697_T0_init [1910] L697_T0_init-->L698_T0_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 2344#L698_T0_init [1826] L698_T0_init-->L699_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 2327#L699_T0_init [1820] L699_T0_init-->L700_T0_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 2328#L700_T0_init [1462] L700_T0_init-->L701_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 2345#L701_T0_init [1660] L701_T0_init-->L702_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 2775#L702_T0_init [1645] L702_T0_init-->L703_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 2685#L703_T0_init [1589] L703_T0_init-->L704_T0_init: Formula: (and (<= v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 2330#L704_T0_init [1822] L704_T0_init-->L705_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 2143#L705_T0_init [1771] L705_T0_init-->L706_T0_init: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 2144#L706_T0_init [2124] L706_T0_init-->L707_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 2492#L707_T0_init [1513] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 2493#L708_T0_init [2156] L708_T0_init-->L709_T0_init: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 2544#L709_T0_init [1523] L709_T0_init-->L710_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.icmp_2 false))  InVars {emit=v_emit_32, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_31, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 2338#L710_T0_init [1825] L710_T0_init-->L711_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 2339#L711_T0_init [1860] L711_T0_init-->L712_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (<= v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 2323#L712_T0_init [1457] L712_T0_init-->L713_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 2324#L713_T0_init [2150] L713_T0_init-->L714_T0_init: Formula: (and (<= v_hdr.icmp.icmpCode_12 256) (<= 0 v_hdr.icmp.icmpCode_12))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[] 2778#L714_T0_init [2048] L714_T0_init-->L715_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 2779#L715_T0_init [1690] L715_T0_init-->L716_T0_init: Formula: (and (<= v_hdr.icmp.hdrChecksum_19 65536) (<= 0 v_hdr.icmp.hdrChecksum_19))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 2814#L716_T0_init [1753] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 2842#L717_T0_init [2162] L717_T0_init-->L718_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_12) (<= v_hdr.icmp.identifier_12 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_12}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[] 2835#L718_T0_init [2129] L718_T0_init-->L719_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 2259#L719_T0_init [1796] L719_T0_init-->L720_T0_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_9) (<= v_hdr.icmp.seqNumber_9 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[] 2260#L720_T0_init [1872] L720_T0_init-->L721_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[hdr.icmp.payload] 2477#L721_T0_init [2062] L721_T0_init-->L722_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_12) (<= v_hdr.icmp.payload_12 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_12}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[] 2785#L722_T0_init [2056] L722_T0_init-->L723_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 2299#L723_T0_init [1812] L723_T0_init-->L724_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 2300#L724_T0_init [2086] L724_T0_init-->L725_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 2711#L725_T0_init [1996] L725_T0_init-->L726_T0_init: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 2354#L726_T0_init [1464] L726_T0_init-->L727_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 2220#L727_T0_init [1789] L727_T0_init-->L728_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 2221#L728_T0_init [1458] L728_T0_init-->L729_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 2311#L729_T0_init [1453] L729_T0_init-->L730_T0_init: Formula: (and (<= 0 v_hdr.udp.length__9) (<= v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 2312#L730_T0_init [1760] L730_T0_init-->L731_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 2746#L731_T0_init [2026] L731_T0_init-->L732_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_10) (<= v_hdr.udp.checksum_10 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 2473#L732_T0_init [1508] L732_T0_init-->L733_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 2474#L733_T0_init [1994] L733_T0_init-->L734_T0_init: Formula: (= v_emit_23 (store v_emit_24 v_hdr.paxos_2 false))  InVars {emit=v_emit_24, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_23, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 2619#L734_T0_init [1551] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 2150#L735_T0_init [1772] L735_T0_init-->L736_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (<= v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 2151#L736_T0_init [2088] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 2686#L737_T0_init [1590] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_hdr.paxos.inst_23) (<= v_hdr.paxos.inst_23 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 2537#L738_T0_init [1894] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 2538#L739_T0_init [1536] L739_T0_init-->L740_T0_init: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 2573#L740_T0_init [1944] L740_T0_init-->L741_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 2639#L741_T0_init [1597] L741_T0_init-->L742_T0_init: Formula: (and (<= v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 2464#L742_T0_init [1868] L742_T0_init-->L743_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 2465#L743_T0_init [1535] L743_T0_init-->L744_T0_init: Formula: (and (<= 0 v_hdr.paxos.acptid_20) (<= v_hdr.paxos.acptid_20 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_20}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[] 2571#L744_T0_init [1734] L744_T0_init-->L745_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 2838#L745_T0_init [2140] L745_T0_init-->L746_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (<= v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 2829#L746_T0_init [1713] L746_T0_init-->L747_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 2796#L747_T0_init [1664] L747_T0_init-->L748_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_18) (<= v_hdr.paxos.paxosval_18 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[] 2210#L748_T0_init [1784] L748_T0_init-->L749_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 2211#L749_T0_init [2043] L749_T0_init-->L750_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 2767#L750_T0_init [2037] L750_T0_init-->L751_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 2649#L751_T0_init [1949] L751_T0_init-->L752_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 2650#L752_T0_init [1982] L752_T0_init-->L753_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 2371#L753_T0_init [1470] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 2372#L754_T0_init [1960] L754_T0_init-->L755_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 2531#L755_T0_init [1891] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 2513#L756_T0_init [1884] L756_T0_init-->L757_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 2514#L757_T0_init [1642] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 2768#L758_T0_init [2076] L758_T0_init-->L759_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 2675#L759_T0_init [1967] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 2189#L760_T0_init [1430] L760_T0_init-->L761_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 2190#L761_T0_init [1570] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 2453#L762_T0_init [1497] L762_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 2454#havocProcedureFINAL_T0_init [2115] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2563#havocProcedureEXIT_T0_init >[2185] havocProcedureEXIT_T0_init-->L819-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2564#L819-D79 [2141] L819-D79-->L819_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2408#L819_T0_init [1606] L819_T0_init-->L819_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2719#L819_T0_init-D33 [2145] L819_T0_init-D33-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2272#_parser_TopParserENTRY_T0_init [1848] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2409#_parser_TopParserENTRY_T0_init-D69 [1758] _parser_TopParserENTRY_T0_init-D69-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2600#startENTRY_T0_init [1927] startENTRY_T0_init-->L953_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2557#L953_T0_init [1903] L953_T0_init-->L956_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 2271#L956_T0_init [1800] L956_T0_init-->L957_T0_init: Formula: (= v_hdr.ethernet.etherType_19 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 2273#L957_T0_init [2075] L957_T0_init-->L957_T0_init-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2278#L957_T0_init-D19 [1805] L957_T0_init-D19-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2279#parse_ipv4ENTRY_T0_init [1502] parse_ipv4ENTRY_T0_init-->L875_T0_init: Formula: v_hdr.ipv4.valid_19  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2463#L875_T0_init [1555] L875_T0_init-->L878_T0_init: Formula: (not (= v_hdr.ipv4.protocol_22 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 2625#L878_T0_init [2025] L878_T0_init-->L878-1_T0_init: Formula: (not (= v_hdr.ipv4.protocol_24 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 2448#L878-1_T0_init [1670] L878-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2804#parse_ipv4EXIT_T0_init >[2303] parse_ipv4EXIT_T0_init-->L956-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2763#L956-1-D119 [2035] L956-1-D119-->L956-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2588#L956-1_T0_init [1921] L956-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2589#startEXIT_T0_init >[2300] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2604#_parser_TopParserFINAL-D103 [2097] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2816#_parser_TopParserFINAL_T0_init [2092] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2817#_parser_TopParserEXIT_T0_init >[2207] _parser_TopParserEXIT_T0_init-->L820-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2605#L820-D123 [1928] L820-D123-->L820_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2361#L820_T0_init [1615] L820_T0_init-->L820_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2738#L820_T0_init-D13 [2021] L820_T0_init-D13-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2360#verifyChecksumFINAL_T0_init [1466] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2362#verifyChecksumEXIT_T0_init >[2290] verifyChecksumEXIT_T0_init-->L821-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2385#L821-D129 [1636] L821-D129-->L821_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2176#L821_T0_init [1892] L821_T0_init-->L821_T0_init-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2532#L821_T0_init-D31 [1674] L821_T0_init-D31-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2313#ingressENTRY_T0_init [1452] ingressENTRY_T0_init-->L788_T0_init: Formula: (not v_hdr.arp.valid_22)  InVars {hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 2314#L788_T0_init [1817] L788_T0_init-->L789_T0_init: Formula: v_hdr.ipv4.valid_21  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_21}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[] 2261#L789_T0_init [1798] L789_T0_init-->L797_T0_init: Formula: (not v_hdr.paxos.valid_24)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_24}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_24}  AuxVars[]  AssignedVars[] 2263#L797_T0_init [1847] L797_T0_init-->L788-1_T0_init: Formula: (not v_hdr.icmp.valid_22)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_22}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_22}  AuxVars[]  AssignedVars[] 2407#L788-1_T0_init [1547] L788-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2613#ingressEXIT_T0_init >[2275] ingressEXIT_T0_init-->L822-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2794#L822-D121 [1669] L822-D121-->L822_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2136#L822_T0_init [1418] L822_T0_init-->L822_T0_init-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2138#L822_T0_init-D21 [1652] L822_T0_init-D21-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2422#egressENTRY_T0_init [1659] egressENTRY_T0_init-->egressENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2421#egressENTRY_T0_init-D63 [1852] egressENTRY_T0_init-D63-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2423#place_holder_table_0.applyENTRY_T0_init [2032] place_holder_table_0.applyENTRY_T0_init-->L904_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 2757#L904_T0_init [1641] L904_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2669#place_holder_table_0.applyEXIT_T0_init >[2291] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2670#egressFINAL-D93 [2151] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2736#egressFINAL_T0_init [2015] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2158#egressEXIT_T0_init >[2293] egressEXIT_T0_init-->L823-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2159#L823-D149 [1998] L823-D149-->L823_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2121#L823_T0_init [1973] L823_T0_init-->L823_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2633#L823_T0_init-D37 [1560] L823_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2586#computeChecksumFINAL_T0_init [1919] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2120#computeChecksumEXIT_T0_init >[2238] computeChecksumEXIT_T0_init-->L824-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2122#L824-D99 [1763] L824-D99-->L824_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2802#L824_T0_init [1667] L824_T0_init-->L825-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 2387#L825-1_T0_init [1630] L825-1_T0_init-->L829_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 2756#L829_T0_init [1710] L829_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_1] 2657#mainFINAL_T0_init [1956] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2658#mainEXIT_T0_init >[2211] mainEXIT_T0_init-->L835-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2684#L835-1-D111 [2158] L835-1-D111-->L835-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_24) (not v_drop_55) v_hdr.paxos.valid_28)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 2123#L835-1_accept_S2 
[2023-01-16 04:16:27,491 INFO  L754   eck$LassoCheckResult]: Loop: 2123#L835-1_accept_S2 [1765] L835-1_accept_S2-->L835_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2109#L835_accept_S2 [2105] L835_accept_S2-->L835_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2747#L835_accept_S2-D10 [2027] L835_accept_S2-D10-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2126#mainENTRY_accept_S2 [1778] mainENTRY_accept_S2-->mainENTRY_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2196#mainENTRY_accept_S2-D42 [2080] mainENTRY_accept_S2-D42-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2740#havocProcedureENTRY_accept_S2 [1619] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 2741#L642_accept_S2 [2130] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 2704#L643_accept_S2 [1993] L643_accept_S2-->L644_accept_S2: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2705#L644_accept_S2 [2047] L644_accept_S2-->L645_accept_S2: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 2777#L645_accept_S2 [1707] L645_accept_S2-->L646_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2501#L646_accept_S2 [1517] L646_accept_S2-->L647_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2502#L647_accept_S2 [1750] L647_accept_S2-->L648_accept_S2: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2480#L648_accept_S2 [1874] L648_accept_S2-->L649_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2481#L649_accept_S2 [1618] L649_accept_S2-->L650_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 2197#L650_accept_S2 [1779] L650_accept_S2-->L651_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 2198#L651_accept_S2 [2020] L651_accept_S2-->L652_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 2742#L652_accept_S2 [2128] L652_accept_S2-->L653_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2836#L653_accept_S2 [1737] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2460#L654_accept_S2 [1867] L654_accept_S2-->L655_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2461#L655_accept_S2 [2147] L655_accept_S2-->L656_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 2222#L656_accept_S2 [1788] L656_accept_S2-->L657_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 2125#L657_accept_S2 [1416] L657_accept_S2-->L658_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 2127#L658_accept_S2 [1912] L658_accept_S2-->L659_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2574#L659_accept_S2 [1984] L659_accept_S2-->L660_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_2 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 2519#L660_accept_S2 [1519] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2520#L661_accept_S2 [1736] L661_accept_S2-->L662_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2839#L662_accept_S2 [2144] L662_accept_S2-->L663_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2840#L663_accept_S2 [1752] L663_accept_S2-->L664_accept_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (<= v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 2832#L664_accept_S2 [2120] L664_accept_S2-->L665_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 2833#L665_accept_S2 [2164] L665_accept_S2-->L666_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.arp_3 false))  InVars {emit=v_emit_28, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_27, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 2148#L666_accept_S2 [1420] L666_accept_S2-->L667_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 2149#L667_accept_S2 [1961] L667_accept_S2-->L668_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (<= v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 2456#L668_accept_S2 [1499] L668_accept_S2-->L669_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 2457#L669_accept_S2 [1947] L669_accept_S2-->L670_accept_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 2504#L670_accept_S2 [1881] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 2505#L671_accept_S2 [1952] L671_accept_S2-->L672_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 2572#L672_accept_S2 [1911] L672_accept_S2-->L673_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 2321#L673_accept_S2 [1819] L673_accept_S2-->L674_accept_S2: Formula: (and (<= 0 v_hdr.arp.pln_12) (<= v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 2322#L674_accept_S2 [2104] L674_accept_S2-->L675_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 2824#L675_accept_S2 [2123] L675_accept_S2-->L676_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_19) (<= v_hdr.arp.op_19 65536))  InVars {hdr.arp.op=v_hdr.arp.op_19}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[] 2535#L676_accept_S2 [1893] L676_accept_S2-->L677_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 2536#L677_accept_S2 [1914] L677_accept_S2-->L678_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (<= v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 2578#L678_accept_S2 [2152] L678_accept_S2-->L679_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 2681#L679_accept_S2 [1974] L679_accept_S2-->L680_accept_S2: Formula: (and (<= v_hdr.arp.spa_18 4294967296) (<= 0 v_hdr.arp.spa_18))  InVars {hdr.arp.spa=v_hdr.arp.spa_18}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[] 2584#L680_accept_S2 [1539] L680_accept_S2-->L681_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 2585#L681_accept_S2 [1920] L681_accept_S2-->L682_accept_S2: Formula: (and (<= v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 2587#L682_accept_S2 [2081] L682_accept_S2-->L683_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 2375#L683_accept_S2 [1471] L683_accept_S2-->L684_accept_S2: Formula: (and (<= v_hdr.arp.tpa_18 4294967296) (<= 0 v_hdr.arp.tpa_18))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 2376#L684_accept_S2 [1521] L684_accept_S2-->L685_accept_S2: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2528#L685_accept_S2 [1650] L685_accept_S2-->L686_accept_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 2769#L686_accept_S2 [2038] L686_accept_S2-->L687_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 2770#L687_accept_S2 [1647] L687_accept_S2-->L688_accept_S2: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 2781#L688_accept_S2 [1741] L688_accept_S2-->L689_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 2523#L689_accept_S2 [1889] L689_accept_S2-->L690_accept_S2: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 2524#L690_accept_S2 [1966] L690_accept_S2-->L691_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 2674#L691_accept_S2 [1697] L691_accept_S2-->L692_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 2636#L692_accept_S2 [1941] L692_accept_S2-->L693_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 2432#L693_accept_S2 [1490] L693_accept_S2-->L694_accept_S2: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 2433#L694_accept_S2 [2065] L694_accept_S2-->L695_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 2792#L695_accept_S2 [1718] L695_accept_S2-->L696_accept_S2: Formula: (and (<= v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 2809#L696_accept_S2 [1679] L696_accept_S2-->L697_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 2236#L697_accept_S2 [1436] L697_accept_S2-->L698_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (<= v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 2237#L698_accept_S2 [2050] L698_accept_S2-->L699_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 2780#L699_accept_S2 [2117] L699_accept_S2-->L700_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 2831#L700_accept_S2 [1746] L700_accept_S2-->L701_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 2696#L701_accept_S2 [1985] L701_accept_S2-->L702_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (<= v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 2697#L702_accept_S2 [2060] L702_accept_S2-->L703_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 2635#L703_accept_S2 [1563] L703_accept_S2-->L704_accept_S2: Formula: (and (<= v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 2285#L704_accept_S2 [1808] L704_accept_S2-->L705_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 2286#L705_accept_S2 [1558] L705_accept_S2-->L706_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (<= v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 2629#L706_accept_S2 [1639] L706_accept_S2-->L707_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 2227#L707_accept_S2 [1790] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 2228#L708_accept_S2 [1648] L708_accept_S2-->L709_accept_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 2399#L709_accept_S2 [1479] L709_accept_S2-->L710_accept_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.icmp_3 false))  InVars {emit=v_emit_38, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_37, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 2400#L710_accept_S2 [1501] L710_accept_S2-->L711_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 2462#L711_accept_S2 [1962] L711_accept_S2-->L712_accept_S2: Formula: (and (<= v_hdr.icmp.icmpType_18 256) (<= 0 v_hdr.icmp.icmpType_18))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 2276#L712_accept_S2 [1803] L712_accept_S2-->L713_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 2277#L713_accept_S2 [1706] L713_accept_S2-->L714_accept_S2: Formula: (and (<= v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 2823#L714_accept_S2 [1747] L714_accept_S2-->L715_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 2223#L715_accept_S2 [1432] L715_accept_S2-->L716_accept_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 2224#L716_accept_S2 [1476] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 2381#L717_accept_S2 [1474] L717_accept_S2-->L718_accept_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (<= v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 2382#L718_accept_S2 [1738] L718_accept_S2-->L719_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 2383#L719_accept_S2 [1475] L719_accept_S2-->L720_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 2384#L720_accept_S2 [1586] L720_accept_S2-->L721_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 2508#L721_accept_S2 [1882] L721_accept_S2-->L722_accept_S2: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 2509#L722_accept_S2 [1651] L722_accept_S2-->L723_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 2776#L723_accept_S2 [2044] L723_accept_S2-->L724_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 2753#L724_accept_S2 [2029] L724_accept_S2-->L725_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 2754#L725_accept_S2 [2159] L725_accept_S2-->L726_accept_S2: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 2621#L726_accept_S2 [1552] L726_accept_S2-->L727_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 2622#L727_accept_S2 [2055] L727_accept_S2-->L728_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (<= v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 2483#L728_accept_S2 [1876] L728_accept_S2-->L729_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 2315#L729_accept_S2 [1454] L729_accept_S2-->L730_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 2316#L730_accept_S2 [1972] L730_accept_S2-->L731_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 2648#L731_accept_S2 [1948] L731_accept_S2-->L732_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 2378#L732_accept_S2 [1835] L732_accept_S2-->L733_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 2379#L733_accept_S2 [2069] L733_accept_S2-->L734_accept_S2: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 2723#L734_accept_S2 [2009] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 2533#L735_accept_S2 [1522] L735_accept_S2-->L736_accept_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_19) (<= v_hdr.paxos.msgtype_19 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 2534#L736_accept_S2 [1958] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 2445#L737_accept_S2 [1493] L737_accept_S2-->L738_accept_S2: Formula: (and (<= v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 2446#L738_accept_S2 [1582] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 2581#L739_accept_S2 [1538] L739_accept_S2-->L740_accept_S2: Formula: (and (<= v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 2582#L740_accept_S2 [1923] L740_accept_S2-->L741_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 2593#L741_accept_S2 [1672] L741_accept_S2-->L742_accept_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (<= v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 2630#L742_accept_S2 [1559] L742_accept_S2-->L743_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 2631#L743_accept_S2 [1742] L743_accept_S2-->L744_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_21) (<= v_hdr.paxos.acptid_21 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_21}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[] 2699#L744_accept_S2 [1595] L744_accept_S2-->L745_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 2700#L745_accept_S2 [1992] L745_accept_S2-->L746_accept_S2: Formula: (and (<= v_hdr.paxos.paxoslen_12 4294967296) (<= 0 v_hdr.paxos.paxoslen_12))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[] 2154#L746_accept_S2 [1773] L746_accept_S2-->L747_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 2155#L747_accept_S2 [1478] L747_accept_S2-->L748_accept_S2: Formula: (and (<= v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_21))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 2134#L748_accept_S2 [1768] L748_accept_S2-->L749_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 2135#L749_accept_S2 [1900] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 2547#L750_accept_S2 [2118] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 2695#L751_accept_S2 [1594] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 2594#L752_accept_S2 [1924] L752_accept_S2-->L753_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 2595#L753_accept_S2 [2059] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 2561#L754_accept_S2 [1907] L754_accept_S2-->L755_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 2562#L755_accept_S2 [1740] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 2614#L756_accept_S2 [1548] L756_accept_S2-->L757_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 2615#L757_accept_S2 [1743] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 2680#L758_accept_S2 [1970] L758_accept_S2-->L759_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 2441#L759_accept_S2 [1863] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 2442#L760_accept_S2 [2102] L760_accept_S2-->L761_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 2515#L761_accept_S2 [1885] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 2516#L762_accept_S2 [1633] L762_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 2721#havocProcedureFINAL_accept_S2 [2007] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2668#havocProcedureEXIT_accept_S2 >[2270] havocProcedureEXIT_accept_S2-->L819-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2616#L819-D80 [1931] L819-D80-->L819_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2490#L819_accept_S2 [1879] L819_accept_S2-->L819_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2491#L819_accept_S2-D34 [1629] L819_accept_S2-D34-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2200#_parser_TopParserENTRY_accept_S2 [1937] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2466#_parser_TopParserENTRY_accept_S2-D70 [1503] _parser_TopParserENTRY_accept_S2-D70-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2215#startENTRY_accept_S2 [1786] startENTRY_accept_S2-->L953_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2216#L953_accept_S2 [1460] L953_accept_S2-->L956_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 2199#L956_accept_S2 [1781] L956_accept_S2-->L957_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 2201#L957_accept_S2 [1524] L957_accept_S2-->L957_accept_S2-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2318#L957_accept_S2-D20 [1456] L957_accept_S2-D20-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2319#parse_ipv4ENTRY_accept_S2 [1683] parse_ipv4ENTRY_accept_S2-->L875_accept_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2425#L875_accept_S2 [1856] L875_accept_S2-->L878_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 2426#L878_accept_S2 [1507] L878_accept_S2-->L878-1_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_18 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 2472#L878-1_accept_S2 [1623] L878-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2431#parse_ipv4EXIT_accept_S2 >[2172] parse_ipv4EXIT_accept_S2-->L956-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2274#L956-1-D120 [1446] L956-1-D120-->L956-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2275#L956-1_accept_S2 [2119] L956-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2499#startEXIT_accept_S2 >[2314] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2500#_parser_TopParserFINAL-D104 [2051] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2782#_parser_TopParserFINAL_accept_S2 [2052] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2620#_parser_TopParserEXIT_accept_S2 >[2284] _parser_TopParserEXIT_accept_S2-->L820-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2560#L820-D124 [1906] L820-D124-->L820_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2108#L820_accept_S2 [1415] L820_accept_S2-->L820_accept_S2-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2110#L820_accept_S2-D14 [1518] L820_accept_S2-D14-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2428#verifyChecksumFINAL_accept_S2 [1486] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2429#verifyChecksumEXIT_accept_S2 >[2174] verifyChecksumEXIT_accept_S2-->L821-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2540#L821-D130 [2110] L821-D130-->L821_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2267#L821_accept_S2 [1445] L821_accept_S2-->L821_accept_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2268#L821_accept_S2-D32 [2114] L821_accept_S2-D32-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2724#ingressENTRY_accept_S2 [2011] ingressENTRY_accept_S2-->L788_accept_S2: Formula: (not v_hdr.arp.valid_20)  InVars {hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 2725#L788_accept_S2 [1657] L788_accept_S2-->L789_accept_S2: Formula: v_hdr.ipv4.valid_23  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_23}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_23}  AuxVars[]  AssignedVars[] 2654#L789_accept_S2 [1955] L789_accept_S2-->L797_accept_S2: Formula: (not v_hdr.paxos.valid_26)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 2655#L797_accept_S2 [2002] L797_accept_S2-->L788-1_accept_S2: Formula: (not v_hdr.icmp.valid_24)  InVars {hdr.icmp.valid=v_hdr.icmp.valid_24}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_24}  AuxVars[]  AssignedVars[] 2398#L788-1_accept_S2 [1943] L788-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2637#ingressEXIT_accept_S2 >[2219] ingressEXIT_accept_S2-->L822-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2760#L822-D122 [1748] L822-D122-->L822_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2165#L822_accept_S2 [1577] L822_accept_S2-->L822_accept_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2482#L822_accept_S2-D22 [1510] L822_accept_S2-D22-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2140#egressENTRY_accept_S2 [1883] egressENTRY_accept_S2-->egressENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2510#egressENTRY_accept_S2-D64 [2053] egressENTRY_accept_S2-D64-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2139#place_holder_table_0.applyENTRY_accept_S2 [1770] place_holder_table_0.applyENTRY_accept_S2-->L904_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 2142#L904_accept_S2 [1980] L904_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2642#place_holder_table_0.applyEXIT_accept_S2 >[2259] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2170#egressFINAL-D94 [1424] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2171#egressFINAL_accept_S2 [1528] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2164#egressEXIT_accept_S2 >[2286] egressEXIT_accept_S2-->L823-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2166#L823-D150 [1483] L823-D150-->L823_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2336#L823_accept_S2 [1959] L823_accept_S2-->L823_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2335#L823_accept_S2-D38 [1461] L823_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2337#computeChecksumFINAL_accept_S2 [1500] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2459#computeChecksumEXIT_accept_S2 >[2176] computeChecksumEXIT_accept_S2-->L824-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2640#L824-D100 [1566] L824-D100-->L824_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2641#L824_accept_S2 [1757] L824_accept_S2-->L825-1_accept_S2: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 2153#L825-1_accept_S2 [1934] L825-1_accept_S2-->L829_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 2628#L829_accept_S2 [2103] L829_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_1] 2579#mainFINAL_accept_S2 [1537] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2580#mainEXIT_accept_S2 >[2221] mainEXIT_accept_S2-->L835-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2798#L835-1-D112 [2073] L835-1-D112-->L835-1_accept_S2: Formula: (and v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_25) v_hdr.paxos.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 2123#L835-1_accept_S2 
[2023-01-16 04:16:27,493 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:27,493 INFO  L85        PathProgramCache]: Analyzing trace with hash -2103505370, now seen corresponding path program 1 times
[2023-01-16 04:16:27,493 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:27,494 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [712432953]
[2023-01-16 04:16:27,494 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:27,494 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:27,515 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,669 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:27,694 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,806 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:27,815 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,846 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 128
[2023-01-16 04:16:27,848 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,861 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:27,864 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,878 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:27,881 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,883 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 04:16:27,884 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,905 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 154
[2023-01-16 04:16:27,908 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,911 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 163
[2023-01-16 04:16:27,914 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,916 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:27,916 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,917 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 174
[2023-01-16 04:16:27,918 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:27,920 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:27,920 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:27,921 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [712432953]
[2023-01-16 04:16:27,921 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [712432953] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:27,921 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:27,921 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-01-16 04:16:27,921 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1854926034]
[2023-01-16 04:16:27,921 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:27,923 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:27,923 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:27,923 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 04:16:27,924 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=46, Unknown=0, NotChecked=0, Total=72
[2023-01-16 04:16:27,924 INFO  L87              Difference]: Start difference. First operand 735 states and 780 transitions. cyclomatic complexity: 47 Second operand  has 9 states, 8 states have (on average 20.875) internal successors, (167), 3 states have internal predecessors, (167), 2 states have call successors, (11), 7 states have call predecessors, (11), 2 states have return successors, (10), 2 states have call predecessors, (10), 2 states have call successors, (10)
[2023-01-16 04:16:29,241 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:29,242 INFO  L93              Difference]: Finished difference Result 989 states and 1056 transitions.
[2023-01-16 04:16:29,242 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 14 states. 
[2023-01-16 04:16:29,243 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 989 states and 1056 transitions.
[2023-01-16 04:16:29,248 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:29,251 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 989 states to 697 states and 731 transitions.
[2023-01-16 04:16:29,252 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 347
[2023-01-16 04:16:29,252 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 347
[2023-01-16 04:16:29,252 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 697 states and 731 transitions.
[2023-01-16 04:16:29,253 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:29,254 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 697 states and 731 transitions.
[2023-01-16 04:16:29,255 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 697 states and 731 transitions.
[2023-01-16 04:16:29,262 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 697 to 653.
[2023-01-16 04:16:29,262 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 653 states, 534 states have (on average 1.046816479400749) internal successors, (559), 532 states have internal predecessors, (559), 61 states have call successors, (61), 61 states have call predecessors, (61), 58 states have return successors, (60), 60 states have call predecessors, (60), 60 states have call successors, (60)
[2023-01-16 04:16:29,264 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 653 states to 653 states and 680 transitions.
[2023-01-16 04:16:29,264 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 653 states and 680 transitions.
[2023-01-16 04:16:29,264 INFO  L399   stractBuchiCegarLoop]: Abstraction has 653 states and 680 transitions.
[2023-01-16 04:16:29,264 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 04:16:29,264 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 653 states and 680 transitions.
[2023-01-16 04:16:29,266 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:29,266 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:29,266 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:29,267 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:29,267 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:29,270 INFO  L752   eck$LassoCheckResult]: Stem: 4245#ULTIMATE.startENTRY_NONWA [1484] ULTIMATE.startENTRY_NONWA-->L835-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4351#L835-1_T0_init [1438] L835-1_T0_init-->L835_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4255#L835_T0_init [1455] L835_T0_init-->L835_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4413#L835_T0_init-D9 [1682] L835_T0_init-D9-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4250#mainENTRY_T0_init [1749] mainENTRY_T0_init-->mainENTRY_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4503#mainENTRY_T0_init-D41 [1482] mainENTRY_T0_init-D41-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4504#havocProcedureENTRY_T0_init [1591] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 4754#L642_T0_init [1654] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 4565#L643_T0_init [1511] L643_T0_init-->L644_T0_init: Formula: (= v_standard_metadata.ingress_port_11 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4566#L644_T0_init [1755] L644_T0_init-->L645_T0_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4880#L645_T0_init [1745] L645_T0_init-->L646_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4873#L646_T0_init [1721] L646_T0_init-->L647_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4371#L647_T0_init [1802] L647_T0_init-->L648_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4372#L648_T0_init [1815] L648_T0_init-->L649_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4406#L649_T0_init [1716] L649_T0_init-->L650_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4690#L650_T0_init [1553] L650_T0_init-->L651_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4691#L651_T0_init [1698] L651_T0_init-->L652_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4740#L652_T0_init [1969] L652_T0_init-->L653_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4741#L653_T0_init [2149] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4799#L654_T0_init [2028] L654_T0_init-->L655_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4346#L655_T0_init [1437] L655_T0_init-->L656_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4347#L656_T0_init [1608] L656_T0_init-->L657_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4779#L657_T0_init [2153] L657_T0_init-->L658_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 4616#L658_T0_init [1896] L658_T0_init-->L659_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4617#L659_T0_init [2003] L659_T0_init-->L660_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 4768#L660_T0_init [1708] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4574#L661_T0_init [1516] L661_T0_init-->L662_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4575#L662_T0_init [1617] L662_T0_init-->L663_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4249#L663_T0_init [1417] L663_T0_init-->L664_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 4251#L664_T0_init [1643] L664_T0_init-->L665_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 4678#L665_T0_init [1930] L665_T0_init-->L666_T0_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 4679#L666_T0_init [1983] L666_T0_init-->L667_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[hdr.arp.hrd] 4676#L667_T0_init [1929] L667_T0_init-->L668_T0_init: Formula: (and (<= v_hdr.arp.hrd_12 65536) (<= 0 v_hdr.arp.hrd_12))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_12}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[] 4677#L668_T0_init [1751] L668_T0_init-->L669_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 4647#L669_T0_init [1913] L669_T0_init-->L670_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 4648#L670_T0_init [1717] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 4719#L671_T0_init [1957] L671_T0_init-->L672_T0_init: Formula: (and (<= 0 v_hdr.arp.hln_9) (<= v_hdr.arp.hln_9 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_9}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[] 4272#L672_T0_init [1422] L672_T0_init-->L673_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 4273#L673_T0_init [2014] L673_T0_init-->L674_T0_init: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 4783#L674_T0_init [2108] L674_T0_init-->L675_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 4764#L675_T0_init [1995] L675_T0_init-->L676_T0_init: Formula: (and (<= 0 v_hdr.arp.op_16) (<= v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 4463#L676_T0_init [1830] L676_T0_init-->L677_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 4464#L677_T0_init [1472] L677_T0_init-->L678_T0_init: Formula: (and (<= 0 v_hdr.arp.sha_20) (<= v_hdr.arp.sha_20 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 4472#L678_T0_init [2018] L678_T0_init-->L679_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[hdr.arp.spa] 4306#L679_T0_init [1780] L679_T0_init-->L680_T0_init: Formula: (and (<= 0 v_hdr.arp.spa_17) (<= v_hdr.arp.spa_17 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_17}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[] 4307#L680_T0_init [1918] L680_T0_init-->L681_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 4526#L681_T0_init [1864] L681_T0_init-->L682_T0_init: Formula: (and (<= v_hdr.arp.tha_18 281474976710656) (<= 0 v_hdr.arp.tha_18))  InVars {hdr.arp.tha=v_hdr.arp.tha_18}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[] 4527#L682_T0_init [1616] L682_T0_init-->L683_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 4293#L683_T0_init [1776] L683_T0_init-->L684_T0_init: Formula: (and (<= 0 v_hdr.arp.tpa_19) (<= v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 4294#L684_T0_init [1671] L684_T0_init-->L685_T0_init: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4845#L685_T0_init [2090] L685_T0_init-->L686_T0_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_30}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 4848#L686_T0_init [2084] L686_T0_init-->L687_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 4809#L687_T0_init [1638] L687_T0_init-->L688_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 4810#L688_T0_init [2049] L688_T0_init-->L689_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 4621#L689_T0_init [1525] L689_T0_init-->L690_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (<= v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 4317#L690_T0_init [1783] L690_T0_init-->L691_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 4318#L691_T0_init [1665] L691_T0_init-->L692_T0_init: Formula: (and (<= 0 v_hdr.ipv4.diffserv_9) (<= v_hdr.ipv4.diffserv_9 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 4840#L692_T0_init [2087] L692_T0_init-->L693_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4523#L693_T0_init [1862] L693_T0_init-->L694_T0_init: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 4324#L694_T0_init [1431] L694_T0_init-->L695_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4325#L695_T0_init [2070] L695_T0_init-->L696_T0_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 4725#L696_T0_init [1580] L696_T0_init-->L697_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 4641#L697_T0_init [1910] L697_T0_init-->L698_T0_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 4440#L698_T0_init [1826] L698_T0_init-->L699_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4424#L699_T0_init [1820] L699_T0_init-->L700_T0_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 4425#L700_T0_init [1462] L700_T0_init-->L701_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4441#L701_T0_init [1660] L701_T0_init-->L702_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 4819#L702_T0_init [1645] L702_T0_init-->L703_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 4748#L703_T0_init [1589] L703_T0_init-->L704_T0_init: Formula: (and (<= v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 4426#L704_T0_init [1822] L704_T0_init-->L705_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4261#L705_T0_init [1771] L705_T0_init-->L706_T0_init: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 4262#L706_T0_init [2124] L706_T0_init-->L707_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4569#L707_T0_init [1513] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4570#L708_T0_init [2156] L708_T0_init-->L709_T0_init: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 4619#L709_T0_init [1523] L709_T0_init-->L710_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.icmp_2 false))  InVars {emit=v_emit_32, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_31, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 4434#L710_T0_init [1825] L710_T0_init-->L711_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 4435#L711_T0_init [1860] L711_T0_init-->L712_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (<= v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 4419#L712_T0_init [1457] L712_T0_init-->L713_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 4420#L713_T0_init [2150] L713_T0_init-->L714_T0_init: Formula: (and (<= v_hdr.icmp.icmpCode_12 256) (<= 0 v_hdr.icmp.icmpCode_12))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[] 4822#L714_T0_init [2048] L714_T0_init-->L715_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 4823#L715_T0_init [1690] L715_T0_init-->L716_T0_init: Formula: (and (<= v_hdr.icmp.hdrChecksum_19 65536) (<= 0 v_hdr.icmp.hdrChecksum_19))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 4855#L716_T0_init [1753] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 4881#L717_T0_init [2162] L717_T0_init-->L718_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_12) (<= v_hdr.icmp.identifier_12 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_12}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[] 4874#L718_T0_init [2129] L718_T0_init-->L719_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4362#L719_T0_init [1796] L719_T0_init-->L720_T0_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_9) (<= v_hdr.icmp.seqNumber_9 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[] 4363#L720_T0_init [1872] L720_T0_init-->L721_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[hdr.icmp.payload] 4556#L721_T0_init [2062] L721_T0_init-->L722_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_12) (<= v_hdr.icmp.payload_12 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_12}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[] 4828#L722_T0_init [2056] L722_T0_init-->L723_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 4395#L723_T0_init [1812] L723_T0_init-->L724_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 4396#L724_T0_init [2086] L724_T0_init-->L725_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4766#L725_T0_init [1996] L725_T0_init-->L726_T0_init: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 4449#L726_T0_init [1464] L726_T0_init-->L727_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4328#L727_T0_init [1789] L727_T0_init-->L728_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 4329#L728_T0_init [1458] L728_T0_init-->L729_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 4407#L729_T0_init [1453] L729_T0_init-->L730_T0_init: Formula: (and (<= 0 v_hdr.udp.length__9) (<= v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 4408#L730_T0_init [1760] L730_T0_init-->L731_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4793#L731_T0_init [2026] L731_T0_init-->L732_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_10) (<= v_hdr.udp.checksum_10 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 4552#L732_T0_init [1508] L732_T0_init-->L733_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4553#L733_T0_init [1994] L733_T0_init-->L734_T0_init: Formula: (= v_emit_23 (store v_emit_24 v_hdr.paxos_2 false))  InVars {emit=v_emit_24, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_23, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 4686#L734_T0_init [1551] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 4265#L735_T0_init [1772] L735_T0_init-->L736_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (<= v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 4266#L736_T0_init [2088] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 4749#L737_T0_init [1590] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_hdr.paxos.inst_23) (<= v_hdr.paxos.inst_23 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 4613#L738_T0_init [1894] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 4614#L739_T0_init [1536] L739_T0_init-->L740_T0_init: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 4644#L740_T0_init [1944] L740_T0_init-->L741_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 4706#L741_T0_init [1597] L741_T0_init-->L742_T0_init: Formula: (and (<= v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 4544#L742_T0_init [1868] L742_T0_init-->L743_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 4545#L743_T0_init [1535] L743_T0_init-->L744_T0_init: Formula: (and (<= 0 v_hdr.paxos.acptid_20) (<= v_hdr.paxos.acptid_20 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_20}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[] 4642#L744_T0_init [1734] L744_T0_init-->L745_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 4877#L745_T0_init [2140] L745_T0_init-->L746_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (<= v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 4868#L746_T0_init [1713] L746_T0_init-->L747_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 4839#L747_T0_init [1664] L747_T0_init-->L748_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_18) (<= v_hdr.paxos.paxosval_18 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[] 4322#L748_T0_init [1784] L748_T0_init-->L749_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 4323#L749_T0_init [2043] L749_T0_init-->L750_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 4812#L750_T0_init [2037] L750_T0_init-->L751_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 4714#L751_T0_init [1949] L751_T0_init-->L752_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4715#L752_T0_init [1982] L752_T0_init-->L753_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4466#L753_T0_init [1470] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4467#L754_T0_init [1960] L754_T0_init-->L755_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4607#L755_T0_init [1891] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 4588#L756_T0_init [1884] L756_T0_init-->L757_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 4589#L757_T0_init [1642] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 4813#L758_T0_init [2076] L758_T0_init-->L759_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 4738#L759_T0_init [1967] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 4301#L760_T0_init [1430] L760_T0_init-->L761_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 4302#L761_T0_init [1570] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 4533#L762_T0_init [1497] L762_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 4534#havocProcedureFINAL_T0_init [2115] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4636#havocProcedureEXIT_T0_init >[2185] havocProcedureEXIT_T0_init-->L819-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4637#L819-D79 [2141] L819-D79-->L819_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4496#L819_T0_init [1606] L819_T0_init-->L819_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4772#L819_T0_init-D33 [2145] L819_T0_init-D33-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4374#_parser_TopParserENTRY_T0_init [1848] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4497#_parser_TopParserENTRY_T0_init-D69 [1758] _parser_TopParserENTRY_T0_init-D69-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4668#startENTRY_T0_init [1927] startENTRY_T0_init-->L953_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4631#L953_T0_init [1903] L953_T0_init-->L956_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 4373#L956_T0_init [1800] L956_T0_init-->L957_T0_init: Formula: (= v_hdr.ethernet.etherType_19 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 4375#L957_T0_init [2075] L957_T0_init-->L957_T0_init-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4380#L957_T0_init-D19 [1805] L957_T0_init-D19-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4381#parse_ipv4ENTRY_T0_init [1502] parse_ipv4ENTRY_T0_init-->L875_T0_init: Formula: v_hdr.ipv4.valid_19  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4543#L875_T0_init [1555] L875_T0_init-->L878_T0_init: Formula: (not (= v_hdr.ipv4.protocol_22 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 4692#L878_T0_init [2024] L878_T0_init-->L879_T0_init: Formula: (= v_hdr.ipv4.protocol_23 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  AuxVars[]  AssignedVars[] 4432#L879_T0_init [1951] L879_T0_init-->L879_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4717#L879_T0_init-D11 [2095] L879_T0_init-D11-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4639#parse_udpENTRY_T0_init [1908] parse_udpENTRY_T0_init-->L896_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 4640#L896_T0_init [1567] L896_T0_init-->L897_T0_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 4548#L897_T0_init [2005] L897_T0_init-->L897_T0_init-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4770#L897_T0_init-D43 [1624] L897_T0_init-D43-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4597#parse_paxosENTRY_T0_init [1887] parse_paxosENTRY_T0_init-->L888_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4390#L888_T0_init [2000] L888_T0_init-->L888_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4389#L888_T0_init-D67 [1810] L888_T0_init-D67-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4391#acceptFINAL_T0_init [1965] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4736#acceptEXIT_T0_init >[2187] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4547#parse_paxosFINAL-D139 [1870] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4549#parse_paxosFINAL_T0_init [2054] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4827#parse_paxosEXIT_T0_init >[2180] parse_paxosEXIT_T0_init-->L896-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4853#L896-1-D147 [1686] L896-1-D147-->L896-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4431#L896-1_T0_init [1824] L896-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4433#parse_udpEXIT_T0_init >[2266] parse_udpEXIT_T0_init-->L878-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4530#L878-1-D133 [1865] L878-1-D133-->L878-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4531#L878-1_T0_init [1670] L878-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4846#parse_ipv4EXIT_T0_init >[2303] parse_ipv4EXIT_T0_init-->L956-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4808#L956-1-D119 [2035] L956-1-D119-->L956-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4659#L956-1_T0_init [1921] L956-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4660#startEXIT_T0_init >[2300] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4671#_parser_TopParserFINAL-D103 [2097] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4857#_parser_TopParserFINAL_T0_init [2092] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4858#_parser_TopParserEXIT_T0_init >[2207] _parser_TopParserEXIT_T0_init-->L820-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4672#L820-D123 [1928] L820-D123-->L820_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4456#L820_T0_init [1615] L820_T0_init-->L820_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4786#L820_T0_init-D13 [2021] L820_T0_init-D13-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4455#verifyChecksumFINAL_T0_init [1466] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4457#verifyChecksumEXIT_T0_init >[2290] verifyChecksumEXIT_T0_init-->L821-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4480#L821-D129 [1636] L821-D129-->L821_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4291#L821_T0_init [1892] L821_T0_init-->L821_T0_init-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4608#L821_T0_init-D31 [1674] L821_T0_init-D31-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4409#ingressENTRY_T0_init [1451] ingressENTRY_T0_init-->L785_T0_init: Formula: v_hdr.arp.valid_21  InVars {hdr.arp.valid=v_hdr.arp.valid_21}  OutVars{hdr.arp.valid=v_hdr.arp.valid_21}  AuxVars[]  AssignedVars[] 4340#L785_T0_init [1498] L785_T0_init-->L785_T0_init-D61: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4535#L785_T0_init-D61 [1593] L785_T0_init-D61-->arp_tbl_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4357#arp_tbl_0.applyENTRY_T0_init [1441] arp_tbl_0.applyENTRY_T0_init-->L534_T0_init: Formula: (not (= v_arp_tbl_0.action_run_19 arp_tbl_0.action.handle_arp_request))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_19}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_19}  AuxVars[]  AssignedVars[] 4358#L534_T0_init [2041] L534_T0_init-->L537_T0_init: Formula: (not (= v_arp_tbl_0.action_run_25 arp_tbl_0.action.handle_arp_reply))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_25}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_25}  AuxVars[]  AssignedVars[] 4816#L537_T0_init [2068] L537_T0_init-->L537-1_T0_init: Formula: (not (= v_arp_tbl_0.action_run_21 arp_tbl_0.action._drop_5))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_21}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_21}  AuxVars[]  AssignedVars[] 4836#L537-1_T0_init [1732] L537-1_T0_init-->arp_tbl_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4421#arp_tbl_0.applyEXIT_T0_init >[2242] arp_tbl_0.applyEXIT_T0_init-->L788-1-D95: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4422#L788-1-D95 [1485] L788-1-D95-->L788-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4510#L788-1_T0_init [1547] L788-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4680#ingressEXIT_T0_init >[2275] ingressEXIT_T0_init-->L822-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4837#L822-D121 [1669] L822-D121-->L822_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4254#L822_T0_init [1418] L822_T0_init-->L822_T0_init-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4256#L822_T0_init-D21 [1652] L822_T0_init-D21-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4507#egressENTRY_T0_init [1659] egressENTRY_T0_init-->egressENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4506#egressENTRY_T0_init-D63 [1852] egressENTRY_T0_init-D63-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4508#place_holder_table_0.applyENTRY_T0_init [2032] place_holder_table_0.applyENTRY_T0_init-->L904_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 4803#L904_T0_init [1641] L904_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4732#place_holder_table_0.applyEXIT_T0_init >[2291] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4733#egressFINAL-D93 [2151] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4784#egressFINAL_T0_init [2015] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4274#egressEXIT_T0_init >[2293] egressEXIT_T0_init-->L823-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4275#L823-D149 [1998] L823-D149-->L823_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4242#L823_T0_init [1973] L823_T0_init-->L823_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4700#L823_T0_init-D37 [1560] L823_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4657#computeChecksumFINAL_T0_init [1919] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4241#computeChecksumEXIT_T0_init >[2238] computeChecksumEXIT_T0_init-->L824-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4243#L824-D99 [1763] L824-D99-->L824_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4844#L824_T0_init [1667] L824_T0_init-->L825-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 4482#L825-1_T0_init [1630] L825-1_T0_init-->L829_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 4802#L829_T0_init [1710] L829_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_1] 4720#mainFINAL_T0_init [1956] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4721#mainEXIT_T0_init >[2211] mainEXIT_T0_init-->L835-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4747#L835-1-D111 [2158] L835-1-D111-->L835-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_24) (not v_drop_55) v_hdr.paxos.valid_28)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 4244#L835-1_accept_S2 
[2023-01-16 04:16:29,272 INFO  L754   eck$LassoCheckResult]: Loop: 4244#L835-1_accept_S2 [1765] L835-1_accept_S2-->L835_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4230#L835_accept_S2 [2105] L835_accept_S2-->L835_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4794#L835_accept_S2-D10 [2027] L835_accept_S2-D10-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4247#mainENTRY_accept_S2 [1778] mainENTRY_accept_S2-->mainENTRY_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4308#mainENTRY_accept_S2-D42 [2080] mainENTRY_accept_S2-D42-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4788#havocProcedureENTRY_accept_S2 [1619] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 4789#L642_accept_S2 [2130] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 4762#L643_accept_S2 [1993] L643_accept_S2-->L644_accept_S2: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 4763#L644_accept_S2 [2047] L644_accept_S2-->L645_accept_S2: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 4821#L645_accept_S2 [1707] L645_accept_S2-->L646_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 4578#L646_accept_S2 [1517] L646_accept_S2-->L647_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 4579#L647_accept_S2 [1750] L647_accept_S2-->L648_accept_S2: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 4559#L648_accept_S2 [1874] L648_accept_S2-->L649_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 4560#L649_accept_S2 [1618] L649_accept_S2-->L650_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 4309#L650_accept_S2 [1779] L650_accept_S2-->L651_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 4310#L651_accept_S2 [2020] L651_accept_S2-->L652_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 4790#L652_accept_S2 [2128] L652_accept_S2-->L653_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 4875#L653_accept_S2 [1737] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 4540#L654_accept_S2 [1867] L654_accept_S2-->L655_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 4541#L655_accept_S2 [2147] L655_accept_S2-->L656_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 4330#L656_accept_S2 [1788] L656_accept_S2-->L657_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 4246#L657_accept_S2 [1416] L657_accept_S2-->L658_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 4248#L658_accept_S2 [1912] L658_accept_S2-->L659_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4645#L659_accept_S2 [1984] L659_accept_S2-->L660_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_2 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 4595#L660_accept_S2 [1519] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 4596#L661_accept_S2 [1736] L661_accept_S2-->L662_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 4878#L662_accept_S2 [2144] L662_accept_S2-->L663_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 4879#L663_accept_S2 [1752] L663_accept_S2-->L664_accept_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (<= v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 4871#L664_accept_S2 [2120] L664_accept_S2-->L665_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 4872#L665_accept_S2 [2164] L665_accept_S2-->L666_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.arp_3 false))  InVars {emit=v_emit_28, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_27, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 4263#L666_accept_S2 [1420] L666_accept_S2-->L667_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 4264#L667_accept_S2 [1961] L667_accept_S2-->L668_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (<= v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 4536#L668_accept_S2 [1499] L668_accept_S2-->L669_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 4537#L669_accept_S2 [1947] L669_accept_S2-->L670_accept_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 4581#L670_accept_S2 [1881] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 4582#L671_accept_S2 [1952] L671_accept_S2-->L672_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 4643#L672_accept_S2 [1911] L672_accept_S2-->L673_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 4417#L673_accept_S2 [1819] L673_accept_S2-->L674_accept_S2: Formula: (and (<= 0 v_hdr.arp.pln_12) (<= v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 4418#L674_accept_S2 [2104] L674_accept_S2-->L675_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 4864#L675_accept_S2 [2123] L675_accept_S2-->L676_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_19) (<= v_hdr.arp.op_19 65536))  InVars {hdr.arp.op=v_hdr.arp.op_19}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[] 4611#L676_accept_S2 [1893] L676_accept_S2-->L677_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 4612#L677_accept_S2 [1914] L677_accept_S2-->L678_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (<= v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 4649#L678_accept_S2 [2152] L678_accept_S2-->L679_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 4744#L679_accept_S2 [1974] L679_accept_S2-->L680_accept_S2: Formula: (and (<= v_hdr.arp.spa_18 4294967296) (<= 0 v_hdr.arp.spa_18))  InVars {hdr.arp.spa=v_hdr.arp.spa_18}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[] 4655#L680_accept_S2 [1539] L680_accept_S2-->L681_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 4656#L681_accept_S2 [1920] L681_accept_S2-->L682_accept_S2: Formula: (and (<= v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 4658#L682_accept_S2 [2081] L682_accept_S2-->L683_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 4470#L683_accept_S2 [1471] L683_accept_S2-->L684_accept_S2: Formula: (and (<= v_hdr.arp.tpa_18 4294967296) (<= 0 v_hdr.arp.tpa_18))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 4471#L684_accept_S2 [1521] L684_accept_S2-->L685_accept_S2: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4604#L685_accept_S2 [1650] L685_accept_S2-->L686_accept_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 4814#L686_accept_S2 [2038] L686_accept_S2-->L687_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 4815#L687_accept_S2 [1647] L687_accept_S2-->L688_accept_S2: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 4825#L688_accept_S2 [1741] L688_accept_S2-->L689_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 4599#L689_accept_S2 [1889] L689_accept_S2-->L690_accept_S2: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 4600#L690_accept_S2 [1966] L690_accept_S2-->L691_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 4737#L691_accept_S2 [1697] L691_accept_S2-->L692_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 4703#L692_accept_S2 [1941] L692_accept_S2-->L693_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 4516#L693_accept_S2 [1490] L693_accept_S2-->L694_accept_S2: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 4517#L694_accept_S2 [2065] L694_accept_S2-->L695_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 4835#L695_accept_S2 [1718] L695_accept_S2-->L696_accept_S2: Formula: (and (<= v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 4850#L696_accept_S2 [1679] L696_accept_S2-->L697_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 4344#L697_accept_S2 [1436] L697_accept_S2-->L698_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (<= v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 4345#L698_accept_S2 [2050] L698_accept_S2-->L699_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 4824#L699_accept_S2 [2117] L699_accept_S2-->L700_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 4870#L700_accept_S2 [1746] L700_accept_S2-->L701_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 4756#L701_accept_S2 [1985] L701_accept_S2-->L702_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (<= v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 4757#L702_accept_S2 [2060] L702_accept_S2-->L703_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 4702#L703_accept_S2 [1563] L703_accept_S2-->L704_accept_S2: Formula: (and (<= v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 4382#L704_accept_S2 [1808] L704_accept_S2-->L705_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 4383#L705_accept_S2 [1558] L705_accept_S2-->L706_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (<= v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 4696#L706_accept_S2 [1639] L706_accept_S2-->L707_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 4335#L707_accept_S2 [1790] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4336#L708_accept_S2 [1648] L708_accept_S2-->L709_accept_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 4493#L709_accept_S2 [1479] L709_accept_S2-->L710_accept_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.icmp_3 false))  InVars {emit=v_emit_38, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_37, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 4494#L710_accept_S2 [1501] L710_accept_S2-->L711_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 4542#L711_accept_S2 [1962] L711_accept_S2-->L712_accept_S2: Formula: (and (<= v_hdr.icmp.icmpType_18 256) (<= 0 v_hdr.icmp.icmpType_18))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 4378#L712_accept_S2 [1803] L712_accept_S2-->L713_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 4379#L713_accept_S2 [1706] L713_accept_S2-->L714_accept_S2: Formula: (and (<= v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 4863#L714_accept_S2 [1747] L714_accept_S2-->L715_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 4331#L715_accept_S2 [1432] L715_accept_S2-->L716_accept_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 4332#L716_accept_S2 [1476] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 4476#L717_accept_S2 [1474] L717_accept_S2-->L718_accept_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (<= v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 4477#L718_accept_S2 [1738] L718_accept_S2-->L719_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 4478#L719_accept_S2 [1475] L719_accept_S2-->L720_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 4479#L720_accept_S2 [1586] L720_accept_S2-->L721_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 4584#L721_accept_S2 [1882] L721_accept_S2-->L722_accept_S2: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 4585#L722_accept_S2 [1651] L722_accept_S2-->L723_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 4820#L723_accept_S2 [2044] L723_accept_S2-->L724_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 4800#L724_accept_S2 [2029] L724_accept_S2-->L725_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 4801#L725_accept_S2 [2159] L725_accept_S2-->L726_accept_S2: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 4688#L726_accept_S2 [1552] L726_accept_S2-->L727_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 4689#L727_accept_S2 [2055] L727_accept_S2-->L728_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (<= v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 4562#L728_accept_S2 [1876] L728_accept_S2-->L729_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 4411#L729_accept_S2 [1454] L729_accept_S2-->L730_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 4412#L730_accept_S2 [1972] L730_accept_S2-->L731_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 4712#L731_accept_S2 [1948] L731_accept_S2-->L732_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 4473#L732_accept_S2 [1835] L732_accept_S2-->L733_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4474#L733_accept_S2 [2069] L733_accept_S2-->L734_accept_S2: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 4776#L734_accept_S2 [2009] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 4609#L735_accept_S2 [1522] L735_accept_S2-->L736_accept_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_19) (<= v_hdr.paxos.msgtype_19 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 4610#L736_accept_S2 [1958] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 4528#L737_accept_S2 [1493] L737_accept_S2-->L738_accept_S2: Formula: (and (<= v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 4529#L738_accept_S2 [1582] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 4652#L739_accept_S2 [1538] L739_accept_S2-->L740_accept_S2: Formula: (and (<= v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 4653#L740_accept_S2 [1923] L740_accept_S2-->L741_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 4664#L741_accept_S2 [1672] L741_accept_S2-->L742_accept_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (<= v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 4697#L742_accept_S2 [1559] L742_accept_S2-->L743_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 4698#L743_accept_S2 [1742] L743_accept_S2-->L744_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_21) (<= v_hdr.paxos.acptid_21 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_21}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[] 4759#L744_accept_S2 [1595] L744_accept_S2-->L745_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 4760#L745_accept_S2 [1992] L745_accept_S2-->L746_accept_S2: Formula: (and (<= v_hdr.paxos.paxoslen_12 4294967296) (<= 0 v_hdr.paxos.paxoslen_12))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[] 4269#L746_accept_S2 [1773] L746_accept_S2-->L747_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 4270#L747_accept_S2 [1478] L747_accept_S2-->L748_accept_S2: Formula: (and (<= v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_21))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 4252#L748_accept_S2 [1768] L748_accept_S2-->L749_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 4253#L749_accept_S2 [1900] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 4622#L750_accept_S2 [2118] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 4755#L751_accept_S2 [1594] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 4666#L752_accept_S2 [1924] L752_accept_S2-->L753_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 4667#L753_accept_S2 [2059] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 4634#L754_accept_S2 [1907] L754_accept_S2-->L755_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 4635#L755_accept_S2 [1740] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 4681#L756_accept_S2 [1548] L756_accept_S2-->L757_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 4682#L757_accept_S2 [1743] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 4743#L758_accept_S2 [1970] L758_accept_S2-->L759_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 4524#L759_accept_S2 [1863] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 4525#L760_accept_S2 [2102] L760_accept_S2-->L761_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 4590#L761_accept_S2 [1885] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 4591#L762_accept_S2 [1633] L762_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 4774#havocProcedureFINAL_accept_S2 [2007] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4731#havocProcedureEXIT_accept_S2 >[2270] havocProcedureEXIT_accept_S2-->L819-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4683#L819-D80 [1931] L819-D80-->L819_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4567#L819_accept_S2 [1879] L819_accept_S2-->L819_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4568#L819_accept_S2-D34 [1629] L819_accept_S2-D34-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4312#_parser_TopParserENTRY_accept_S2 [1937] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4546#_parser_TopParserENTRY_accept_S2-D70 [1503] _parser_TopParserENTRY_accept_S2-D70-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4326#startENTRY_accept_S2 [1786] startENTRY_accept_S2-->L953_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 4327#L953_accept_S2 [1460] L953_accept_S2-->L956_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 4311#L956_accept_S2 [1781] L956_accept_S2-->L957_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 4313#L957_accept_S2 [1524] L957_accept_S2-->L957_accept_S2-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4414#L957_accept_S2-D20 [1456] L957_accept_S2-D20-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4415#parse_ipv4ENTRY_accept_S2 [1683] parse_ipv4ENTRY_accept_S2-->L875_accept_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 4511#L875_accept_S2 [1856] L875_accept_S2-->L878_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 4512#L878_accept_S2 [1506] L878_accept_S2-->L879_accept_S2: Formula: (= v_hdr.ipv4.protocol_17 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 4352#L879_accept_S2 [1723] L879_accept_S2-->L879_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4817#L879_accept_S2-D12 [1644] L879_accept_S2-D12-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4818#parse_udpENTRY_accept_S2 [1714] parse_udpENTRY_accept_S2-->L896_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 4851#L896_accept_S2 [1680] L896_accept_S2-->L897_accept_S2: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 4338#L897_accept_S2 [1793] L897_accept_S2-->L897_accept_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4353#L897_accept_S2-D44 [1971] L897_accept_S2-D44-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4701#parse_paxosENTRY_accept_S2 [1561] parse_paxosENTRY_accept_S2-->L888_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 4337#L888_accept_S2 [1434] L888_accept_S2-->L888_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4339#L888_accept_S2-D68 [1573] L888_accept_S2-D68-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4713#acceptFINAL_accept_S2 [2127] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4795#acceptEXIT_accept_S2 >[2251] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4796#parse_paxosFINAL-D140 [2139] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4854#parse_paxosFINAL_accept_S2 [1688] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4342#parse_paxosEXIT_accept_S2 >[2245] parse_paxosEXIT_accept_S2-->L896-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4343#L896-1-D148 [2165] L896-1-D148-->L896-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4442#L896-1_accept_S2 [1827] L896-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4443#parse_udpEXIT_accept_S2 >[2175] parse_udpEXIT_accept_S2-->L878-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4592#L878-1-D134 [1886] L878-1-D134-->L878-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4593#L878-1_accept_S2 [1623] L878-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4515#parse_ipv4EXIT_accept_S2 >[2172] parse_ipv4EXIT_accept_S2-->L956-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4376#L956-1-D120 [1446] L956-1-D120-->L956-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4377#L956-1_accept_S2 [2119] L956-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4576#startEXIT_accept_S2 >[2314] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4577#_parser_TopParserFINAL-D104 [2051] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4826#_parser_TopParserFINAL_accept_S2 [2052] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4687#_parser_TopParserEXIT_accept_S2 >[2284] _parser_TopParserEXIT_accept_S2-->L820-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4633#L820-D124 [1906] L820-D124-->L820_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4229#L820_accept_S2 [1415] L820_accept_S2-->L820_accept_S2-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4231#L820_accept_S2-D14 [1518] L820_accept_S2-D14-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4513#verifyChecksumFINAL_accept_S2 [1486] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4514#verifyChecksumEXIT_accept_S2 >[2174] verifyChecksumEXIT_accept_S2-->L821-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4615#L821-D130 [2110] L821-D130-->L821_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4369#L821_accept_S2 [1445] L821_accept_S2-->L821_accept_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4370#L821_accept_S2-D32 [2114] L821_accept_S2-D32-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4777#ingressENTRY_accept_S2 [2010] ingressENTRY_accept_S2-->L785_accept_S2: Formula: v_hdr.arp.valid_19  InVars {hdr.arp.valid=v_hdr.arp.valid_19}  OutVars{hdr.arp.valid=v_hdr.arp.valid_19}  AuxVars[]  AssignedVars[] 4451#L785_accept_S2 [1932] L785_accept_S2-->L785_accept_S2-D62: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4450#L785_accept_S2-D62 [1465] L785_accept_S2-D62-->arp_tbl_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4452#arp_tbl_0.applyENTRY_accept_S2 [1858] arp_tbl_0.applyENTRY_accept_S2-->L534_accept_S2: Formula: (not (= v_arp_tbl_0.action_run_27 arp_tbl_0.action.handle_arp_request))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_27}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 4485#L534_accept_S2 [1839] L534_accept_S2-->L537_accept_S2: Formula: (not (= v_arp_tbl_0.action_run_23 arp_tbl_0.action.handle_arp_reply))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_23}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_23}  AuxVars[]  AssignedVars[] 4486#L537_accept_S2 [1939] L537_accept_S2-->L537-1_accept_S2: Formula: (not (= v_arp_tbl_0.action_run_17 arp_tbl_0.action._drop_5))  InVars {arp_tbl_0.action_run=v_arp_tbl_0.action_run_17}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_17}  AuxVars[]  AssignedVars[] 4601#L537-1_accept_S2 [1520] L537-1_accept_S2-->arp_tbl_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4602#arp_tbl_0.applyEXIT_accept_S2 >[2183] arp_tbl_0.applyEXIT_accept_S2-->L788-1-D96: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4603#L788-1-D96 [1953] L788-1-D96-->L788-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4492#L788-1_accept_S2 [1943] L788-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4705#ingressEXIT_accept_S2 >[2219] ingressEXIT_accept_S2-->L822-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4804#L822-D122 [1748] L822-D122-->L822_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4277#L822_accept_S2 [1577] L822_accept_S2-->L822_accept_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4561#L822_accept_S2-D22 [1510] L822_accept_S2-D22-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4258#egressENTRY_accept_S2 [1883] egressENTRY_accept_S2-->egressENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4583#egressENTRY_accept_S2-D64 [2053] egressENTRY_accept_S2-D64-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4257#place_holder_table_0.applyENTRY_accept_S2 [1770] place_holder_table_0.applyENTRY_accept_S2-->L904_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 4260#L904_accept_S2 [1980] L904_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4709#place_holder_table_0.applyEXIT_accept_S2 >[2259] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4285#egressFINAL-D94 [1424] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4286#egressFINAL_accept_S2 [1528] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4276#egressEXIT_accept_S2 >[2286] egressEXIT_accept_S2-->L823-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4278#L823-D150 [1483] L823-D150-->L823_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4429#L823_accept_S2 [1959] L823_accept_S2-->L823_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 4428#L823_accept_S2-D38 [1461] L823_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4430#computeChecksumFINAL_accept_S2 [1500] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4538#computeChecksumEXIT_accept_S2 >[2176] computeChecksumEXIT_accept_S2-->L824-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4707#L824-D100 [1566] L824-D100-->L824_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4708#L824_accept_S2 [1757] L824_accept_S2-->L825-1_accept_S2: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 4268#L825-1_accept_S2 [1934] L825-1_accept_S2-->L829_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 4695#L829_accept_S2 [2103] L829_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_1] 4650#mainFINAL_accept_S2 [1537] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4651#mainEXIT_accept_S2 >[2221] mainEXIT_accept_S2-->L835-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 4842#L835-1-D112 [2073] L835-1-D112-->L835-1_accept_S2: Formula: (and v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_25) v_hdr.paxos.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 4244#L835-1_accept_S2 
[2023-01-16 04:16:29,273 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:29,273 INFO  L85        PathProgramCache]: Analyzing trace with hash -537726986, now seen corresponding path program 1 times
[2023-01-16 04:16:29,274 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:29,274 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [2092380649]
[2023-01-16 04:16:29,274 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:29,274 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:29,294 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,389 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:29,407 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,536 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:29,546 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,572 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 128
[2023-01-16 04:16:29,576 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,594 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:29,596 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,611 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:29,613 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,626 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:29,629 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,639 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 04:16:29,640 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,642 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:29,644 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,646 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 04:16:29,650 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,677 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-01-16 04:16:29,681 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,698 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:29,701 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,704 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 186
[2023-01-16 04:16:29,706 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,707 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:29,708 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,709 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 197
[2023-01-16 04:16:29,711 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:29,713 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:29,714 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:29,714 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [2092380649]
[2023-01-16 04:16:29,714 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [2092380649] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:29,715 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:29,715 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 04:16:29,715 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [687179640]
[2023-01-16 04:16:29,715 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:29,716 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:29,716 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:29,716 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 04:16:29,717 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132
[2023-01-16 04:16:29,717 INFO  L87              Difference]: Start difference. First operand 653 states and 680 transitions. cyclomatic complexity: 29 Second operand  has 12 states, 11 states have (on average 16.545454545454547) internal successors, (182), 3 states have internal predecessors, (182), 2 states have call successors, (15), 10 states have call predecessors, (15), 2 states have return successors, (14), 2 states have call predecessors, (14), 2 states have call successors, (14)
[2023-01-16 04:16:30,594 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:30,594 INFO  L93              Difference]: Finished difference Result 769 states and 806 transitions.
[2023-01-16 04:16:30,595 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 18 states. 
[2023-01-16 04:16:30,595 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 769 states and 806 transitions.
[2023-01-16 04:16:30,598 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:30,601 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 769 states to 619 states and 645 transitions.
[2023-01-16 04:16:30,601 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 308
[2023-01-16 04:16:30,602 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 308
[2023-01-16 04:16:30,602 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 619 states and 645 transitions.
[2023-01-16 04:16:30,603 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:30,603 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 619 states and 645 transitions.
[2023-01-16 04:16:30,604 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 619 states and 645 transitions.
[2023-01-16 04:16:30,610 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 619 to 585.
[2023-01-16 04:16:30,611 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 585 states, 482 states have (on average 1.0352697095435686) internal successors, (499), 480 states have internal predecessors, (499), 53 states have call successors, (53), 53 states have call predecessors, (53), 50 states have return successors, (52), 52 states have call predecessors, (52), 52 states have call successors, (52)
[2023-01-16 04:16:30,613 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 585 states to 585 states and 604 transitions.
[2023-01-16 04:16:30,613 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 585 states and 604 transitions.
[2023-01-16 04:16:30,614 INFO  L399   stractBuchiCegarLoop]: Abstraction has 585 states and 604 transitions.
[2023-01-16 04:16:30,614 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 04:16:30,614 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 585 states and 604 transitions.
[2023-01-16 04:16:30,616 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:30,616 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:30,616 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:30,617 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:30,617 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:30,620 INFO  L752   eck$LassoCheckResult]: Stem: 6184#ULTIMATE.startENTRY_NONWA [1484] ULTIMATE.startENTRY_NONWA-->L835-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6274#L835-1_T0_init [1438] L835-1_T0_init-->L835_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6194#L835_T0_init [1455] L835_T0_init-->L835_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6335#L835_T0_init-D9 [1682] L835_T0_init-D9-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6189#mainENTRY_T0_init [1749] mainENTRY_T0_init-->mainENTRY_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6409#mainENTRY_T0_init-D41 [1482] mainENTRY_T0_init-D41-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6410#havocProcedureENTRY_T0_init [1591] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 6642#L642_T0_init [1654] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 6466#L643_T0_init [1511] L643_T0_init-->L644_T0_init: Formula: (= v_standard_metadata.ingress_port_11 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6467#L644_T0_init [1755] L644_T0_init-->L645_T0_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6757#L645_T0_init [1745] L645_T0_init-->L646_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6750#L646_T0_init [1721] L646_T0_init-->L647_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6295#L647_T0_init [1802] L647_T0_init-->L648_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6296#L648_T0_init [1815] L648_T0_init-->L649_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6328#L649_T0_init [1716] L649_T0_init-->L650_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6582#L650_T0_init [1553] L650_T0_init-->L651_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6583#L651_T0_init [1698] L651_T0_init-->L652_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6629#L652_T0_init [1969] L652_T0_init-->L653_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6630#L653_T0_init [2149] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6685#L654_T0_init [2028] L654_T0_init-->L655_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6272#L655_T0_init [1437] L655_T0_init-->L656_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6273#L656_T0_init [1608] L656_T0_init-->L657_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6665#L657_T0_init [2153] L657_T0_init-->L658_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 6513#L658_T0_init [1896] L658_T0_init-->L659_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6514#L659_T0_init [2003] L659_T0_init-->L660_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 6655#L660_T0_init [1708] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6475#L661_T0_init [1516] L661_T0_init-->L662_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6476#L662_T0_init [1617] L662_T0_init-->L663_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6188#L663_T0_init [1417] L663_T0_init-->L664_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 6190#L664_T0_init [1643] L664_T0_init-->L665_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 6572#L665_T0_init [1930] L665_T0_init-->L666_T0_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 6573#L666_T0_init [1983] L666_T0_init-->L667_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[hdr.arp.hrd] 6568#L667_T0_init [1929] L667_T0_init-->L668_T0_init: Formula: (and (<= v_hdr.arp.hrd_12 65536) (<= 0 v_hdr.arp.hrd_12))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_12}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[] 6569#L668_T0_init [1751] L668_T0_init-->L669_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 6543#L669_T0_init [1913] L669_T0_init-->L670_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 6544#L670_T0_init [1717] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 6610#L671_T0_init [1957] L671_T0_init-->L672_T0_init: Formula: (and (<= 0 v_hdr.arp.hln_9) (<= v_hdr.arp.hln_9 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_9}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[] 6210#L672_T0_init [1422] L672_T0_init-->L673_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 6211#L673_T0_init [2014] L673_T0_init-->L674_T0_init: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 6669#L674_T0_init [2108] L674_T0_init-->L675_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 6652#L675_T0_init [1995] L675_T0_init-->L676_T0_init: Formula: (and (<= 0 v_hdr.arp.op_16) (<= v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 6371#L676_T0_init [1830] L676_T0_init-->L677_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 6372#L677_T0_init [1472] L677_T0_init-->L678_T0_init: Formula: (and (<= 0 v_hdr.arp.sha_20) (<= v_hdr.arp.sha_20 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 6382#L678_T0_init [2018] L678_T0_init-->L679_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[hdr.arp.spa] 6239#L679_T0_init [1780] L679_T0_init-->L680_T0_init: Formula: (and (<= 0 v_hdr.arp.spa_17) (<= v_hdr.arp.spa_17 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_17}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[] 6240#L680_T0_init [1918] L680_T0_init-->L681_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 6430#L681_T0_init [1864] L681_T0_init-->L682_T0_init: Formula: (and (<= v_hdr.arp.tha_18 281474976710656) (<= 0 v_hdr.arp.tha_18))  InVars {hdr.arp.tha=v_hdr.arp.tha_18}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[] 6431#L682_T0_init [1616] L682_T0_init-->L683_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 6229#L683_T0_init [1776] L683_T0_init-->L684_T0_init: Formula: (and (<= 0 v_hdr.arp.tpa_19) (<= v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 6230#L684_T0_init [1671] L684_T0_init-->L685_T0_init: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6725#L685_T0_init [2090] L685_T0_init-->L686_T0_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_30}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 6728#L686_T0_init [2084] L686_T0_init-->L687_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6695#L687_T0_init [1638] L687_T0_init-->L688_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 6696#L688_T0_init [2049] L688_T0_init-->L689_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6517#L689_T0_init [1525] L689_T0_init-->L690_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (<= v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 6250#L690_T0_init [1783] L690_T0_init-->L691_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 6251#L691_T0_init [1665] L691_T0_init-->L692_T0_init: Formula: (and (<= 0 v_hdr.ipv4.diffserv_9) (<= v_hdr.ipv4.diffserv_9 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 6721#L692_T0_init [2087] L692_T0_init-->L693_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6427#L693_T0_init [1862] L693_T0_init-->L694_T0_init: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 6254#L694_T0_init [1431] L694_T0_init-->L695_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6255#L695_T0_init [2070] L695_T0_init-->L696_T0_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 6615#L696_T0_init [1580] L696_T0_init-->L697_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6537#L697_T0_init [1910] L697_T0_init-->L698_T0_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 6359#L698_T0_init [1826] L698_T0_init-->L699_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6343#L699_T0_init [1820] L699_T0_init-->L700_T0_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 6344#L700_T0_init [1462] L700_T0_init-->L701_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 6360#L701_T0_init [1660] L701_T0_init-->L702_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 6704#L702_T0_init [1645] L702_T0_init-->L703_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6636#L703_T0_init [1589] L703_T0_init-->L704_T0_init: Formula: (and (<= v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 6345#L704_T0_init [1822] L704_T0_init-->L705_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6200#L705_T0_init [1771] L705_T0_init-->L706_T0_init: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 6201#L706_T0_init [2124] L706_T0_init-->L707_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6470#L707_T0_init [1513] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6471#L708_T0_init [2156] L708_T0_init-->L709_T0_init: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 6515#L709_T0_init [1523] L709_T0_init-->L710_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.icmp_2 false))  InVars {emit=v_emit_32, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_31, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 6353#L710_T0_init [1825] L710_T0_init-->L711_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 6354#L711_T0_init [1860] L711_T0_init-->L712_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (<= v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 6341#L712_T0_init [1457] L712_T0_init-->L713_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 6342#L713_T0_init [2150] L713_T0_init-->L714_T0_init: Formula: (and (<= v_hdr.icmp.icmpCode_12 256) (<= 0 v_hdr.icmp.icmpCode_12))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[] 6707#L714_T0_init [2048] L714_T0_init-->L715_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 6708#L715_T0_init [1690] L715_T0_init-->L716_T0_init: Formula: (and (<= v_hdr.icmp.hdrChecksum_19 65536) (<= 0 v_hdr.icmp.hdrChecksum_19))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 6735#L716_T0_init [1753] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 6758#L717_T0_init [2162] L717_T0_init-->L718_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_12) (<= v_hdr.icmp.identifier_12 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_12}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[] 6751#L718_T0_init [2129] L718_T0_init-->L719_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 6286#L719_T0_init [1796] L719_T0_init-->L720_T0_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_9) (<= v_hdr.icmp.seqNumber_9 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[] 6287#L720_T0_init [1872] L720_T0_init-->L721_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[hdr.icmp.payload] 6457#L721_T0_init [2062] L721_T0_init-->L722_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_12) (<= v_hdr.icmp.payload_12 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_12}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[] 6713#L722_T0_init [2056] L722_T0_init-->L723_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 6319#L723_T0_init [1812] L723_T0_init-->L724_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 6320#L724_T0_init [2086] L724_T0_init-->L725_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 6653#L725_T0_init [1996] L725_T0_init-->L726_T0_init: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 6365#L726_T0_init [1464] L726_T0_init-->L727_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 6258#L727_T0_init [1789] L727_T0_init-->L728_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 6259#L728_T0_init [1458] L728_T0_init-->L729_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 6329#L729_T0_init [1453] L729_T0_init-->L730_T0_init: Formula: (and (<= 0 v_hdr.udp.length__9) (<= v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 6330#L730_T0_init [1760] L730_T0_init-->L731_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 6679#L731_T0_init [2026] L731_T0_init-->L732_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_10) (<= v_hdr.udp.checksum_10 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 6455#L732_T0_init [1508] L732_T0_init-->L733_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6456#L733_T0_init [1994] L733_T0_init-->L734_T0_init: Formula: (= v_emit_23 (store v_emit_24 v_hdr.paxos_2 false))  InVars {emit=v_emit_24, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_23, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 6578#L734_T0_init [1551] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 6204#L735_T0_init [1772] L735_T0_init-->L736_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (<= v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 6205#L736_T0_init [2088] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6637#L737_T0_init [1590] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_hdr.paxos.inst_23) (<= v_hdr.paxos.inst_23 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 6510#L738_T0_init [1894] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 6511#L739_T0_init [1536] L739_T0_init-->L740_T0_init: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 6540#L740_T0_init [1944] L740_T0_init-->L741_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 6597#L741_T0_init [1597] L741_T0_init-->L742_T0_init: Formula: (and (<= v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 6446#L742_T0_init [1868] L742_T0_init-->L743_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 6447#L743_T0_init [1535] L743_T0_init-->L744_T0_init: Formula: (and (<= 0 v_hdr.paxos.acptid_20) (<= v_hdr.paxos.acptid_20 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_20}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[] 6538#L744_T0_init [1734] L744_T0_init-->L745_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 6754#L745_T0_init [2140] L745_T0_init-->L746_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (<= v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 6745#L746_T0_init [1713] L746_T0_init-->L747_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 6720#L747_T0_init [1664] L747_T0_init-->L748_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_18) (<= v_hdr.paxos.paxosval_18 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[] 6252#L748_T0_init [1784] L748_T0_init-->L749_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6253#L749_T0_init [2043] L749_T0_init-->L750_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 6698#L750_T0_init [2037] L750_T0_init-->L751_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 6605#L751_T0_init [1949] L751_T0_init-->L752_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 6606#L752_T0_init [1982] L752_T0_init-->L753_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 6376#L753_T0_init [1470] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 6377#L754_T0_init [1960] L754_T0_init-->L755_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 6504#L755_T0_init [1891] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 6489#L756_T0_init [1884] L756_T0_init-->L757_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 6490#L757_T0_init [1642] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 6699#L758_T0_init [2076] L758_T0_init-->L759_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 6627#L759_T0_init [1967] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 6237#L760_T0_init [1430] L760_T0_init-->L761_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 6238#L761_T0_init [1570] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 6436#L762_T0_init [1497] L762_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6437#havocProcedureFINAL_T0_init [2115] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6532#havocProcedureEXIT_T0_init >[2185] havocProcedureEXIT_T0_init-->L819-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6533#L819-D79 [2141] L819-D79-->L819_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6404#L819_T0_init [1606] L819_T0_init-->L819_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6658#L819_T0_init-D33 [2145] L819_T0_init-D33-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6298#_parser_TopParserENTRY_T0_init [1848] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6405#_parser_TopParserENTRY_T0_init-D69 [1758] _parser_TopParserENTRY_T0_init-D69-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6563#startENTRY_T0_init [1927] startENTRY_T0_init-->L953_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6527#L953_T0_init [1903] L953_T0_init-->L956_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 6297#L956_T0_init [1800] L956_T0_init-->L957_T0_init: Formula: (= v_hdr.ethernet.etherType_19 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 6299#L957_T0_init [2075] L957_T0_init-->L957_T0_init-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6304#L957_T0_init-D19 [1805] L957_T0_init-D19-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6305#parse_ipv4ENTRY_T0_init [1502] parse_ipv4ENTRY_T0_init-->L875_T0_init: Formula: v_hdr.ipv4.valid_19  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6445#L875_T0_init [1555] L875_T0_init-->L878_T0_init: Formula: (not (= v_hdr.ipv4.protocol_22 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 6584#L878_T0_init [2024] L878_T0_init-->L879_T0_init: Formula: (= v_hdr.ipv4.protocol_23 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  AuxVars[]  AssignedVars[] 6348#L879_T0_init [1951] L879_T0_init-->L879_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6607#L879_T0_init-D11 [2095] L879_T0_init-D11-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6535#parse_udpENTRY_T0_init [1908] parse_udpENTRY_T0_init-->L896_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 6536#L896_T0_init [1567] L896_T0_init-->L897_T0_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 6451#L897_T0_init [2005] L897_T0_init-->L897_T0_init-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6656#L897_T0_init-D43 [1624] L897_T0_init-D43-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6498#parse_paxosENTRY_T0_init [1887] parse_paxosENTRY_T0_init-->L888_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6314#L888_T0_init [2000] L888_T0_init-->L888_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6313#L888_T0_init-D67 [1810] L888_T0_init-D67-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6315#acceptFINAL_T0_init [1965] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6625#acceptEXIT_T0_init >[2187] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6450#parse_paxosFINAL-D139 [1870] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6452#parse_paxosFINAL_T0_init [2054] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6712#parse_paxosEXIT_T0_init >[2180] parse_paxosEXIT_T0_init-->L896-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6733#L896-1-D147 [1686] L896-1-D147-->L896-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6347#L896-1_T0_init [1824] L896-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6349#parse_udpEXIT_T0_init >[2266] parse_udpEXIT_T0_init-->L878-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6434#L878-1-D133 [1865] L878-1-D133-->L878-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6435#L878-1_T0_init [1670] L878-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6726#parse_ipv4EXIT_T0_init >[2303] parse_ipv4EXIT_T0_init-->L956-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6694#L956-1-D119 [2035] L956-1-D119-->L956-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6554#L956-1_T0_init [1921] L956-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6555#startEXIT_T0_init >[2300] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6565#_parser_TopParserFINAL-D103 [2097] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6736#_parser_TopParserFINAL_T0_init [2092] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6737#_parser_TopParserEXIT_T0_init >[2207] _parser_TopParserEXIT_T0_init-->L820-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6566#L820-D123 [1928] L820-D123-->L820_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6369#L820_T0_init [1615] L820_T0_init-->L820_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6672#L820_T0_init-D13 [2021] L820_T0_init-D13-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6368#verifyChecksumFINAL_T0_init [1466] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6370#verifyChecksumEXIT_T0_init >[2290] verifyChecksumEXIT_T0_init-->L821-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6390#L821-D129 [1636] L821-D129-->L821_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6227#L821_T0_init [1892] L821_T0_init-->L821_T0_init-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6505#L821_T0_init-D31 [1674] L821_T0_init-D31-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6331#ingressENTRY_T0_init [1452] ingressENTRY_T0_init-->L788_T0_init: Formula: (not v_hdr.arp.valid_22)  InVars {hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 6332#L788_T0_init [1817] L788_T0_init-->L789_T0_init: Formula: v_hdr.ipv4.valid_21  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_21}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[] 6288#L789_T0_init [1797] L789_T0_init-->L790_T0_init: Formula: v_hdr.paxos.valid_23  InVars {hdr.paxos.valid=v_hdr.paxos.valid_23}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[] 6289#L790_T0_init [1700] L790_T0_init-->L790_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6738#L790_T0_init-D45 [2125] L790_T0_init-D45-->read_roundENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6743#read_roundENTRY_T0_init [2107] read_roundENTRY_T0_init-->read_roundFINAL_T0_init: Formula: (= (select v_registerRound_0_25 v_hdr.paxos.inst_30) v_meta.paxos_metadata.round_23)  InVars {registerRound_0=v_registerRound_0_25, hdr.paxos.inst=v_hdr.paxos.inst_30}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23, registerRound_0=v_registerRound_0_25}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6502#read_roundFINAL_T0_init [1890] read_roundFINAL_T0_init-->read_roundEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6503#read_roundEXIT_T0_init >[2260] read_roundEXIT_T0_init-->L790-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6226#L790-1-D117 [1426] L790-1-D117-->L790-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6228#L790-1_T0_init [1628] L790-1_T0_init-->L788-1_T0_init: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_25))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 6449#L788-1_T0_init [1547] L788-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6574#ingressEXIT_T0_init >[2275] ingressEXIT_T0_init-->L822-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6718#L822-D121 [1669] L822-D121-->L822_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6193#L822_T0_init [1418] L822_T0_init-->L822_T0_init-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6195#L822_T0_init-D21 [1652] L822_T0_init-D21-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6413#egressENTRY_T0_init [1659] egressENTRY_T0_init-->egressENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6412#egressENTRY_T0_init-D63 [1852] egressENTRY_T0_init-D63-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6414#place_holder_table_0.applyENTRY_T0_init [2032] place_holder_table_0.applyENTRY_T0_init-->L904_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 6689#L904_T0_init [1641] L904_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6622#place_holder_table_0.applyEXIT_T0_init >[2291] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6623#egressFINAL-D93 [2151] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6670#egressFINAL_T0_init [2015] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6212#egressEXIT_T0_init >[2293] egressEXIT_T0_init-->L823-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6213#L823-D149 [1998] L823-D149-->L823_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6181#L823_T0_init [1973] L823_T0_init-->L823_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6592#L823_T0_init-D37 [1560] L823_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6552#computeChecksumFINAL_T0_init [1919] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6180#computeChecksumEXIT_T0_init >[2238] computeChecksumEXIT_T0_init-->L824-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6182#L824-D99 [1763] L824-D99-->L824_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6724#L824_T0_init [1667] L824_T0_init-->L825-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 6392#L825-1_T0_init [1630] L825-1_T0_init-->L829_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 6688#L829_T0_init [1710] L829_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_1] 6611#mainFINAL_T0_init [1956] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6612#mainEXIT_T0_init >[2211] mainEXIT_T0_init-->L835-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6635#L835-1-D111 [2158] L835-1-D111-->L835-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_24) (not v_drop_55) v_hdr.paxos.valid_28)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 6183#L835-1_accept_S2 
[2023-01-16 04:16:30,622 INFO  L754   eck$LassoCheckResult]: Loop: 6183#L835-1_accept_S2 [1765] L835-1_accept_S2-->L835_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6175#L835_accept_S2 [2105] L835_accept_S2-->L835_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6680#L835_accept_S2-D10 [2027] L835_accept_S2-D10-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6186#mainENTRY_accept_S2 [1778] mainENTRY_accept_S2-->mainENTRY_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6241#mainENTRY_accept_S2-D42 [2080] mainENTRY_accept_S2-D42-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6674#havocProcedureENTRY_accept_S2 [1619] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 6675#L642_accept_S2 [2130] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 6650#L643_accept_S2 [1993] L643_accept_S2-->L644_accept_S2: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6651#L644_accept_S2 [2047] L644_accept_S2-->L645_accept_S2: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6706#L645_accept_S2 [1707] L645_accept_S2-->L646_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 6479#L646_accept_S2 [1517] L646_accept_S2-->L647_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6480#L647_accept_S2 [1750] L647_accept_S2-->L648_accept_S2: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6458#L648_accept_S2 [1874] L648_accept_S2-->L649_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 6459#L649_accept_S2 [1618] L649_accept_S2-->L650_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6242#L650_accept_S2 [1779] L650_accept_S2-->L651_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6243#L651_accept_S2 [2020] L651_accept_S2-->L652_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6676#L652_accept_S2 [2128] L652_accept_S2-->L653_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6752#L653_accept_S2 [1737] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 6442#L654_accept_S2 [1867] L654_accept_S2-->L655_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 6443#L655_accept_S2 [2147] L655_accept_S2-->L656_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6260#L656_accept_S2 [1788] L656_accept_S2-->L657_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6185#L657_accept_S2 [1416] L657_accept_S2-->L658_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 6187#L658_accept_S2 [1912] L658_accept_S2-->L659_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6541#L659_accept_S2 [1984] L659_accept_S2-->L660_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_2 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6496#L660_accept_S2 [1519] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 6497#L661_accept_S2 [1736] L661_accept_S2-->L662_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6755#L662_accept_S2 [2144] L662_accept_S2-->L663_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6756#L663_accept_S2 [1752] L663_accept_S2-->L664_accept_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (<= v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 6748#L664_accept_S2 [2120] L664_accept_S2-->L665_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 6749#L665_accept_S2 [2164] L665_accept_S2-->L666_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.arp_3 false))  InVars {emit=v_emit_28, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_27, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 6202#L666_accept_S2 [1420] L666_accept_S2-->L667_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 6203#L667_accept_S2 [1961] L667_accept_S2-->L668_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (<= v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 6438#L668_accept_S2 [1499] L668_accept_S2-->L669_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 6439#L669_accept_S2 [1947] L669_accept_S2-->L670_accept_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 6482#L670_accept_S2 [1881] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 6483#L671_accept_S2 [1952] L671_accept_S2-->L672_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 6539#L672_accept_S2 [1911] L672_accept_S2-->L673_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 6339#L673_accept_S2 [1819] L673_accept_S2-->L674_accept_S2: Formula: (and (<= 0 v_hdr.arp.pln_12) (<= v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 6340#L674_accept_S2 [2104] L674_accept_S2-->L675_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 6742#L675_accept_S2 [2123] L675_accept_S2-->L676_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_19) (<= v_hdr.arp.op_19 65536))  InVars {hdr.arp.op=v_hdr.arp.op_19}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[] 6508#L676_accept_S2 [1893] L676_accept_S2-->L677_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 6509#L677_accept_S2 [1914] L677_accept_S2-->L678_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (<= v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 6545#L678_accept_S2 [2152] L678_accept_S2-->L679_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 6632#L679_accept_S2 [1974] L679_accept_S2-->L680_accept_S2: Formula: (and (<= v_hdr.arp.spa_18 4294967296) (<= 0 v_hdr.arp.spa_18))  InVars {hdr.arp.spa=v_hdr.arp.spa_18}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[] 6550#L680_accept_S2 [1539] L680_accept_S2-->L681_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 6551#L681_accept_S2 [1920] L681_accept_S2-->L682_accept_S2: Formula: (and (<= v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 6553#L682_accept_S2 [2081] L682_accept_S2-->L683_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 6380#L683_accept_S2 [1471] L683_accept_S2-->L684_accept_S2: Formula: (and (<= v_hdr.arp.tpa_18 4294967296) (<= 0 v_hdr.arp.tpa_18))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 6381#L684_accept_S2 [1521] L684_accept_S2-->L685_accept_S2: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6501#L685_accept_S2 [1650] L685_accept_S2-->L686_accept_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 6700#L686_accept_S2 [2038] L686_accept_S2-->L687_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6701#L687_accept_S2 [1647] L687_accept_S2-->L688_accept_S2: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 6710#L688_accept_S2 [1741] L688_accept_S2-->L689_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6499#L689_accept_S2 [1889] L689_accept_S2-->L690_accept_S2: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 6500#L690_accept_S2 [1966] L690_accept_S2-->L691_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 6626#L691_accept_S2 [1697] L691_accept_S2-->L692_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 6595#L692_accept_S2 [1941] L692_accept_S2-->L693_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6420#L693_accept_S2 [1490] L693_accept_S2-->L694_accept_S2: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 6421#L694_accept_S2 [2065] L694_accept_S2-->L695_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6717#L695_accept_S2 [1718] L695_accept_S2-->L696_accept_S2: Formula: (and (<= v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 6730#L696_accept_S2 [1679] L696_accept_S2-->L697_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6270#L697_accept_S2 [1436] L697_accept_S2-->L698_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (<= v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 6271#L698_accept_S2 [2050] L698_accept_S2-->L699_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6709#L699_accept_S2 [2117] L699_accept_S2-->L700_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 6747#L700_accept_S2 [1746] L700_accept_S2-->L701_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 6644#L701_accept_S2 [1985] L701_accept_S2-->L702_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (<= v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 6645#L702_accept_S2 [2060] L702_accept_S2-->L703_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6594#L703_accept_S2 [1563] L703_accept_S2-->L704_accept_S2: Formula: (and (<= v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 6306#L704_accept_S2 [1808] L704_accept_S2-->L705_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6307#L705_accept_S2 [1558] L705_accept_S2-->L706_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (<= v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 6588#L706_accept_S2 [1639] L706_accept_S2-->L707_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6263#L707_accept_S2 [1790] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6264#L708_accept_S2 [1648] L708_accept_S2-->L709_accept_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 6401#L709_accept_S2 [1479] L709_accept_S2-->L710_accept_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.icmp_3 false))  InVars {emit=v_emit_38, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_37, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 6402#L710_accept_S2 [1501] L710_accept_S2-->L711_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 6444#L711_accept_S2 [1962] L711_accept_S2-->L712_accept_S2: Formula: (and (<= v_hdr.icmp.icmpType_18 256) (<= 0 v_hdr.icmp.icmpType_18))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 6302#L712_accept_S2 [1803] L712_accept_S2-->L713_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 6303#L713_accept_S2 [1706] L713_accept_S2-->L714_accept_S2: Formula: (and (<= v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 6741#L714_accept_S2 [1747] L714_accept_S2-->L715_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 6261#L715_accept_S2 [1432] L715_accept_S2-->L716_accept_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 6262#L716_accept_S2 [1476] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 6386#L717_accept_S2 [1474] L717_accept_S2-->L718_accept_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (<= v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 6387#L718_accept_S2 [1738] L718_accept_S2-->L719_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 6388#L719_accept_S2 [1475] L719_accept_S2-->L720_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 6389#L720_accept_S2 [1586] L720_accept_S2-->L721_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 6484#L721_accept_S2 [1882] L721_accept_S2-->L722_accept_S2: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 6485#L722_accept_S2 [1651] L722_accept_S2-->L723_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 6705#L723_accept_S2 [2044] L723_accept_S2-->L724_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 6686#L724_accept_S2 [2029] L724_accept_S2-->L725_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 6687#L725_accept_S2 [2159] L725_accept_S2-->L726_accept_S2: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 6580#L726_accept_S2 [1552] L726_accept_S2-->L727_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 6581#L727_accept_S2 [2055] L727_accept_S2-->L728_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (<= v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 6463#L728_accept_S2 [1876] L728_accept_S2-->L729_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 6333#L729_accept_S2 [1454] L729_accept_S2-->L730_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 6334#L730_accept_S2 [1972] L730_accept_S2-->L731_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 6603#L731_accept_S2 [1948] L731_accept_S2-->L732_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 6383#L732_accept_S2 [1835] L732_accept_S2-->L733_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6384#L733_accept_S2 [2069] L733_accept_S2-->L734_accept_S2: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 6662#L734_accept_S2 [2009] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 6506#L735_accept_S2 [1522] L735_accept_S2-->L736_accept_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_19) (<= v_hdr.paxos.msgtype_19 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 6507#L736_accept_S2 [1958] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6432#L737_accept_S2 [1493] L737_accept_S2-->L738_accept_S2: Formula: (and (<= v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 6433#L738_accept_S2 [1582] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 6548#L739_accept_S2 [1538] L739_accept_S2-->L740_accept_S2: Formula: (and (<= v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 6549#L740_accept_S2 [1923] L740_accept_S2-->L741_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 6559#L741_accept_S2 [1672] L741_accept_S2-->L742_accept_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (<= v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 6589#L742_accept_S2 [1559] L742_accept_S2-->L743_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 6590#L743_accept_S2 [1742] L743_accept_S2-->L744_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_21) (<= v_hdr.paxos.acptid_21 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_21}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[] 6647#L744_accept_S2 [1595] L744_accept_S2-->L745_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 6648#L745_accept_S2 [1992] L745_accept_S2-->L746_accept_S2: Formula: (and (<= v_hdr.paxos.paxoslen_12 4294967296) (<= 0 v_hdr.paxos.paxoslen_12))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[] 6208#L746_accept_S2 [1773] L746_accept_S2-->L747_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 6209#L747_accept_S2 [1478] L747_accept_S2-->L748_accept_S2: Formula: (and (<= v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_21))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 6191#L748_accept_S2 [1768] L748_accept_S2-->L749_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6192#L749_accept_S2 [1900] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 6518#L750_accept_S2 [2118] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 6643#L751_accept_S2 [1594] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 6560#L752_accept_S2 [1924] L752_accept_S2-->L753_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 6561#L753_accept_S2 [2059] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 6530#L754_accept_S2 [1907] L754_accept_S2-->L755_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 6531#L755_accept_S2 [1740] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 6575#L756_accept_S2 [1548] L756_accept_S2-->L757_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 6576#L757_accept_S2 [1743] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 6631#L758_accept_S2 [1970] L758_accept_S2-->L759_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 6428#L759_accept_S2 [1863] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 6429#L760_accept_S2 [2102] L760_accept_S2-->L761_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 6491#L761_accept_S2 [1885] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 6492#L762_accept_S2 [1633] L762_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6660#havocProcedureFINAL_accept_S2 [2007] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6621#havocProcedureEXIT_accept_S2 >[2270] havocProcedureEXIT_accept_S2-->L819-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6577#L819-D80 [1931] L819-D80-->L819_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6468#L819_accept_S2 [1879] L819_accept_S2-->L819_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6469#L819_accept_S2-D34 [1629] L819_accept_S2-D34-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6245#_parser_TopParserENTRY_accept_S2 [1937] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6448#_parser_TopParserENTRY_accept_S2-D70 [1503] _parser_TopParserENTRY_accept_S2-D70-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6256#startENTRY_accept_S2 [1786] startENTRY_accept_S2-->L953_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6257#L953_accept_S2 [1460] L953_accept_S2-->L956_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 6244#L956_accept_S2 [1781] L956_accept_S2-->L957_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 6246#L957_accept_S2 [1524] L957_accept_S2-->L957_accept_S2-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6336#L957_accept_S2-D20 [1456] L957_accept_S2-D20-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6337#parse_ipv4ENTRY_accept_S2 [1683] parse_ipv4ENTRY_accept_S2-->L875_accept_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6415#L875_accept_S2 [1856] L875_accept_S2-->L878_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 6416#L878_accept_S2 [1506] L878_accept_S2-->L879_accept_S2: Formula: (= v_hdr.ipv4.protocol_17 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 6275#L879_accept_S2 [1723] L879_accept_S2-->L879_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6702#L879_accept_S2-D12 [1644] L879_accept_S2-D12-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6703#parse_udpENTRY_accept_S2 [1714] parse_udpENTRY_accept_S2-->L896_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 6731#L896_accept_S2 [1680] L896_accept_S2-->L897_accept_S2: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 6266#L897_accept_S2 [1793] L897_accept_S2-->L897_accept_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6276#L897_accept_S2-D44 [1971] L897_accept_S2-D44-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6593#parse_paxosENTRY_accept_S2 [1561] parse_paxosENTRY_accept_S2-->L888_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 6265#L888_accept_S2 [1434] L888_accept_S2-->L888_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6267#L888_accept_S2-D68 [1573] L888_accept_S2-D68-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6604#acceptFINAL_accept_S2 [2127] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6681#acceptEXIT_accept_S2 >[2251] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6682#parse_paxosFINAL-D140 [2139] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6734#parse_paxosFINAL_accept_S2 [1688] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6268#parse_paxosEXIT_accept_S2 >[2245] parse_paxosEXIT_accept_S2-->L896-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6269#L896-1-D148 [2165] L896-1-D148-->L896-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6361#L896-1_accept_S2 [1827] L896-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6362#parse_udpEXIT_accept_S2 >[2175] parse_udpEXIT_accept_S2-->L878-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6493#L878-1-D134 [1886] L878-1-D134-->L878-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6494#L878-1_accept_S2 [1623] L878-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6419#parse_ipv4EXIT_accept_S2 >[2172] parse_ipv4EXIT_accept_S2-->L956-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6300#L956-1-D120 [1446] L956-1-D120-->L956-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6301#L956-1_accept_S2 [2119] L956-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6477#startEXIT_accept_S2 >[2314] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6478#_parser_TopParserFINAL-D104 [2051] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6711#_parser_TopParserFINAL_accept_S2 [2052] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6579#_parser_TopParserEXIT_accept_S2 >[2284] _parser_TopParserEXIT_accept_S2-->L820-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6529#L820-D124 [1906] L820-D124-->L820_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6174#L820_accept_S2 [1415] L820_accept_S2-->L820_accept_S2-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6176#L820_accept_S2-D14 [1518] L820_accept_S2-D14-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6417#verifyChecksumFINAL_accept_S2 [1486] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6418#verifyChecksumEXIT_accept_S2 >[2174] verifyChecksumEXIT_accept_S2-->L821-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6512#L821-D130 [2110] L821-D130-->L821_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6293#L821_accept_S2 [1445] L821_accept_S2-->L821_accept_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6294#L821_accept_S2-D32 [2114] L821_accept_S2-D32-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6663#ingressENTRY_accept_S2 [2011] ingressENTRY_accept_S2-->L788_accept_S2: Formula: (not v_hdr.arp.valid_20)  InVars {hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 6664#L788_accept_S2 [1657] L788_accept_S2-->L789_accept_S2: Formula: v_hdr.ipv4.valid_23  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_23}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_23}  AuxVars[]  AssignedVars[] 6609#L789_accept_S2 [1954] L789_accept_S2-->L790_accept_S2: Formula: v_hdr.paxos.valid_25  InVars {hdr.paxos.valid=v_hdr.paxos.valid_25}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_25}  AuxVars[]  AssignedVars[] 6523#L790_accept_S2 [1720] L790_accept_S2-->L790_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6633#L790_accept_S2-D46 [1975] L790_accept_S2-D46-->read_roundENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6634#read_roundENTRY_accept_S2 [1655] read_roundENTRY_accept_S2-->read_roundFINAL_accept_S2: Formula: (= (select v_registerRound_0_24 v_hdr.paxos.inst_29) v_meta.paxos_metadata.round_22)  InVars {registerRound_0=v_registerRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_29}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22, registerRound_0=v_registerRound_0_24}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6522#read_roundFINAL_accept_S2 [1530] read_roundFINAL_accept_S2-->read_roundEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6524#read_roundEXIT_accept_S2 >[2278] read_roundEXIT_accept_S2-->L790-1-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6716#L790-1-D118 [1689] L790-1-D118-->L790-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6399#L790-1_accept_S2 [1843] L790-1_accept_S2-->L788-1_accept_S2: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 6400#L788-1_accept_S2 [1943] L788-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6596#ingressEXIT_accept_S2 >[2219] ingressEXIT_accept_S2-->L822-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6690#L822-D122 [1748] L822-D122-->L822_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6216#L822_accept_S2 [1577] L822_accept_S2-->L822_accept_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6462#L822_accept_S2-D22 [1510] L822_accept_S2-D22-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6197#egressENTRY_accept_S2 [1883] egressENTRY_accept_S2-->egressENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6486#egressENTRY_accept_S2-D64 [2053] egressENTRY_accept_S2-D64-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6196#place_holder_table_0.applyENTRY_accept_S2 [1770] place_holder_table_0.applyENTRY_accept_S2-->L904_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 6199#L904_accept_S2 [1980] L904_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6600#place_holder_table_0.applyEXIT_accept_S2 >[2259] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6221#egressFINAL-D94 [1424] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6222#egressFINAL_accept_S2 [1528] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6215#egressEXIT_accept_S2 >[2286] egressEXIT_accept_S2-->L823-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6217#L823-D150 [1483] L823-D150-->L823_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6351#L823_accept_S2 [1959] L823_accept_S2-->L823_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6350#L823_accept_S2-D38 [1461] L823_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6352#computeChecksumFINAL_accept_S2 [1500] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6441#computeChecksumEXIT_accept_S2 >[2176] computeChecksumEXIT_accept_S2-->L824-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6598#L824-D100 [1566] L824-D100-->L824_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6599#L824_accept_S2 [1757] L824_accept_S2-->L825-1_accept_S2: Formula: v_forward_31  InVars {forward=v_forward_31}  OutVars{forward=v_forward_31}  AuxVars[]  AssignedVars[] 6207#L825-1_accept_S2 [1934] L825-1_accept_S2-->L829_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 6587#L829_accept_S2 [2103] L829_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_1] 6546#mainFINAL_accept_S2 [1537] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6547#mainEXIT_accept_S2 >[2221] mainEXIT_accept_S2-->L835-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6722#L835-1-D112 [2073] L835-1-D112-->L835-1_accept_S2: Formula: (and v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_25) v_hdr.paxos.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 6183#L835-1_accept_S2 
[2023-01-16 04:16:30,623 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:30,623 INFO  L85        PathProgramCache]: Analyzing trace with hash -511192149, now seen corresponding path program 1 times
[2023-01-16 04:16:30,623 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:30,624 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1549477567]
[2023-01-16 04:16:30,624 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:30,624 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:30,645 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,714 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:30,727 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,801 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:30,809 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,836 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 128
[2023-01-16 04:16:30,839 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,851 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:30,853 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,860 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:30,861 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,866 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:30,867 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,875 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 04:16:30,875 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,877 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:30,877 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,878 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 04:16:30,879 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,891 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-01-16 04:16:30,893 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,911 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:30,912 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,913 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 187
[2023-01-16 04:16:30,914 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,915 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:30,916 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,916 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 198
[2023-01-16 04:16:30,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:30,919 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:30,919 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:30,919 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1549477567]
[2023-01-16 04:16:30,919 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1549477567] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:30,919 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:30,919 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 04:16:30,919 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [288616203]
[2023-01-16 04:16:30,919 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:30,920 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:30,920 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:30,920 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 04:16:30,920 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=52, Invalid=104, Unknown=0, NotChecked=0, Total=156
[2023-01-16 04:16:30,921 INFO  L87              Difference]: Start difference. First operand 585 states and 604 transitions. cyclomatic complexity: 21 Second operand  has 13 states, 13 states have (on average 14.076923076923077) internal successors, (183), 4 states have internal predecessors, (183), 3 states have call successors, (15), 10 states have call predecessors, (15), 4 states have return successors, (14), 4 states have call predecessors, (14), 3 states have call successors, (14)
[2023-01-16 04:16:32,007 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:32,008 INFO  L93              Difference]: Finished difference Result 695 states and 731 transitions.
[2023-01-16 04:16:32,008 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 22 states. 
[2023-01-16 04:16:32,008 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 695 states and 731 transitions.
[2023-01-16 04:16:32,011 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:16:32,014 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 695 states to 695 states and 731 transitions.
[2023-01-16 04:16:32,014 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 346
[2023-01-16 04:16:32,014 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 346
[2023-01-16 04:16:32,015 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 695 states and 731 transitions.
[2023-01-16 04:16:32,015 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:32,016 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 695 states and 731 transitions.
[2023-01-16 04:16:32,016 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 695 states and 731 transitions.
[2023-01-16 04:16:32,022 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 695 to 641.
[2023-01-16 04:16:32,023 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 641 states, 518 states have (on average 1.0366795366795367) internal successors, (537), 516 states have internal predecessors, (537), 61 states have call successors, (61), 61 states have call predecessors, (61), 62 states have return successors, (64), 64 states have call predecessors, (64), 60 states have call successors, (64)
[2023-01-16 04:16:32,024 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 641 states to 641 states and 662 transitions.
[2023-01-16 04:16:32,025 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 641 states and 662 transitions.
[2023-01-16 04:16:32,025 INFO  L399   stractBuchiCegarLoop]: Abstraction has 641 states and 662 transitions.
[2023-01-16 04:16:32,025 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 04:16:32,025 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 641 states and 662 transitions.
[2023-01-16 04:16:32,027 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:32,027 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:32,027 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:32,028 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:32,028 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:32,031 INFO  L752   eck$LassoCheckResult]: Stem: 8008#ULTIMATE.startENTRY_NONWA [1484] ULTIMATE.startENTRY_NONWA-->L835-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8098#L835-1_T0_init [1438] L835-1_T0_init-->L835_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8018#L835_T0_init [1455] L835_T0_init-->L835_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8159#L835_T0_init-D9 [1682] L835_T0_init-D9-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8013#mainENTRY_T0_init [1749] mainENTRY_T0_init-->mainENTRY_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8233#mainENTRY_T0_init-D41 [1482] mainENTRY_T0_init-D41-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8234#havocProcedureENTRY_T0_init [1591] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 8474#L642_T0_init [1654] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 8292#L643_T0_init [1511] L643_T0_init-->L644_T0_init: Formula: (= v_standard_metadata.ingress_port_11 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8293#L644_T0_init [1755] L644_T0_init-->L645_T0_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8598#L645_T0_init [1745] L645_T0_init-->L646_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8591#L646_T0_init [1721] L646_T0_init-->L647_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8119#L647_T0_init [1802] L647_T0_init-->L648_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8120#L648_T0_init [1815] L648_T0_init-->L649_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8152#L649_T0_init [1716] L649_T0_init-->L650_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8408#L650_T0_init [1553] L650_T0_init-->L651_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8409#L651_T0_init [1698] L651_T0_init-->L652_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8460#L652_T0_init [1969] L652_T0_init-->L653_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8461#L653_T0_init [2149] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8517#L654_T0_init [2028] L654_T0_init-->L655_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8096#L655_T0_init [1437] L655_T0_init-->L656_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8097#L656_T0_init [1608] L656_T0_init-->L657_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8497#L657_T0_init [2153] L657_T0_init-->L658_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 8339#L658_T0_init [1896] L658_T0_init-->L659_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8340#L659_T0_init [2003] L659_T0_init-->L660_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 8487#L660_T0_init [1708] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8301#L661_T0_init [1516] L661_T0_init-->L662_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8302#L662_T0_init [1617] L662_T0_init-->L663_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8012#L663_T0_init [1417] L663_T0_init-->L664_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 8014#L664_T0_init [1643] L664_T0_init-->L665_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 8398#L665_T0_init [1930] L665_T0_init-->L666_T0_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 8399#L666_T0_init [1983] L666_T0_init-->L667_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[hdr.arp.hrd] 8393#L667_T0_init [1929] L667_T0_init-->L668_T0_init: Formula: (and (<= v_hdr.arp.hrd_12 65536) (<= 0 v_hdr.arp.hrd_12))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_12}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[] 8394#L668_T0_init [1751] L668_T0_init-->L669_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 8369#L669_T0_init [1913] L669_T0_init-->L670_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 8370#L670_T0_init [1717] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 8441#L671_T0_init [1957] L671_T0_init-->L672_T0_init: Formula: (and (<= 0 v_hdr.arp.hln_9) (<= v_hdr.arp.hln_9 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_9}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[] 8034#L672_T0_init [1422] L672_T0_init-->L673_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 8035#L673_T0_init [2014] L673_T0_init-->L674_T0_init: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 8501#L674_T0_init [2108] L674_T0_init-->L675_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 8484#L675_T0_init [1995] L675_T0_init-->L676_T0_init: Formula: (and (<= 0 v_hdr.arp.op_16) (<= v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 8195#L676_T0_init [1830] L676_T0_init-->L677_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 8196#L677_T0_init [1472] L677_T0_init-->L678_T0_init: Formula: (and (<= 0 v_hdr.arp.sha_20) (<= v_hdr.arp.sha_20 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 8206#L678_T0_init [2018] L678_T0_init-->L679_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[hdr.arp.spa] 8063#L679_T0_init [1780] L679_T0_init-->L680_T0_init: Formula: (and (<= 0 v_hdr.arp.spa_17) (<= v_hdr.arp.spa_17 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_17}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[] 8064#L680_T0_init [1918] L680_T0_init-->L681_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 8254#L681_T0_init [1864] L681_T0_init-->L682_T0_init: Formula: (and (<= v_hdr.arp.tha_18 281474976710656) (<= 0 v_hdr.arp.tha_18))  InVars {hdr.arp.tha=v_hdr.arp.tha_18}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[] 8255#L682_T0_init [1616] L682_T0_init-->L683_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 8053#L683_T0_init [1776] L683_T0_init-->L684_T0_init: Formula: (and (<= 0 v_hdr.arp.tpa_19) (<= v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 8054#L684_T0_init [1671] L684_T0_init-->L685_T0_init: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8566#L685_T0_init [2090] L685_T0_init-->L686_T0_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_30}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 8569#L686_T0_init [2084] L686_T0_init-->L687_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 8530#L687_T0_init [1638] L687_T0_init-->L688_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 8531#L688_T0_init [2049] L688_T0_init-->L689_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 8343#L689_T0_init [1525] L689_T0_init-->L690_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (<= v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 8074#L690_T0_init [1783] L690_T0_init-->L691_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8075#L691_T0_init [1665] L691_T0_init-->L692_T0_init: Formula: (and (<= 0 v_hdr.ipv4.diffserv_9) (<= v_hdr.ipv4.diffserv_9 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 8561#L692_T0_init [2087] L692_T0_init-->L693_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 8251#L693_T0_init [1862] L693_T0_init-->L694_T0_init: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 8078#L694_T0_init [1431] L694_T0_init-->L695_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8079#L695_T0_init [2070] L695_T0_init-->L696_T0_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 8446#L696_T0_init [1580] L696_T0_init-->L697_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 8363#L697_T0_init [1910] L697_T0_init-->L698_T0_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 8183#L698_T0_init [1826] L698_T0_init-->L699_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 8167#L699_T0_init [1820] L699_T0_init-->L700_T0_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 8168#L700_T0_init [1462] L700_T0_init-->L701_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8184#L701_T0_init [1660] L701_T0_init-->L702_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 8542#L702_T0_init [1645] L702_T0_init-->L703_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8468#L703_T0_init [1589] L703_T0_init-->L704_T0_init: Formula: (and (<= v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 8169#L704_T0_init [1822] L704_T0_init-->L705_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 8024#L705_T0_init [1771] L705_T0_init-->L706_T0_init: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 8025#L706_T0_init [2124] L706_T0_init-->L707_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 8296#L707_T0_init [1513] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 8297#L708_T0_init [2156] L708_T0_init-->L709_T0_init: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 8341#L709_T0_init [1523] L709_T0_init-->L710_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.icmp_2 false))  InVars {emit=v_emit_32, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_31, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 8177#L710_T0_init [1825] L710_T0_init-->L711_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 8178#L711_T0_init [1860] L711_T0_init-->L712_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (<= v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 8165#L712_T0_init [1457] L712_T0_init-->L713_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 8166#L713_T0_init [2150] L713_T0_init-->L714_T0_init: Formula: (and (<= v_hdr.icmp.icmpCode_12 256) (<= 0 v_hdr.icmp.icmpCode_12))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[] 8545#L714_T0_init [2048] L714_T0_init-->L715_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8546#L715_T0_init [1690] L715_T0_init-->L716_T0_init: Formula: (and (<= v_hdr.icmp.hdrChecksum_19 65536) (<= 0 v_hdr.icmp.hdrChecksum_19))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 8576#L716_T0_init [1753] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 8601#L717_T0_init [2162] L717_T0_init-->L718_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_12) (<= v_hdr.icmp.identifier_12 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_12}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[] 8592#L718_T0_init [2129] L718_T0_init-->L719_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8110#L719_T0_init [1796] L719_T0_init-->L720_T0_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_9) (<= v_hdr.icmp.seqNumber_9 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[] 8111#L720_T0_init [1872] L720_T0_init-->L721_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[hdr.icmp.payload] 8282#L721_T0_init [2062] L721_T0_init-->L722_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_12) (<= v_hdr.icmp.payload_12 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_12}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[] 8551#L722_T0_init [2056] L722_T0_init-->L723_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 8143#L723_T0_init [1812] L723_T0_init-->L724_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 8144#L724_T0_init [2086] L724_T0_init-->L725_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 8485#L725_T0_init [1996] L725_T0_init-->L726_T0_init: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 8189#L726_T0_init [1464] L726_T0_init-->L727_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8082#L727_T0_init [1789] L727_T0_init-->L728_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 8083#L728_T0_init [1458] L728_T0_init-->L729_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 8153#L729_T0_init [1453] L729_T0_init-->L730_T0_init: Formula: (and (<= 0 v_hdr.udp.length__9) (<= v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 8154#L730_T0_init [1760] L730_T0_init-->L731_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8513#L731_T0_init [2026] L731_T0_init-->L732_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_10) (<= v_hdr.udp.checksum_10 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 8280#L732_T0_init [1508] L732_T0_init-->L733_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8281#L733_T0_init [1994] L733_T0_init-->L734_T0_init: Formula: (= v_emit_23 (store v_emit_24 v_hdr.paxos_2 false))  InVars {emit=v_emit_24, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_23, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 8404#L734_T0_init [1551] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 8028#L735_T0_init [1772] L735_T0_init-->L736_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (<= v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 8029#L736_T0_init [2088] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 8469#L737_T0_init [1590] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_hdr.paxos.inst_23) (<= v_hdr.paxos.inst_23 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 8336#L738_T0_init [1894] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8337#L739_T0_init [1536] L739_T0_init-->L740_T0_init: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 8366#L740_T0_init [1944] L740_T0_init-->L741_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 8426#L741_T0_init [1597] L741_T0_init-->L742_T0_init: Formula: (and (<= v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 8271#L742_T0_init [1868] L742_T0_init-->L743_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 8272#L743_T0_init [1535] L743_T0_init-->L744_T0_init: Formula: (and (<= 0 v_hdr.paxos.acptid_20) (<= v_hdr.paxos.acptid_20 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_20}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[] 8364#L744_T0_init [1734] L744_T0_init-->L745_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8595#L745_T0_init [2140] L745_T0_init-->L746_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (<= v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 8586#L746_T0_init [1713] L746_T0_init-->L747_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8560#L747_T0_init [1664] L747_T0_init-->L748_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_18) (<= v_hdr.paxos.paxosval_18 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[] 8076#L748_T0_init [1784] L748_T0_init-->L749_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8077#L749_T0_init [2043] L749_T0_init-->L750_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8533#L750_T0_init [2037] L750_T0_init-->L751_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 8435#L751_T0_init [1949] L751_T0_init-->L752_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8436#L752_T0_init [1982] L752_T0_init-->L753_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 8200#L753_T0_init [1470] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8201#L754_T0_init [1960] L754_T0_init-->L755_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 8330#L755_T0_init [1891] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8315#L756_T0_init [1884] L756_T0_init-->L757_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 8316#L757_T0_init [1642] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 8534#L758_T0_init [2076] L758_T0_init-->L759_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 8458#L759_T0_init [1967] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 8061#L760_T0_init [1430] L760_T0_init-->L761_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 8062#L761_T0_init [1570] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 8260#L762_T0_init [1497] L762_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 8261#havocProcedureFINAL_T0_init [2115] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8358#havocProcedureEXIT_T0_init >[2185] havocProcedureEXIT_T0_init-->L819-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8359#L819-D79 [2141] L819-D79-->L819_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8228#L819_T0_init [1606] L819_T0_init-->L819_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8490#L819_T0_init-D33 [2145] L819_T0_init-D33-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8122#_parser_TopParserENTRY_T0_init [1848] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8229#_parser_TopParserENTRY_T0_init-D69 [1758] _parser_TopParserENTRY_T0_init-D69-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8389#startENTRY_T0_init [1927] startENTRY_T0_init-->L953_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8351#L953_T0_init [1903] L953_T0_init-->L956_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 8121#L956_T0_init [1800] L956_T0_init-->L957_T0_init: Formula: (= v_hdr.ethernet.etherType_19 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 8123#L957_T0_init [2075] L957_T0_init-->L957_T0_init-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8128#L957_T0_init-D19 [1805] L957_T0_init-D19-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8129#parse_ipv4ENTRY_T0_init [1502] parse_ipv4ENTRY_T0_init-->L875_T0_init: Formula: v_hdr.ipv4.valid_19  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8270#L875_T0_init [1555] L875_T0_init-->L878_T0_init: Formula: (not (= v_hdr.ipv4.protocol_22 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 8410#L878_T0_init [2024] L878_T0_init-->L879_T0_init: Formula: (= v_hdr.ipv4.protocol_23 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  AuxVars[]  AssignedVars[] 8172#L879_T0_init [1951] L879_T0_init-->L879_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8437#L879_T0_init-D11 [2095] L879_T0_init-D11-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8361#parse_udpENTRY_T0_init [1908] parse_udpENTRY_T0_init-->L896_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 8362#L896_T0_init [1567] L896_T0_init-->L897_T0_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 8276#L897_T0_init [2005] L897_T0_init-->L897_T0_init-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8488#L897_T0_init-D43 [1624] L897_T0_init-D43-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8324#parse_paxosENTRY_T0_init [1887] parse_paxosENTRY_T0_init-->L888_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8138#L888_T0_init [2000] L888_T0_init-->L888_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8137#L888_T0_init-D67 [1810] L888_T0_init-D67-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8139#acceptFINAL_T0_init [1965] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8456#acceptEXIT_T0_init >[2187] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8275#parse_paxosFINAL-D139 [1870] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8277#parse_paxosFINAL_T0_init [2054] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8550#parse_paxosEXIT_T0_init >[2180] parse_paxosEXIT_T0_init-->L896-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8574#L896-1-D147 [1686] L896-1-D147-->L896-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8171#L896-1_T0_init [1824] L896-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8173#parse_udpEXIT_T0_init >[2266] parse_udpEXIT_T0_init-->L878-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8258#L878-1-D133 [1865] L878-1-D133-->L878-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8259#L878-1_T0_init [1670] L878-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8567#parse_ipv4EXIT_T0_init >[2303] parse_ipv4EXIT_T0_init-->L956-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8529#L956-1-D119 [2035] L956-1-D119-->L956-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8380#L956-1_T0_init [1921] L956-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8381#startEXIT_T0_init >[2300] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8391#_parser_TopParserFINAL-D103 [2097] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8577#_parser_TopParserFINAL_T0_init [2092] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8578#_parser_TopParserEXIT_T0_init >[2207] _parser_TopParserEXIT_T0_init-->L820-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8392#L820-D123 [1928] L820-D123-->L820_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8193#L820_T0_init [1615] L820_T0_init-->L820_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8506#L820_T0_init-D13 [2021] L820_T0_init-D13-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8192#verifyChecksumFINAL_T0_init [1466] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8194#verifyChecksumEXIT_T0_init >[2290] verifyChecksumEXIT_T0_init-->L821-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8214#L821-D129 [1636] L821-D129-->L821_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8051#L821_T0_init [1892] L821_T0_init-->L821_T0_init-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8331#L821_T0_init-D31 [1674] L821_T0_init-D31-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8155#ingressENTRY_T0_init [1452] ingressENTRY_T0_init-->L788_T0_init: Formula: (not v_hdr.arp.valid_22)  InVars {hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 8156#L788_T0_init [1817] L788_T0_init-->L789_T0_init: Formula: v_hdr.ipv4.valid_21  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_21}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[] 8112#L789_T0_init [1797] L789_T0_init-->L790_T0_init: Formula: v_hdr.paxos.valid_23  InVars {hdr.paxos.valid=v_hdr.paxos.valid_23}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[] 8113#L790_T0_init [1700] L790_T0_init-->L790_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8579#L790_T0_init-D45 [2125] L790_T0_init-D45-->read_roundENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8584#read_roundENTRY_T0_init [2107] read_roundENTRY_T0_init-->read_roundFINAL_T0_init: Formula: (= (select v_registerRound_0_25 v_hdr.paxos.inst_30) v_meta.paxos_metadata.round_23)  InVars {registerRound_0=v_registerRound_0_25, hdr.paxos.inst=v_hdr.paxos.inst_30}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23, registerRound_0=v_registerRound_0_25}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8328#read_roundFINAL_T0_init [1890] read_roundFINAL_T0_init-->read_roundEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8329#read_roundEXIT_T0_init >[2260] read_roundEXIT_T0_init-->L790-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8050#L790-1-D117 [1426] L790-1-D117-->L790-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8052#L790-1_T0_init [1628] L790-1_T0_init-->L788-1_T0_init: Formula: (not (<= v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_25))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_25, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 8274#L788-1_T0_init [1547] L788-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8400#ingressEXIT_T0_init >[2275] ingressEXIT_T0_init-->L822-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8565#L822-D121 [1669] L822-D121-->L822_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8503#L822_T0_init [1418] L822_T0_init-->L822_T0_init-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8553#L822_T0_init-D21 [1652] L822_T0_init-D21-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8237#egressENTRY_T0_init [1659] egressENTRY_T0_init-->egressENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8236#egressENTRY_T0_init-D63 [1852] egressENTRY_T0_init-D63-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8238#place_holder_table_0.applyENTRY_T0_init [2032] place_holder_table_0.applyENTRY_T0_init-->L904_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 8523#L904_T0_init [1641] L904_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8453#place_holder_table_0.applyEXIT_T0_init >[2291] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8454#egressFINAL-D93 [2151] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8502#egressFINAL_T0_init [2015] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8504#egressEXIT_T0_init >[2293] egressEXIT_T0_init-->L823-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8612#L823-D149 [1998] L823-D149-->L823_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8005#L823_T0_init [1973] L823_T0_init-->L823_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8463#L823_T0_init-D37 [1560] L823_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8378#computeChecksumFINAL_T0_init [1919] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8004#computeChecksumEXIT_T0_init >[2238] computeChecksumEXIT_T0_init-->L824-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8006#L824-D99 [1763] L824-D99-->L824_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8564#L824_T0_init [1666] L824_T0_init-->L826_T0_init: Formula: (not v_forward_28)  InVars {forward=v_forward_28}  OutVars{forward=v_forward_28}  AuxVars[]  AssignedVars[] 8215#L826_T0_init [1837] L826_T0_init-->L825-1_T0_init: Formula: v_drop_56  InVars {}  OutVars{drop=v_drop_56}  AuxVars[]  AssignedVars[drop] 8216#L825-1_T0_init [1630] L825-1_T0_init-->L829_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 8522#L829_T0_init [1710] L829_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_1] 8442#mainFINAL_T0_init [1956] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8443#mainEXIT_T0_init >[2211] mainEXIT_T0_init-->L835-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8467#L835-1-D111 [2158] L835-1-D111-->L835-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_24) (not v_drop_55) v_hdr.paxos.valid_28)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 8007#L835-1_accept_S2 
[2023-01-16 04:16:32,033 INFO  L754   eck$LassoCheckResult]: Loop: 8007#L835-1_accept_S2 [1765] L835-1_accept_S2-->L835_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7999#L835_accept_S2 [2105] L835_accept_S2-->L835_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8514#L835_accept_S2-D10 [2027] L835_accept_S2-D10-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8010#mainENTRY_accept_S2 [1778] mainENTRY_accept_S2-->mainENTRY_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8065#mainENTRY_accept_S2-D42 [2080] mainENTRY_accept_S2-D42-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8508#havocProcedureENTRY_accept_S2 [1619] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 8509#L642_accept_S2 [2130] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 8482#L643_accept_S2 [1993] L643_accept_S2-->L644_accept_S2: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8483#L644_accept_S2 [2047] L644_accept_S2-->L645_accept_S2: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8544#L645_accept_S2 [1707] L645_accept_S2-->L646_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8305#L646_accept_S2 [1517] L646_accept_S2-->L647_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8306#L647_accept_S2 [1750] L647_accept_S2-->L648_accept_S2: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8283#L648_accept_S2 [1874] L648_accept_S2-->L649_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8284#L649_accept_S2 [1618] L649_accept_S2-->L650_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8066#L650_accept_S2 [1779] L650_accept_S2-->L651_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8067#L651_accept_S2 [2020] L651_accept_S2-->L652_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8510#L652_accept_S2 [2128] L652_accept_S2-->L653_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8593#L653_accept_S2 [1737] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8267#L654_accept_S2 [1867] L654_accept_S2-->L655_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8268#L655_accept_S2 [2147] L655_accept_S2-->L656_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8084#L656_accept_S2 [1788] L656_accept_S2-->L657_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8009#L657_accept_S2 [1416] L657_accept_S2-->L658_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8011#L658_accept_S2 [1912] L658_accept_S2-->L659_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8367#L659_accept_S2 [1984] L659_accept_S2-->L660_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_2 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 8322#L660_accept_S2 [1519] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8323#L661_accept_S2 [1736] L661_accept_S2-->L662_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8596#L662_accept_S2 [2144] L662_accept_S2-->L663_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8597#L663_accept_S2 [1752] L663_accept_S2-->L664_accept_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (<= v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 8589#L664_accept_S2 [2120] L664_accept_S2-->L665_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 8590#L665_accept_S2 [2164] L665_accept_S2-->L666_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.arp_3 false))  InVars {emit=v_emit_28, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_27, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 8026#L666_accept_S2 [1420] L666_accept_S2-->L667_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 8027#L667_accept_S2 [1961] L667_accept_S2-->L668_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (<= v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 8262#L668_accept_S2 [1499] L668_accept_S2-->L669_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 8263#L669_accept_S2 [1947] L669_accept_S2-->L670_accept_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 8308#L670_accept_S2 [1881] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 8309#L671_accept_S2 [1952] L671_accept_S2-->L672_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 8365#L672_accept_S2 [1911] L672_accept_S2-->L673_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 8163#L673_accept_S2 [1819] L673_accept_S2-->L674_accept_S2: Formula: (and (<= 0 v_hdr.arp.pln_12) (<= v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 8164#L674_accept_S2 [2104] L674_accept_S2-->L675_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 8583#L675_accept_S2 [2123] L675_accept_S2-->L676_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_19) (<= v_hdr.arp.op_19 65536))  InVars {hdr.arp.op=v_hdr.arp.op_19}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[] 8334#L676_accept_S2 [1893] L676_accept_S2-->L677_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 8335#L677_accept_S2 [1914] L677_accept_S2-->L678_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (<= v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 8371#L678_accept_S2 [2152] L678_accept_S2-->L679_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 8464#L679_accept_S2 [1974] L679_accept_S2-->L680_accept_S2: Formula: (and (<= v_hdr.arp.spa_18 4294967296) (<= 0 v_hdr.arp.spa_18))  InVars {hdr.arp.spa=v_hdr.arp.spa_18}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[] 8376#L680_accept_S2 [1539] L680_accept_S2-->L681_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 8377#L681_accept_S2 [1920] L681_accept_S2-->L682_accept_S2: Formula: (and (<= v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 8379#L682_accept_S2 [2081] L682_accept_S2-->L683_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 8204#L683_accept_S2 [1471] L683_accept_S2-->L684_accept_S2: Formula: (and (<= v_hdr.arp.tpa_18 4294967296) (<= 0 v_hdr.arp.tpa_18))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 8205#L684_accept_S2 [1521] L684_accept_S2-->L685_accept_S2: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8327#L685_accept_S2 [1650] L685_accept_S2-->L686_accept_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 8538#L686_accept_S2 [2038] L686_accept_S2-->L687_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 8539#L687_accept_S2 [1647] L687_accept_S2-->L688_accept_S2: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 8548#L688_accept_S2 [1741] L688_accept_S2-->L689_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 8325#L689_accept_S2 [1889] L689_accept_S2-->L690_accept_S2: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 8326#L690_accept_S2 [1966] L690_accept_S2-->L691_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8457#L691_accept_S2 [1697] L691_accept_S2-->L692_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 8424#L692_accept_S2 [1941] L692_accept_S2-->L693_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 8244#L693_accept_S2 [1490] L693_accept_S2-->L694_accept_S2: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 8245#L694_accept_S2 [2065] L694_accept_S2-->L695_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8556#L695_accept_S2 [1718] L695_accept_S2-->L696_accept_S2: Formula: (and (<= v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 8571#L696_accept_S2 [1679] L696_accept_S2-->L697_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 8094#L697_accept_S2 [1436] L697_accept_S2-->L698_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (<= v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 8095#L698_accept_S2 [2050] L698_accept_S2-->L699_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 8547#L699_accept_S2 [2117] L699_accept_S2-->L700_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 8588#L700_accept_S2 [1746] L700_accept_S2-->L701_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8476#L701_accept_S2 [1985] L701_accept_S2-->L702_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (<= v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 8477#L702_accept_S2 [2060] L702_accept_S2-->L703_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8423#L703_accept_S2 [1563] L703_accept_S2-->L704_accept_S2: Formula: (and (<= v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 8130#L704_accept_S2 [1808] L704_accept_S2-->L705_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 8131#L705_accept_S2 [1558] L705_accept_S2-->L706_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (<= v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 8414#L706_accept_S2 [1639] L706_accept_S2-->L707_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 8087#L707_accept_S2 [1790] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 8088#L708_accept_S2 [1648] L708_accept_S2-->L709_accept_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 8225#L709_accept_S2 [1479] L709_accept_S2-->L710_accept_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.icmp_3 false))  InVars {emit=v_emit_38, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_37, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 8226#L710_accept_S2 [1501] L710_accept_S2-->L711_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 8269#L711_accept_S2 [1962] L711_accept_S2-->L712_accept_S2: Formula: (and (<= v_hdr.icmp.icmpType_18 256) (<= 0 v_hdr.icmp.icmpType_18))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 8126#L712_accept_S2 [1803] L712_accept_S2-->L713_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 8127#L713_accept_S2 [1706] L713_accept_S2-->L714_accept_S2: Formula: (and (<= v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 8582#L714_accept_S2 [1747] L714_accept_S2-->L715_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8085#L715_accept_S2 [1432] L715_accept_S2-->L716_accept_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 8086#L716_accept_S2 [1476] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 8210#L717_accept_S2 [1474] L717_accept_S2-->L718_accept_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (<= v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 8211#L718_accept_S2 [1738] L718_accept_S2-->L719_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8212#L719_accept_S2 [1475] L719_accept_S2-->L720_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 8213#L720_accept_S2 [1586] L720_accept_S2-->L721_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 8310#L721_accept_S2 [1882] L721_accept_S2-->L722_accept_S2: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 8311#L722_accept_S2 [1651] L722_accept_S2-->L723_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 8543#L723_accept_S2 [2044] L723_accept_S2-->L724_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 8518#L724_accept_S2 [2029] L724_accept_S2-->L725_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 8519#L725_accept_S2 [2159] L725_accept_S2-->L726_accept_S2: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 8406#L726_accept_S2 [1552] L726_accept_S2-->L727_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8407#L727_accept_S2 [2055] L727_accept_S2-->L728_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (<= v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 8289#L728_accept_S2 [1876] L728_accept_S2-->L729_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 8157#L729_accept_S2 [1454] L729_accept_S2-->L730_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 8158#L730_accept_S2 [1972] L730_accept_S2-->L731_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8433#L731_accept_S2 [1948] L731_accept_S2-->L732_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 8207#L732_accept_S2 [1835] L732_accept_S2-->L733_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8208#L733_accept_S2 [2069] L733_accept_S2-->L734_accept_S2: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 8494#L734_accept_S2 [2009] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 8332#L735_accept_S2 [1522] L735_accept_S2-->L736_accept_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_19) (<= v_hdr.paxos.msgtype_19 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 8333#L736_accept_S2 [1958] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 8256#L737_accept_S2 [1493] L737_accept_S2-->L738_accept_S2: Formula: (and (<= v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 8257#L738_accept_S2 [1582] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8374#L739_accept_S2 [1538] L739_accept_S2-->L740_accept_S2: Formula: (and (<= v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 8375#L740_accept_S2 [1923] L740_accept_S2-->L741_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 8385#L741_accept_S2 [1672] L741_accept_S2-->L742_accept_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (<= v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 8415#L742_accept_S2 [1559] L742_accept_S2-->L743_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 8416#L743_accept_S2 [1742] L743_accept_S2-->L744_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_21) (<= v_hdr.paxos.acptid_21 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_21}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[] 8478#L744_accept_S2 [1595] L744_accept_S2-->L745_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8479#L745_accept_S2 [1992] L745_accept_S2-->L746_accept_S2: Formula: (and (<= v_hdr.paxos.paxoslen_12 4294967296) (<= 0 v_hdr.paxos.paxoslen_12))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[] 8030#L746_accept_S2 [1773] L746_accept_S2-->L747_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8031#L747_accept_S2 [1478] L747_accept_S2-->L748_accept_S2: Formula: (and (<= v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_21))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 8015#L748_accept_S2 [1768] L748_accept_S2-->L749_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8016#L749_accept_S2 [1900] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8344#L750_accept_S2 [2118] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 8475#L751_accept_S2 [1594] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8386#L752_accept_S2 [1924] L752_accept_S2-->L753_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 8387#L753_accept_S2 [2059] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 8356#L754_accept_S2 [1907] L754_accept_S2-->L755_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 8357#L755_accept_S2 [1740] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8401#L756_accept_S2 [1548] L756_accept_S2-->L757_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 8402#L757_accept_S2 [1743] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 8462#L758_accept_S2 [1970] L758_accept_S2-->L759_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 8252#L759_accept_S2 [1863] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 8253#L760_accept_S2 [2102] L760_accept_S2-->L761_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 8317#L761_accept_S2 [1885] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 8318#L762_accept_S2 [1633] L762_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 8492#havocProcedureFINAL_accept_S2 [2007] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8452#havocProcedureEXIT_accept_S2 >[2270] havocProcedureEXIT_accept_S2-->L819-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8403#L819-D80 [1931] L819-D80-->L819_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8294#L819_accept_S2 [1879] L819_accept_S2-->L819_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8295#L819_accept_S2-D34 [1629] L819_accept_S2-D34-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8069#_parser_TopParserENTRY_accept_S2 [1937] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8273#_parser_TopParserENTRY_accept_S2-D70 [1503] _parser_TopParserENTRY_accept_S2-D70-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8080#startENTRY_accept_S2 [1786] startENTRY_accept_S2-->L953_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8081#L953_accept_S2 [1460] L953_accept_S2-->L956_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 8068#L956_accept_S2 [1781] L956_accept_S2-->L957_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 8070#L957_accept_S2 [1524] L957_accept_S2-->L957_accept_S2-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8160#L957_accept_S2-D20 [1456] L957_accept_S2-D20-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8161#parse_ipv4ENTRY_accept_S2 [1683] parse_ipv4ENTRY_accept_S2-->L875_accept_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8239#L875_accept_S2 [1856] L875_accept_S2-->L878_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 8240#L878_accept_S2 [1506] L878_accept_S2-->L879_accept_S2: Formula: (= v_hdr.ipv4.protocol_17 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 8099#L879_accept_S2 [1723] L879_accept_S2-->L879_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8540#L879_accept_S2-D12 [1644] L879_accept_S2-D12-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8541#parse_udpENTRY_accept_S2 [1714] parse_udpENTRY_accept_S2-->L896_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 8572#L896_accept_S2 [1680] L896_accept_S2-->L897_accept_S2: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 8090#L897_accept_S2 [1793] L897_accept_S2-->L897_accept_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8100#L897_accept_S2-D44 [1971] L897_accept_S2-D44-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8420#parse_paxosENTRY_accept_S2 [1561] parse_paxosENTRY_accept_S2-->L888_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8089#L888_accept_S2 [1434] L888_accept_S2-->L888_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8091#L888_accept_S2-D68 [1573] L888_accept_S2-D68-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8434#acceptFINAL_accept_S2 [2127] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8515#acceptEXIT_accept_S2 >[2251] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8516#parse_paxosFINAL-D140 [2139] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8575#parse_paxosFINAL_accept_S2 [1688] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8092#parse_paxosEXIT_accept_S2 >[2245] parse_paxosEXIT_accept_S2-->L896-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8093#L896-1-D148 [2165] L896-1-D148-->L896-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8185#L896-1_accept_S2 [1827] L896-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8186#parse_udpEXIT_accept_S2 >[2175] parse_udpEXIT_accept_S2-->L878-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8319#L878-1-D134 [1886] L878-1-D134-->L878-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8320#L878-1_accept_S2 [1623] L878-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8243#parse_ipv4EXIT_accept_S2 >[2172] parse_ipv4EXIT_accept_S2-->L956-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8124#L956-1-D120 [1446] L956-1-D120-->L956-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8125#L956-1_accept_S2 [2119] L956-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8303#startEXIT_accept_S2 >[2314] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8304#_parser_TopParserFINAL-D104 [2051] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8549#_parser_TopParserFINAL_accept_S2 [2052] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8405#_parser_TopParserEXIT_accept_S2 >[2284] _parser_TopParserEXIT_accept_S2-->L820-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8355#L820-D124 [1906] L820-D124-->L820_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 7998#L820_accept_S2 [1415] L820_accept_S2-->L820_accept_S2-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8000#L820_accept_S2-D14 [1518] L820_accept_S2-D14-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8241#verifyChecksumFINAL_accept_S2 [1486] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8242#verifyChecksumEXIT_accept_S2 >[2174] verifyChecksumEXIT_accept_S2-->L821-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8338#L821-D130 [2110] L821-D130-->L821_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8117#L821_accept_S2 [1445] L821_accept_S2-->L821_accept_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8118#L821_accept_S2-D32 [2114] L821_accept_S2-D32-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8495#ingressENTRY_accept_S2 [2011] ingressENTRY_accept_S2-->L788_accept_S2: Formula: (not v_hdr.arp.valid_20)  InVars {hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 8496#L788_accept_S2 [1657] L788_accept_S2-->L789_accept_S2: Formula: v_hdr.ipv4.valid_23  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_23}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_23}  AuxVars[]  AssignedVars[] 8440#L789_accept_S2 [1954] L789_accept_S2-->L790_accept_S2: Formula: v_hdr.paxos.valid_25  InVars {hdr.paxos.valid=v_hdr.paxos.valid_25}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_25}  AuxVars[]  AssignedVars[] 8349#L790_accept_S2 [1720] L790_accept_S2-->L790_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8465#L790_accept_S2-D46 [1975] L790_accept_S2-D46-->read_roundENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8466#read_roundENTRY_accept_S2 [1655] read_roundENTRY_accept_S2-->read_roundFINAL_accept_S2: Formula: (= (select v_registerRound_0_24 v_hdr.paxos.inst_29) v_meta.paxos_metadata.round_22)  InVars {registerRound_0=v_registerRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_29}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22, registerRound_0=v_registerRound_0_24}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8348#read_roundFINAL_accept_S2 [1530] read_roundFINAL_accept_S2-->read_roundEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8350#read_roundEXIT_accept_S2 >[2278] read_roundEXIT_accept_S2-->L790-1-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8555#L790-1-D118 [1689] L790-1-D118-->L790-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8223#L790-1_accept_S2 [1843] L790-1_accept_S2-->L788-1_accept_S2: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 8224#L788-1_accept_S2 [1943] L788-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8425#ingressEXIT_accept_S2 >[2219] ingressEXIT_accept_S2-->L822-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8526#L822-D122 [1748] L822-D122-->L822_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8040#L822_accept_S2 [1577] L822_accept_S2-->L822_accept_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8439#L822_accept_S2-D22 [1510] L822_accept_S2-D22-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8628#egressENTRY_accept_S2 [1883] egressENTRY_accept_S2-->egressENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8629#egressENTRY_accept_S2-D64 [2053] egressENTRY_accept_S2-D64-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8633#place_holder_table_0.applyENTRY_accept_S2 [1770] place_holder_table_0.applyENTRY_accept_S2-->L904_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 8632#L904_accept_S2 [1980] L904_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8627#place_holder_table_0.applyEXIT_accept_S2 >[2259] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8045#egressFINAL-D94 [1424] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8046#egressFINAL_accept_S2 [1528] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8039#egressEXIT_accept_S2 >[2286] egressEXIT_accept_S2-->L823-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8041#L823-D150 [1483] L823-D150-->L823_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8175#L823_accept_S2 [1959] L823_accept_S2-->L823_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8174#L823_accept_S2-D38 [1461] L823_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8176#computeChecksumFINAL_accept_S2 [1500] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8266#computeChecksumEXIT_accept_S2 >[2176] computeChecksumEXIT_accept_S2-->L824-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8427#L824-D100 [1566] L824-D100-->L824_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8428#L824_accept_S2 [1756] L824_accept_S2-->L826_accept_S2: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 8032#L826_accept_S2 [1421] L826_accept_S2-->L825-1_accept_S2: Formula: v_drop_57  InVars {}  OutVars{drop=v_drop_57}  AuxVars[]  AssignedVars[drop] 8033#L825-1_accept_S2 [1934] L825-1_accept_S2-->L829_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 8413#L829_accept_S2 [2103] L829_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_1] 8372#mainFINAL_accept_S2 [1537] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8373#mainEXIT_accept_S2 >[2221] mainEXIT_accept_S2-->L835-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8563#L835-1-D112 [2073] L835-1-D112-->L835-1_accept_S2: Formula: (and v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_25) v_hdr.paxos.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 8007#L835-1_accept_S2 
[2023-01-16 04:16:32,034 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:32,035 INFO  L85        PathProgramCache]: Analyzing trace with hash 1995224325, now seen corresponding path program 1 times
[2023-01-16 04:16:32,035 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:32,035 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1466473089]
[2023-01-16 04:16:32,035 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:32,035 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:32,053 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,135 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:32,151 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,243 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:32,249 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,266 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 128
[2023-01-16 04:16:32,268 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,273 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:32,275 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,282 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:32,284 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,291 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:32,292 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,297 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 04:16:32,298 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,300 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:32,300 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,301 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 04:16:32,302 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,313 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-01-16 04:16:32,315 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,320 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:32,321 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,322 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 187
[2023-01-16 04:16:32,323 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,324 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:32,325 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,325 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 198
[2023-01-16 04:16:32,326 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:32,327 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:32,327 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:32,328 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1466473089]
[2023-01-16 04:16:32,328 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1466473089] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:32,328 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:32,328 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 04:16:32,328 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2011589750]
[2023-01-16 04:16:32,328 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:32,329 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:32,329 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:32,329 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 04:16:32,330 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132
[2023-01-16 04:16:32,330 INFO  L87              Difference]: Start difference. First operand 641 states and 662 transitions. cyclomatic complexity: 23 Second operand  has 12 states, 11 states have (on average 16.727272727272727) internal successors, (184), 3 states have internal predecessors, (184), 1 states have call successors, (15), 10 states have call predecessors, (15), 2 states have return successors, (14), 2 states have call predecessors, (14), 1 states have call successors, (14)
[2023-01-16 04:16:33,594 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:33,595 INFO  L93              Difference]: Finished difference Result 835 states and 874 transitions.
[2023-01-16 04:16:33,595 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 20 states. 
[2023-01-16 04:16:33,596 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 835 states and 874 transitions.
[2023-01-16 04:16:33,599 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 04:16:33,601 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 835 states to 835 states and 874 transitions.
[2023-01-16 04:16:33,601 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 416
[2023-01-16 04:16:33,602 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 416
[2023-01-16 04:16:33,602 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 835 states and 874 transitions.
[2023-01-16 04:16:33,603 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:33,603 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 835 states and 874 transitions.
[2023-01-16 04:16:33,603 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 835 states and 874 transitions.
[2023-01-16 04:16:33,616 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 835 to 700.
[2023-01-16 04:16:33,618 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 700 states, 559 states have (on average 1.0411449016100178) internal successors, (582), 558 states have internal predecessors, (582), 68 states have call successors, (68), 68 states have call predecessors, (68), 73 states have return successors, (75), 74 states have call predecessors, (75), 67 states have call successors, (75)
[2023-01-16 04:16:33,621 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 700 states to 700 states and 725 transitions.
[2023-01-16 04:16:33,621 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 700 states and 725 transitions.
[2023-01-16 04:16:33,621 INFO  L399   stractBuchiCegarLoop]: Abstraction has 700 states and 725 transitions.
[2023-01-16 04:16:33,622 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 04:16:33,622 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 700 states and 725 transitions.
[2023-01-16 04:16:33,624 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 04:16:33,624 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 04:16:33,625 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 04:16:33,626 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:33,627 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 04:16:33,629 INFO  L752   eck$LassoCheckResult]: Stem: 10021#ULTIMATE.startENTRY_NONWA [1484] ULTIMATE.startENTRY_NONWA-->L835-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10112#L835-1_T0_init [1438] L835-1_T0_init-->L835_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10031#L835_T0_init [1455] L835_T0_init-->L835_T0_init-D9: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10173#L835_T0_init-D9 [1682] L835_T0_init-D9-->mainENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10026#mainENTRY_T0_init [1749] mainENTRY_T0_init-->mainENTRY_T0_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10247#mainENTRY_T0_init-D41 [1482] mainENTRY_T0_init-D41-->havocProcedureENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10248#havocProcedureENTRY_T0_init [1591] havocProcedureENTRY_T0_init-->L642_T0_init: Formula: (not v_drop_54)  InVars {}  OutVars{drop=v_drop_54}  AuxVars[]  AssignedVars[drop] 10489#L642_T0_init [1654] L642_T0_init-->L643_T0_init: Formula: (not v_forward_23)  InVars {}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[forward] 10309#L643_T0_init [1511] L643_T0_init-->L644_T0_init: Formula: (= v_standard_metadata.ingress_port_11 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_11}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10310#L644_T0_init [1755] L644_T0_init-->L645_T0_init: Formula: (= v_standard_metadata.egress_spec_20 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10616#L645_T0_init [1745] L645_T0_init-->L646_T0_init: Formula: (= 0 v_standard_metadata.egress_port_21)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_21}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10608#L646_T0_init [1721] L646_T0_init-->L647_T0_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10133#L647_T0_init [1802] L647_T0_init-->L648_T0_init: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10134#L648_T0_init [1815] L648_T0_init-->L649_T0_init: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10166#L649_T0_init [1716] L649_T0_init-->L650_T0_init: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10426#L650_T0_init [1553] L650_T0_init-->L651_T0_init: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10427#L651_T0_init [1698] L651_T0_init-->L652_T0_init: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10475#L652_T0_init [1969] L652_T0_init-->L653_T0_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10476#L653_T0_init [2149] L653_T0_init-->L654_T0_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10532#L654_T0_init [2028] L654_T0_init-->L655_T0_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10110#L655_T0_init [1437] L655_T0_init-->L656_T0_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10111#L656_T0_init [1608] L656_T0_init-->L657_T0_init: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10512#L657_T0_init [2153] L657_T0_init-->L658_T0_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 10356#L658_T0_init [1896] L658_T0_init-->L659_T0_init: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10357#L659_T0_init [2003] L659_T0_init-->L660_T0_init: Formula: (= v_emit_39 (store v_emit_40 v_hdr.ethernet_3 false))  InVars {emit=v_emit_40, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_39, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 10502#L660_T0_init [1708] L660_T0_init-->L661_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_25}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10318#L661_T0_init [1516] L661_T0_init-->L662_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_23}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10319#L662_T0_init [1617] L662_T0_init-->L663_T0_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10025#L663_T0_init [1417] L663_T0_init-->L664_T0_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 10027#L664_T0_init [1643] L664_T0_init-->L665_T0_init: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 10416#L665_T0_init [1930] L665_T0_init-->L666_T0_init: Formula: (= v_emit_25 (store v_emit_26 v_hdr.arp_2 false))  InVars {emit=v_emit_26, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_25, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 10417#L666_T0_init [1983] L666_T0_init-->L667_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[hdr.arp.hrd] 10411#L667_T0_init [1929] L667_T0_init-->L668_T0_init: Formula: (and (<= v_hdr.arp.hrd_12 65536) (<= 0 v_hdr.arp.hrd_12))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_12}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[] 10412#L668_T0_init [1751] L668_T0_init-->L669_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 10387#L669_T0_init [1913] L669_T0_init-->L670_T0_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 10388#L670_T0_init [1717] L670_T0_init-->L671_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 10455#L671_T0_init [1957] L671_T0_init-->L672_T0_init: Formula: (and (<= 0 v_hdr.arp.hln_9) (<= v_hdr.arp.hln_9 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_9}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[] 10047#L672_T0_init [1422] L672_T0_init-->L673_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 10048#L673_T0_init [2014] L673_T0_init-->L674_T0_init: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 10516#L674_T0_init [2108] L674_T0_init-->L675_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_18}  AuxVars[]  AssignedVars[hdr.arp.op] 10499#L675_T0_init [1995] L675_T0_init-->L676_T0_init: Formula: (and (<= 0 v_hdr.arp.op_16) (<= v_hdr.arp.op_16 65536))  InVars {hdr.arp.op=v_hdr.arp.op_16}  OutVars{hdr.arp.op=v_hdr.arp.op_16}  AuxVars[]  AssignedVars[] 10209#L676_T0_init [1830] L676_T0_init-->L677_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_19}  AuxVars[]  AssignedVars[hdr.arp.sha] 10210#L677_T0_init [1472] L677_T0_init-->L678_T0_init: Formula: (and (<= 0 v_hdr.arp.sha_20) (<= v_hdr.arp.sha_20 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_20}  OutVars{hdr.arp.sha=v_hdr.arp.sha_20}  AuxVars[]  AssignedVars[] 10220#L678_T0_init [2018] L678_T0_init-->L679_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_19}  AuxVars[]  AssignedVars[hdr.arp.spa] 10077#L679_T0_init [1780] L679_T0_init-->L680_T0_init: Formula: (and (<= 0 v_hdr.arp.spa_17) (<= v_hdr.arp.spa_17 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_17}  OutVars{hdr.arp.spa=v_hdr.arp.spa_17}  AuxVars[]  AssignedVars[] 10078#L680_T0_init [1918] L680_T0_init-->L681_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_19}  AuxVars[]  AssignedVars[hdr.arp.tha] 10269#L681_T0_init [1864] L681_T0_init-->L682_T0_init: Formula: (and (<= v_hdr.arp.tha_18 281474976710656) (<= 0 v_hdr.arp.tha_18))  InVars {hdr.arp.tha=v_hdr.arp.tha_18}  OutVars{hdr.arp.tha=v_hdr.arp.tha_18}  AuxVars[]  AssignedVars[] 10270#L682_T0_init [1616] L682_T0_init-->L683_T0_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_17}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10067#L683_T0_init [1776] L683_T0_init-->L684_T0_init: Formula: (and (<= 0 v_hdr.arp.tpa_19) (<= v_hdr.arp.tpa_19 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_19}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_19}  AuxVars[]  AssignedVars[] 10068#L684_T0_init [1671] L684_T0_init-->L685_T0_init: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10580#L685_T0_init [2090] L685_T0_init-->L686_T0_init: Formula: (= v_emit_29 (store v_emit_30 v_hdr.ipv4_2 false))  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_30}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 10583#L686_T0_init [2084] L686_T0_init-->L687_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10549#L687_T0_init [1638] L687_T0_init-->L688_T0_init: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 10550#L688_T0_init [2049] L688_T0_init-->L689_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 10360#L689_T0_init [1525] L689_T0_init-->L690_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ihl_9) (<= v_hdr.ipv4.ihl_9 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[] 10088#L690_T0_init [1783] L690_T0_init-->L691_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 10089#L691_T0_init [1665] L691_T0_init-->L692_T0_init: Formula: (and (<= 0 v_hdr.ipv4.diffserv_9) (<= v_hdr.ipv4.diffserv_9 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[] 10576#L692_T0_init [2087] L692_T0_init-->L693_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 10266#L693_T0_init [1862] L693_T0_init-->L694_T0_init: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 10092#L694_T0_init [1431] L694_T0_init-->L695_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 10093#L695_T0_init [2070] L695_T0_init-->L696_T0_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 10461#L696_T0_init [1580] L696_T0_init-->L697_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 10381#L697_T0_init [1910] L697_T0_init-->L698_T0_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 10197#L698_T0_init [1826] L698_T0_init-->L699_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 10181#L699_T0_init [1820] L699_T0_init-->L700_T0_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 10182#L700_T0_init [1462] L700_T0_init-->L701_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 10198#L701_T0_init [1660] L701_T0_init-->L702_T0_init: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 10558#L702_T0_init [1645] L702_T0_init-->L703_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 10483#L703_T0_init [1589] L703_T0_init-->L704_T0_init: Formula: (and (<= v_hdr.ipv4.protocol_15 256) (<= 0 v_hdr.ipv4.protocol_15))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[] 10183#L704_T0_init [1822] L704_T0_init-->L705_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 10037#L705_T0_init [1771] L705_T0_init-->L706_T0_init: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 10038#L706_T0_init [2124] L706_T0_init-->L707_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_16}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 10313#L707_T0_init [1513] L707_T0_init-->L708_T0_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_22}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 10314#L708_T0_init [2156] L708_T0_init-->L709_T0_init: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 10358#L709_T0_init [1523] L709_T0_init-->L710_T0_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.icmp_2 false))  InVars {emit=v_emit_32, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_31, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 10191#L710_T0_init [1825] L710_T0_init-->L711_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_16}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 10192#L711_T0_init [1860] L711_T0_init-->L712_T0_init: Formula: (and (<= 0 v_hdr.icmp.icmpType_19) (<= v_hdr.icmp.icmpType_19 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_19}  AuxVars[]  AssignedVars[] 10179#L712_T0_init [1457] L712_T0_init-->L713_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10180#L713_T0_init [2150] L713_T0_init-->L714_T0_init: Formula: (and (<= v_hdr.icmp.icmpCode_12 256) (<= 0 v_hdr.icmp.icmpCode_12))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[] 10561#L714_T0_init [2048] L714_T0_init-->L715_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_20}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 10562#L715_T0_init [1690] L715_T0_init-->L716_T0_init: Formula: (and (<= v_hdr.icmp.hdrChecksum_19 65536) (<= 0 v_hdr.icmp.hdrChecksum_19))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_19}  AuxVars[]  AssignedVars[] 10591#L716_T0_init [1753] L716_T0_init-->L717_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 10617#L717_T0_init [2162] L717_T0_init-->L718_T0_init: Formula: (and (<= 0 v_hdr.icmp.identifier_12) (<= v_hdr.icmp.identifier_12 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_12}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[] 10609#L718_T0_init [2129] L718_T0_init-->L719_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 10124#L719_T0_init [1796] L719_T0_init-->L720_T0_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_9) (<= v_hdr.icmp.seqNumber_9 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[] 10125#L720_T0_init [1872] L720_T0_init-->L721_T0_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[hdr.icmp.payload] 10298#L721_T0_init [2062] L721_T0_init-->L722_T0_init: Formula: (and (<= 0 v_hdr.icmp.payload_12) (<= v_hdr.icmp.payload_12 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_12}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[] 10567#L722_T0_init [2056] L722_T0_init-->L723_T0_init: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 10157#L723_T0_init [1812] L723_T0_init-->L724_T0_init: Formula: (= (store v_emit_42 v_hdr.udp_3 false) v_emit_41)  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_42}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 10158#L724_T0_init [2086] L724_T0_init-->L725_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 10500#L725_T0_init [1996] L725_T0_init-->L726_T0_init: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 10203#L726_T0_init [1464] L726_T0_init-->L727_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 10096#L727_T0_init [1789] L727_T0_init-->L728_T0_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 10097#L728_T0_init [1458] L728_T0_init-->L729_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 10167#L729_T0_init [1453] L729_T0_init-->L730_T0_init: Formula: (and (<= 0 v_hdr.udp.length__9) (<= v_hdr.udp.length__9 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__9}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[] 10168#L730_T0_init [1760] L730_T0_init-->L731_T0_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 10528#L731_T0_init [2026] L731_T0_init-->L732_T0_init: Formula: (and (<= 0 v_hdr.udp.checksum_10) (<= v_hdr.udp.checksum_10 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_10}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[] 10296#L732_T0_init [1508] L732_T0_init-->L733_T0_init: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10297#L733_T0_init [1994] L733_T0_init-->L734_T0_init: Formula: (= v_emit_23 (store v_emit_24 v_hdr.paxos_2 false))  InVars {emit=v_emit_24, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_23, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 10422#L734_T0_init [1551] L734_T0_init-->L735_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_20}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 10041#L735_T0_init [1772] L735_T0_init-->L736_T0_init: Formula: (and (<= 0 v_hdr.paxos.msgtype_22) (<= v_hdr.paxos.msgtype_22 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_22}  AuxVars[]  AssignedVars[] 10042#L736_T0_init [2088] L736_T0_init-->L737_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[hdr.paxos.inst] 10484#L737_T0_init [1590] L737_T0_init-->L738_T0_init: Formula: (and (<= 0 v_hdr.paxos.inst_23) (<= v_hdr.paxos.inst_23 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_23}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_23}  AuxVars[]  AssignedVars[] 10353#L738_T0_init [1894] L738_T0_init-->L739_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 10354#L739_T0_init [1536] L739_T0_init-->L740_T0_init: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 10384#L740_T0_init [1944] L740_T0_init-->L741_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_19}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 10442#L741_T0_init [1597] L741_T0_init-->L742_T0_init: Formula: (and (<= v_hdr.paxos.vrnd_18 65536) (<= 0 v_hdr.paxos.vrnd_18))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_18}  AuxVars[]  AssignedVars[] 10287#L742_T0_init [1868] L742_T0_init-->L743_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_22}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 10288#L743_T0_init [1535] L743_T0_init-->L744_T0_init: Formula: (and (<= 0 v_hdr.paxos.acptid_20) (<= v_hdr.paxos.acptid_20 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_20}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_20}  AuxVars[]  AssignedVars[] 10382#L744_T0_init [1734] L744_T0_init-->L745_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 10613#L745_T0_init [2140] L745_T0_init-->L746_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxoslen_9) (<= v_hdr.paxos.paxoslen_9 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[] 10602#L746_T0_init [1713] L746_T0_init-->L747_T0_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_20}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 10575#L747_T0_init [1664] L747_T0_init-->L748_T0_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_18) (<= v_hdr.paxos.paxosval_18 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[] 10090#L748_T0_init [1784] L748_T0_init-->L749_T0_init: Formula: (= 0 v_meta.paxos_metadata.round_16)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10091#L749_T0_init [2043] L749_T0_init-->L750_T0_init: Formula: (= v_meta.paxos_metadata.set_drop_9 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 10552#L750_T0_init [2037] L750_T0_init-->L751_T0_init: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 10450#L751_T0_init [1949] L751_T0_init-->L752_T0_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 10451#L752_T0_init [1982] L752_T0_init-->L753_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 10214#L753_T0_init [1470] L753_T0_init-->L754_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 10215#L754_T0_init [1960] L754_T0_init-->L755_T0_init: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_14}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 10347#L755_T0_init [1891] L755_T0_init-->L756_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 10332#L756_T0_init [1884] L756_T0_init-->L757_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 10333#L757_T0_init [1642] L757_T0_init-->L758_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 10553#L758_T0_init [2076] L758_T0_init-->L759_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 10473#L759_T0_init [1967] L759_T0_init-->L760_T0_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 10075#L760_T0_init [1430] L760_T0_init-->L761_T0_init: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 10076#L761_T0_init [1570] L761_T0_init-->L762_T0_init: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_14}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 10275#L762_T0_init [1497] L762_T0_init-->havocProcedureFINAL_T0_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 10276#havocProcedureFINAL_T0_init [2115] havocProcedureFINAL_T0_init-->havocProcedureEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10376#havocProcedureEXIT_T0_init >[2185] havocProcedureEXIT_T0_init-->L819-D79: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10377#L819-D79 [2141] L819-D79-->L819_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10242#L819_T0_init [1606] L819_T0_init-->L819_T0_init-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10505#L819_T0_init-D33 [2145] L819_T0_init-D33-->_parser_TopParserENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10136#_parser_TopParserENTRY_T0_init [1848] _parser_TopParserENTRY_T0_init-->_parser_TopParserENTRY_T0_init-D69: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10243#_parser_TopParserENTRY_T0_init-D69 [1758] _parser_TopParserENTRY_T0_init-D69-->startENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10407#startENTRY_T0_init [1927] startENTRY_T0_init-->L953_T0_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10369#L953_T0_init [1903] L953_T0_init-->L956_T0_init: Formula: (not (= v_hdr.ethernet.etherType_24 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 10135#L956_T0_init [1800] L956_T0_init-->L957_T0_init: Formula: (= v_hdr.ethernet.etherType_19 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_19}  AuxVars[]  AssignedVars[] 10137#L957_T0_init [2075] L957_T0_init-->L957_T0_init-D19: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10142#L957_T0_init-D19 [1805] L957_T0_init-D19-->parse_ipv4ENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10143#parse_ipv4ENTRY_T0_init [1502] parse_ipv4ENTRY_T0_init-->L875_T0_init: Formula: v_hdr.ipv4.valid_19  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10286#L875_T0_init [1555] L875_T0_init-->L878_T0_init: Formula: (not (= v_hdr.ipv4.protocol_22 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 10428#L878_T0_init [2024] L878_T0_init-->L879_T0_init: Formula: (= v_hdr.ipv4.protocol_23 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_23}  AuxVars[]  AssignedVars[] 10186#L879_T0_init [1951] L879_T0_init-->L879_T0_init-D11: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10452#L879_T0_init-D11 [2095] L879_T0_init-D11-->parse_udpENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10379#parse_udpENTRY_T0_init [1908] parse_udpENTRY_T0_init-->L896_T0_init: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 10380#L896_T0_init [1567] L896_T0_init-->L897_T0_init: Formula: (= v_hdr.udp.dstPort_24 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_24}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_24}  AuxVars[]  AssignedVars[] 10292#L897_T0_init [2005] L897_T0_init-->L897_T0_init-D43: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10503#L897_T0_init-D43 [1624] L897_T0_init-D43-->parse_paxosENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10341#parse_paxosENTRY_T0_init [1887] parse_paxosENTRY_T0_init-->L888_T0_init: Formula: v_hdr.paxos.valid_31  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_31}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10152#L888_T0_init [2000] L888_T0_init-->L888_T0_init-D67: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10151#L888_T0_init-D67 [1810] L888_T0_init-D67-->acceptFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10153#acceptFINAL_T0_init [1965] acceptFINAL_T0_init-->acceptEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10471#acceptEXIT_T0_init >[2187] acceptEXIT_T0_init-->parse_paxosFINAL-D139: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10291#parse_paxosFINAL-D139 [1870] parse_paxosFINAL-D139-->parse_paxosFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10293#parse_paxosFINAL_T0_init [2054] parse_paxosFINAL_T0_init-->parse_paxosEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10566#parse_paxosEXIT_T0_init >[2180] parse_paxosEXIT_T0_init-->L896-1-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10589#L896-1-D147 [1686] L896-1-D147-->L896-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10185#L896-1_T0_init [1824] L896-1_T0_init-->parse_udpEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10187#parse_udpEXIT_T0_init >[2266] parse_udpEXIT_T0_init-->L878-1-D133: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10273#L878-1-D133 [1865] L878-1-D133-->L878-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10274#L878-1_T0_init [1670] L878-1_T0_init-->parse_ipv4EXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10581#parse_ipv4EXIT_T0_init >[2303] parse_ipv4EXIT_T0_init-->L956-1-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10548#L956-1-D119 [2035] L956-1-D119-->L956-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10398#L956-1_T0_init [1921] L956-1_T0_init-->startEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10399#startEXIT_T0_init >[2300] startEXIT_T0_init-->_parser_TopParserFINAL-D103: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10409#_parser_TopParserFINAL-D103 [2097] _parser_TopParserFINAL-D103-->_parser_TopParserFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10592#_parser_TopParserFINAL_T0_init [2092] _parser_TopParserFINAL_T0_init-->_parser_TopParserEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10593#_parser_TopParserEXIT_T0_init >[2207] _parser_TopParserEXIT_T0_init-->L820-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10410#L820-D123 [1928] L820-D123-->L820_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10207#L820_T0_init [1615] L820_T0_init-->L820_T0_init-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10519#L820_T0_init-D13 [2021] L820_T0_init-D13-->verifyChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10206#verifyChecksumFINAL_T0_init [1466] verifyChecksumFINAL_T0_init-->verifyChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10208#verifyChecksumEXIT_T0_init >[2290] verifyChecksumEXIT_T0_init-->L821-D129: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10228#L821-D129 [1636] L821-D129-->L821_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10065#L821_T0_init [1892] L821_T0_init-->L821_T0_init-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10348#L821_T0_init-D31 [1674] L821_T0_init-D31-->ingressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10169#ingressENTRY_T0_init [1452] ingressENTRY_T0_init-->L788_T0_init: Formula: (not v_hdr.arp.valid_22)  InVars {hdr.arp.valid=v_hdr.arp.valid_22}  OutVars{hdr.arp.valid=v_hdr.arp.valid_22}  AuxVars[]  AssignedVars[] 10170#L788_T0_init [1817] L788_T0_init-->L789_T0_init: Formula: v_hdr.ipv4.valid_21  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_21}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[] 10126#L789_T0_init [1797] L789_T0_init-->L790_T0_init: Formula: v_hdr.paxos.valid_23  InVars {hdr.paxos.valid=v_hdr.paxos.valid_23}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[] 10127#L790_T0_init [1700] L790_T0_init-->L790_T0_init-D45: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10594#L790_T0_init-D45 [2125] L790_T0_init-D45-->read_roundENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10600#read_roundENTRY_T0_init [2107] read_roundENTRY_T0_init-->read_roundFINAL_T0_init: Formula: (= (select v_registerRound_0_25 v_hdr.paxos.inst_30) v_meta.paxos_metadata.round_23)  InVars {registerRound_0=v_registerRound_0_25, hdr.paxos.inst=v_hdr.paxos.inst_30}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23, registerRound_0=v_registerRound_0_25}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10345#read_roundFINAL_T0_init [1890] read_roundFINAL_T0_init-->read_roundEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10346#read_roundEXIT_T0_init >[2260] read_roundEXIT_T0_init-->L790-1-D117: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10064#L790-1-D117 [1426] L790-1-D117-->L790-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10066#L790-1_T0_init [1627] L790-1_T0_init-->L792_T0_init: Formula: (<= v_meta.paxos_metadata.round_20 v_hdr.paxos.rnd_24)  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_20}  AuxVars[]  AssignedVars[] 10070#L792_T0_init [1853] L792_T0_init-->L792_T0_init-D71: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10250#L792_T0_init-D71 [1715] L792_T0_init-D71-->acceptor_tbl_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10496#acceptor_tbl_0.applyENTRY_T0_init [1988] acceptor_tbl_0.applyENTRY_T0_init-->L519_T0_init: Formula: (not (= v_acceptor_tbl_0.action_run_27 acceptor_tbl_0.action.handle_1a))  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_27}  AuxVars[]  AssignedVars[] 10485#L519_T0_init [1588] L519_T0_init-->L522_T0_init: Formula: (not (= v_acceptor_tbl_0.action_run_25 acceptor_tbl_0.action.handle_2a))  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_25}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_25}  AuxVars[]  AssignedVars[] 10486#L522_T0_init [1663] L522_T0_init-->L522-1_T0_init: Formula: (not (= v_acceptor_tbl_0.action_run_19 acceptor_tbl_0.action._drop))  InVars {acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_19}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_19}  AuxVars[]  AssignedVars[] 10069#L522-1_T0_init [1777] L522-1_T0_init-->acceptor_tbl_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10071#acceptor_tbl_0.applyEXIT_T0_init >[2205] acceptor_tbl_0.applyEXIT_T0_init-->L792-1-D87: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10176#L792-1-D87 [1816] L792-1-D87-->L792-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10129#L792-1_T0_init [2078] L792-1_T0_init-->L792-1_T0_init-D49: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10584#L792-1_T0_init-D49 [1677] L792-1_T0_init-D49-->transport_tbl_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10585#transport_tbl_0.applyENTRY_T0_init [2101] transport_tbl_0.applyENTRY_T0_init-->L968_T0_init: Formula: (not (= v_transport_tbl_0.action_run_15 transport_tbl_0.action._drop_4))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_15}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_15}  AuxVars[]  AssignedVars[] 10595#L968_T0_init [2160] L968_T0_init-->L969_T0_init: Formula: (= v_transport_tbl_0.action_run_20 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_20}  AuxVars[]  AssignedVars[] 10062#L969_T0_init [1605] L969_T0_init-->L969_T0_init-D53: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst]< 10504#L969_T0_init-D53 [2030] L969_T0_init-D53-->forwardENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10513#forwardENTRY_T0_init [1610] forwardENTRY_T0_init-->L559_T0_init: Formula: (= v_forward_port_4 v_standard_metadata.egress_spec_22)  InVars {forward_port=v_forward_port_4}  OutVars{forward_port=v_forward_port_4, standard_metadata.egress_spec=v_standard_metadata.egress_spec_22}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10514#L559_T0_init [2036] L559_T0_init-->L560_T0_init: Formula: (= v_forward_port_6 v_standard_metadata.egress_port_23)  InVars {forward_port=v_forward_port_6}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_23, forward_port=v_forward_port_6}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10204#L560_T0_init [1829] L560_T0_init-->L561_T0_init: Formula: v_forward_24  InVars {}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[forward] 10205#L561_T0_init [1696] L561_T0_init-->L562_T0_init: Formula: (= v_forward_mac_dst_3 v_hdr.ethernet.dstAddr_28)  InVars {forward_mac_dst=v_forward_mac_dst_3}  OutVars{forward_mac_dst=v_forward_mac_dst_3, hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_28}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10447#L562_T0_init [1572] L562_T0_init-->L563_T0_init: Formula: (= v_hdr.ipv4.dstAddr_23 v_forward_ip_dst_2)  InVars {forward_ip_dst=v_forward_ip_dst_2}  OutVars{forward_ip_dst=v_forward_ip_dst_2, hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_23}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 10061#L563_T0_init [1425] L563_T0_init-->forwardFINAL_T0_init: Formula: (= v_hdr.udp.dstPort_22 v_forward_udp_dst_2)  InVars {forward_udp_dst=v_forward_udp_dst_2}  OutVars{forward_udp_dst=v_forward_udp_dst_2, hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 10063#forwardFINAL_T0_init [1557] forwardFINAL_T0_init-->forwardEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10430#forwardEXIT_T0_init >[2256] forwardEXIT_T0_init-->L968-1-D105: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_transport_tbl_0.forward.ip_dst_9 v_forward_ip_dstInParam_1) (= v_forward_udp_dstInParam_1 v_transport_tbl_0.forward.udp_dst_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1) (= v_transport_tbl_0.forward.mac_dst_9 v_forward_mac_dstInParam_1))  InVars {transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_9, forward_ip_dst=v_forward_ip_dstInParam_1, forward_mac_dst=v_forward_mac_dstInParam_1, forward_port=v_forward_portInParam_1, transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_9, transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_9, forward_udp_dst=v_forward_udp_dstInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_ip_dst, forward_mac_dst, forward_port, forward_udp_dst] 10612#L968-1-D105 [1866] L968-1-D105-->L968-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10668#L968-1_T0_init [1469] L968-1_T0_init-->transport_tbl_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10660#transport_tbl_0.applyEXIT_T0_init >[2248] transport_tbl_0.applyEXIT_T0_init-->L788-1-D151: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10658#L788-1-D151 [1504] L788-1-D151-->L788-1_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10653#L788-1_T0_init [1547] L788-1_T0_init-->ingressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10648#ingressEXIT_T0_init >[2275] ingressEXIT_T0_init-->L822-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10645#L822-D121 [1669] L822-D121-->L822_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10639#L822_T0_init [1418] L822_T0_init-->L822_T0_init-D21: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10640#L822_T0_init-D21 [1652] L822_T0_init-D21-->egressENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10651#egressENTRY_T0_init [1659] egressENTRY_T0_init-->egressENTRY_T0_init-D63: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10652#egressENTRY_T0_init-D63 [1852] egressENTRY_T0_init-D63-->place_holder_table_0.applyENTRY_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10675#place_holder_table_0.applyENTRY_T0_init [2032] place_holder_table_0.applyENTRY_T0_init-->L904_T0_init: Formula: (not (= v_place_holder_table_0.action_run_15 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_15}  AuxVars[]  AssignedVars[] 10657#L904_T0_init [1641] L904_T0_init-->place_holder_table_0.applyEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10650#place_holder_table_0.applyEXIT_T0_init >[2291] place_holder_table_0.applyEXIT_T0_init-->egressFINAL-D93: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10647#egressFINAL-D93 [2151] egressFINAL-D93-->egressFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10644#egressFINAL_T0_init [2015] egressFINAL_T0_init-->egressEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10638#egressEXIT_T0_init >[2293] egressEXIT_T0_init-->L823-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10635#L823-D149 [1998] L823-D149-->L823_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10629#L823_T0_init [1973] L823_T0_init-->L823_T0_init-D37: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10630#L823_T0_init-D37 [1560] L823_T0_init-D37-->computeChecksumFINAL_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10634#computeChecksumFINAL_T0_init [1919] computeChecksumFINAL_T0_init-->computeChecksumEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10628#computeChecksumEXIT_T0_init >[2238] computeChecksumEXIT_T0_init-->L824-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10626#L824-D99 [1763] L824-D99-->L824_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10624#L824_T0_init [1667] L824_T0_init-->L825-1_T0_init: Formula: v_forward_29  InVars {forward=v_forward_29}  OutVars{forward=v_forward_29}  AuxVars[]  AssignedVars[] 10540#L825-1_T0_init [1630] L825-1_T0_init-->L829_T0_init: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_27))) (or (and v__p4ltl_0_8 .cse0) (and (not .cse0) (not v__p4ltl_0_8))))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{_p4ltl_0=v__p4ltl_0_8, hdr.paxos.rnd=v_hdr.paxos.rnd_27, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[_p4ltl_0] 10541#L829_T0_init [1710] L829_T0_init-->mainFINAL_T0_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_32))) (or (and v__p4ltl_1_8 .cse0) (and (not v__p4ltl_1_8) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_1=v__p4ltl_1_8, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_1] 10599#mainFINAL_T0_init [1956] mainFINAL_T0_init-->mainEXIT_T0_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10481#mainEXIT_T0_init >[2211] mainEXIT_T0_init-->L835-1-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10482#L835-1-D111 [2158] L835-1-D111-->L835-1_accept_S2: Formula: (and v__p4ltl_1_6 (not v__p4ltl_0_6) v_hdr.ipv4.valid_26 (not v_hdr.arp.valid_24) (not v_drop_55) v_hdr.paxos.valid_28)  InVars {_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  OutVars{_p4ltl_0=v__p4ltl_0_6, _p4ltl_1=v__p4ltl_1_6, hdr.ipv4.valid=v_hdr.ipv4.valid_26, drop=v_drop_55, hdr.paxos.valid=v_hdr.paxos.valid_28, hdr.arp.valid=v_hdr.arp.valid_24}  AuxVars[]  AssignedVars[] 10020#L835-1_accept_S2 
[2023-01-16 04:16:33,632 INFO  L754   eck$LassoCheckResult]: Loop: 10020#L835-1_accept_S2 [1765] L835-1_accept_S2-->L835_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10012#L835_accept_S2 [2105] L835_accept_S2-->L835_accept_S2-D10: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10529#L835_accept_S2-D10 [2027] L835_accept_S2-D10-->mainENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10023#mainENTRY_accept_S2 [1778] mainENTRY_accept_S2-->mainENTRY_accept_S2-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10079#mainENTRY_accept_S2-D42 [2080] mainENTRY_accept_S2-D42-->havocProcedureENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10521#havocProcedureENTRY_accept_S2 [1619] havocProcedureENTRY_accept_S2-->L642_accept_S2: Formula: (not v_drop_53)  InVars {}  OutVars{drop=v_drop_53}  AuxVars[]  AssignedVars[drop] 10522#L642_accept_S2 [2130] L642_accept_S2-->L643_accept_S2: Formula: (not v_forward_22)  InVars {}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[forward] 10497#L643_accept_S2 [1993] L643_accept_S2-->L644_accept_S2: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 10498#L644_accept_S2 [2047] L644_accept_S2-->L645_accept_S2: Formula: (= v_standard_metadata.egress_spec_21 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_21}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 10560#L645_accept_S2 [1707] L645_accept_S2-->L646_accept_S2: Formula: (= 0 v_standard_metadata.egress_port_20)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 10322#L646_accept_S2 [1517] L646_accept_S2-->L647_accept_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 10323#L647_accept_S2 [1750] L647_accept_S2-->L648_accept_S2: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 10300#L648_accept_S2 [1874] L648_accept_S2-->L649_accept_S2: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 10301#L649_accept_S2 [1618] L649_accept_S2-->L650_accept_S2: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 10080#L650_accept_S2 [1779] L650_accept_S2-->L651_accept_S2: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 10081#L651_accept_S2 [2020] L651_accept_S2-->L652_accept_S2: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 10523#L652_accept_S2 [2128] L652_accept_S2-->L653_accept_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 10610#L653_accept_S2 [1737] L653_accept_S2-->L654_accept_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 10283#L654_accept_S2 [1867] L654_accept_S2-->L655_accept_S2: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 10284#L655_accept_S2 [2147] L655_accept_S2-->L656_accept_S2: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 10098#L656_accept_S2 [1788] L656_accept_S2-->L657_accept_S2: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 10022#L657_accept_S2 [1416] L657_accept_S2-->L658_accept_S2: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 10024#L658_accept_S2 [1912] L658_accept_S2-->L659_accept_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10385#L659_accept_S2 [1984] L659_accept_S2-->L660_accept_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.ethernet_2 false))  InVars {emit=v_emit_22, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_21, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 10339#L660_accept_S2 [1519] L660_accept_S2-->L661_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_26}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 10340#L661_accept_S2 [1736] L661_accept_S2-->L662_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_22}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 10614#L662_accept_S2 [2144] L662_accept_S2-->L663_accept_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 10615#L663_accept_S2 [1752] L663_accept_S2-->L664_accept_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_14) (<= v_hdr.ethernet.etherType_14 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[] 10606#L664_accept_S2 [2120] L664_accept_S2-->L665_accept_S2: Formula: (not v_hdr.arp.valid_18)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_18}  AuxVars[]  AssignedVars[hdr.arp.valid] 10607#L665_accept_S2 [2164] L665_accept_S2-->L666_accept_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.arp_3 false))  InVars {emit=v_emit_28, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_27, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 10039#L666_accept_S2 [1420] L666_accept_S2-->L667_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 10040#L667_accept_S2 [1961] L667_accept_S2-->L668_accept_S2: Formula: (and (<= 0 v_hdr.arp.hrd_10) (<= v_hdr.arp.hrd_10 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_10}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[] 10277#L668_accept_S2 [1499] L668_accept_S2-->L669_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 10278#L669_accept_S2 [1947] L669_accept_S2-->L670_accept_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 10325#L670_accept_S2 [1881] L670_accept_S2-->L671_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[hdr.arp.hln] 10326#L671_accept_S2 [1952] L671_accept_S2-->L672_accept_S2: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 10383#L672_accept_S2 [1911] L672_accept_S2-->L673_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[hdr.arp.pln] 10177#L673_accept_S2 [1819] L673_accept_S2-->L674_accept_S2: Formula: (and (<= 0 v_hdr.arp.pln_12) (<= v_hdr.arp.pln_12 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_12}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[] 10178#L674_accept_S2 [2104] L674_accept_S2-->L675_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_17}  AuxVars[]  AssignedVars[hdr.arp.op] 10598#L675_accept_S2 [2123] L675_accept_S2-->L676_accept_S2: Formula: (and (<= 0 v_hdr.arp.op_19) (<= v_hdr.arp.op_19 65536))  InVars {hdr.arp.op=v_hdr.arp.op_19}  OutVars{hdr.arp.op=v_hdr.arp.op_19}  AuxVars[]  AssignedVars[] 10351#L676_accept_S2 [1893] L676_accept_S2-->L677_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_17}  AuxVars[]  AssignedVars[hdr.arp.sha] 10352#L677_accept_S2 [1914] L677_accept_S2-->L678_accept_S2: Formula: (and (<= 0 v_hdr.arp.sha_18) (<= v_hdr.arp.sha_18 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_18}  OutVars{hdr.arp.sha=v_hdr.arp.sha_18}  AuxVars[]  AssignedVars[] 10389#L678_accept_S2 [2152] L678_accept_S2-->L679_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_20}  AuxVars[]  AssignedVars[hdr.arp.spa] 10478#L679_accept_S2 [1974] L679_accept_S2-->L680_accept_S2: Formula: (and (<= v_hdr.arp.spa_18 4294967296) (<= 0 v_hdr.arp.spa_18))  InVars {hdr.arp.spa=v_hdr.arp.spa_18}  OutVars{hdr.arp.spa=v_hdr.arp.spa_18}  AuxVars[]  AssignedVars[] 10394#L680_accept_S2 [1539] L680_accept_S2-->L681_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_16}  AuxVars[]  AssignedVars[hdr.arp.tha] 10395#L681_accept_S2 [1920] L681_accept_S2-->L682_accept_S2: Formula: (and (<= v_hdr.arp.tha_17 281474976710656) (<= 0 v_hdr.arp.tha_17))  InVars {hdr.arp.tha=v_hdr.arp.tha_17}  OutVars{hdr.arp.tha=v_hdr.arp.tha_17}  AuxVars[]  AssignedVars[] 10397#L682_accept_S2 [2081] L682_accept_S2-->L683_accept_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_16}  AuxVars[]  AssignedVars[hdr.arp.tpa] 10218#L683_accept_S2 [1471] L683_accept_S2-->L684_accept_S2: Formula: (and (<= v_hdr.arp.tpa_18 4294967296) (<= 0 v_hdr.arp.tpa_18))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_18}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_18}  AuxVars[]  AssignedVars[] 10219#L684_accept_S2 [1521] L684_accept_S2-->L685_accept_S2: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10344#L685_accept_S2 [1650] L685_accept_S2-->L686_accept_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.ipv4_3 false))  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_36}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_35}  AuxVars[]  AssignedVars[emit] 10554#L686_accept_S2 [2038] L686_accept_S2-->L687_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[hdr.ipv4.version] 10555#L687_accept_S2 [1647] L687_accept_S2-->L688_accept_S2: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 10564#L688_accept_S2 [1741] L688_accept_S2-->L689_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 10342#L689_accept_S2 [1889] L689_accept_S2-->L690_accept_S2: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 10343#L690_accept_S2 [1966] L690_accept_S2-->L691_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 10472#L691_accept_S2 [1697] L691_accept_S2-->L692_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 10440#L692_accept_S2 [1941] L692_accept_S2-->L693_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 10259#L693_accept_S2 [1490] L693_accept_S2-->L694_accept_S2: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 10260#L694_accept_S2 [2065] L694_accept_S2-->L695_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 10572#L695_accept_S2 [1718] L695_accept_S2-->L696_accept_S2: Formula: (and (<= v_hdr.ipv4.identification_11 65536) (<= 0 v_hdr.ipv4.identification_11))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_11}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[] 10586#L696_accept_S2 [1679] L696_accept_S2-->L697_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 10108#L697_accept_S2 [1436] L697_accept_S2-->L698_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.flags_9) (<= v_hdr.ipv4.flags_9 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_9}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[] 10109#L698_accept_S2 [2050] L698_accept_S2-->L699_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 10563#L699_accept_S2 [2117] L699_accept_S2-->L700_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 10605#L700_accept_S2 [1746] L700_accept_S2-->L701_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 10491#L701_accept_S2 [1985] L701_accept_S2-->L702_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.ttl_10) (<= v_hdr.ipv4.ttl_10 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[] 10492#L702_accept_S2 [2060] L702_accept_S2-->L703_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 10439#L703_accept_S2 [1563] L703_accept_S2-->L704_accept_S2: Formula: (and (<= v_hdr.ipv4.protocol_13 256) (<= 0 v_hdr.ipv4.protocol_13))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[] 10144#L704_accept_S2 [1808] L704_accept_S2-->L705_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 10145#L705_accept_S2 [1558] L705_accept_S2-->L706_accept_S2: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_9) (<= v_hdr.ipv4.hdrChecksum_9 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[] 10432#L706_accept_S2 [1639] L706_accept_S2-->L707_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_17}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 10101#L707_accept_S2 [1790] L707_accept_S2-->L708_accept_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_21}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 10102#L708_accept_S2 [1648] L708_accept_S2-->L709_accept_S2: Formula: (not v_hdr.icmp.valid_20)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_20}  AuxVars[]  AssignedVars[hdr.icmp.valid] 10239#L709_accept_S2 [1479] L709_accept_S2-->L710_accept_S2: Formula: (= v_emit_37 (store v_emit_38 v_hdr.icmp_3 false))  InVars {emit=v_emit_38, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_37, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 10240#L710_accept_S2 [1501] L710_accept_S2-->L711_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_17}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 10285#L711_accept_S2 [1962] L711_accept_S2-->L712_accept_S2: Formula: (and (<= v_hdr.icmp.icmpType_18 256) (<= 0 v_hdr.icmp.icmpType_18))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_18}  AuxVars[]  AssignedVars[] 10140#L712_accept_S2 [1803] L712_accept_S2-->L713_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 10141#L713_accept_S2 [1706] L713_accept_S2-->L714_accept_S2: Formula: (and (<= v_hdr.icmp.icmpCode_11 256) (<= 0 v_hdr.icmp.icmpCode_11))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[] 10597#L714_accept_S2 [1747] L714_accept_S2-->L715_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_17}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 10099#L715_accept_S2 [1432] L715_accept_S2-->L716_accept_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_18 65536) (<= 0 v_hdr.icmp.hdrChecksum_18))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_18}  AuxVars[]  AssignedVars[] 10100#L716_accept_S2 [1476] L716_accept_S2-->L717_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 10224#L717_accept_S2 [1474] L717_accept_S2-->L718_accept_S2: Formula: (and (<= 0 v_hdr.icmp.identifier_9) (<= v_hdr.icmp.identifier_9 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_9}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[] 10225#L718_accept_S2 [1738] L718_accept_S2-->L719_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 10226#L719_accept_S2 [1475] L719_accept_S2-->L720_accept_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 10227#L720_accept_S2 [1586] L720_accept_S2-->L721_accept_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 10327#L721_accept_S2 [1882] L721_accept_S2-->L722_accept_S2: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 10328#L722_accept_S2 [1651] L722_accept_S2-->L723_accept_S2: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 10559#L723_accept_S2 [2044] L723_accept_S2-->L724_accept_S2: Formula: (= v_emit_19 (store v_emit_20 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_20}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_19}  AuxVars[]  AssignedVars[emit] 10533#L724_accept_S2 [2029] L724_accept_S2-->L725_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 10534#L725_accept_S2 [2159] L725_accept_S2-->L726_accept_S2: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 10424#L726_accept_S2 [1552] L726_accept_S2-->L727_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 10425#L727_accept_S2 [2055] L727_accept_S2-->L728_accept_S2: Formula: (and (<= 0 v_hdr.udp.dstPort_20) (<= v_hdr.udp.dstPort_20 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_20}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[] 10306#L728_accept_S2 [1876] L728_accept_S2-->L729_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[hdr.udp.length_] 10171#L729_accept_S2 [1454] L729_accept_S2-->L730_accept_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 10172#L730_accept_S2 [1972] L730_accept_S2-->L731_accept_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[hdr.udp.checksum] 10448#L731_accept_S2 [1948] L731_accept_S2-->L732_accept_S2: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 10221#L732_accept_S2 [1835] L732_accept_S2-->L733_accept_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10222#L733_accept_S2 [2069] L733_accept_S2-->L734_accept_S2: Formula: (= (store v_emit_34 v_hdr.paxos_3 false) v_emit_33)  InVars {emit=v_emit_34, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_33, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 10509#L734_accept_S2 [2009] L734_accept_S2-->L735_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_21}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 10349#L735_accept_S2 [1522] L735_accept_S2-->L736_accept_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_19) (<= v_hdr.paxos.msgtype_19 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_19}  AuxVars[]  AssignedVars[] 10350#L736_accept_S2 [1958] L736_accept_S2-->L737_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_21}  AuxVars[]  AssignedVars[hdr.paxos.inst] 10271#L737_accept_S2 [1493] L737_accept_S2-->L738_accept_S2: Formula: (and (<= v_hdr.paxos.inst_22 4294967296) (<= 0 v_hdr.paxos.inst_22))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_22}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_22}  AuxVars[]  AssignedVars[] 10272#L738_accept_S2 [1582] L738_accept_S2-->L739_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 10392#L739_accept_S2 [1538] L739_accept_S2-->L740_accept_S2: Formula: (and (<= v_hdr.paxos.rnd_18 65536) (<= 0 v_hdr.paxos.rnd_18))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_18}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[] 10393#L740_accept_S2 [1923] L740_accept_S2-->L741_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_16}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 10403#L741_accept_S2 [1672] L741_accept_S2-->L742_accept_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_17) (<= v_hdr.paxos.vrnd_17 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_17}  AuxVars[]  AssignedVars[] 10433#L742_accept_S2 [1559] L742_accept_S2-->L743_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_19}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 10434#L743_accept_S2 [1742] L743_accept_S2-->L744_accept_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_21) (<= v_hdr.paxos.acptid_21 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_21}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_21}  AuxVars[]  AssignedVars[] 10493#L744_accept_S2 [1595] L744_accept_S2-->L745_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 10494#L745_accept_S2 [1992] L745_accept_S2-->L746_accept_S2: Formula: (and (<= v_hdr.paxos.paxoslen_12 4294967296) (<= 0 v_hdr.paxos.paxoslen_12))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[] 10043#L746_accept_S2 [1773] L746_accept_S2-->L747_accept_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_19}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 10044#L747_accept_S2 [1478] L747_accept_S2-->L748_accept_S2: Formula: (and (<= v_hdr.paxos.paxosval_21 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_21))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_21}  AuxVars[]  AssignedVars[] 10028#L748_accept_S2 [1768] L748_accept_S2-->L749_accept_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10029#L749_accept_S2 [1900] L749_accept_S2-->L750_accept_S2: Formula: (= v_meta.paxos_metadata.set_drop_8 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 10361#L750_accept_S2 [2118] L750_accept_S2-->L751_accept_S2: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 10490#L751_accept_S2 [1594] L751_accept_S2-->L752_accept_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 10404#L752_accept_S2 [1924] L752_accept_S2-->L753_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_1a.learner_port=v_acceptor_tbl_0.handle_1a.learner_port_10}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_1a.learner_port] 10405#L753_accept_S2 [2059] L753_accept_S2-->L754_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.handle_2a.learner_port=v_acceptor_tbl_0.handle_2a.learner_port_11}  AuxVars[]  AssignedVars[acceptor_tbl_0.handle_2a.learner_port] 10374#L754_accept_S2 [1907] L754_accept_S2-->L755_accept_S2: Formula: true  InVars {}  OutVars{acceptor_tbl_0.action_run=v_acceptor_tbl_0.action_run_15}  AuxVars[]  AssignedVars[acceptor_tbl_0.action_run] 10375#L755_accept_S2 [1740] L755_accept_S2-->L756_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 10419#L756_accept_S2 [1548] L756_accept_S2-->L757_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.mac_dst=v_transport_tbl_0.forward.mac_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.mac_dst] 10420#L757_accept_S2 [1743] L757_accept_S2-->L758_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.ip_dst=v_transport_tbl_0.forward.ip_dst_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.ip_dst] 10477#L758_accept_S2 [1970] L758_accept_S2-->L759_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.udp_dst=v_transport_tbl_0.forward.udp_dst_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.udp_dst] 10267#L759_accept_S2 [1863] L759_accept_S2-->L760_accept_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 10268#L760_accept_S2 [2102] L760_accept_S2-->L761_accept_S2: Formula: true  InVars {}  OutVars{arp_tbl_0.action_run=v_arp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[arp_tbl_0.action_run] 10334#L761_accept_S2 [1885] L761_accept_S2-->L762_accept_S2: Formula: true  InVars {}  OutVars{icmp_tbl_0.action_run=v_icmp_tbl_0.action_run_15}  AuxVars[]  AssignedVars[icmp_tbl_0.action_run] 10335#L762_accept_S2 [1633] L762_accept_S2-->havocProcedureFINAL_accept_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 10507#havocProcedureFINAL_accept_S2 [2007] havocProcedureFINAL_accept_S2-->havocProcedureEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10467#havocProcedureEXIT_accept_S2 >[2270] havocProcedureEXIT_accept_S2-->L819-D80: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10421#L819-D80 [1931] L819-D80-->L819_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10311#L819_accept_S2 [1879] L819_accept_S2-->L819_accept_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10312#L819_accept_S2-D34 [1629] L819_accept_S2-D34-->_parser_TopParserENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10083#_parser_TopParserENTRY_accept_S2 [1937] _parser_TopParserENTRY_accept_S2-->_parser_TopParserENTRY_accept_S2-D70: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10289#_parser_TopParserENTRY_accept_S2-D70 [1503] _parser_TopParserENTRY_accept_S2-D70-->startENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10094#startENTRY_accept_S2 [1786] startENTRY_accept_S2-->L953_accept_S2: Formula: v_hdr.ethernet.valid_15  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 10095#L953_accept_S2 [1460] L953_accept_S2-->L956_accept_S2: Formula: (not (= v_hdr.ethernet.etherType_22 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 10082#L956_accept_S2 [1781] L956_accept_S2-->L957_accept_S2: Formula: (= v_hdr.ethernet.etherType_17 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[] 10084#L957_accept_S2 [1524] L957_accept_S2-->L957_accept_S2-D20: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10174#L957_accept_S2-D20 [1456] L957_accept_S2-D20-->parse_ipv4ENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10175#parse_ipv4ENTRY_accept_S2 [1683] parse_ipv4ENTRY_accept_S2-->L875_accept_S2: Formula: v_hdr.ipv4.valid_20  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 10254#L875_accept_S2 [1856] L875_accept_S2-->L878_accept_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 10255#L878_accept_S2 [1506] L878_accept_S2-->L879_accept_S2: Formula: (= v_hdr.ipv4.protocol_17 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 10113#L879_accept_S2 [1723] L879_accept_S2-->L879_accept_S2-D12: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10556#L879_accept_S2-D12 [1644] L879_accept_S2-D12-->parse_udpENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10557#parse_udpENTRY_accept_S2 [1714] parse_udpENTRY_accept_S2-->L896_accept_S2: Formula: v_hdr.udp.valid_19  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 10587#L896_accept_S2 [1680] L896_accept_S2-->L897_accept_S2: Formula: (= v_hdr.udp.dstPort_26 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_26}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_26}  AuxVars[]  AssignedVars[] 10104#L897_accept_S2 [1793] L897_accept_S2-->L897_accept_S2-D44: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10114#L897_accept_S2-D44 [1971] L897_accept_S2-D44-->parse_paxosENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10436#parse_paxosENTRY_accept_S2 [1561] parse_paxosENTRY_accept_S2-->L888_accept_S2: Formula: v_hdr.paxos.valid_30  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_30}  AuxVars[]  AssignedVars[hdr.paxos.valid] 10103#L888_accept_S2 [1434] L888_accept_S2-->L888_accept_S2-D68: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10105#L888_accept_S2-D68 [1573] L888_accept_S2-D68-->acceptFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10449#acceptFINAL_accept_S2 [2127] acceptFINAL_accept_S2-->acceptEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10530#acceptEXIT_accept_S2 >[2251] acceptEXIT_accept_S2-->parse_paxosFINAL-D140: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10531#parse_paxosFINAL-D140 [2139] parse_paxosFINAL-D140-->parse_paxosFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10590#parse_paxosFINAL_accept_S2 [1688] parse_paxosFINAL_accept_S2-->parse_paxosEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10106#parse_paxosEXIT_accept_S2 >[2245] parse_paxosEXIT_accept_S2-->L896-1-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10107#L896-1-D148 [2165] L896-1-D148-->L896-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10199#L896-1_accept_S2 [1827] L896-1_accept_S2-->parse_udpEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10200#parse_udpEXIT_accept_S2 >[2175] parse_udpEXIT_accept_S2-->L878-1-D134: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10336#L878-1-D134 [1886] L878-1-D134-->L878-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10337#L878-1_accept_S2 [1623] L878-1_accept_S2-->parse_ipv4EXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10258#parse_ipv4EXIT_accept_S2 >[2172] parse_ipv4EXIT_accept_S2-->L956-1-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10138#L956-1-D120 [1446] L956-1-D120-->L956-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10139#L956-1_accept_S2 [2119] L956-1_accept_S2-->startEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10320#startEXIT_accept_S2 >[2314] startEXIT_accept_S2-->_parser_TopParserFINAL-D104: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10321#_parser_TopParserFINAL-D104 [2051] _parser_TopParserFINAL-D104-->_parser_TopParserFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10565#_parser_TopParserFINAL_accept_S2 [2052] _parser_TopParserFINAL_accept_S2-->_parser_TopParserEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10423#_parser_TopParserEXIT_accept_S2 >[2284] _parser_TopParserEXIT_accept_S2-->L820-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10373#L820-D124 [1906] L820-D124-->L820_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10011#L820_accept_S2 [1415] L820_accept_S2-->L820_accept_S2-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10013#L820_accept_S2-D14 [1518] L820_accept_S2-D14-->verifyChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10256#verifyChecksumFINAL_accept_S2 [1486] verifyChecksumFINAL_accept_S2-->verifyChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10257#verifyChecksumEXIT_accept_S2 >[2174] verifyChecksumEXIT_accept_S2-->L821-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10355#L821-D130 [2110] L821-D130-->L821_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10131#L821_accept_S2 [1445] L821_accept_S2-->L821_accept_S2-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10132#L821_accept_S2-D32 [2114] L821_accept_S2-D32-->ingressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10510#ingressENTRY_accept_S2 [2011] ingressENTRY_accept_S2-->L788_accept_S2: Formula: (not v_hdr.arp.valid_20)  InVars {hdr.arp.valid=v_hdr.arp.valid_20}  OutVars{hdr.arp.valid=v_hdr.arp.valid_20}  AuxVars[]  AssignedVars[] 10511#L788_accept_S2 [1657] L788_accept_S2-->L789_accept_S2: Formula: v_hdr.ipv4.valid_23  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_23}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_23}  AuxVars[]  AssignedVars[] 10454#L789_accept_S2 [1954] L789_accept_S2-->L790_accept_S2: Formula: v_hdr.paxos.valid_25  InVars {hdr.paxos.valid=v_hdr.paxos.valid_25}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_25}  AuxVars[]  AssignedVars[] 10367#L790_accept_S2 [1720] L790_accept_S2-->L790_accept_S2-D46: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10479#L790_accept_S2-D46 [1975] L790_accept_S2-D46-->read_roundENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10480#read_roundENTRY_accept_S2 [1655] read_roundENTRY_accept_S2-->read_roundFINAL_accept_S2: Formula: (= (select v_registerRound_0_24 v_hdr.paxos.inst_29) v_meta.paxos_metadata.round_22)  InVars {registerRound_0=v_registerRound_0_24, hdr.paxos.inst=v_hdr.paxos.inst_29}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29, meta.paxos_metadata.round=v_meta.paxos_metadata.round_22, registerRound_0=v_registerRound_0_24}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 10366#read_roundFINAL_accept_S2 [1530] read_roundFINAL_accept_S2-->read_roundEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10368#read_roundEXIT_accept_S2 >[2278] read_roundEXIT_accept_S2-->L790-1-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10571#L790-1-D118 [1689] L790-1-D118-->L790-1_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10237#L790-1_accept_S2 [1843] L790-1_accept_S2-->L788-1_accept_S2: Formula: (not (<= v_meta.paxos_metadata.round_19 v_hdr.paxos.rnd_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_23, meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[] 10238#L788-1_accept_S2 [1943] L788-1_accept_S2-->ingressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10441#ingressEXIT_accept_S2 >[2219] ingressEXIT_accept_S2-->L822-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10544#L822-D122 [1748] L822-D122-->L822_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10053#L822_accept_S2 [1577] L822_accept_S2-->L822_accept_S2-D22: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10304#L822_accept_S2-D22 [1510] L822_accept_S2-D22-->egressENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10305#egressENTRY_accept_S2 [1883] egressENTRY_accept_S2-->egressENTRY_accept_S2-D64: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10703#egressENTRY_accept_S2-D64 [2053] egressENTRY_accept_S2-D64-->place_holder_table_0.applyENTRY_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10705#place_holder_table_0.applyENTRY_accept_S2 [1770] place_holder_table_0.applyENTRY_accept_S2-->L904_accept_S2: Formula: (not (= v_place_holder_table_0.action_run_13 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_13}  AuxVars[]  AssignedVars[] 10704#L904_accept_S2 [1980] L904_accept_S2-->place_holder_table_0.applyEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10702#place_holder_table_0.applyEXIT_accept_S2 >[2259] place_holder_table_0.applyEXIT_accept_S2-->egressFINAL-D94: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10701#egressFINAL-D94 [1424] egressFINAL-D94-->egressFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10700#egressFINAL_accept_S2 [1528] egressFINAL_accept_S2-->egressEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10052#egressEXIT_accept_S2 >[2286] egressEXIT_accept_S2-->L823-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10054#L823-D150 [1483] L823-D150-->L823_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10249#L823_accept_S2 [1959] L823_accept_S2-->L823_accept_S2-D38: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 10458#L823_accept_S2-D38 [1461] L823_accept_S2-D38-->computeChecksumFINAL_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10698#computeChecksumFINAL_accept_S2 [1500] computeChecksumFINAL_accept_S2-->computeChecksumEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10546#computeChecksumEXIT_accept_S2 >[2176] computeChecksumEXIT_accept_S2-->L824-D100: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10443#L824-D100 [1566] L824-D100-->L824_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10444#L824_accept_S2 [1756] L824_accept_S2-->L826_accept_S2: Formula: (not v_forward_30)  InVars {forward=v_forward_30}  OutVars{forward=v_forward_30}  AuxVars[]  AssignedVars[] 10045#L826_accept_S2 [1421] L826_accept_S2-->L825-1_accept_S2: Formula: v_drop_57  InVars {}  OutVars{drop=v_drop_57}  AuxVars[]  AssignedVars[drop] 10046#L825-1_accept_S2 [1934] L825-1_accept_S2-->L829_accept_S2: Formula: (let ((.cse0 (<= v_meta.paxos_metadata.round_24 v_hdr.paxos.rnd_26))) (or (and (not .cse0) (not v__p4ltl_0_7)) (and v__p4ltl_0_7 .cse0)))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  OutVars{_p4ltl_0=v__p4ltl_0_7, hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_24}  AuxVars[]  AssignedVars[_p4ltl_0] 10431#L829_accept_S2 [2103] L829_accept_S2-->mainFINAL_accept_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_31))) (or (and v__p4ltl_1_7 .cse0) (and (not v__p4ltl_1_7) (not .cse0))))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_1=v__p4ltl_1_7, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_1] 10390#mainFINAL_accept_S2 [1537] mainFINAL_accept_S2-->mainEXIT_accept_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10391#mainEXIT_accept_S2 >[2221] mainEXIT_accept_S2-->L835-1-D112: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 10578#L835-1-D112 [2073] L835-1-D112-->L835-1_accept_S2: Formula: (and v_hdr.ipv4.valid_27 (not v_hdr.arp.valid_25) v_hdr.paxos.valid_29)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_29, hdr.arp.valid=v_hdr.arp.valid_25}  AuxVars[]  AssignedVars[] 10020#L835-1_accept_S2 
[2023-01-16 04:16:33,632 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 04:16:33,633 INFO  L85        PathProgramCache]: Analyzing trace with hash 878033902, now seen corresponding path program 1 times
[2023-01-16 04:16:33,633 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 04:16:33,633 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [764963819]
[2023-01-16 04:16:33,633 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 04:16:33,633 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 04:16:33,659 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,748 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:33,770 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,858 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:33,867 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,886 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 128
[2023-01-16 04:16:33,889 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,899 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:33,902 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,910 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:33,911 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,917 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:33,918 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,924 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 04:16:33,925 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,926 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 04:16:33,927 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,928 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 04:16:33,929 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,946 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 172
[2023-01-16 04:16:33,953 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,964 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 04:16:33,965 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,974 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 11
[2023-01-16 04:16:33,977 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:33,987 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 19
[2023-01-16 04:16:33,990 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:34,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 04:16:34,002 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:34,038 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 213
[2023-01-16 04:16:34,041 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:34,045 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 04:16:34,046 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:34,047 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 224
[2023-01-16 04:16:34,049 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 04:16:34,052 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 04:16:34,052 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 04:16:34,052 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [764963819]
[2023-01-16 04:16:34,052 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [764963819] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 04:16:34,052 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 04:16:34,052 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [15] imperfect sequences [] total 15
[2023-01-16 04:16:34,053 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [366220760]
[2023-01-16 04:16:34,053 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 04:16:34,053 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 04:16:34,053 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 04:16:34,054 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 16 interpolants.
[2023-01-16 04:16:34,054 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=63, Invalid=177, Unknown=0, NotChecked=0, Total=240
[2023-01-16 04:16:34,054 INFO  L87              Difference]: Start difference. First operand 700 states and 725 transitions. cyclomatic complexity: 27 Second operand  has 16 states, 15 states have (on average 13.533333333333333) internal successors, (203), 4 states have internal predecessors, (203), 2 states have call successors, (18), 13 states have call predecessors, (18), 3 states have return successors, (17), 3 states have call predecessors, (17), 2 states have call successors, (17)
[2023-01-16 04:16:35,911 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 04:16:35,911 INFO  L93              Difference]: Finished difference Result 845 states and 887 transitions.
[2023-01-16 04:16:35,911 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 51 states. 
[2023-01-16 04:16:35,912 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 845 states and 887 transitions.
[2023-01-16 04:16:35,913 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:16:35,913 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 845 states to 0 states and 0 transitions.
[2023-01-16 04:16:35,913 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 04:16:35,913 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 04:16:35,913 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 04:16:35,913 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 04:16:35,914 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:16:35,914 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:16:35,914 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 04:16:35,914 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 7 ============
[2023-01-16 04:16:35,914 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 04:16:35,914 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 04:16:35,914 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 04:16:35,919 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 04:16:35 BasicIcfg
[2023-01-16 04:16:35,920 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 04:16:35,920 INFO  L158              Benchmark]: Toolchain (without parser) took 13540.62ms. Allocated memory was 47.2MB in the beginning and 645.9MB in the end (delta: 598.7MB). Free memory was 30.1MB in the beginning and 527.7MB in the end (delta: -497.6MB). Peak memory consumption was 101.0MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,920 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.09ms. Allocated memory is still 47.2MB. Free memory was 24.2MB in the beginning and 24.1MB in the end (delta: 44.5kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 04:16:35,921 INFO  L158              Benchmark]: Boogie Preprocessor took 46.77ms. Allocated memory is still 47.2MB. Free memory was 30.0MB in the beginning and 25.4MB in the end (delta: 4.6MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,921 INFO  L158              Benchmark]: ThufvSpecLang took 27.19ms. Allocated memory is still 47.2MB. Free memory was 25.4MB in the beginning and 23.2MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,921 INFO  L158              Benchmark]: RCFGBuilder took 425.43ms. Allocated memory was 47.2MB in the beginning and 68.2MB in the end (delta: 21.0MB). Free memory was 23.1MB in the beginning and 41.7MB in the end (delta: -18.6MB). Peak memory consumption was 10.1MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,922 INFO  L158              Benchmark]: ThufvLTL2Aut took 48.53ms. Allocated memory is still 68.2MB. Free memory was 41.7MB in the beginning and 38.9MB in the end (delta: 2.8MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,922 INFO  L158              Benchmark]: BÃ¼chi Program Product took 312.70ms. Allocated memory is still 68.2MB. Free memory was 38.9MB in the beginning and 35.2MB in the end (delta: 3.7MB). Peak memory consumption was 20.9MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,922 INFO  L158              Benchmark]: BlockEncodingV2 took 176.33ms. Allocated memory was 68.2MB in the beginning and 91.2MB in the end (delta: 23.1MB). Free memory was 35.2MB in the beginning and 43.3MB in the end (delta: -8.1MB). Peak memory consumption was 17.8MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,922 INFO  L158              Benchmark]: BuchiAutomizer took 12497.70ms. Allocated memory was 91.2MB in the beginning and 645.9MB in the end (delta: 554.7MB). Free memory was 43.3MB in the beginning and 527.7MB in the end (delta: -484.4MB). Peak memory consumption was 69.8MB. Max. memory is 4.3GB.
[2023-01-16 04:16:35,924 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    761 locations, 893 edges
  - StatisticsResult: Encoded RCFG
    753 locations, 882 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.09ms. Allocated memory is still 47.2MB. Free memory was 24.2MB in the beginning and 24.1MB in the end (delta: 44.5kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 46.77ms. Allocated memory is still 47.2MB. Free memory was 30.0MB in the beginning and 25.4MB in the end (delta: 4.6MB). Peak memory consumption was 5.2MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 27.19ms. Allocated memory is still 47.2MB. Free memory was 25.4MB in the beginning and 23.2MB in the end (delta: 2.2MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 425.43ms. Allocated memory was 47.2MB in the beginning and 68.2MB in the end (delta: 21.0MB). Free memory was 23.1MB in the beginning and 41.7MB in the end (delta: -18.6MB). Peak memory consumption was 10.1MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 48.53ms. Allocated memory is still 68.2MB. Free memory was 41.7MB in the beginning and 38.9MB in the end (delta: 2.8MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * BÃ¼chi Program Product took 312.70ms. Allocated memory is still 68.2MB. Free memory was 38.9MB in the beginning and 35.2MB in the end (delta: 3.7MB). Peak memory consumption was 20.9MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 176.33ms. Allocated memory was 68.2MB in the beginning and 91.2MB in the end (delta: 23.1MB). Free memory was 35.2MB in the beginning and 43.3MB in the end (delta: -8.1MB). Peak memory consumption was 17.8MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 12497.70ms. Allocated memory was 91.2MB in the beginning and 645.9MB in the end (delta: 554.7MB). Free memory was 43.3MB in the beginning and 527.7MB in the end (delta: -484.4MB). Peak memory consumption was 69.8MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    2 locations, 3 edges
  - StatisticsResult: Initial RCFG
    305 locations, 370 edges
  - StatisticsResult: BuchiProgram size
    761 locations, 893 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 6 terminating modules (6 trivial, 0 deterministic, 0 nondeterministic). 6 modules have a trivial ranking function, the largest among these consists of 16 locations.
  - StatisticsResult: Timing statistics
    BÃ¼chiAutomizer plugin needed 12.4s and 7 iterations.  TraceHistogramMax:1. Analysis of lassos took 2.5s. Construction of modules took 6.5s. BÃ¼chi inclusion checks took 3.0s. Highest rank in rank-based complementation 0. Minimization of det autom 6. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 5 MinimizatonAttempts, 323 StatesRemovedByMinimization, 5 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 8410 SdHoareTripleChecker+Valid, 7.3s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 8307 mSDsluCounter, 8847 SdHoareTripleChecker+Invalid, 6.5s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 5254 mSDsCounter, 2696 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 8858 IncrementalHoareTripleChecker+Invalid, 11554 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 2696 mSolverCounterUnsat, 3593 mSDtfsCounter, 8858 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU6 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( [](((hdr.ipv4.valid == true && hdr.paxos.valid == true) && !(hdr.arp.valid == true))) )) || ( ( []((_p4ltl_1 == true && !drop ==> _p4ltl_0 == true)) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
