// Seed: 325298865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  input logic [7:0] id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output supply1 id_1;
  assign id_1 = -1'b0 * id_5[1] << !id_5;
  if (-1) assign id_4 = id_6;
  assign id_6 = (id_6[-1]);
endmodule
module module_1 #(
    parameter id_13 = 32'd5,
    parameter id_15 = 32'd39,
    parameter id_16 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14,
    _id_15,
    _id_16,
    id_17
);
  inout wire id_17;
  output wire _id_16;
  output wire _id_15;
  inout logic [7:0] id_14;
  inout wire _id_13;
  input logic [7:0] id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_18[id_15 : 1], id_19;
  always id_19 <= -1;
  wire [-1 : id_13] id_20;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_12,
      id_14
  );
  if (1 && (1 == 1) ? -1 : -1) assign id_18 = id_9;
  assign id_1 = id_14[""];
  localparam  id_21  =  (  1 'b0 )  ?  1  :  -1 'b0 ,  id_22  =  id_9  ,  id_23  =  1  ,  id_24  =  1  ,  id_25  =  id_25  ,  id_26  =  (  id_18  )  ;
endmodule
