<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>dsp_icfg.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c31927af9b10e9b2945328403dde6f68.html">c66x</a></li><li class="navelem"><a class="el" href="dir_3363e2c413c26107e0ccd1445db30503.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dsp_icfg.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the implementation of the APIs present in the device abstraction layer file of DSP L1/L2 memory controller. This include APIs for cache usage and DSP memory protection unit usage. This also include related macro definitions. All APIs should be called with interrupts disabled to ensure coherency.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__types_8h.html">ti/csl/csl_types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/soc.h&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__arch_8h.html">ti/csl/arch/csl_arch.h</a>&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a9d3f026c6e1d5b94df880b57335ec9a5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dsp__icfg_8c.html#a9d3f026c6e1d5b94df880b57335ec9a5">DSPICFGCacheBlock</a> (uint32_t baseAddr, uint32_t blockPtr, uint32_t byteCnt, uint32_t barRegOfst)</td></tr>
<tr class="memdesc:a9d3f026c6e1d5b94df880b57335ec9a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common function for all Cache block operations.  <a href="#a9d3f026c6e1d5b94df880b57335ec9a5">More...</a><br /></td></tr>
<tr class="separator:a9d3f026c6e1d5b94df880b57335ec9a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9019b6282df39dcfff058b2f547fe4b6"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga9019b6282df39dcfff058b2f547fe4b6">DSPICFGSetAttribute</a> (uint32_t baseAddr, uint32_t memType, uint32_t pageAddr, uint32_t attributeMask)</td></tr>
<tr class="memdesc:ga9019b6282df39dcfff058b2f547fe4b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set memory protection attributes for specified L1/L2 memory page. Should be called in supervisor mode only.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga9019b6282df39dcfff058b2f547fe4b6">More...</a><br /></td></tr>
<tr class="separator:ga9019b6282df39dcfff058b2f547fe4b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1f194e19e1a1c260c6a7564e45f069"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaaf1f194e19e1a1c260c6a7564e45f069">DSPICFGGetAttribute</a> (uint32_t baseAddr, uint32_t memType, uint32_t pageAddr)</td></tr>
<tr class="memdesc:gaaf1f194e19e1a1c260c6a7564e45f069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get memory protection attributes for specified L1/L2 memory page.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaaf1f194e19e1a1c260c6a7564e45f069">More...</a><br /></td></tr>
<tr class="separator:gaaf1f194e19e1a1c260c6a7564e45f069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7138b605c38e399f4f9daf751fab8b24"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga7138b605c38e399f4f9daf751fab8b24">DSPICFGSetMAR</a> (uint32_t baseAddr, uint32_t startAddr, uint32_t attributeMask)</td></tr>
<tr class="memdesc:ga7138b605c38e399f4f9daf751fab8b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the Memory Attribute Register in DSP for the 16MiB page specified by startAddr. Should be called in supervisor mode only.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga7138b605c38e399f4f9daf751fab8b24">More...</a><br /></td></tr>
<tr class="separator:ga7138b605c38e399f4f9daf751fab8b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2eb62fdd3d9771b56cc73873b1b2881"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gab2eb62fdd3d9771b56cc73873b1b2881">DSPICFGGetMAR</a> (uint32_t baseAddr, uint32_t startAddr)</td></tr>
<tr class="memdesc:gab2eb62fdd3d9771b56cc73873b1b2881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the Memory Attribute Register in DSP for the 16MiB page specified by startAddr.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gab2eb62fdd3d9771b56cc73873b1b2881">More...</a><br /></td></tr>
<tr class="separator:gab2eb62fdd3d9771b56cc73873b1b2881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf880c90eea69c51c76d413eed5b9914"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaaf880c90eea69c51c76d413eed5b9914">DSPICFGCacheEnable</a> (uint32_t baseAddr, uint32_t cacheType, uint32_t size)</td></tr>
<tr class="memdesc:gaaf880c90eea69c51c76d413eed5b9914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable specified cache.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaaf880c90eea69c51c76d413eed5b9914">More...</a><br /></td></tr>
<tr class="separator:gaaf880c90eea69c51c76d413eed5b9914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a9f82f92729c925613bb2f60505462"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga15a9f82f92729c925613bb2f60505462">DSPICFGCacheWriteBackAll</a> (uint32_t baseAddr, uint32_t cacheType)</td></tr>
<tr class="memdesc:ga15a9f82f92729c925613bb2f60505462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-back all cache specified by cacheType.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga15a9f82f92729c925613bb2f60505462">More...</a><br /></td></tr>
<tr class="separator:ga15a9f82f92729c925613bb2f60505462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226a0a1c50b9181d92150fa6aa974497"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga226a0a1c50b9181d92150fa6aa974497">DSPICFGCacheInvalidateAll</a> (uint32_t baseAddr, uint32_t cacheType)</td></tr>
<tr class="memdesc:ga226a0a1c50b9181d92150fa6aa974497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all cache specified by cacheType.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga226a0a1c50b9181d92150fa6aa974497">More...</a><br /></td></tr>
<tr class="separator:ga226a0a1c50b9181d92150fa6aa974497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03999b3b0a64c880316c2d32f0c72875"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga03999b3b0a64c880316c2d32f0c72875">DSPICFGCacheWriteBackInvalidateAll</a> (uint32_t baseAddr, uint32_t cacheType)</td></tr>
<tr class="memdesc:ga03999b3b0a64c880316c2d32f0c72875"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-back and invalidate all cache specified by cacheType.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga03999b3b0a64c880316c2d32f0c72875">More...</a><br /></td></tr>
<tr class="separator:ga03999b3b0a64c880316c2d32f0c72875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e2306040a7d7ec88db535380322141"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gab8e2306040a7d7ec88db535380322141">DSPICFGCacheWriteBack</a> (uint32_t baseAddr, uint32_t startAddr, uint32_t numBytes)</td></tr>
<tr class="memdesc:gab8e2306040a7d7ec88db535380322141"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-back all cache as per input range specified by startAddr and numBytes.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gab8e2306040a7d7ec88db535380322141">More...</a><br /></td></tr>
<tr class="separator:gab8e2306040a7d7ec88db535380322141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae7fe91b4f5d9b38c512cda44d32f28"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga1ae7fe91b4f5d9b38c512cda44d32f28">DSPICFGCacheInvalidate</a> (uint32_t baseAddr, uint32_t startAddr, uint32_t numBytes)</td></tr>
<tr class="memdesc:ga1ae7fe91b4f5d9b38c512cda44d32f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all cache as per input range specified by startAddr and numBytes.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga1ae7fe91b4f5d9b38c512cda44d32f28">More...</a><br /></td></tr>
<tr class="separator:ga1ae7fe91b4f5d9b38c512cda44d32f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37039dcf052ebca440398d6d592a389c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga37039dcf052ebca440398d6d592a389c">DSPICFGCacheWriteBackInvalidate</a> (uint32_t baseAddr, uint32_t startAddr, uint32_t numBytes)</td></tr>
<tr class="memdesc:ga37039dcf052ebca440398d6d592a389c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write-back and Invalidate all cache as per input range specified by startAddr and numBytes.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga37039dcf052ebca440398d6d592a389c">More...</a><br /></td></tr>
<tr class="separator:ga37039dcf052ebca440398d6d592a389c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8669cac09f64e5427b080fd18a2b81fd"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga8669cac09f64e5427b080fd18a2b81fd">DSPICFGMemoryProtectionLock</a> (uint32_t baseAddr, uint32_t key0, uint32_t key1, uint32_t key2, uint32_t key3)</td></tr>
<tr class="memdesc:ga8669cac09f64e5427b080fd18a2b81fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock Memory Protection registers for Memory Protection Unit and XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga8669cac09f64e5427b080fd18a2b81fd">More...</a><br /></td></tr>
<tr class="separator:ga8669cac09f64e5427b080fd18a2b81fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf87924bc0d059951ac6d928648cba3ff"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaf87924bc0d059951ac6d928648cba3ff">DSPICFGMemoryProtectionUnlock</a> (uint32_t baseAddr, uint32_t key0, uint32_t key1, uint32_t key2, uint32_t key3)</td></tr>
<tr class="memdesc:gaf87924bc0d059951ac6d928648cba3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock Memory Protection registers for Memory Protection Unit and XMC.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaf87924bc0d059951ac6d928648cba3ff">More...</a><br /></td></tr>
<tr class="separator:gaf87924bc0d059951ac6d928648cba3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf88f9ab828ca5e3f1e94afe542d90201"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaf88f9ab828ca5e3f1e94afe542d90201">DSPICFGClearMdmaErrEvt</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:gaf88f9ab828ca5e3f1e94afe542d90201"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the MDMA Error Event register.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaf88f9ab828ca5e3f1e94afe542d90201">More...</a><br /></td></tr>
<tr class="separator:gaf88f9ab828ca5e3f1e94afe542d90201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffca59cf123321c38258fe902c57676b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaffca59cf123321c38258fe902c57676b">DSPICFGGetL2MPUFaultAddr</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:gaffca59cf123321c38258fe902c57676b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault location as reported by L2 MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaffca59cf123321c38258fe902c57676b">More...</a><br /></td></tr>
<tr class="separator:gaffca59cf123321c38258fe902c57676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24af1f245e67013db1b0fbc9791ed06"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaa24af1f245e67013db1b0fbc9791ed06">DSPICFGGetL2MPUFaultStatus</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:gaa24af1f245e67013db1b0fbc9791ed06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault status as reported by L2 MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaa24af1f245e67013db1b0fbc9791ed06">More...</a><br /></td></tr>
<tr class="separator:gaa24af1f245e67013db1b0fbc9791ed06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4840587ff6a81fa2473a951137b1ea3d"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga4840587ff6a81fa2473a951137b1ea3d">DSPICFGClearL2MPUFaultRegs</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga4840587ff6a81fa2473a951137b1ea3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the fault registers for location and status in the L2 MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga4840587ff6a81fa2473a951137b1ea3d">More...</a><br /></td></tr>
<tr class="separator:ga4840587ff6a81fa2473a951137b1ea3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7472b715dad9379507238a2ff5db4810"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga7472b715dad9379507238a2ff5db4810">DSPICFGGetL1DMPUFaultAddr</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga7472b715dad9379507238a2ff5db4810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault location as reported by L1D MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga7472b715dad9379507238a2ff5db4810">More...</a><br /></td></tr>
<tr class="separator:ga7472b715dad9379507238a2ff5db4810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74a33eb45d932bb0ca657075b7aa0eb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gad74a33eb45d932bb0ca657075b7aa0eb">DSPICFGGetL1DMPUFaultStatus</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:gad74a33eb45d932bb0ca657075b7aa0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault status as reported by L1D MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gad74a33eb45d932bb0ca657075b7aa0eb">More...</a><br /></td></tr>
<tr class="separator:gad74a33eb45d932bb0ca657075b7aa0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga730875797a1ea1f642bba7129d267645"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga730875797a1ea1f642bba7129d267645">DSPICFGClearL1DMPUFaultRegs</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga730875797a1ea1f642bba7129d267645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the fault registers for location and status in the L1D MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga730875797a1ea1f642bba7129d267645">More...</a><br /></td></tr>
<tr class="separator:ga730875797a1ea1f642bba7129d267645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821667809c868ebf1a9f90ad0958454"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga9821667809c868ebf1a9f90ad0958454">DSPICFGGetL1PMPUFaultAddr</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga9821667809c868ebf1a9f90ad0958454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault location as reported by L1P MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga9821667809c868ebf1a9f90ad0958454">More...</a><br /></td></tr>
<tr class="separator:ga9821667809c868ebf1a9f90ad0958454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483de660279c24b2784c7b867d4a2e22"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga483de660279c24b2784c7b867d4a2e22">DSPICFGGetL1PMPUFaultStatus</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:ga483de660279c24b2784c7b867d4a2e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the fault status as reported by L1P MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#ga483de660279c24b2784c7b867d4a2e22">More...</a><br /></td></tr>
<tr class="separator:ga483de660279c24b2784c7b867d4a2e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea4a6a02418a97c2b891ae255405a7e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaaea4a6a02418a97c2b891ae255405a7e">DSPICFGClearL1PMPUFaultRegs</a> (uint32_t baseAddress)</td></tr>
<tr class="memdesc:gaaea4a6a02418a97c2b891ae255405a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the fault registers for location and status in the L1P MPU.  <a href="group___c_s_l___a_r_c_h___c66_x___i_c_f_g.html#gaaea4a6a02418a97c2b891ae255405a7e">More...</a><br /></td></tr>
<tr class="separator:gaaea4a6a02418a97c2b891ae255405a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the implementation of the APIs present in the device abstraction layer file of DSP L1/L2 memory controller. This include APIs for cache usage and DSP memory protection unit usage. This also include related macro definitions. All APIs should be called with interrupts disabled to ensure coherency. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a9d3f026c6e1d5b94df880b57335ec9a5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DSPICFGCacheBlock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>blockPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>byteCnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>barRegOfst</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Common function for all Cache block operations. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the DSP_ICFG instance. (SOC_DSP_ICFG_BASE)</td></tr>
    <tr><td class="paramname">blockPtr</td><td>Starting address on which the cache-operation occurs. </td></tr>
    <tr><td class="paramname">byteCnt</td><td>Specify the range in number of bytes on which cache operation occurs. </td></tr>
    <tr><td class="paramname">barRegOfst</td><td>Block Access register offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Always STW_SOK for success </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
