module xreg(input clk,rst,ldx,input [15:0]indata,output [15:0]outdat);
always@(posedge clk,posedge rst) begin
if (rst) outdata<=16'b0;
else if (ldx) outdata<=indata;
end
endmodule
