<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Flipper Zero Firmware: /Users/astrr/wtf/flipperzero-firmware/firmware/targets/f7/furi_hal/furi_hal_subghz_configs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Flipper Zero Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_2d21308063d3b2f2dd74554ae427596f.html">targets</a></li><li class="navelem"><a class="el" href="dir_1f97ac513b55c3b4fca43ced46ea9f5b.html">f7</a></li><li class="navelem"><a class="el" href="dir_2c130f87baa50ae5c276f1c6ed697153.html">furi_hal</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">furi_hal_subghz_configs.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;cc1101.h&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_ook_270khz_async_regs[][2] = {</div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span>    <span class="comment">// https://e2e.ti.com/support/wireless-connectivity/sub-1-ghz-group/sub-1-ghz/f/sub-1-ghz-forum/382066/cc1101---don-t-know-the-correct-registers-configuration</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span>    <span class="comment">/* GPIO GD0 */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span>    {CC1101_IOCFG0, 0x0D}, <span class="comment">// GD0 as async serial data output/input</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span>    <span class="comment">/* FIFO and internals */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span>    {CC1101_FIFOTHR, 0x47}, <span class="comment">// The only important bit is ADC_RETENTION, FIFO Tx=33 Rx=32</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    <span class="comment">/* Packet engine */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    {CC1101_PKTCTRL0, 0x32}, <span class="comment">// Async, continious, no whitening</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    <span class="comment">/* Frequency Synthesizer Control */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    {CC1101_FSCTRL1, 0x06}, <span class="comment">// IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    <span class="comment">// Modem Configuration</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    {CC1101_MDMCFG0, 0x00}, <span class="comment">// Channel spacing is 25kHz</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    {CC1101_MDMCFG1, 0x00}, <span class="comment">// Channel spacing is 25kHz</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    {CC1101_MDMCFG2, 0x30}, <span class="comment">// Format ASK/OOK, No preamble/sync</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    {CC1101_MDMCFG3, 0x32}, <span class="comment">// Data rate is 3.79372 kBaud</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    {CC1101_MDMCFG4, 0x67}, <span class="comment">// Rx BW filter is 270.833333kHz</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="comment">/* Main Radio Control State Machine */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    {CC1101_MCSM0, 0x18}, <span class="comment">// Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">/* Frequency Offset Compensation Configuration */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    {CC1101_FOCCFG,</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>     0x18}, <span class="comment">// no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <span class="comment">/* Automatic Gain Control */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    {CC1101_AGCCTRL0,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>     0x40}, <span class="comment">// 01 - Low hysteresis, small asymmetric dead zone, medium gain; 00 - 8 samples agc; 00 - Normal AGC, 00 - 4dB boundary</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    {CC1101_AGCCTRL1,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>     0x00}, <span class="comment">// 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    {CC1101_AGCCTRL2, 0x03}, <span class="comment">// 00 - DVGA all; 000 - MAX LNA+LNA2; 011 - MAIN_TARGET 24 dB</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">/* Wake on radio and timeouts control */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    {CC1101_WORCTRL, 0xFB}, <span class="comment">// WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    <span class="comment">/* Frontend configuration */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    {CC1101_FREND0, 0x11}, <span class="comment">// Adjusts current TX LO buffer + high is PATABLE[1]</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    {CC1101_FREND1, 0xB6}, <span class="comment">//</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">/* End  */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    {0, 0},</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>};</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_ook_650khz_async_regs[][2] = {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// https://e2e.ti.com/support/wireless-connectivity/sub-1-ghz-group/sub-1-ghz/f/sub-1-ghz-forum/382066/cc1101---don-t-know-the-correct-registers-configuration</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">/* GPIO GD0 */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    {CC1101_IOCFG0, 0x0D}, <span class="comment">// GD0 as async serial data output/input</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="comment">/* FIFO and internals */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    {CC1101_FIFOTHR, 0x07}, <span class="comment">// The only important bit is ADC_RETENTION</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">/* Packet engine */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    {CC1101_PKTCTRL0, 0x32}, <span class="comment">// Async, continious, no whitening</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    <span class="comment">/* Frequency Synthesizer Control */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    {CC1101_FSCTRL1, 0x06}, <span class="comment">// IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// Modem Configuration</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    {CC1101_MDMCFG0, 0x00}, <span class="comment">// Channel spacing is 25kHz</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    {CC1101_MDMCFG1, 0x00}, <span class="comment">// Channel spacing is 25kHz</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    {CC1101_MDMCFG2, 0x30}, <span class="comment">// Format ASK/OOK, No preamble/sync</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    {CC1101_MDMCFG3, 0x32}, <span class="comment">// Data rate is 3.79372 kBaud</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    {CC1101_MDMCFG4, 0x17}, <span class="comment">// Rx BW filter is 650.000kHz</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="comment">/* Main Radio Control State Machine */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    {CC1101_MCSM0, 0x18}, <span class="comment">// Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">/* Frequency Offset Compensation Configuration */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    {CC1101_FOCCFG,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>     0x18}, <span class="comment">// no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="comment">/* Automatic Gain Control */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="comment">// {CC1101_AGCTRL0,0x40}, // 01 - Low hysteresis, small asymmetric dead zone, medium gain; 00 - 8 samples agc; 00 - Normal AGC, 00 - 4dB boundary</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// {CC1101_AGCTRL1,0x00}, // 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// {CC1101_AGCCTRL2, 0x03}, // 00 - DVGA all; 000 - MAX LNA+LNA2; 011 - MAIN_TARGET 24 dB</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">//MAGN_TARGET for RX filter BW =&lt; 100 kHz is 0x3. For higher RX filter BW&#39;s MAGN_TARGET is 0x7.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    {CC1101_AGCCTRL0,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>     0x91}, <span class="comment">// 10 - Medium hysteresis, medium asymmetric dead zone, medium gain ; 01 - 16 samples agc; 00 - Normal AGC, 01 - 8dB boundary</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    {CC1101_AGCCTRL1,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>     0x0}, <span class="comment">// 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    {CC1101_AGCCTRL2, 0x07}, <span class="comment">// 00 - DVGA all; 000 - MAX LNA+LNA2; 111 - MAIN_TARGET 42 dB</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">/* Wake on radio and timeouts control */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    {CC1101_WORCTRL, 0xFB}, <span class="comment">// WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">/* Frontend configuration */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    {CC1101_FREND0, 0x11}, <span class="comment">// Adjusts current TX LO buffer + high is PATABLE[1]</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    {CC1101_FREND1, 0xB6}, <span class="comment">//</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">/* End  */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    {0, 0},</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>};</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_2fsk_dev2_38khz_async_regs[][2] = {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">/* GPIO GD0 */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    {CC1101_IOCFG0, 0x0D}, <span class="comment">// GD0 as async serial data output/input</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span> </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="comment">/* Frequency Synthesizer Control */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    {CC1101_FSCTRL1, 0x06}, <span class="comment">// IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">/* Packet engine */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    {CC1101_PKTCTRL0, 0x32}, <span class="comment">// Async, continious, no whitening</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    {CC1101_PKTCTRL1, 0x04},</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// // Modem Configuration</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    {CC1101_MDMCFG0, 0x00},</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    {CC1101_MDMCFG1, 0x02},</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    {CC1101_MDMCFG2, 0x04}, <span class="comment">// Format 2-FSK/FM, No preamble/sync, Disable (current optimized)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    {CC1101_MDMCFG3, 0x83}, <span class="comment">// Data rate is 4.79794 kBaud</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    {CC1101_MDMCFG4, 0x67}, <span class="comment">//Rx BW filter is 270.833333 kHz</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    {CC1101_DEVIATN, 0x04}, <span class="comment">//Deviation 2.380371 kHz</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="comment">/* Main Radio Control State Machine */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    {CC1101_MCSM0, 0x18}, <span class="comment">// Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">/* Frequency Offset Compensation Configuration */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    {CC1101_FOCCFG,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>     0x16}, <span class="comment">// no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">/* Automatic Gain Control */</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    {CC1101_AGCCTRL0,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>     0x91}, <span class="comment">//10 - Medium hysteresis, medium asymmetric dead zone, medium gain ; 01 - 16 samples agc; 00 - Normal AGC, 01 - 8dB boundary</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    {CC1101_AGCCTRL1,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>     0x00}, <span class="comment">// 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    {CC1101_AGCCTRL2, 0x07}, <span class="comment">// 00 - DVGA all; 000 - MAX LNA+LNA2; 111 - MAIN_TARGET 42 dB</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="comment">/* Wake on radio and timeouts control */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    {CC1101_WORCTRL, 0xFB}, <span class="comment">// WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">/* Frontend configuration */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    {CC1101_FREND0, 0x10}, <span class="comment">// Adjusts current TX LO buffer</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    {CC1101_FREND1, 0x56},</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="comment">/* End  */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    {0, 0},</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>};</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_2fsk_dev47_6khz_async_regs[][2] = {</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="comment">/* GPIO GD0 */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    {CC1101_IOCFG0, 0x0D}, <span class="comment">// GD0 as async serial data output/input</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="comment">/* Frequency Synthesizer Control */</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    {CC1101_FSCTRL1, 0x06}, <span class="comment">// IF = (26*10^6) / (2^10) * 0x06 = 152343.75Hz</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">/* Packet engine */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    {CC1101_PKTCTRL0, 0x32}, <span class="comment">// Async, continious, no whitening</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    {CC1101_PKTCTRL1, 0x04},</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="comment">// // Modem Configuration</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    {CC1101_MDMCFG0, 0x00},</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    {CC1101_MDMCFG1, 0x02},</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    {CC1101_MDMCFG2, 0x04}, <span class="comment">// Format 2-FSK/FM, No preamble/sync, Disable (current optimized)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    {CC1101_MDMCFG3, 0x83}, <span class="comment">// Data rate is 4.79794 kBaud</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    {CC1101_MDMCFG4, 0x67}, <span class="comment">//Rx BW filter is 270.833333 kHz</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    {CC1101_DEVIATN, 0x47}, <span class="comment">//Deviation 47.60742 kHz</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="comment">/* Main Radio Control State Machine */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    {CC1101_MCSM0, 0x18}, <span class="comment">// Autocalibrate on idle-to-rx/tx, PO_TIMEOUT is 64 cycles(149-155us)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">/* Frequency Offset Compensation Configuration */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    {CC1101_FOCCFG,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>     0x16}, <span class="comment">// no frequency offset compensation, POST_K same as PRE_K, PRE_K is 4K, GATE is off</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="comment">/* Automatic Gain Control */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    {CC1101_AGCCTRL0,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>     0x91}, <span class="comment">//10 - Medium hysteresis, medium asymmetric dead zone, medium gain ; 01 - 16 samples agc; 00 - Normal AGC, 01 - 8dB boundary</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    {CC1101_AGCCTRL1,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>     0x00}, <span class="comment">// 0; 0 - LNA 2 gain is decreased to minimum before decreasing LNA gain; 00 - Relative carrier sense threshold disabled; 0000 - RSSI to MAIN_TARGET</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    {CC1101_AGCCTRL2, 0x07}, <span class="comment">// 00 - DVGA all; 000 - MAX LNA+LNA2; 111 - MAIN_TARGET 42 dB</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">/* Wake on radio and timeouts control */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    {CC1101_WORCTRL, 0xFB}, <span class="comment">// WOR_RES is 2^15 periods (0.91 - 0.94 s) 16.5 - 17.2 hours</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="comment">/* Frontend configuration */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    {CC1101_FREND0, 0x10}, <span class="comment">// Adjusts current TX LO buffer</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    {CC1101_FREND1, 0x56},</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="comment">/* End  */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    {0, 0},</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>};</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_msk_99_97kb_async_regs[][2] = {</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="comment">/* GPIO GD0 */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>    {CC1101_IOCFG0, 0x06},</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    {CC1101_FIFOTHR, 0x07}, <span class="comment">// The only important bit is ADC_RETENTION</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    {CC1101_SYNC1, 0x46},</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    {CC1101_SYNC0, 0x4C},</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    {CC1101_ADDR, 0x00},</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    {CC1101_PKTLEN, 0x00},</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    {CC1101_CHANNR, 0x00},</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    {CC1101_PKTCTRL0, 0x05},</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>    {CC1101_FSCTRL0, 0x23},</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    {CC1101_FSCTRL1, 0x06},</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    {CC1101_MDMCFG0, 0xF8},</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>    {CC1101_MDMCFG1, 0x22},</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>    {CC1101_MDMCFG2, 0x72},</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    {CC1101_MDMCFG3, 0xF8},</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    {CC1101_MDMCFG4, 0x5B},</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    {CC1101_DEVIATN, 0x47},</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>    {CC1101_MCSM0, 0x18},</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>    {CC1101_FOCCFG, 0x16},</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    {CC1101_AGCCTRL0, 0xB2},</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    {CC1101_AGCCTRL1, 0x00},</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    {CC1101_AGCCTRL2, 0xC7},</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    {CC1101_FREND0, 0x10},</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>    {CC1101_FREND1, 0x56},</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>    {CC1101_BSCFG, 0x1C},</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    {CC1101_FSTEST, 0x59},</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>    <span class="comment">/* End  */</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>    {0, 0},</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>};</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_gfsk_9_99kb_async_regs[][2] = {</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    {CC1101_IOCFG0, 0x06}, <span class="comment">//GDO0 Output Pin Configuration</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>    {CC1101_FIFOTHR, 0x47}, <span class="comment">//RX FIFO and TX FIFO Thresholds</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    <span class="comment">//1 : CRC calculation in TX and CRC check in RX enabled,</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <span class="comment">//1 : Variable packet length mode. Packet length configured by the first byte after sync word</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    {CC1101_PKTCTRL0, 0x05},</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    {CC1101_FSCTRL1, 0x06}, <span class="comment">//Frequency Synthesizer Control</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    {CC1101_SYNC1, 0x46},</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    {CC1101_SYNC0, 0x4C},</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    {CC1101_ADDR, 0x00},</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    {CC1101_PKTLEN, 0x00},</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    {CC1101_MDMCFG4, 0xC8}, <span class="comment">//Modem Configuration 9.99</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>    {CC1101_MDMCFG3, 0x93}, <span class="comment">//Modem Configuration</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    {CC1101_MDMCFG2, 0x12}, <span class="comment">// 2: 16/16 sync word bits detected</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>    {CC1101_DEVIATN, 0x34}, <span class="comment">//Deviation = 19.042969</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    {CC1101_MCSM0, 0x18}, <span class="comment">//Main Radio Control State Machine Configuration</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>    {CC1101_FOCCFG, 0x16}, <span class="comment">//Frequency Offset Compensation Configuration</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    {CC1101_AGCCTRL2, 0x43}, <span class="comment">//AGC Control</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    {CC1101_AGCCTRL1, 0x40},</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    {CC1101_AGCCTRL0, 0x91},</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    {CC1101_WORCTRL, 0xFB}, <span class="comment">//Wake On Radio Control</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <span class="comment">/* End  */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>    {0, 0},</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>};</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span> </div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_ook_async_patable[8] = {</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    0x00,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>    0xC0, <span class="comment">// 12dBm 0xC0, 10dBm 0xC5, 7dBm 0xCD, 5dBm 0x86, 0dBm 0x50, -6dBm 0x37, -10dBm 0x26, -15dBm 0x1D, -20dBm 0x17, -30dBm 0x03</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>    0x00,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    0x00,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>    0x00,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>    0x00,</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    0x00,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    0x00};</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_ook_async_patable_au[8] = {</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    0x00,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    0x37, <span class="comment">// 12dBm 0xC0, 10dBm 0xC5, 7dBm 0xCD, 5dBm 0x86, 0dBm 0x50, -6dBm 0x37, -10dBm 0x26, -15dBm 0x1D, -20dBm 0x17, -30dBm 0x03</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>    0x00,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>    0x00,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>    0x00,</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>    0x00,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    0x00,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    0x00};</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_2fsk_async_patable[8] = {</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>    0xC0, <span class="comment">// 10dBm 0xC0, 7dBm 0xC8, 5dBm 0x84, 0dBm 0x60, -10dBm 0x34, -15dBm 0x1D, -20dBm 0x0E, -30dBm 0x12</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>    0x00,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    0x00,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    0x00,</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>    0x00,</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>    0x00,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    0x00,</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>    0x00};</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_msk_async_patable[8] = {</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>    0xC0, <span class="comment">// 10dBm 0xC0, 7dBm 0xC8, 5dBm 0x84, 0dBm 0x60, -10dBm 0x34, -15dBm 0x1D, -20dBm 0x0E, -30dBm 0x12</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    0x00,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>    0x00,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>    0x00,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    0x00,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    0x00,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>    0x00,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    0x00};</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t furi_hal_subghz_preset_gfsk_async_patable[8] = {</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>    0xC0, <span class="comment">// 10dBm 0xC0, 7dBm 0xC8, 5dBm 0x84, 0dBm 0x60, -10dBm 0x34, -15dBm 0x1D, -20dBm 0x0E, -30dBm 0x12</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>    0x00,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>    0x00,</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>    0x00,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    0x00,</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    0x00,</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    0x00,</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    0x00};</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
