#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LCD_LCDPort */
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

/* KBD_COLPins */
KBD_COLPins__0__DM__MASK EQU 0x38
KBD_COLPins__0__DM__SHIFT EQU 3
KBD_COLPins__0__DR EQU CYREG_PRT1_DR
KBD_COLPins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
KBD_COLPins__0__HSIOM_MASK EQU 0x000000F0
KBD_COLPins__0__HSIOM_SHIFT EQU 4
KBD_COLPins__0__INTCFG EQU CYREG_PRT1_INTCFG
KBD_COLPins__0__INTSTAT EQU CYREG_PRT1_INTSTAT
KBD_COLPins__0__MASK EQU 0x02
KBD_COLPins__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
KBD_COLPins__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
KBD_COLPins__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
KBD_COLPins__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
KBD_COLPins__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
KBD_COLPins__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
KBD_COLPins__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
KBD_COLPins__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
KBD_COLPins__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
KBD_COLPins__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
KBD_COLPins__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
KBD_COLPins__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
KBD_COLPins__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
KBD_COLPins__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
KBD_COLPins__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
KBD_COLPins__0__PC EQU CYREG_PRT1_PC
KBD_COLPins__0__PC2 EQU CYREG_PRT1_PC2
KBD_COLPins__0__PORT EQU 1
KBD_COLPins__0__PS EQU CYREG_PRT1_PS
KBD_COLPins__0__SHIFT EQU 1
KBD_COLPins__1__DM__MASK EQU 0x1C0
KBD_COLPins__1__DM__SHIFT EQU 6
KBD_COLPins__1__DR EQU CYREG_PRT1_DR
KBD_COLPins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
KBD_COLPins__1__HSIOM_MASK EQU 0x00000F00
KBD_COLPins__1__HSIOM_SHIFT EQU 8
KBD_COLPins__1__INTCFG EQU CYREG_PRT1_INTCFG
KBD_COLPins__1__INTSTAT EQU CYREG_PRT1_INTSTAT
KBD_COLPins__1__MASK EQU 0x04
KBD_COLPins__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
KBD_COLPins__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
KBD_COLPins__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
KBD_COLPins__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
KBD_COLPins__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
KBD_COLPins__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
KBD_COLPins__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
KBD_COLPins__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
KBD_COLPins__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
KBD_COLPins__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
KBD_COLPins__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
KBD_COLPins__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
KBD_COLPins__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
KBD_COLPins__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
KBD_COLPins__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
KBD_COLPins__1__PC EQU CYREG_PRT1_PC
KBD_COLPins__1__PC2 EQU CYREG_PRT1_PC2
KBD_COLPins__1__PORT EQU 1
KBD_COLPins__1__PS EQU CYREG_PRT1_PS
KBD_COLPins__1__SHIFT EQU 2
KBD_COLPins__2__DM__MASK EQU 0xE00
KBD_COLPins__2__DM__SHIFT EQU 9
KBD_COLPins__2__DR EQU CYREG_PRT1_DR
KBD_COLPins__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
KBD_COLPins__2__HSIOM_MASK EQU 0x0000F000
KBD_COLPins__2__HSIOM_SHIFT EQU 12
KBD_COLPins__2__INTCFG EQU CYREG_PRT1_INTCFG
KBD_COLPins__2__INTSTAT EQU CYREG_PRT1_INTSTAT
KBD_COLPins__2__MASK EQU 0x08
KBD_COLPins__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
KBD_COLPins__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
KBD_COLPins__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
KBD_COLPins__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
KBD_COLPins__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
KBD_COLPins__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
KBD_COLPins__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
KBD_COLPins__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
KBD_COLPins__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
KBD_COLPins__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
KBD_COLPins__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
KBD_COLPins__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
KBD_COLPins__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
KBD_COLPins__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
KBD_COLPins__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
KBD_COLPins__2__PC EQU CYREG_PRT1_PC
KBD_COLPins__2__PC2 EQU CYREG_PRT1_PC2
KBD_COLPins__2__PORT EQU 1
KBD_COLPins__2__PS EQU CYREG_PRT1_PS
KBD_COLPins__2__SHIFT EQU 3
KBD_COLPins__DR EQU CYREG_PRT1_DR
KBD_COLPins__INTCFG EQU CYREG_PRT1_INTCFG
KBD_COLPins__INTSTAT EQU CYREG_PRT1_INTSTAT
KBD_COLPins__MASK EQU 0x0E
KBD_COLPins__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
KBD_COLPins__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
KBD_COLPins__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
KBD_COLPins__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
KBD_COLPins__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
KBD_COLPins__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
KBD_COLPins__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
KBD_COLPins__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
KBD_COLPins__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
KBD_COLPins__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
KBD_COLPins__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
KBD_COLPins__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
KBD_COLPins__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
KBD_COLPins__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
KBD_COLPins__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
KBD_COLPins__PC EQU CYREG_PRT1_PC
KBD_COLPins__PC2 EQU CYREG_PRT1_PC2
KBD_COLPins__PORT EQU 1
KBD_COLPins__PS EQU CYREG_PRT1_PS
KBD_COLPins__SHIFT EQU 1

/* KBD_ROWPins */
KBD_ROWPins__0__DM__MASK EQU 0x7000
KBD_ROWPins__0__DM__SHIFT EQU 12
KBD_ROWPins__0__DR EQU CYREG_PRT3_DR
KBD_ROWPins__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
KBD_ROWPins__0__HSIOM_MASK EQU 0x000F0000
KBD_ROWPins__0__HSIOM_SHIFT EQU 16
KBD_ROWPins__0__INTCFG EQU CYREG_PRT3_INTCFG
KBD_ROWPins__0__INTSTAT EQU CYREG_PRT3_INTSTAT
KBD_ROWPins__0__MASK EQU 0x10
KBD_ROWPins__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
KBD_ROWPins__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
KBD_ROWPins__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
KBD_ROWPins__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
KBD_ROWPins__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
KBD_ROWPins__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
KBD_ROWPins__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
KBD_ROWPins__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
KBD_ROWPins__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
KBD_ROWPins__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
KBD_ROWPins__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
KBD_ROWPins__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
KBD_ROWPins__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
KBD_ROWPins__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
KBD_ROWPins__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
KBD_ROWPins__0__PC EQU CYREG_PRT3_PC
KBD_ROWPins__0__PC2 EQU CYREG_PRT3_PC2
KBD_ROWPins__0__PORT EQU 3
KBD_ROWPins__0__PS EQU CYREG_PRT3_PS
KBD_ROWPins__0__SHIFT EQU 4
KBD_ROWPins__1__DM__MASK EQU 0x38000
KBD_ROWPins__1__DM__SHIFT EQU 15
KBD_ROWPins__1__DR EQU CYREG_PRT3_DR
KBD_ROWPins__1__HSIOM EQU CYREG_HSIOM_PORT_SEL3
KBD_ROWPins__1__HSIOM_MASK EQU 0x00F00000
KBD_ROWPins__1__HSIOM_SHIFT EQU 20
KBD_ROWPins__1__INTCFG EQU CYREG_PRT3_INTCFG
KBD_ROWPins__1__INTSTAT EQU CYREG_PRT3_INTSTAT
KBD_ROWPins__1__MASK EQU 0x20
KBD_ROWPins__1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
KBD_ROWPins__1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
KBD_ROWPins__1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
KBD_ROWPins__1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
KBD_ROWPins__1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
KBD_ROWPins__1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
KBD_ROWPins__1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
KBD_ROWPins__1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
KBD_ROWPins__1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
KBD_ROWPins__1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
KBD_ROWPins__1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
KBD_ROWPins__1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
KBD_ROWPins__1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
KBD_ROWPins__1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
KBD_ROWPins__1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
KBD_ROWPins__1__PC EQU CYREG_PRT3_PC
KBD_ROWPins__1__PC2 EQU CYREG_PRT3_PC2
KBD_ROWPins__1__PORT EQU 3
KBD_ROWPins__1__PS EQU CYREG_PRT3_PS
KBD_ROWPins__1__SHIFT EQU 5
KBD_ROWPins__2__DM__MASK EQU 0x1C0000
KBD_ROWPins__2__DM__SHIFT EQU 18
KBD_ROWPins__2__DR EQU CYREG_PRT3_DR
KBD_ROWPins__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
KBD_ROWPins__2__HSIOM_MASK EQU 0x0F000000
KBD_ROWPins__2__HSIOM_SHIFT EQU 24
KBD_ROWPins__2__INTCFG EQU CYREG_PRT3_INTCFG
KBD_ROWPins__2__INTSTAT EQU CYREG_PRT3_INTSTAT
KBD_ROWPins__2__MASK EQU 0x40
KBD_ROWPins__2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
KBD_ROWPins__2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
KBD_ROWPins__2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
KBD_ROWPins__2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
KBD_ROWPins__2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
KBD_ROWPins__2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
KBD_ROWPins__2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
KBD_ROWPins__2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
KBD_ROWPins__2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
KBD_ROWPins__2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
KBD_ROWPins__2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
KBD_ROWPins__2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
KBD_ROWPins__2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
KBD_ROWPins__2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
KBD_ROWPins__2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
KBD_ROWPins__2__PC EQU CYREG_PRT3_PC
KBD_ROWPins__2__PC2 EQU CYREG_PRT3_PC2
KBD_ROWPins__2__PORT EQU 3
KBD_ROWPins__2__PS EQU CYREG_PRT3_PS
KBD_ROWPins__2__SHIFT EQU 6
KBD_ROWPins__3__DM__MASK EQU 0xE00000
KBD_ROWPins__3__DM__SHIFT EQU 21
KBD_ROWPins__3__DR EQU CYREG_PRT3_DR
KBD_ROWPins__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
KBD_ROWPins__3__HSIOM_MASK EQU 0xF0000000
KBD_ROWPins__3__HSIOM_SHIFT EQU 28
KBD_ROWPins__3__INTCFG EQU CYREG_PRT3_INTCFG
KBD_ROWPins__3__INTSTAT EQU CYREG_PRT3_INTSTAT
KBD_ROWPins__3__MASK EQU 0x80
KBD_ROWPins__3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
KBD_ROWPins__3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
KBD_ROWPins__3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
KBD_ROWPins__3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
KBD_ROWPins__3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
KBD_ROWPins__3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
KBD_ROWPins__3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
KBD_ROWPins__3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
KBD_ROWPins__3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
KBD_ROWPins__3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
KBD_ROWPins__3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
KBD_ROWPins__3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
KBD_ROWPins__3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
KBD_ROWPins__3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
KBD_ROWPins__3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
KBD_ROWPins__3__PC EQU CYREG_PRT3_PC
KBD_ROWPins__3__PC2 EQU CYREG_PRT3_PC2
KBD_ROWPins__3__PORT EQU 3
KBD_ROWPins__3__PS EQU CYREG_PRT3_PS
KBD_ROWPins__3__SHIFT EQU 7
KBD_ROWPins__DR EQU CYREG_PRT3_DR
KBD_ROWPins__INTCFG EQU CYREG_PRT3_INTCFG
KBD_ROWPins__INTSTAT EQU CYREG_PRT3_INTSTAT
KBD_ROWPins__MASK EQU 0xF0
KBD_ROWPins__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
KBD_ROWPins__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
KBD_ROWPins__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
KBD_ROWPins__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
KBD_ROWPins__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
KBD_ROWPins__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
KBD_ROWPins__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
KBD_ROWPins__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
KBD_ROWPins__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
KBD_ROWPins__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
KBD_ROWPins__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
KBD_ROWPins__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
KBD_ROWPins__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
KBD_ROWPins__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
KBD_ROWPins__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
KBD_ROWPins__PC EQU CYREG_PRT3_PC
KBD_ROWPins__PC2 EQU CYREG_PRT3_PC2
KBD_ROWPins__PORT EQU 3
KBD_ROWPins__PS EQU CYREG_PRT3_PS
KBD_ROWPins__SHIFT EQU 4

/* Debounce_Int */
Debounce_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Debounce_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Debounce_Int__INTC_MASK EQU 0x01
Debounce_Int__INTC_NUMBER EQU 0
Debounce_Int__INTC_PRIOR_MASK EQU 0xC0
Debounce_Int__INTC_PRIOR_NUM EQU 3
Debounce_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Debounce_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Debounce_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Debounce_Timer_TimerUDB */
Debounce_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Debounce_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Debounce_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Debounce_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Debounce_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Debounce_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Debounce_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Debounce_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Debounce_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Debounce_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Debounce_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Debounce_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Debounce_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_00
Debounce_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_00
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A0_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A1_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D0_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D1_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F0_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F1_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Debounce_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A0_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A1_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D0_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D1_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F0_02
Debounce_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F1_02

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
