Mini16-ManyCore

Mini16-CPU ManyCore Implementation

Features:
32bit data/register width processor core
UART interface
VGA interface
33 Cores, 140 MHz / Terasic DE0-CV
171 Cores, 100 MHz / BeMicro-CVA9

16bit data/register width processor core
65 Cores, 140 MHz / Terasic DE0-CV
501 Cores, 100 MHz / BeMicro-CVA9

Documents (Japanese):
http://cellspe.matrix.jp/zerofpga/mini16_manycore.html
