// Generated by CIRCT firtool-1.135.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Sc(
  input          clock,
  input          reset,
  input          io_enable,
  input          io_stageCtrl_s0_fire,
  input          io_stageCtrl_s1_fire,
  input          io_stageCtrl_s2_fire,
  input          io_stageCtrl_t0_fire,
  input  [48:0]  io_startPc_addr,
  input  [48:0]  io_train_startPc_addr,
  input          io_train_branches_0_valid,
  input          io_train_branches_0_bits_taken,
  input  [4:0]   io_train_branches_0_bits_cfiPosition,
  input  [1:0]   io_train_branches_0_bits_attribute_branchType,
  input          io_train_branches_1_valid,
  input          io_train_branches_1_bits_taken,
  input  [4:0]   io_train_branches_1_bits_cfiPosition,
  input  [1:0]   io_train_branches_1_bits_attribute_branchType,
  input          io_train_branches_2_valid,
  input          io_train_branches_2_bits_taken,
  input  [4:0]   io_train_branches_2_bits_cfiPosition,
  input  [1:0]   io_train_branches_2_bits_attribute_branchType,
  input          io_train_branches_3_valid,
  input          io_train_branches_3_bits_taken,
  input  [4:0]   io_train_branches_3_bits_cfiPosition,
  input  [1:0]   io_train_branches_3_bits_attribute_branchType,
  input          io_train_branches_4_valid,
  input          io_train_branches_4_bits_taken,
  input  [4:0]   io_train_branches_4_bits_cfiPosition,
  input  [1:0]   io_train_branches_4_bits_attribute_branchType,
  input          io_train_branches_5_valid,
  input          io_train_branches_5_bits_taken,
  input  [4:0]   io_train_branches_5_bits_cfiPosition,
  input  [1:0]   io_train_branches_5_bits_attribute_branchType,
  input          io_train_branches_6_valid,
  input          io_train_branches_6_bits_taken,
  input  [4:0]   io_train_branches_6_bits_cfiPosition,
  input  [1:0]   io_train_branches_6_bits_attribute_branchType,
  input          io_train_branches_7_valid,
  input          io_train_branches_7_bits_taken,
  input  [4:0]   io_train_branches_7_bits_cfiPosition,
  input  [1:0]   io_train_branches_7_bits_attribute_branchType,
  input  [4:0]   io_train_meta_mbtb_entries_0_0_position,
  input  [4:0]   io_train_meta_mbtb_entries_0_1_position,
  input  [4:0]   io_train_meta_mbtb_entries_0_2_position,
  input  [4:0]   io_train_meta_mbtb_entries_0_3_position,
  input  [4:0]   io_train_meta_mbtb_entries_1_0_position,
  input  [4:0]   io_train_meta_mbtb_entries_1_1_position,
  input  [4:0]   io_train_meta_mbtb_entries_1_2_position,
  input  [4:0]   io_train_meta_mbtb_entries_1_3_position,
  input  [5:0]   io_train_meta_sc_scPathResp_0_0,
  input  [5:0]   io_train_meta_sc_scPathResp_0_1,
  input  [5:0]   io_train_meta_sc_scPathResp_0_2,
  input  [5:0]   io_train_meta_sc_scPathResp_0_3,
  input  [5:0]   io_train_meta_sc_scPathResp_0_4,
  input  [5:0]   io_train_meta_sc_scPathResp_0_5,
  input  [5:0]   io_train_meta_sc_scPathResp_0_6,
  input  [5:0]   io_train_meta_sc_scPathResp_0_7,
  input  [5:0]   io_train_meta_sc_scPathResp_1_0,
  input  [5:0]   io_train_meta_sc_scPathResp_1_1,
  input  [5:0]   io_train_meta_sc_scPathResp_1_2,
  input  [5:0]   io_train_meta_sc_scPathResp_1_3,
  input  [5:0]   io_train_meta_sc_scPathResp_1_4,
  input  [5:0]   io_train_meta_sc_scPathResp_1_5,
  input  [5:0]   io_train_meta_sc_scPathResp_1_6,
  input  [5:0]   io_train_meta_sc_scPathResp_1_7,
  input  [5:0]   io_train_meta_sc_scBiasResp_0,
  input  [5:0]   io_train_meta_sc_scBiasResp_1,
  input  [5:0]   io_train_meta_sc_scBiasResp_2,
  input  [5:0]   io_train_meta_sc_scBiasResp_3,
  input  [5:0]   io_train_meta_sc_scBiasResp_4,
  input  [5:0]   io_train_meta_sc_scBiasResp_5,
  input  [5:0]   io_train_meta_sc_scBiasResp_6,
  input  [5:0]   io_train_meta_sc_scBiasResp_7,
  input  [5:0]   io_train_meta_sc_scBiasResp_8,
  input  [5:0]   io_train_meta_sc_scBiasResp_9,
  input  [5:0]   io_train_meta_sc_scBiasResp_10,
  input  [5:0]   io_train_meta_sc_scBiasResp_11,
  input  [5:0]   io_train_meta_sc_scBiasResp_12,
  input  [5:0]   io_train_meta_sc_scBiasResp_13,
  input  [5:0]   io_train_meta_sc_scBiasResp_14,
  input  [5:0]   io_train_meta_sc_scBiasResp_15,
  input  [5:0]   io_train_meta_sc_scBiasResp_16,
  input  [5:0]   io_train_meta_sc_scBiasResp_17,
  input  [5:0]   io_train_meta_sc_scBiasResp_18,
  input  [5:0]   io_train_meta_sc_scBiasResp_19,
  input  [5:0]   io_train_meta_sc_scBiasResp_20,
  input  [5:0]   io_train_meta_sc_scBiasResp_21,
  input  [5:0]   io_train_meta_sc_scBiasResp_22,
  input  [5:0]   io_train_meta_sc_scBiasResp_23,
  input  [5:0]   io_train_meta_sc_scBiasResp_24,
  input  [5:0]   io_train_meta_sc_scBiasResp_25,
  input  [5:0]   io_train_meta_sc_scBiasResp_26,
  input  [5:0]   io_train_meta_sc_scBiasResp_27,
  input  [5:0]   io_train_meta_sc_scBiasResp_28,
  input  [5:0]   io_train_meta_sc_scBiasResp_29,
  input  [5:0]   io_train_meta_sc_scBiasResp_30,
  input  [5:0]   io_train_meta_sc_scBiasResp_31,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_0,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_1,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_2,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_3,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_4,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_5,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_6,
  input  [1:0]   io_train_meta_sc_scBiasLowerBits_7,
  input          io_train_meta_sc_scCommonHR_valid,
  input  [15:0]  io_train_meta_sc_scCommonHR_ghr,
  input  [7:0]   io_train_meta_sc_scCommonHR_bw,
  input          io_train_meta_sc_scPred_0,
  input          io_train_meta_sc_scPred_1,
  input          io_train_meta_sc_scPred_2,
  input          io_train_meta_sc_scPred_3,
  input          io_train_meta_sc_scPred_4,
  input          io_train_meta_sc_scPred_5,
  input          io_train_meta_sc_scPred_6,
  input          io_train_meta_sc_scPred_7,
  input          io_train_meta_sc_tagePred_0,
  input          io_train_meta_sc_tagePred_1,
  input          io_train_meta_sc_tagePred_2,
  input          io_train_meta_sc_tagePred_3,
  input          io_train_meta_sc_tagePred_4,
  input          io_train_meta_sc_tagePred_5,
  input          io_train_meta_sc_tagePred_6,
  input          io_train_meta_sc_tagePred_7,
  input          io_train_meta_sc_tagePredValid_0,
  input          io_train_meta_sc_tagePredValid_1,
  input          io_train_meta_sc_tagePredValid_2,
  input          io_train_meta_sc_tagePredValid_3,
  input          io_train_meta_sc_tagePredValid_4,
  input          io_train_meta_sc_tagePredValid_5,
  input          io_train_meta_sc_tagePredValid_6,
  input          io_train_meta_sc_tagePredValid_7,
  input          io_train_meta_sc_useScPred_0,
  input          io_train_meta_sc_useScPred_1,
  input          io_train_meta_sc_useScPred_2,
  input          io_train_meta_sc_useScPred_3,
  input          io_train_meta_sc_useScPred_4,
  input          io_train_meta_sc_useScPred_5,
  input          io_train_meta_sc_useScPred_6,
  input          io_train_meta_sc_useScPred_7,
  input          io_train_meta_sc_sumAboveThres_0,
  input          io_train_meta_sc_sumAboveThres_1,
  input          io_train_meta_sc_sumAboveThres_2,
  input          io_train_meta_sc_sumAboveThres_3,
  input          io_train_meta_sc_sumAboveThres_4,
  input          io_train_meta_sc_sumAboveThres_5,
  input          io_train_meta_sc_sumAboveThres_6,
  input          io_train_meta_sc_sumAboveThres_7,
  input          io_train_meta_sc_debug_scPathTakenVec_0,
  input          io_train_meta_sc_debug_scPathTakenVec_1,
  input          io_train_meta_sc_debug_scPathTakenVec_2,
  input          io_train_meta_sc_debug_scPathTakenVec_3,
  input          io_train_meta_sc_debug_scPathTakenVec_4,
  input          io_train_meta_sc_debug_scPathTakenVec_5,
  input          io_train_meta_sc_debug_scPathTakenVec_6,
  input          io_train_meta_sc_debug_scPathTakenVec_7,
  input          io_train_meta_sc_debug_scBiasTakenVec_0,
  input          io_train_meta_sc_debug_scBiasTakenVec_1,
  input          io_train_meta_sc_debug_scBiasTakenVec_2,
  input          io_train_meta_sc_debug_scBiasTakenVec_3,
  input          io_train_meta_sc_debug_scBiasTakenVec_4,
  input          io_train_meta_sc_debug_scBiasTakenVec_5,
  input          io_train_meta_sc_debug_scBiasTakenVec_6,
  input          io_train_meta_sc_debug_scBiasTakenVec_7,
  input  [6:0]   io_train_meta_sc_debug_predPathIdx_0,
  input  [6:0]   io_train_meta_sc_debug_predPathIdx_1,
  input  [6:0]   io_train_meta_sc_debug_predGlobalIdx_0,
  input  [6:0]   io_train_meta_sc_debug_predGlobalIdx_1,
  input  [6:0]   io_train_meta_sc_debug_predBWIdx_0,
  input  [6:0]   io_train_meta_sc_debug_predBWIdx_1,
  input  [6:0]   io_train_meta_sc_debug_predBiasIdx,
  output         io_resetDone,
  input          io_mbtbResult_0_valid,
  input  [4:0]   io_mbtbResult_0_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_0_bits_attribute_branchType,
  input          io_mbtbResult_1_valid,
  input  [4:0]   io_mbtbResult_1_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_1_bits_attribute_branchType,
  input          io_mbtbResult_2_valid,
  input  [4:0]   io_mbtbResult_2_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_2_bits_attribute_branchType,
  input          io_mbtbResult_3_valid,
  input  [4:0]   io_mbtbResult_3_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_3_bits_attribute_branchType,
  input          io_mbtbResult_4_valid,
  input  [4:0]   io_mbtbResult_4_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_4_bits_attribute_branchType,
  input          io_mbtbResult_5_valid,
  input  [4:0]   io_mbtbResult_5_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_5_bits_attribute_branchType,
  input          io_mbtbResult_6_valid,
  input  [4:0]   io_mbtbResult_6_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_6_bits_attribute_branchType,
  input          io_mbtbResult_7_valid,
  input  [4:0]   io_mbtbResult_7_bits_cfiPosition,
  input  [1:0]   io_mbtbResult_7_bits_attribute_branchType,
  input          io_providerTakenCtrs_0_valid,
  input  [2:0]   io_providerTakenCtrs_0_bits_value,
  input          io_providerTakenCtrs_1_valid,
  input  [2:0]   io_providerTakenCtrs_1_bits_value,
  input          io_providerTakenCtrs_2_valid,
  input  [2:0]   io_providerTakenCtrs_2_bits_value,
  input          io_providerTakenCtrs_3_valid,
  input  [2:0]   io_providerTakenCtrs_3_bits_value,
  input          io_providerTakenCtrs_4_valid,
  input  [2:0]   io_providerTakenCtrs_4_bits_value,
  input          io_providerTakenCtrs_5_valid,
  input  [2:0]   io_providerTakenCtrs_5_bits_value,
  input          io_providerTakenCtrs_6_valid,
  input  [2:0]   io_providerTakenCtrs_6_bits_value,
  input          io_providerTakenCtrs_7_valid,
  input  [2:0]   io_providerTakenCtrs_7_bits_value,
  input  [6:0]   io_foldedPathHist_hist_7_foldedHist,
  input  [6:0]   io_foldedPathHist_hist_1_foldedHist,
  input          io_s3_override,
  input          io_commonHR_valid,
  input  [15:0]  io_commonHR_ghr,
  input  [7:0]   io_commonHR_bw,
  input  [6:0]   io_trainFoldedPathHist_hist_7_foldedHist,
  input  [6:0]   io_trainFoldedPathHist_hist_1_foldedHist,
  output         io_scTakenMask_0,
  output         io_scTakenMask_1,
  output         io_scTakenMask_2,
  output         io_scTakenMask_3,
  output         io_scTakenMask_4,
  output         io_scTakenMask_5,
  output         io_scTakenMask_6,
  output         io_scTakenMask_7,
  output         io_scUsed_0,
  output         io_scUsed_1,
  output         io_scUsed_2,
  output         io_scUsed_3,
  output         io_scUsed_4,
  output         io_scUsed_5,
  output         io_scUsed_6,
  output         io_scUsed_7,
  output [5:0]   io_meta_scPathResp_0_0,
  output [5:0]   io_meta_scPathResp_0_1,
  output [5:0]   io_meta_scPathResp_0_2,
  output [5:0]   io_meta_scPathResp_0_3,
  output [5:0]   io_meta_scPathResp_0_4,
  output [5:0]   io_meta_scPathResp_0_5,
  output [5:0]   io_meta_scPathResp_0_6,
  output [5:0]   io_meta_scPathResp_0_7,
  output [5:0]   io_meta_scPathResp_1_0,
  output [5:0]   io_meta_scPathResp_1_1,
  output [5:0]   io_meta_scPathResp_1_2,
  output [5:0]   io_meta_scPathResp_1_3,
  output [5:0]   io_meta_scPathResp_1_4,
  output [5:0]   io_meta_scPathResp_1_5,
  output [5:0]   io_meta_scPathResp_1_6,
  output [5:0]   io_meta_scPathResp_1_7,
  output [5:0]   io_meta_scBiasResp_0,
  output [5:0]   io_meta_scBiasResp_1,
  output [5:0]   io_meta_scBiasResp_2,
  output [5:0]   io_meta_scBiasResp_3,
  output [5:0]   io_meta_scBiasResp_4,
  output [5:0]   io_meta_scBiasResp_5,
  output [5:0]   io_meta_scBiasResp_6,
  output [5:0]   io_meta_scBiasResp_7,
  output [5:0]   io_meta_scBiasResp_8,
  output [5:0]   io_meta_scBiasResp_9,
  output [5:0]   io_meta_scBiasResp_10,
  output [5:0]   io_meta_scBiasResp_11,
  output [5:0]   io_meta_scBiasResp_12,
  output [5:0]   io_meta_scBiasResp_13,
  output [5:0]   io_meta_scBiasResp_14,
  output [5:0]   io_meta_scBiasResp_15,
  output [5:0]   io_meta_scBiasResp_16,
  output [5:0]   io_meta_scBiasResp_17,
  output [5:0]   io_meta_scBiasResp_18,
  output [5:0]   io_meta_scBiasResp_19,
  output [5:0]   io_meta_scBiasResp_20,
  output [5:0]   io_meta_scBiasResp_21,
  output [5:0]   io_meta_scBiasResp_22,
  output [5:0]   io_meta_scBiasResp_23,
  output [5:0]   io_meta_scBiasResp_24,
  output [5:0]   io_meta_scBiasResp_25,
  output [5:0]   io_meta_scBiasResp_26,
  output [5:0]   io_meta_scBiasResp_27,
  output [5:0]   io_meta_scBiasResp_28,
  output [5:0]   io_meta_scBiasResp_29,
  output [5:0]   io_meta_scBiasResp_30,
  output [5:0]   io_meta_scBiasResp_31,
  output [1:0]   io_meta_scBiasLowerBits_0,
  output [1:0]   io_meta_scBiasLowerBits_1,
  output [1:0]   io_meta_scBiasLowerBits_2,
  output [1:0]   io_meta_scBiasLowerBits_3,
  output [1:0]   io_meta_scBiasLowerBits_4,
  output [1:0]   io_meta_scBiasLowerBits_5,
  output [1:0]   io_meta_scBiasLowerBits_6,
  output [1:0]   io_meta_scBiasLowerBits_7,
  output         io_meta_scCommonHR_valid,
  output [15:0]  io_meta_scCommonHR_ghr,
  output [7:0]   io_meta_scCommonHR_bw,
  output         io_meta_scPred_0,
  output         io_meta_scPred_1,
  output         io_meta_scPred_2,
  output         io_meta_scPred_3,
  output         io_meta_scPred_4,
  output         io_meta_scPred_5,
  output         io_meta_scPred_6,
  output         io_meta_scPred_7,
  output         io_meta_tagePred_0,
  output         io_meta_tagePred_1,
  output         io_meta_tagePred_2,
  output         io_meta_tagePred_3,
  output         io_meta_tagePred_4,
  output         io_meta_tagePred_5,
  output         io_meta_tagePred_6,
  output         io_meta_tagePred_7,
  output         io_meta_tagePredValid_0,
  output         io_meta_tagePredValid_1,
  output         io_meta_tagePredValid_2,
  output         io_meta_tagePredValid_3,
  output         io_meta_tagePredValid_4,
  output         io_meta_tagePredValid_5,
  output         io_meta_tagePredValid_6,
  output         io_meta_tagePredValid_7,
  output         io_meta_useScPred_0,
  output         io_meta_useScPred_1,
  output         io_meta_useScPred_2,
  output         io_meta_useScPred_3,
  output         io_meta_useScPred_4,
  output         io_meta_useScPred_5,
  output         io_meta_useScPred_6,
  output         io_meta_useScPred_7,
  output         io_meta_sumAboveThres_0,
  output         io_meta_sumAboveThres_1,
  output         io_meta_sumAboveThres_2,
  output         io_meta_sumAboveThres_3,
  output         io_meta_sumAboveThres_4,
  output         io_meta_sumAboveThres_5,
  output         io_meta_sumAboveThres_6,
  output         io_meta_sumAboveThres_7,
  output         io_meta_debug_scPathTakenVec_0,
  output         io_meta_debug_scPathTakenVec_1,
  output         io_meta_debug_scPathTakenVec_2,
  output         io_meta_debug_scPathTakenVec_3,
  output         io_meta_debug_scPathTakenVec_4,
  output         io_meta_debug_scPathTakenVec_5,
  output         io_meta_debug_scPathTakenVec_6,
  output         io_meta_debug_scPathTakenVec_7,
  output         io_meta_debug_scBiasTakenVec_0,
  output         io_meta_debug_scBiasTakenVec_1,
  output         io_meta_debug_scBiasTakenVec_2,
  output         io_meta_debug_scBiasTakenVec_3,
  output         io_meta_debug_scBiasTakenVec_4,
  output         io_meta_debug_scBiasTakenVec_5,
  output         io_meta_debug_scBiasTakenVec_6,
  output         io_meta_debug_scBiasTakenVec_7,
  output [6:0]   io_meta_debug_predPathIdx_0,
  output [6:0]   io_meta_debug_predPathIdx_1,
  output [6:0]   io_meta_debug_predGlobalIdx_0,
  output [6:0]   io_meta_debug_predGlobalIdx_1,
  output [6:0]   io_meta_debug_predBWIdx_0,
  output [6:0]   io_meta_debug_predBWIdx_1,
  output [6:0]   io_meta_debug_predBiasIdx,
  input  [7:0]   boreChildrenBd_bore_addr,
  input  [7:0]   boreChildrenBd_bore_addr_rd,
  input  [47:0]  boreChildrenBd_bore_wdata,
  input  [7:0]   boreChildrenBd_bore_wmask,
  input          boreChildrenBd_bore_re,
  input          boreChildrenBd_bore_we,
  output [47:0]  boreChildrenBd_bore_rdata,
  input          boreChildrenBd_bore_ack,
  input          boreChildrenBd_bore_selectedOH,
  input  [7:0]   boreChildrenBd_bore_array,
  input  [7:0]   boreChildrenBd_bore_1_addr,
  input  [7:0]   boreChildrenBd_bore_1_addr_rd,
  input  [47:0]  boreChildrenBd_bore_1_wdata,
  input  [7:0]   boreChildrenBd_bore_1_wmask,
  input          boreChildrenBd_bore_1_re,
  input          boreChildrenBd_bore_1_we,
  output [47:0]  boreChildrenBd_bore_1_rdata,
  input          boreChildrenBd_bore_1_ack,
  input          boreChildrenBd_bore_1_selectedOH,
  input  [7:0]   boreChildrenBd_bore_1_array,
  input  [7:0]   boreChildrenBd_bore_2_addr,
  input  [7:0]   boreChildrenBd_bore_2_addr_rd,
  input  [47:0]  boreChildrenBd_bore_2_wdata,
  input  [7:0]   boreChildrenBd_bore_2_wmask,
  input          boreChildrenBd_bore_2_re,
  input          boreChildrenBd_bore_2_we,
  output [47:0]  boreChildrenBd_bore_2_rdata,
  input          boreChildrenBd_bore_2_ack,
  input          boreChildrenBd_bore_2_selectedOH,
  input  [7:0]   boreChildrenBd_bore_2_array,
  input  [7:0]   boreChildrenBd_bore_3_addr,
  input  [7:0]   boreChildrenBd_bore_3_addr_rd,
  input  [47:0]  boreChildrenBd_bore_3_wdata,
  input  [7:0]   boreChildrenBd_bore_3_wmask,
  input          boreChildrenBd_bore_3_re,
  input          boreChildrenBd_bore_3_we,
  output [47:0]  boreChildrenBd_bore_3_rdata,
  input          boreChildrenBd_bore_3_ack,
  input          boreChildrenBd_bore_3_selectedOH,
  input  [7:0]   boreChildrenBd_bore_3_array,
  input  [7:0]   boreChildrenBd_bore_4_addr,
  input  [7:0]   boreChildrenBd_bore_4_addr_rd,
  input  [47:0]  boreChildrenBd_bore_4_wdata,
  input  [7:0]   boreChildrenBd_bore_4_wmask,
  input          boreChildrenBd_bore_4_re,
  input          boreChildrenBd_bore_4_we,
  output [47:0]  boreChildrenBd_bore_4_rdata,
  input          boreChildrenBd_bore_4_ack,
  input          boreChildrenBd_bore_4_selectedOH,
  input  [7:0]   boreChildrenBd_bore_4_array,
  input  [7:0]   boreChildrenBd_bore_5_addr,
  input  [7:0]   boreChildrenBd_bore_5_addr_rd,
  input  [47:0]  boreChildrenBd_bore_5_wdata,
  input  [7:0]   boreChildrenBd_bore_5_wmask,
  input          boreChildrenBd_bore_5_re,
  input          boreChildrenBd_bore_5_we,
  output [47:0]  boreChildrenBd_bore_5_rdata,
  input          boreChildrenBd_bore_5_ack,
  input          boreChildrenBd_bore_5_selectedOH,
  input  [7:0]   boreChildrenBd_bore_5_array,
  input  [7:0]   boreChildrenBd_bore_6_addr,
  input  [7:0]   boreChildrenBd_bore_6_addr_rd,
  input  [47:0]  boreChildrenBd_bore_6_wdata,
  input  [7:0]   boreChildrenBd_bore_6_wmask,
  input          boreChildrenBd_bore_6_re,
  input          boreChildrenBd_bore_6_we,
  output [47:0]  boreChildrenBd_bore_6_rdata,
  input          boreChildrenBd_bore_6_ack,
  input          boreChildrenBd_bore_6_selectedOH,
  input  [7:0]   boreChildrenBd_bore_6_array,
  input  [7:0]   boreChildrenBd_bore_7_addr,
  input  [7:0]   boreChildrenBd_bore_7_addr_rd,
  input  [47:0]  boreChildrenBd_bore_7_wdata,
  input  [7:0]   boreChildrenBd_bore_7_wmask,
  input          boreChildrenBd_bore_7_re,
  input          boreChildrenBd_bore_7_we,
  output [47:0]  boreChildrenBd_bore_7_rdata,
  input          boreChildrenBd_bore_7_ack,
  input          boreChildrenBd_bore_7_selectedOH,
  input  [7:0]   boreChildrenBd_bore_7_array,
  input  [7:0]   boreChildrenBd_bore_8_addr,
  input  [7:0]   boreChildrenBd_bore_8_addr_rd,
  input  [47:0]  boreChildrenBd_bore_8_wdata,
  input  [7:0]   boreChildrenBd_bore_8_wmask,
  input          boreChildrenBd_bore_8_re,
  input          boreChildrenBd_bore_8_we,
  output [47:0]  boreChildrenBd_bore_8_rdata,
  input          boreChildrenBd_bore_8_ack,
  input          boreChildrenBd_bore_8_selectedOH,
  input  [7:0]   boreChildrenBd_bore_8_array,
  input  [7:0]   boreChildrenBd_bore_9_addr,
  input  [7:0]   boreChildrenBd_bore_9_addr_rd,
  input  [47:0]  boreChildrenBd_bore_9_wdata,
  input  [7:0]   boreChildrenBd_bore_9_wmask,
  input          boreChildrenBd_bore_9_re,
  input          boreChildrenBd_bore_9_we,
  output [47:0]  boreChildrenBd_bore_9_rdata,
  input          boreChildrenBd_bore_9_ack,
  input          boreChildrenBd_bore_9_selectedOH,
  input  [7:0]   boreChildrenBd_bore_9_array,
  input  [7:0]   boreChildrenBd_bore_10_addr,
  input  [7:0]   boreChildrenBd_bore_10_addr_rd,
  input  [47:0]  boreChildrenBd_bore_10_wdata,
  input  [7:0]   boreChildrenBd_bore_10_wmask,
  input          boreChildrenBd_bore_10_re,
  input          boreChildrenBd_bore_10_we,
  output [47:0]  boreChildrenBd_bore_10_rdata,
  input          boreChildrenBd_bore_10_ack,
  input          boreChildrenBd_bore_10_selectedOH,
  input  [7:0]   boreChildrenBd_bore_10_array,
  input  [7:0]   boreChildrenBd_bore_11_addr,
  input  [7:0]   boreChildrenBd_bore_11_addr_rd,
  input  [47:0]  boreChildrenBd_bore_11_wdata,
  input  [7:0]   boreChildrenBd_bore_11_wmask,
  input          boreChildrenBd_bore_11_re,
  input          boreChildrenBd_bore_11_we,
  output [47:0]  boreChildrenBd_bore_11_rdata,
  input          boreChildrenBd_bore_11_ack,
  input          boreChildrenBd_bore_11_selectedOH,
  input  [7:0]   boreChildrenBd_bore_11_array,
  input  [7:0]   boreChildrenBd_bore_12_addr,
  input  [7:0]   boreChildrenBd_bore_12_addr_rd,
  input  [191:0] boreChildrenBd_bore_12_wdata,
  input  [31:0]  boreChildrenBd_bore_12_wmask,
  input          boreChildrenBd_bore_12_re,
  input          boreChildrenBd_bore_12_we,
  output [191:0] boreChildrenBd_bore_12_rdata,
  input          boreChildrenBd_bore_12_ack,
  input          boreChildrenBd_bore_12_selectedOH,
  input  [7:0]   boreChildrenBd_bore_12_array,
  input  [7:0]   boreChildrenBd_bore_13_addr,
  input  [7:0]   boreChildrenBd_bore_13_addr_rd,
  input  [191:0] boreChildrenBd_bore_13_wdata,
  input  [31:0]  boreChildrenBd_bore_13_wmask,
  input          boreChildrenBd_bore_13_re,
  input          boreChildrenBd_bore_13_we,
  output [191:0] boreChildrenBd_bore_13_rdata,
  input          boreChildrenBd_bore_13_ack,
  input          boreChildrenBd_bore_13_selectedOH,
  input  [7:0]   boreChildrenBd_bore_13_array,
  input          sigFromSrams_bore_ram_hold,
  input          sigFromSrams_bore_ram_bypass,
  input          sigFromSrams_bore_ram_bp_clken,
  input          sigFromSrams_bore_ram_aux_clk,
  input          sigFromSrams_bore_ram_aux_ckbp,
  input          sigFromSrams_bore_ram_mcp_hold,
  input          sigFromSrams_bore_cgen,
  input          sigFromSrams_bore_1_ram_hold,
  input          sigFromSrams_bore_1_ram_bypass,
  input          sigFromSrams_bore_1_ram_bp_clken,
  input          sigFromSrams_bore_1_ram_aux_clk,
  input          sigFromSrams_bore_1_ram_aux_ckbp,
  input          sigFromSrams_bore_1_ram_mcp_hold,
  input          sigFromSrams_bore_1_cgen,
  input          sigFromSrams_bore_2_ram_hold,
  input          sigFromSrams_bore_2_ram_bypass,
  input          sigFromSrams_bore_2_ram_bp_clken,
  input          sigFromSrams_bore_2_ram_aux_clk,
  input          sigFromSrams_bore_2_ram_aux_ckbp,
  input          sigFromSrams_bore_2_ram_mcp_hold,
  input          sigFromSrams_bore_2_cgen,
  input          sigFromSrams_bore_3_ram_hold,
  input          sigFromSrams_bore_3_ram_bypass,
  input          sigFromSrams_bore_3_ram_bp_clken,
  input          sigFromSrams_bore_3_ram_aux_clk,
  input          sigFromSrams_bore_3_ram_aux_ckbp,
  input          sigFromSrams_bore_3_ram_mcp_hold,
  input          sigFromSrams_bore_3_cgen,
  input          sigFromSrams_bore_4_ram_hold,
  input          sigFromSrams_bore_4_ram_bypass,
  input          sigFromSrams_bore_4_ram_bp_clken,
  input          sigFromSrams_bore_4_ram_aux_clk,
  input          sigFromSrams_bore_4_ram_aux_ckbp,
  input          sigFromSrams_bore_4_ram_mcp_hold,
  input          sigFromSrams_bore_4_cgen,
  input          sigFromSrams_bore_5_ram_hold,
  input          sigFromSrams_bore_5_ram_bypass,
  input          sigFromSrams_bore_5_ram_bp_clken,
  input          sigFromSrams_bore_5_ram_aux_clk,
  input          sigFromSrams_bore_5_ram_aux_ckbp,
  input          sigFromSrams_bore_5_ram_mcp_hold,
  input          sigFromSrams_bore_5_cgen,
  input          sigFromSrams_bore_6_ram_hold,
  input          sigFromSrams_bore_6_ram_bypass,
  input          sigFromSrams_bore_6_ram_bp_clken,
  input          sigFromSrams_bore_6_ram_aux_clk,
  input          sigFromSrams_bore_6_ram_aux_ckbp,
  input          sigFromSrams_bore_6_ram_mcp_hold,
  input          sigFromSrams_bore_6_cgen,
  input          sigFromSrams_bore_7_ram_hold,
  input          sigFromSrams_bore_7_ram_bypass,
  input          sigFromSrams_bore_7_ram_bp_clken,
  input          sigFromSrams_bore_7_ram_aux_clk,
  input          sigFromSrams_bore_7_ram_aux_ckbp,
  input          sigFromSrams_bore_7_ram_mcp_hold,
  input          sigFromSrams_bore_7_cgen,
  input          sigFromSrams_bore_8_ram_hold,
  input          sigFromSrams_bore_8_ram_bypass,
  input          sigFromSrams_bore_8_ram_bp_clken,
  input          sigFromSrams_bore_8_ram_aux_clk,
  input          sigFromSrams_bore_8_ram_aux_ckbp,
  input          sigFromSrams_bore_8_ram_mcp_hold,
  input          sigFromSrams_bore_8_cgen,
  input          sigFromSrams_bore_9_ram_hold,
  input          sigFromSrams_bore_9_ram_bypass,
  input          sigFromSrams_bore_9_ram_bp_clken,
  input          sigFromSrams_bore_9_ram_aux_clk,
  input          sigFromSrams_bore_9_ram_aux_ckbp,
  input          sigFromSrams_bore_9_ram_mcp_hold,
  input          sigFromSrams_bore_9_cgen,
  input          sigFromSrams_bore_10_ram_hold,
  input          sigFromSrams_bore_10_ram_bypass,
  input          sigFromSrams_bore_10_ram_bp_clken,
  input          sigFromSrams_bore_10_ram_aux_clk,
  input          sigFromSrams_bore_10_ram_aux_ckbp,
  input          sigFromSrams_bore_10_ram_mcp_hold,
  input          sigFromSrams_bore_10_cgen,
  input          sigFromSrams_bore_11_ram_hold,
  input          sigFromSrams_bore_11_ram_bypass,
  input          sigFromSrams_bore_11_ram_bp_clken,
  input          sigFromSrams_bore_11_ram_aux_clk,
  input          sigFromSrams_bore_11_ram_aux_ckbp,
  input          sigFromSrams_bore_11_ram_mcp_hold,
  input          sigFromSrams_bore_11_cgen,
  input          sigFromSrams_bore_12_ram_hold,
  input          sigFromSrams_bore_12_ram_bypass,
  input          sigFromSrams_bore_12_ram_bp_clken,
  input          sigFromSrams_bore_12_ram_aux_clk,
  input          sigFromSrams_bore_12_ram_aux_ckbp,
  input          sigFromSrams_bore_12_ram_mcp_hold,
  input          sigFromSrams_bore_12_cgen,
  input          sigFromSrams_bore_13_ram_hold,
  input          sigFromSrams_bore_13_ram_bypass,
  input          sigFromSrams_bore_13_ram_bp_clken,
  input          sigFromSrams_bore_13_ram_aux_clk,
  input          sigFromSrams_bore_13_ram_aux_ckbp,
  input          sigFromSrams_bore_13_ram_mcp_hold,
  input          sigFromSrams_bore_13_cgen
);

  wire [5:0]       newCtr_79_value;
  wire [5:0]       newCtr_78_value;
  wire [5:0]       newCtr_77_value;
  wire [5:0]       newCtr_76_value;
  wire [5:0]       newCtr_75_value;
  wire [5:0]       newCtr_74_value;
  wire [5:0]       newCtr_73_value;
  wire [5:0]       newCtr_72_value;
  wire [5:0]       newCtr_71_value;
  wire [5:0]       newCtr_70_value;
  wire [5:0]       newCtr_69_value;
  wire [5:0]       newCtr_68_value;
  wire [5:0]       newCtr_67_value;
  wire [5:0]       newCtr_66_value;
  wire [5:0]       newCtr_65_value;
  wire [5:0]       newCtr_64_value;
  wire [5:0]       newCtr_63_value;
  wire [5:0]       newCtr_62_value;
  wire [5:0]       newCtr_61_value;
  wire [5:0]       newCtr_60_value;
  wire [5:0]       newCtr_59_value;
  wire [5:0]       newCtr_58_value;
  wire [5:0]       newCtr_57_value;
  wire [5:0]       newCtr_56_value;
  wire [5:0]       newCtr_55_value;
  wire [5:0]       newCtr_54_value;
  wire [5:0]       newCtr_53_value;
  wire [5:0]       newCtr_52_value;
  wire [5:0]       newCtr_51_value;
  wire [5:0]       newCtr_50_value;
  wire [5:0]       newCtr_49_value;
  wire [5:0]       newCtr_48_value;
  wire             t1_branchesScIdxHitVec_7;
  wire             t1_branchesScIdxHitVec_6;
  wire             t1_branchesScIdxHitVec_5;
  wire             t1_branchesScIdxHitVec_4;
  wire             t1_branchesScIdxHitVec_3;
  wire             t1_branchesScIdxHitVec_2;
  wire             t1_branchesScIdxHitVec_1;
  wire             t1_branchesScIdxHitVec_0;
  wire [5:0]       _biasTable_io_resp_0_ctr_value;
  wire [5:0]       _biasTable_io_resp_1_ctr_value;
  wire [5:0]       _biasTable_io_resp_2_ctr_value;
  wire [5:0]       _biasTable_io_resp_3_ctr_value;
  wire [5:0]       _biasTable_io_resp_4_ctr_value;
  wire [5:0]       _biasTable_io_resp_5_ctr_value;
  wire [5:0]       _biasTable_io_resp_6_ctr_value;
  wire [5:0]       _biasTable_io_resp_7_ctr_value;
  wire [5:0]       _biasTable_io_resp_8_ctr_value;
  wire [5:0]       _biasTable_io_resp_9_ctr_value;
  wire [5:0]       _biasTable_io_resp_10_ctr_value;
  wire [5:0]       _biasTable_io_resp_11_ctr_value;
  wire [5:0]       _biasTable_io_resp_12_ctr_value;
  wire [5:0]       _biasTable_io_resp_13_ctr_value;
  wire [5:0]       _biasTable_io_resp_14_ctr_value;
  wire [5:0]       _biasTable_io_resp_15_ctr_value;
  wire [5:0]       _biasTable_io_resp_16_ctr_value;
  wire [5:0]       _biasTable_io_resp_17_ctr_value;
  wire [5:0]       _biasTable_io_resp_18_ctr_value;
  wire [5:0]       _biasTable_io_resp_19_ctr_value;
  wire [5:0]       _biasTable_io_resp_20_ctr_value;
  wire [5:0]       _biasTable_io_resp_21_ctr_value;
  wire [5:0]       _biasTable_io_resp_22_ctr_value;
  wire [5:0]       _biasTable_io_resp_23_ctr_value;
  wire [5:0]       _biasTable_io_resp_24_ctr_value;
  wire [5:0]       _biasTable_io_resp_25_ctr_value;
  wire [5:0]       _biasTable_io_resp_26_ctr_value;
  wire [5:0]       _biasTable_io_resp_27_ctr_value;
  wire [5:0]       _biasTable_io_resp_28_ctr_value;
  wire [5:0]       _biasTable_io_resp_29_ctr_value;
  wire [5:0]       _biasTable_io_resp_30_ctr_value;
  wire [5:0]       _biasTable_io_resp_31_ctr_value;
  wire             _biasTable_io_resetDone;
  wire             _bwTable_1_io_resetDone;
  wire             _bwTable_0_io_resetDone;
  wire             _globalTable_1_io_resetDone;
  wire             _globalTable_0_io_resetDone;
  wire [5:0]       _pathTable_1_io_resp_0_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_1_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_2_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_3_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_4_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_5_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_6_ctr_value;
  wire [5:0]       _pathTable_1_io_resp_7_ctr_value;
  wire             _pathTable_1_io_resetDone;
  wire [5:0]       _pathTable_0_io_resp_0_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_1_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_2_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_3_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_4_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_5_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_6_ctr_value;
  wire [5:0]       _pathTable_0_io_resp_7_ctr_value;
  wire             _pathTable_0_io_resetDone;
  wire             s0_fire = io_stageCtrl_s0_fire & io_enable;
  wire             s2_fire = io_stageCtrl_s2_fire & io_enable;
  reg  [11:0]      scThreshold_0_value;
  reg  [11:0]      scThreshold_1_value;
  reg  [11:0]      scThreshold_2_value;
  reg  [11:0]      scThreshold_3_value;
  reg  [11:0]      scThreshold_4_value;
  reg  [11:0]      scThreshold_5_value;
  reg  [11:0]      scThreshold_6_value;
  reg  [11:0]      scThreshold_7_value;
  reg              resetDone;
  reg              s1_commonHR_valid;
  reg  [15:0]      s1_commonHR_ghr;
  reg  [7:0]       s1_commonHR_bw;
  reg              s2_commonHR_valid;
  reg  [15:0]      s2_commonHR_ghr;
  reg  [7:0]       s2_commonHR_bw;
  wire             s3_override = io_s3_override & io_enable;
  reg  [1:0]       ghrStateReg;
  reg              stage2Ghr_valid;
  reg  [15:0]      stage2Ghr_ghr;
  reg  [7:0]       stage2Ghr_bw;
  reg              stage3Ghr_valid;
  reg  [15:0]      stage3Ghr_ghr;
  reg  [7:0]       stage3Ghr_bw;
  wire             _GEN = s3_override & s2_commonHR_valid;
  wire             _GEN_0 = s0_fire & ~s3_override;
  wire [3:0][7:0]  _GEN_1 =
    {{_GEN_0 ? io_commonHR_bw : s3_override ? s2_commonHR_bw : 8'h0},
     {s0_fire ? stage3Ghr_bw : 8'h0},
     {s0_fire ? stage2Ghr_bw : 8'h0},
     {s3_override ? s2_commonHR_bw : io_commonHR_bw}};
  wire [7:0]       s0_commonHR_bw = _GEN_1[ghrStateReg];
  wire [3:0][15:0] _GEN_2 =
    {{_GEN_0 ? io_commonHR_ghr : s3_override ? s2_commonHR_ghr : 16'h0},
     {s0_fire ? stage3Ghr_ghr : 16'h0},
     {s0_fire ? stage2Ghr_ghr : 16'h0},
     {s3_override ? s2_commonHR_ghr : io_commonHR_ghr}};
  wire [15:0]      s0_commonHR_ghr = _GEN_2[ghrStateReg];
  wire [3:0]       _GEN_3 =
    {{(&ghrStateReg) & (_GEN_0 ? io_commonHR_valid : _GEN)},
     {s0_fire & stage3Ghr_valid},
     {s0_fire & stage2Ghr_valid},
     {s3_override ? _GEN : io_commonHR_valid}};
  wire             s0_commonHR_valid = _GEN_3[ghrStateReg];
  wire [1:0]       s0_bankMask = 2'h1 << io_startPc_addr[3];
  wire [6:0]       s0_pathIdx_0 =
    io_startPc_addr[10:4] ^ io_foldedPathHist_hist_1_foldedHist;
  wire [6:0]       s0_pathIdx_1 =
    io_startPc_addr[10:4] ^ io_foldedPathHist_hist_7_foldedHist;
  reg  [6:0]       s1_pathIdx_0;
  reg  [6:0]       s1_pathIdx_1;
  reg  [6:0]       s2_pathIdx_0;
  reg  [6:0]       s2_pathIdx_1;
  wire [6:0]       s0_globalIdx_0 =
    io_startPc_addr[10:4]
    ^ {s0_commonHR_ghr[6:1], s0_commonHR_ghr[0] ^ s0_commonHR_ghr[7]};
  wire [6:0]       s0_globalIdx_1 =
    io_startPc_addr[10:4] ^ s0_commonHR_ghr[6:0]
    ^ {s0_commonHR_ghr[13:9], s0_commonHR_ghr[8:7] ^ s0_commonHR_ghr[15:14]};
  reg  [6:0]       s1_globalIdx_0;
  reg  [6:0]       s1_globalIdx_1;
  reg  [6:0]       s2_globalIdx_0;
  reg  [6:0]       s2_globalIdx_1;
  reg  [6:0]       s1_biasIdx;
  reg  [6:0]       s2_biasIdx;
  wire [6:0]       s0_bwIdx_0 =
    {io_startPc_addr[10:8], io_startPc_addr[7:4] ^ s0_commonHR_bw[3:0]};
  wire [6:0]       s0_bwIdx_1 =
    io_startPc_addr[10:4] ^ {s0_commonHR_bw[6:1], s0_commonHR_bw[0] ^ s0_commonHR_bw[7]};
  reg  [6:0]       s1_bwIdx_0;
  reg  [6:0]       s1_bwIdx_1;
  reg  [6:0]       s2_bwIdx_0;
  reg  [6:0]       s2_bwIdx_1;
  wire             _bwTable_1_io_req_valid_T_probe = s0_fire & s0_commonHR_valid;
  reg  [5:0]       s2_pathResp_r_ctr_value;
  reg  [5:0]       s2_pathResp_r_1_ctr_value;
  reg  [5:0]       s2_pathResp_r_2_ctr_value;
  reg  [5:0]       s2_pathResp_r_3_ctr_value;
  reg  [5:0]       s2_pathResp_r_4_ctr_value;
  reg  [5:0]       s2_pathResp_r_5_ctr_value;
  reg  [5:0]       s2_pathResp_r_6_ctr_value;
  reg  [5:0]       s2_pathResp_r_7_ctr_value;
  reg  [5:0]       s2_pathResp_r_8_ctr_value;
  reg  [5:0]       s2_pathResp_r_9_ctr_value;
  reg  [5:0]       s2_pathResp_r_10_ctr_value;
  reg  [5:0]       s2_pathResp_r_11_ctr_value;
  reg  [5:0]       s2_pathResp_r_12_ctr_value;
  reg  [5:0]       s2_pathResp_r_13_ctr_value;
  reg  [5:0]       s2_pathResp_r_14_ctr_value;
  reg  [5:0]       s2_pathResp_r_15_ctr_value;
  reg  [5:0]       s2_biasResp_r_ctr_value;
  reg  [5:0]       s2_biasResp_r_1_ctr_value;
  reg  [5:0]       s2_biasResp_r_2_ctr_value;
  reg  [5:0]       s2_biasResp_r_3_ctr_value;
  reg  [5:0]       s2_biasResp_r_4_ctr_value;
  reg  [5:0]       s2_biasResp_r_5_ctr_value;
  reg  [5:0]       s2_biasResp_r_6_ctr_value;
  reg  [5:0]       s2_biasResp_r_7_ctr_value;
  reg  [5:0]       s2_biasResp_r_8_ctr_value;
  reg  [5:0]       s2_biasResp_r_9_ctr_value;
  reg  [5:0]       s2_biasResp_r_10_ctr_value;
  reg  [5:0]       s2_biasResp_r_11_ctr_value;
  reg  [5:0]       s2_biasResp_r_12_ctr_value;
  reg  [5:0]       s2_biasResp_r_13_ctr_value;
  reg  [5:0]       s2_biasResp_r_14_ctr_value;
  reg  [5:0]       s2_biasResp_r_15_ctr_value;
  reg  [5:0]       s2_biasResp_r_16_ctr_value;
  reg  [5:0]       s2_biasResp_r_17_ctr_value;
  reg  [5:0]       s2_biasResp_r_18_ctr_value;
  reg  [5:0]       s2_biasResp_r_19_ctr_value;
  reg  [5:0]       s2_biasResp_r_20_ctr_value;
  reg  [5:0]       s2_biasResp_r_21_ctr_value;
  reg  [5:0]       s2_biasResp_r_22_ctr_value;
  reg  [5:0]       s2_biasResp_r_23_ctr_value;
  reg  [5:0]       s2_biasResp_r_24_ctr_value;
  reg  [5:0]       s2_biasResp_r_25_ctr_value;
  reg  [5:0]       s2_biasResp_r_26_ctr_value;
  reg  [5:0]       s2_biasResp_r_27_ctr_value;
  reg  [5:0]       s2_biasResp_r_28_ctr_value;
  reg  [5:0]       s2_biasResp_r_29_ctr_value;
  reg  [5:0]       s2_biasResp_r_30_ctr_value;
  reg  [5:0]       s2_biasResp_r_31_ctr_value;
  reg  [6:0]       s2_biasPercsum_r;
  reg  [6:0]       s2_biasPercsum_r_1;
  reg  [6:0]       s2_biasPercsum_r_2;
  reg  [6:0]       s2_biasPercsum_r_3;
  reg  [6:0]       s2_biasPercsum_r_4;
  reg  [6:0]       s2_biasPercsum_r_5;
  reg  [6:0]       s2_biasPercsum_r_6;
  reg  [6:0]       s2_biasPercsum_r_7;
  reg  [6:0]       s2_biasPercsum_r_8;
  reg  [6:0]       s2_biasPercsum_r_9;
  reg  [6:0]       s2_biasPercsum_r_10;
  reg  [6:0]       s2_biasPercsum_r_11;
  reg  [6:0]       s2_biasPercsum_r_12;
  reg  [6:0]       s2_biasPercsum_r_13;
  reg  [6:0]       s2_biasPercsum_r_14;
  reg  [6:0]       s2_biasPercsum_r_15;
  reg  [6:0]       s2_biasPercsum_r_16;
  reg  [6:0]       s2_biasPercsum_r_17;
  reg  [6:0]       s2_biasPercsum_r_18;
  reg  [6:0]       s2_biasPercsum_r_19;
  reg  [6:0]       s2_biasPercsum_r_20;
  reg  [6:0]       s2_biasPercsum_r_21;
  reg  [6:0]       s2_biasPercsum_r_22;
  reg  [6:0]       s2_biasPercsum_r_23;
  reg  [6:0]       s2_biasPercsum_r_24;
  reg  [6:0]       s2_biasPercsum_r_25;
  reg  [6:0]       s2_biasPercsum_r_26;
  reg  [6:0]       s2_biasPercsum_r_27;
  reg  [6:0]       s2_biasPercsum_r_28;
  reg  [6:0]       s2_biasPercsum_r_29;
  reg  [6:0]       s2_biasPercsum_r_30;
  reg  [6:0]       s2_biasPercsum_r_31;
  reg  [9:0]       s2_sumPercsum_r;
  wire [9:0]       s2_sumPercsum_0 = s2_sumPercsum_r;
  reg  [9:0]       s2_sumPercsum_r_1;
  wire [9:0]       s2_sumPercsum_1 = s2_sumPercsum_r_1;
  reg  [9:0]       s2_sumPercsum_r_2;
  wire [9:0]       s2_sumPercsum_2 = s2_sumPercsum_r_2;
  reg  [9:0]       s2_sumPercsum_r_3;
  wire [9:0]       s2_sumPercsum_3 = s2_sumPercsum_r_3;
  reg  [9:0]       s2_sumPercsum_r_4;
  wire [9:0]       s2_sumPercsum_4 = s2_sumPercsum_r_4;
  reg  [9:0]       s2_sumPercsum_r_5;
  wire [9:0]       s2_sumPercsum_5 = s2_sumPercsum_r_5;
  reg  [9:0]       s2_sumPercsum_r_6;
  wire [9:0]       s2_sumPercsum_6 = s2_sumPercsum_r_6;
  reg  [9:0]       s2_sumPercsum_r_7;
  wire [9:0]       s2_sumPercsum_7 = s2_sumPercsum_r_7;
  reg  [7:0]       s2_pathPercsum_r;
  reg  [7:0]       s2_pathPercsum_r_1;
  reg  [7:0]       s2_pathPercsum_r_2;
  reg  [7:0]       s2_pathPercsum_r_3;
  reg  [7:0]       s2_pathPercsum_r_4;
  reg  [7:0]       s2_pathPercsum_r_5;
  reg  [7:0]       s2_pathPercsum_r_6;
  reg  [7:0]       s2_pathPercsum_r_7;
  wire             s2_hitMask_0 =
    io_mbtbResult_0_valid & io_mbtbResult_0_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_1 =
    io_mbtbResult_1_valid & io_mbtbResult_1_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_2 =
    io_mbtbResult_2_valid & io_mbtbResult_2_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_3 =
    io_mbtbResult_3_valid & io_mbtbResult_3_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_4 =
    io_mbtbResult_4_valid & io_mbtbResult_4_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_5 =
    io_mbtbResult_5_valid & io_mbtbResult_5_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_6 =
    io_mbtbResult_6_valid & io_mbtbResult_6_bits_attribute_branchType == 2'h1;
  wire             s2_hitMask_7 =
    io_mbtbResult_7_valid & io_mbtbResult_7_bits_attribute_branchType == 2'h1;
  wire             _s2_biasIdxLowBits_T_11 =
    io_providerTakenCtrs_0_valid
    & (io_providerTakenCtrs_0_bits_value[2]
       & io_providerTakenCtrs_0_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_0_bits_value[2])
       & (&(io_providerTakenCtrs_0_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_12 =
    io_providerTakenCtrs_0_valid & io_providerTakenCtrs_0_bits_value[2];
  wire             _s2_biasIdxLowBits_T_25 =
    io_providerTakenCtrs_1_valid
    & (io_providerTakenCtrs_1_bits_value[2]
       & io_providerTakenCtrs_1_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_1_bits_value[2])
       & (&(io_providerTakenCtrs_1_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_26 =
    io_providerTakenCtrs_1_valid & io_providerTakenCtrs_1_bits_value[2];
  wire             _s2_biasIdxLowBits_T_39 =
    io_providerTakenCtrs_2_valid
    & (io_providerTakenCtrs_2_bits_value[2]
       & io_providerTakenCtrs_2_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_2_bits_value[2])
       & (&(io_providerTakenCtrs_2_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_40 =
    io_providerTakenCtrs_2_valid & io_providerTakenCtrs_2_bits_value[2];
  wire             _s2_biasIdxLowBits_T_53 =
    io_providerTakenCtrs_3_valid
    & (io_providerTakenCtrs_3_bits_value[2]
       & io_providerTakenCtrs_3_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_3_bits_value[2])
       & (&(io_providerTakenCtrs_3_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_54 =
    io_providerTakenCtrs_3_valid & io_providerTakenCtrs_3_bits_value[2];
  wire             _s2_biasIdxLowBits_T_67 =
    io_providerTakenCtrs_4_valid
    & (io_providerTakenCtrs_4_bits_value[2]
       & io_providerTakenCtrs_4_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_4_bits_value[2])
       & (&(io_providerTakenCtrs_4_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_68 =
    io_providerTakenCtrs_4_valid & io_providerTakenCtrs_4_bits_value[2];
  wire             _s2_biasIdxLowBits_T_81 =
    io_providerTakenCtrs_5_valid
    & (io_providerTakenCtrs_5_bits_value[2]
       & io_providerTakenCtrs_5_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_5_bits_value[2])
       & (&(io_providerTakenCtrs_5_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_82 =
    io_providerTakenCtrs_5_valid & io_providerTakenCtrs_5_bits_value[2];
  wire             _s2_biasIdxLowBits_T_95 =
    io_providerTakenCtrs_6_valid
    & (io_providerTakenCtrs_6_bits_value[2]
       & io_providerTakenCtrs_6_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_6_bits_value[2])
       & (&(io_providerTakenCtrs_6_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_96 =
    io_providerTakenCtrs_6_valid & io_providerTakenCtrs_6_bits_value[2];
  wire             _s2_biasIdxLowBits_T_109 =
    io_providerTakenCtrs_7_valid
    & (io_providerTakenCtrs_7_bits_value[2]
       & io_providerTakenCtrs_7_bits_value[1:0] == 2'h0
       | ~(io_providerTakenCtrs_7_bits_value[2])
       & (&(io_providerTakenCtrs_7_bits_value[1:0])));
  wire             _s2_biasIdxLowBits_T_110 =
    io_providerTakenCtrs_7_valid & io_providerTakenCtrs_7_bits_value[2];
  wire [31:0][6:0] _GEN_4 =
    {{s2_biasPercsum_r_31},
     {s2_biasPercsum_r_30},
     {s2_biasPercsum_r_29},
     {s2_biasPercsum_r_28},
     {s2_biasPercsum_r_27},
     {s2_biasPercsum_r_26},
     {s2_biasPercsum_r_25},
     {s2_biasPercsum_r_24},
     {s2_biasPercsum_r_23},
     {s2_biasPercsum_r_22},
     {s2_biasPercsum_r_21},
     {s2_biasPercsum_r_20},
     {s2_biasPercsum_r_19},
     {s2_biasPercsum_r_18},
     {s2_biasPercsum_r_17},
     {s2_biasPercsum_r_16},
     {s2_biasPercsum_r_15},
     {s2_biasPercsum_r_14},
     {s2_biasPercsum_r_13},
     {s2_biasPercsum_r_12},
     {s2_biasPercsum_r_11},
     {s2_biasPercsum_r_10},
     {s2_biasPercsum_r_9},
     {s2_biasPercsum_r_8},
     {s2_biasPercsum_r_7},
     {s2_biasPercsum_r_6},
     {s2_biasPercsum_r_5},
     {s2_biasPercsum_r_4},
     {s2_biasPercsum_r_3},
     {s2_biasPercsum_r_2},
     {s2_biasPercsum_r_1},
     {s2_biasPercsum_r}};
  wire [6:0]       _GEN_5 =
    _GEN_4[{io_mbtbResult_0_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_11,
            _s2_biasIdxLowBits_T_12}];
  wire [6:0]       _GEN_6 =
    _GEN_4[{io_mbtbResult_1_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_25,
            _s2_biasIdxLowBits_T_26}];
  wire [6:0]       _GEN_7 =
    _GEN_4[{io_mbtbResult_2_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_39,
            _s2_biasIdxLowBits_T_40}];
  wire [6:0]       _GEN_8 =
    _GEN_4[{io_mbtbResult_3_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_53,
            _s2_biasIdxLowBits_T_54}];
  wire [6:0]       _GEN_9 =
    _GEN_4[{io_mbtbResult_4_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_67,
            _s2_biasIdxLowBits_T_68}];
  wire [6:0]       _GEN_10 =
    _GEN_4[{io_mbtbResult_5_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_81,
            _s2_biasIdxLowBits_T_82}];
  wire [6:0]       _GEN_11 =
    _GEN_4[{io_mbtbResult_6_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_95,
            _s2_biasIdxLowBits_T_96}];
  wire [6:0]       _GEN_12 =
    _GEN_4[{io_mbtbResult_7_bits_cfiPosition[2:0],
            _s2_biasIdxLowBits_T_109,
            _s2_biasIdxLowBits_T_110}];
  wire [7:0][9:0]  _GEN_13 =
    {{s2_sumPercsum_7},
     {s2_sumPercsum_6},
     {s2_sumPercsum_5},
     {s2_sumPercsum_4},
     {s2_sumPercsum_3},
     {s2_sumPercsum_2},
     {s2_sumPercsum_1},
     {s2_sumPercsum_0}};
  wire [9:0]       _GEN_14 = _GEN_13[io_mbtbResult_0_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_0 =
    11'({_GEN_14[9], _GEN_14} + {{4{_GEN_5[6]}}, _GEN_5});
  wire [9:0]       _GEN_15 = _GEN_13[io_mbtbResult_1_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_1 =
    11'({_GEN_15[9], _GEN_15} + {{4{_GEN_6[6]}}, _GEN_6});
  wire [9:0]       _GEN_16 = _GEN_13[io_mbtbResult_2_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_2 =
    11'({_GEN_16[9], _GEN_16} + {{4{_GEN_7[6]}}, _GEN_7});
  wire [9:0]       _GEN_17 = _GEN_13[io_mbtbResult_3_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_3 =
    11'({_GEN_17[9], _GEN_17} + {{4{_GEN_8[6]}}, _GEN_8});
  wire [9:0]       _GEN_18 = _GEN_13[io_mbtbResult_4_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_4 =
    11'({_GEN_18[9], _GEN_18} + {{4{_GEN_9[6]}}, _GEN_9});
  wire [9:0]       _GEN_19 = _GEN_13[io_mbtbResult_5_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_5 =
    11'({_GEN_19[9], _GEN_19} + {{4{_GEN_10[6]}}, _GEN_10});
  wire [9:0]       _GEN_20 = _GEN_13[io_mbtbResult_6_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_6 =
    11'({_GEN_20[9], _GEN_20} + {{4{_GEN_11[6]}}, _GEN_11});
  wire [9:0]       _GEN_21 = _GEN_13[io_mbtbResult_7_bits_cfiPosition[2:0]];
  wire [10:0]      s2_totalPercsum_7 =
    11'({_GEN_21[9], _GEN_21} + {{4{_GEN_12[6]}}, _GEN_12});
  wire             s2_scPred_0 = $signed(s2_totalPercsum_0) > -11'sh1;
  wire             s2_scPred_1 = $signed(s2_totalPercsum_1) > -11'sh1;
  wire             s2_scPred_2 = $signed(s2_totalPercsum_2) > -11'sh1;
  wire             s2_scPred_3 = $signed(s2_totalPercsum_3) > -11'sh1;
  wire             s2_scPred_4 = $signed(s2_totalPercsum_4) > -11'sh1;
  wire             s2_scPred_5 = $signed(s2_totalPercsum_5) > -11'sh1;
  wire             s2_scPred_6 = $signed(s2_totalPercsum_6) > -11'sh1;
  wire             s2_scPred_7 = $signed(s2_totalPercsum_7) > -11'sh1;
  wire             tageConfHigh =
    (&io_providerTakenCtrs_0_bits_value) | ~(|io_providerTakenCtrs_0_bits_value);
  wire             tageConfMid =
    ~((&io_providerTakenCtrs_0_bits_value) | ~(|io_providerTakenCtrs_0_bits_value))
    & ~(io_providerTakenCtrs_0_bits_value[2]
        & io_providerTakenCtrs_0_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_0_bits_value[2])
        & (&(io_providerTakenCtrs_0_bits_value[1:0])));
  wire             tageConfLow =
    io_providerTakenCtrs_0_bits_value[2] & io_providerTakenCtrs_0_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_0_bits_value[2])
    & (&(io_providerTakenCtrs_0_bits_value[1:0]));
  wire             _GEN_22 = s2_hitMask_0 & io_providerTakenCtrs_0_valid;
  wire             _GEN_23 = _GEN_22 & tageConfHigh;
  wire [7:0][8:0]  _GEN_24 =
    {{scThreshold_7_value[11:3]},
     {scThreshold_6_value[11:3]},
     {scThreshold_5_value[11:3]},
     {scThreshold_4_value[11:3]},
     {scThreshold_3_value[11:3]},
     {scThreshold_2_value[11:3]},
     {scThreshold_1_value[11:3]},
     {scThreshold_0_value[11:3]}};
  wire [8:0]       _GEN_25 = _GEN_24[io_mbtbResult_0_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_7 = 9'(9'h0 - {1'h0, _GEN_25[8:1]});
  wire             _GEN_26 = _GEN_22 & tageConfMid;
  wire [7:0]       _conf_T_21 = 8'(8'h0 - {1'h0, _GEN_25[8:2]});
  wire             _GEN_27 = _GEN_22 & tageConfLow;
  wire [6:0]       _conf_T_35 = 7'(7'h0 - {1'h0, _GEN_25[8:3]});
  wire             conf =
    _GEN_23
      ? $signed(s2_totalPercsum_0) > $signed({3'h0, _GEN_25[8:1]})
        & ~(s2_totalPercsum_0[10])
        | $signed(s2_totalPercsum_0) < $signed({{2{_conf_T_7[8]}}, _conf_T_7})
        & s2_totalPercsum_0[10]
      : _GEN_26
          ? $signed(s2_totalPercsum_0) > $signed({4'h0, _GEN_25[8:2]})
            & ~(s2_totalPercsum_0[10])
            | $signed(s2_totalPercsum_0) < $signed({{3{_conf_T_21[7]}}, _conf_T_21})
            & s2_totalPercsum_0[10]
          : _GEN_27
            & ($signed(s2_totalPercsum_0) > $signed({5'h0, _GEN_25[8:3]})
               & ~(s2_totalPercsum_0[10])
               | $signed(s2_totalPercsum_0) < $signed({{4{_conf_T_35[6]}}, _conf_T_35})
               & s2_totalPercsum_0[10]);
  wire             s2_useScPred_0 = (_GEN_23 | _GEN_26 | _GEN_27) & conf;
  wire             tageConfHigh_1 =
    (&io_providerTakenCtrs_1_bits_value) | ~(|io_providerTakenCtrs_1_bits_value);
  wire             tageConfMid_1 =
    ~((&io_providerTakenCtrs_1_bits_value) | ~(|io_providerTakenCtrs_1_bits_value))
    & ~(io_providerTakenCtrs_1_bits_value[2]
        & io_providerTakenCtrs_1_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_1_bits_value[2])
        & (&(io_providerTakenCtrs_1_bits_value[1:0])));
  wire             tageConfLow_1 =
    io_providerTakenCtrs_1_bits_value[2] & io_providerTakenCtrs_1_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_1_bits_value[2])
    & (&(io_providerTakenCtrs_1_bits_value[1:0]));
  wire             _GEN_28 = s2_hitMask_1 & io_providerTakenCtrs_1_valid;
  wire             _GEN_29 = _GEN_28 & tageConfHigh_1;
  wire [8:0]       _GEN_30 = _GEN_24[io_mbtbResult_1_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_49 = 9'(9'h0 - {1'h0, _GEN_30[8:1]});
  wire             _GEN_31 = _GEN_28 & tageConfMid_1;
  wire [7:0]       _conf_T_63 = 8'(8'h0 - {1'h0, _GEN_30[8:2]});
  wire             _GEN_32 = _GEN_28 & tageConfLow_1;
  wire [6:0]       _conf_T_77 = 7'(7'h0 - {1'h0, _GEN_30[8:3]});
  wire             conf_1 =
    _GEN_29
      ? $signed(s2_totalPercsum_1) > $signed({3'h0, _GEN_30[8:1]})
        & ~(s2_totalPercsum_1[10])
        | $signed(s2_totalPercsum_1) < $signed({{2{_conf_T_49[8]}}, _conf_T_49})
        & s2_totalPercsum_1[10]
      : _GEN_31
          ? $signed(s2_totalPercsum_1) > $signed({4'h0, _GEN_30[8:2]})
            & ~(s2_totalPercsum_1[10])
            | $signed(s2_totalPercsum_1) < $signed({{3{_conf_T_63[7]}}, _conf_T_63})
            & s2_totalPercsum_1[10]
          : _GEN_32
            & ($signed(s2_totalPercsum_1) > $signed({5'h0, _GEN_30[8:3]})
               & ~(s2_totalPercsum_1[10])
               | $signed(s2_totalPercsum_1) < $signed({{4{_conf_T_77[6]}}, _conf_T_77})
               & s2_totalPercsum_1[10]);
  wire             s2_useScPred_1 = (_GEN_29 | _GEN_31 | _GEN_32) & conf_1;
  wire             tageConfHigh_2 =
    (&io_providerTakenCtrs_2_bits_value) | ~(|io_providerTakenCtrs_2_bits_value);
  wire             tageConfMid_2 =
    ~((&io_providerTakenCtrs_2_bits_value) | ~(|io_providerTakenCtrs_2_bits_value))
    & ~(io_providerTakenCtrs_2_bits_value[2]
        & io_providerTakenCtrs_2_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_2_bits_value[2])
        & (&(io_providerTakenCtrs_2_bits_value[1:0])));
  wire             tageConfLow_2 =
    io_providerTakenCtrs_2_bits_value[2] & io_providerTakenCtrs_2_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_2_bits_value[2])
    & (&(io_providerTakenCtrs_2_bits_value[1:0]));
  wire             _GEN_33 = s2_hitMask_2 & io_providerTakenCtrs_2_valid;
  wire             _GEN_34 = _GEN_33 & tageConfHigh_2;
  wire [8:0]       _GEN_35 = _GEN_24[io_mbtbResult_2_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_91 = 9'(9'h0 - {1'h0, _GEN_35[8:1]});
  wire             _GEN_36 = _GEN_33 & tageConfMid_2;
  wire [7:0]       _conf_T_105 = 8'(8'h0 - {1'h0, _GEN_35[8:2]});
  wire             _GEN_37 = _GEN_33 & tageConfLow_2;
  wire [6:0]       _conf_T_119 = 7'(7'h0 - {1'h0, _GEN_35[8:3]});
  wire             conf_2 =
    _GEN_34
      ? $signed(s2_totalPercsum_2) > $signed({3'h0, _GEN_35[8:1]})
        & ~(s2_totalPercsum_2[10])
        | $signed(s2_totalPercsum_2) < $signed({{2{_conf_T_91[8]}}, _conf_T_91})
        & s2_totalPercsum_2[10]
      : _GEN_36
          ? $signed(s2_totalPercsum_2) > $signed({4'h0, _GEN_35[8:2]})
            & ~(s2_totalPercsum_2[10])
            | $signed(s2_totalPercsum_2) < $signed({{3{_conf_T_105[7]}}, _conf_T_105})
            & s2_totalPercsum_2[10]
          : _GEN_37
            & ($signed(s2_totalPercsum_2) > $signed({5'h0, _GEN_35[8:3]})
               & ~(s2_totalPercsum_2[10])
               | $signed(s2_totalPercsum_2) < $signed({{4{_conf_T_119[6]}}, _conf_T_119})
               & s2_totalPercsum_2[10]);
  wire             s2_useScPred_2 = (_GEN_34 | _GEN_36 | _GEN_37) & conf_2;
  wire             tageConfHigh_3 =
    (&io_providerTakenCtrs_3_bits_value) | ~(|io_providerTakenCtrs_3_bits_value);
  wire             tageConfMid_3 =
    ~((&io_providerTakenCtrs_3_bits_value) | ~(|io_providerTakenCtrs_3_bits_value))
    & ~(io_providerTakenCtrs_3_bits_value[2]
        & io_providerTakenCtrs_3_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_3_bits_value[2])
        & (&(io_providerTakenCtrs_3_bits_value[1:0])));
  wire             tageConfLow_3 =
    io_providerTakenCtrs_3_bits_value[2] & io_providerTakenCtrs_3_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_3_bits_value[2])
    & (&(io_providerTakenCtrs_3_bits_value[1:0]));
  wire             _GEN_38 = s2_hitMask_3 & io_providerTakenCtrs_3_valid;
  wire             _GEN_39 = _GEN_38 & tageConfHigh_3;
  wire [8:0]       _GEN_40 = _GEN_24[io_mbtbResult_3_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_133 = 9'(9'h0 - {1'h0, _GEN_40[8:1]});
  wire             _GEN_41 = _GEN_38 & tageConfMid_3;
  wire [7:0]       _conf_T_147 = 8'(8'h0 - {1'h0, _GEN_40[8:2]});
  wire             _GEN_42 = _GEN_38 & tageConfLow_3;
  wire [6:0]       _conf_T_161 = 7'(7'h0 - {1'h0, _GEN_40[8:3]});
  wire             conf_3 =
    _GEN_39
      ? $signed(s2_totalPercsum_3) > $signed({3'h0, _GEN_40[8:1]})
        & ~(s2_totalPercsum_3[10])
        | $signed(s2_totalPercsum_3) < $signed({{2{_conf_T_133[8]}}, _conf_T_133})
        & s2_totalPercsum_3[10]
      : _GEN_41
          ? $signed(s2_totalPercsum_3) > $signed({4'h0, _GEN_40[8:2]})
            & ~(s2_totalPercsum_3[10])
            | $signed(s2_totalPercsum_3) < $signed({{3{_conf_T_147[7]}}, _conf_T_147})
            & s2_totalPercsum_3[10]
          : _GEN_42
            & ($signed(s2_totalPercsum_3) > $signed({5'h0, _GEN_40[8:3]})
               & ~(s2_totalPercsum_3[10])
               | $signed(s2_totalPercsum_3) < $signed({{4{_conf_T_161[6]}}, _conf_T_161})
               & s2_totalPercsum_3[10]);
  wire             s2_useScPred_3 = (_GEN_39 | _GEN_41 | _GEN_42) & conf_3;
  wire             tageConfHigh_4 =
    (&io_providerTakenCtrs_4_bits_value) | ~(|io_providerTakenCtrs_4_bits_value);
  wire             tageConfMid_4 =
    ~((&io_providerTakenCtrs_4_bits_value) | ~(|io_providerTakenCtrs_4_bits_value))
    & ~(io_providerTakenCtrs_4_bits_value[2]
        & io_providerTakenCtrs_4_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_4_bits_value[2])
        & (&(io_providerTakenCtrs_4_bits_value[1:0])));
  wire             tageConfLow_4 =
    io_providerTakenCtrs_4_bits_value[2] & io_providerTakenCtrs_4_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_4_bits_value[2])
    & (&(io_providerTakenCtrs_4_bits_value[1:0]));
  wire             _GEN_43 = s2_hitMask_4 & io_providerTakenCtrs_4_valid;
  wire             _GEN_44 = _GEN_43 & tageConfHigh_4;
  wire [8:0]       _GEN_45 = _GEN_24[io_mbtbResult_4_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_175 = 9'(9'h0 - {1'h0, _GEN_45[8:1]});
  wire             _GEN_46 = _GEN_43 & tageConfMid_4;
  wire [7:0]       _conf_T_189 = 8'(8'h0 - {1'h0, _GEN_45[8:2]});
  wire             _GEN_47 = _GEN_43 & tageConfLow_4;
  wire [6:0]       _conf_T_203 = 7'(7'h0 - {1'h0, _GEN_45[8:3]});
  wire             conf_4 =
    _GEN_44
      ? $signed(s2_totalPercsum_4) > $signed({3'h0, _GEN_45[8:1]})
        & ~(s2_totalPercsum_4[10])
        | $signed(s2_totalPercsum_4) < $signed({{2{_conf_T_175[8]}}, _conf_T_175})
        & s2_totalPercsum_4[10]
      : _GEN_46
          ? $signed(s2_totalPercsum_4) > $signed({4'h0, _GEN_45[8:2]})
            & ~(s2_totalPercsum_4[10])
            | $signed(s2_totalPercsum_4) < $signed({{3{_conf_T_189[7]}}, _conf_T_189})
            & s2_totalPercsum_4[10]
          : _GEN_47
            & ($signed(s2_totalPercsum_4) > $signed({5'h0, _GEN_45[8:3]})
               & ~(s2_totalPercsum_4[10])
               | $signed(s2_totalPercsum_4) < $signed({{4{_conf_T_203[6]}}, _conf_T_203})
               & s2_totalPercsum_4[10]);
  wire             s2_useScPred_4 = (_GEN_44 | _GEN_46 | _GEN_47) & conf_4;
  wire             tageConfHigh_5 =
    (&io_providerTakenCtrs_5_bits_value) | ~(|io_providerTakenCtrs_5_bits_value);
  wire             tageConfMid_5 =
    ~((&io_providerTakenCtrs_5_bits_value) | ~(|io_providerTakenCtrs_5_bits_value))
    & ~(io_providerTakenCtrs_5_bits_value[2]
        & io_providerTakenCtrs_5_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_5_bits_value[2])
        & (&(io_providerTakenCtrs_5_bits_value[1:0])));
  wire             tageConfLow_5 =
    io_providerTakenCtrs_5_bits_value[2] & io_providerTakenCtrs_5_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_5_bits_value[2])
    & (&(io_providerTakenCtrs_5_bits_value[1:0]));
  wire             _GEN_48 = s2_hitMask_5 & io_providerTakenCtrs_5_valid;
  wire             _GEN_49 = _GEN_48 & tageConfHigh_5;
  wire [8:0]       _GEN_50 = _GEN_24[io_mbtbResult_5_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_217 = 9'(9'h0 - {1'h0, _GEN_50[8:1]});
  wire             _GEN_51 = _GEN_48 & tageConfMid_5;
  wire [7:0]       _conf_T_231 = 8'(8'h0 - {1'h0, _GEN_50[8:2]});
  wire             _GEN_52 = _GEN_48 & tageConfLow_5;
  wire [6:0]       _conf_T_245 = 7'(7'h0 - {1'h0, _GEN_50[8:3]});
  wire             conf_5 =
    _GEN_49
      ? $signed(s2_totalPercsum_5) > $signed({3'h0, _GEN_50[8:1]})
        & ~(s2_totalPercsum_5[10])
        | $signed(s2_totalPercsum_5) < $signed({{2{_conf_T_217[8]}}, _conf_T_217})
        & s2_totalPercsum_5[10]
      : _GEN_51
          ? $signed(s2_totalPercsum_5) > $signed({4'h0, _GEN_50[8:2]})
            & ~(s2_totalPercsum_5[10])
            | $signed(s2_totalPercsum_5) < $signed({{3{_conf_T_231[7]}}, _conf_T_231})
            & s2_totalPercsum_5[10]
          : _GEN_52
            & ($signed(s2_totalPercsum_5) > $signed({5'h0, _GEN_50[8:3]})
               & ~(s2_totalPercsum_5[10])
               | $signed(s2_totalPercsum_5) < $signed({{4{_conf_T_245[6]}}, _conf_T_245})
               & s2_totalPercsum_5[10]);
  wire             s2_useScPred_5 = (_GEN_49 | _GEN_51 | _GEN_52) & conf_5;
  wire             tageConfHigh_6 =
    (&io_providerTakenCtrs_6_bits_value) | ~(|io_providerTakenCtrs_6_bits_value);
  wire             tageConfMid_6 =
    ~((&io_providerTakenCtrs_6_bits_value) | ~(|io_providerTakenCtrs_6_bits_value))
    & ~(io_providerTakenCtrs_6_bits_value[2]
        & io_providerTakenCtrs_6_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_6_bits_value[2])
        & (&(io_providerTakenCtrs_6_bits_value[1:0])));
  wire             tageConfLow_6 =
    io_providerTakenCtrs_6_bits_value[2] & io_providerTakenCtrs_6_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_6_bits_value[2])
    & (&(io_providerTakenCtrs_6_bits_value[1:0]));
  wire             _GEN_53 = s2_hitMask_6 & io_providerTakenCtrs_6_valid;
  wire             _GEN_54 = _GEN_53 & tageConfHigh_6;
  wire [8:0]       _GEN_55 = _GEN_24[io_mbtbResult_6_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_259 = 9'(9'h0 - {1'h0, _GEN_55[8:1]});
  wire             _GEN_56 = _GEN_53 & tageConfMid_6;
  wire [7:0]       _conf_T_273 = 8'(8'h0 - {1'h0, _GEN_55[8:2]});
  wire             _GEN_57 = _GEN_53 & tageConfLow_6;
  wire [6:0]       _conf_T_287 = 7'(7'h0 - {1'h0, _GEN_55[8:3]});
  wire             conf_6 =
    _GEN_54
      ? $signed(s2_totalPercsum_6) > $signed({3'h0, _GEN_55[8:1]})
        & ~(s2_totalPercsum_6[10])
        | $signed(s2_totalPercsum_6) < $signed({{2{_conf_T_259[8]}}, _conf_T_259})
        & s2_totalPercsum_6[10]
      : _GEN_56
          ? $signed(s2_totalPercsum_6) > $signed({4'h0, _GEN_55[8:2]})
            & ~(s2_totalPercsum_6[10])
            | $signed(s2_totalPercsum_6) < $signed({{3{_conf_T_273[7]}}, _conf_T_273})
            & s2_totalPercsum_6[10]
          : _GEN_57
            & ($signed(s2_totalPercsum_6) > $signed({5'h0, _GEN_55[8:3]})
               & ~(s2_totalPercsum_6[10])
               | $signed(s2_totalPercsum_6) < $signed({{4{_conf_T_287[6]}}, _conf_T_287})
               & s2_totalPercsum_6[10]);
  wire             s2_useScPred_6 = (_GEN_54 | _GEN_56 | _GEN_57) & conf_6;
  wire             tageConfHigh_7 =
    (&io_providerTakenCtrs_7_bits_value) | ~(|io_providerTakenCtrs_7_bits_value);
  wire             tageConfMid_7 =
    ~((&io_providerTakenCtrs_7_bits_value) | ~(|io_providerTakenCtrs_7_bits_value))
    & ~(io_providerTakenCtrs_7_bits_value[2]
        & io_providerTakenCtrs_7_bits_value[1:0] == 2'h0
        | ~(io_providerTakenCtrs_7_bits_value[2])
        & (&(io_providerTakenCtrs_7_bits_value[1:0])));
  wire             tageConfLow_7 =
    io_providerTakenCtrs_7_bits_value[2] & io_providerTakenCtrs_7_bits_value[1:0] == 2'h0
    | ~(io_providerTakenCtrs_7_bits_value[2])
    & (&(io_providerTakenCtrs_7_bits_value[1:0]));
  wire             _GEN_58 = s2_hitMask_7 & io_providerTakenCtrs_7_valid;
  wire             _GEN_59 = _GEN_58 & tageConfHigh_7;
  wire [8:0]       _GEN_60 = _GEN_24[io_mbtbResult_7_bits_cfiPosition[2:0]];
  wire [8:0]       _conf_T_301 = 9'(9'h0 - {1'h0, _GEN_60[8:1]});
  wire             _GEN_61 = _GEN_58 & tageConfMid_7;
  wire [7:0]       _conf_T_315 = 8'(8'h0 - {1'h0, _GEN_60[8:2]});
  wire             _GEN_62 = _GEN_58 & tageConfLow_7;
  wire [6:0]       _conf_T_329 = 7'(7'h0 - {1'h0, _GEN_60[8:3]});
  wire             conf_7 =
    _GEN_59
      ? $signed(s2_totalPercsum_7) > $signed({3'h0, _GEN_60[8:1]})
        & ~(s2_totalPercsum_7[10])
        | $signed(s2_totalPercsum_7) < $signed({{2{_conf_T_301[8]}}, _conf_T_301})
        & s2_totalPercsum_7[10]
      : _GEN_61
          ? $signed(s2_totalPercsum_7) > $signed({4'h0, _GEN_60[8:2]})
            & ~(s2_totalPercsum_7[10])
            | $signed(s2_totalPercsum_7) < $signed({{3{_conf_T_315[7]}}, _conf_T_315})
            & s2_totalPercsum_7[10]
          : _GEN_62
            & ($signed(s2_totalPercsum_7) > $signed({5'h0, _GEN_60[8:3]})
               & ~(s2_totalPercsum_7[10])
               | $signed(s2_totalPercsum_7) < $signed({{4{_conf_T_329[6]}}, _conf_T_329})
               & s2_totalPercsum_7[10]);
  wire             s2_useScPred_7 = (_GEN_59 | _GEN_61 | _GEN_62) & conf_7;
  wire             _GEN_63 = s2_fire & s2_useScPred_0 & ~io_providerTakenCtrs_0_valid;
  wire             _GEN_64 = s2_fire & s2_useScPred_1 & ~io_providerTakenCtrs_1_valid;
  wire             _GEN_65 = s2_fire & s2_useScPred_2 & ~io_providerTakenCtrs_2_valid;
  wire             _GEN_66 = s2_fire & s2_useScPred_3 & ~io_providerTakenCtrs_3_valid;
  wire             _GEN_67 = s2_fire & s2_useScPred_4 & ~io_providerTakenCtrs_4_valid;
  wire             _GEN_68 = s2_fire & s2_useScPred_5 & ~io_providerTakenCtrs_5_valid;
  wire             _GEN_69 = s2_fire & s2_useScPred_6 & ~io_providerTakenCtrs_6_valid;
  wire             _GEN_70 = s2_fire & s2_useScPred_7 & ~io_providerTakenCtrs_7_valid;
  `ifndef SYNTHESIS
    always @(posedge clock) begin
      if (_GEN_63 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_64 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_65 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_66 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_67 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_68 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_69 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
      if (_GEN_70 & ~reset) begin
        if (`ASSERT_VERBOSE_COND_)
          $fwrite(32'h80000002, "Assertion failed at LogUtils.scala:132\n");
        if (`STOP_COND_)
          xs_assert_v2(`__FILE__, `__LINE__);
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [5:0]       r;
  reg  [5:0]       r_1;
  reg  [5:0]       r_2;
  reg  [5:0]       r_3;
  reg  [5:0]       r_4;
  reg  [5:0]       r_5;
  reg  [5:0]       r_6;
  reg  [5:0]       r_7;
  reg  [5:0]       r_8;
  reg  [5:0]       r_9;
  reg  [5:0]       r_10;
  reg  [5:0]       r_11;
  reg  [5:0]       r_12;
  reg  [5:0]       r_13;
  reg  [5:0]       r_14;
  reg  [5:0]       r_15;
  reg  [5:0]       r_48;
  reg  [5:0]       r_49;
  reg  [5:0]       r_50;
  reg  [5:0]       r_51;
  reg  [5:0]       r_52;
  reg  [5:0]       r_53;
  reg  [5:0]       r_54;
  reg  [5:0]       r_55;
  reg  [5:0]       r_56;
  reg  [5:0]       r_57;
  reg  [5:0]       r_58;
  reg  [5:0]       r_59;
  reg  [5:0]       r_60;
  reg  [5:0]       r_61;
  reg  [5:0]       r_62;
  reg  [5:0]       r_63;
  reg  [5:0]       r_64;
  reg  [5:0]       r_65;
  reg  [5:0]       r_66;
  reg  [5:0]       r_67;
  reg  [5:0]       r_68;
  reg  [5:0]       r_69;
  reg  [5:0]       r_70;
  reg  [5:0]       r_71;
  reg  [5:0]       r_72;
  reg  [5:0]       r_73;
  reg  [5:0]       r_74;
  reg  [5:0]       r_75;
  reg  [5:0]       r_76;
  reg  [5:0]       r_77;
  reg  [5:0]       r_78;
  reg  [5:0]       r_79;
  reg  [1:0]       r_80_0;
  reg  [1:0]       r_80_1;
  reg  [1:0]       r_80_2;
  reg  [1:0]       r_80_3;
  reg  [1:0]       r_80_4;
  reg  [1:0]       r_80_5;
  reg  [1:0]       r_80_6;
  reg  [1:0]       r_80_7;
  reg              r_81_0;
  reg              r_81_1;
  reg              r_81_2;
  reg              r_81_3;
  reg              r_81_4;
  reg              r_81_5;
  reg              r_81_6;
  reg              r_81_7;
  reg              io_meta_scCommonHR_r_valid;
  reg  [15:0]      io_meta_scCommonHR_r_ghr;
  reg  [7:0]       io_meta_scCommonHR_r_bw;
  reg              r_82_0;
  reg              r_82_1;
  reg              r_82_2;
  reg              r_82_3;
  reg              r_82_4;
  reg              r_82_5;
  reg              r_82_6;
  reg              r_82_7;
  reg              r_83_0;
  reg              r_83_1;
  reg              r_83_2;
  reg              r_83_3;
  reg              r_83_4;
  reg              r_83_5;
  reg              r_83_6;
  reg              r_83_7;
  reg              r_84_0;
  reg              r_84_1;
  reg              r_84_2;
  reg              r_84_3;
  reg              r_84_4;
  reg              r_84_5;
  reg              r_84_6;
  reg              r_84_7;
  reg              r_85_0;
  reg              r_85_1;
  reg              r_85_2;
  reg              r_85_3;
  reg              r_85_4;
  reg              r_85_5;
  reg              r_85_6;
  reg              r_85_7;
  reg              r_86;
  reg              r_87;
  reg              r_88;
  reg              r_89;
  reg              r_90;
  reg              r_91;
  reg              r_92;
  reg              r_93;
  reg              r_110;
  reg              r_111;
  reg              r_112;
  reg              r_113;
  reg              r_114;
  reg              r_115;
  reg              r_116;
  reg              r_117;
  reg  [6:0]       r_118_0;
  reg  [6:0]       r_118_1;
  reg  [6:0]       r_119_0;
  reg  [6:0]       r_119_1;
  reg  [6:0]       r_120_0;
  reg  [6:0]       r_120_1;
  reg  [6:0]       io_meta_debug_predBiasIdx_r;
  reg              t1_fire;
  reg  [48:0]      t1_train_startPc_addr;
  reg              t1_train_branches_0_valid;
  reg              t1_train_branches_0_bits_taken;
  reg  [4:0]       t1_train_branches_0_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_0_bits_attribute_branchType;
  reg              t1_train_branches_1_valid;
  reg              t1_train_branches_1_bits_taken;
  reg  [4:0]       t1_train_branches_1_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_1_bits_attribute_branchType;
  reg              t1_train_branches_2_valid;
  reg              t1_train_branches_2_bits_taken;
  reg  [4:0]       t1_train_branches_2_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_2_bits_attribute_branchType;
  reg              t1_train_branches_3_valid;
  reg              t1_train_branches_3_bits_taken;
  reg  [4:0]       t1_train_branches_3_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_3_bits_attribute_branchType;
  reg              t1_train_branches_4_valid;
  reg              t1_train_branches_4_bits_taken;
  reg  [4:0]       t1_train_branches_4_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_4_bits_attribute_branchType;
  reg              t1_train_branches_5_valid;
  reg              t1_train_branches_5_bits_taken;
  reg  [4:0]       t1_train_branches_5_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_5_bits_attribute_branchType;
  reg              t1_train_branches_6_valid;
  reg              t1_train_branches_6_bits_taken;
  reg  [4:0]       t1_train_branches_6_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_6_bits_attribute_branchType;
  reg              t1_train_branches_7_valid;
  reg              t1_train_branches_7_bits_taken;
  reg  [4:0]       t1_train_branches_7_bits_cfiPosition;
  reg  [1:0]       t1_train_branches_7_bits_attribute_branchType;
  reg  [4:0]       t1_train_meta_mbtb_entries_0_0_position;
  wire [4:0]       t1_mbtbPosition_0 = t1_train_meta_mbtb_entries_0_0_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_0_1_position;
  wire [4:0]       t1_mbtbPosition_1 = t1_train_meta_mbtb_entries_0_1_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_0_2_position;
  wire [4:0]       t1_mbtbPosition_2 = t1_train_meta_mbtb_entries_0_2_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_0_3_position;
  wire [4:0]       t1_mbtbPosition_3 = t1_train_meta_mbtb_entries_0_3_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_1_0_position;
  wire [4:0]       t1_mbtbPosition_4 = t1_train_meta_mbtb_entries_1_0_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_1_1_position;
  wire [4:0]       t1_mbtbPosition_5 = t1_train_meta_mbtb_entries_1_1_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_1_2_position;
  wire [4:0]       t1_mbtbPosition_6 = t1_train_meta_mbtb_entries_1_2_position;
  reg  [4:0]       t1_train_meta_mbtb_entries_1_3_position;
  wire [4:0]       t1_mbtbPosition_7 = t1_train_meta_mbtb_entries_1_3_position;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_0;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_1;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_2;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_3;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_4;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_5;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_6;
  reg  [5:0]       t1_train_meta_sc_scPathResp_0_7;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_0;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_1;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_2;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_3;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_4;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_5;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_6;
  reg  [5:0]       t1_train_meta_sc_scPathResp_1_7;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_0;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_1;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_2;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_3;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_4;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_5;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_6;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_0_7;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_0;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_1;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_2;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_3;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_4;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_5;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_6;
  reg  [5:0]       t1_train_meta_sc_scGlobalResp_1_7;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_0;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_1;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_2;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_3;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_4;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_5;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_6;
  reg  [5:0]       t1_train_meta_sc_scBWResp_0_7;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_0;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_1;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_2;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_3;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_4;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_5;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_6;
  reg  [5:0]       t1_train_meta_sc_scBWResp_1_7;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_0;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_1;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_2;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_3;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_4;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_5;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_6;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_7;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_8;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_9;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_10;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_11;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_12;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_13;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_14;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_15;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_16;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_17;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_18;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_19;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_20;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_21;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_22;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_23;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_24;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_25;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_26;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_27;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_28;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_29;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_30;
  reg  [5:0]       t1_train_meta_sc_scBiasResp_31;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_0;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_1;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_2;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_3;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_4;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_5;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_6;
  reg  [1:0]       t1_train_meta_sc_scBiasLowerBits_7;
  reg              t1_train_meta_sc_scCommonHR_valid;
  reg  [15:0]      t1_train_meta_sc_scCommonHR_ghr;
  reg  [7:0]       t1_train_meta_sc_scCommonHR_bw;
  reg              t1_train_meta_sc_scPred_0;
  reg              t1_train_meta_sc_scPred_1;
  reg              t1_train_meta_sc_scPred_2;
  reg              t1_train_meta_sc_scPred_3;
  reg              t1_train_meta_sc_scPred_4;
  reg              t1_train_meta_sc_scPred_5;
  reg              t1_train_meta_sc_scPred_6;
  reg              t1_train_meta_sc_scPred_7;
  reg              t1_train_meta_sc_tagePred_0;
  reg              t1_train_meta_sc_tagePred_1;
  reg              t1_train_meta_sc_tagePred_2;
  reg              t1_train_meta_sc_tagePred_3;
  reg              t1_train_meta_sc_tagePred_4;
  reg              t1_train_meta_sc_tagePred_5;
  reg              t1_train_meta_sc_tagePred_6;
  reg              t1_train_meta_sc_tagePred_7;
  reg              t1_train_meta_sc_tagePredValid_0;
  reg              t1_train_meta_sc_tagePredValid_1;
  reg              t1_train_meta_sc_tagePredValid_2;
  reg              t1_train_meta_sc_tagePredValid_3;
  reg              t1_train_meta_sc_tagePredValid_4;
  reg              t1_train_meta_sc_tagePredValid_5;
  reg              t1_train_meta_sc_tagePredValid_6;
  reg              t1_train_meta_sc_tagePredValid_7;
  reg              t1_train_meta_sc_useScPred_0;
  reg              t1_train_meta_sc_useScPred_1;
  reg              t1_train_meta_sc_useScPred_2;
  reg              t1_train_meta_sc_useScPred_3;
  reg              t1_train_meta_sc_useScPred_4;
  reg              t1_train_meta_sc_useScPred_5;
  reg              t1_train_meta_sc_useScPred_6;
  reg              t1_train_meta_sc_useScPred_7;
  reg              t1_train_meta_sc_sumAboveThres_0;
  reg              t1_train_meta_sc_sumAboveThres_1;
  reg              t1_train_meta_sc_sumAboveThres_2;
  reg              t1_train_meta_sc_sumAboveThres_3;
  reg              t1_train_meta_sc_sumAboveThres_4;
  reg              t1_train_meta_sc_sumAboveThres_5;
  reg              t1_train_meta_sc_sumAboveThres_6;
  reg              t1_train_meta_sc_sumAboveThres_7;
  reg              t1_train_meta_sc_debug_scPathTakenVec_0;
  reg              t1_train_meta_sc_debug_scPathTakenVec_1;
  reg              t1_train_meta_sc_debug_scPathTakenVec_2;
  reg              t1_train_meta_sc_debug_scPathTakenVec_3;
  reg              t1_train_meta_sc_debug_scPathTakenVec_4;
  reg              t1_train_meta_sc_debug_scPathTakenVec_5;
  reg              t1_train_meta_sc_debug_scPathTakenVec_6;
  reg              t1_train_meta_sc_debug_scPathTakenVec_7;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_0;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_1;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_2;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_3;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_4;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_5;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_6;
  reg              t1_train_meta_sc_debug_scGlobalTakenVec_7;
  reg              t1_train_meta_sc_debug_scBWTakenVec_0;
  reg              t1_train_meta_sc_debug_scBWTakenVec_1;
  reg              t1_train_meta_sc_debug_scBWTakenVec_2;
  reg              t1_train_meta_sc_debug_scBWTakenVec_3;
  reg              t1_train_meta_sc_debug_scBWTakenVec_4;
  reg              t1_train_meta_sc_debug_scBWTakenVec_5;
  reg              t1_train_meta_sc_debug_scBWTakenVec_6;
  reg              t1_train_meta_sc_debug_scBWTakenVec_7;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_0;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_1;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_2;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_3;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_4;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_5;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_6;
  reg              t1_train_meta_sc_debug_scBiasTakenVec_7;
  reg  [6:0]       t1_train_meta_sc_debug_predPathIdx_0;
  reg  [6:0]       t1_train_meta_sc_debug_predPathIdx_1;
  reg  [6:0]       t1_train_meta_sc_debug_predGlobalIdx_0;
  reg  [6:0]       t1_train_meta_sc_debug_predGlobalIdx_1;
  reg  [6:0]       t1_train_meta_sc_debug_predBWIdx_0;
  reg  [6:0]       t1_train_meta_sc_debug_predBWIdx_1;
  reg  [6:0]       t1_train_meta_sc_debug_predBiasIdx;
  wire [1:0]       t1_bankMask = 2'h1 << t1_train_startPc_addr[3];
  reg  [6:0]       t1_pathSetIdx_r_hist_1_foldedHist;
  wire [6:0]       t1_pathSetIdx_0 =
    t1_train_startPc_addr[10:4] ^ t1_pathSetIdx_r_hist_1_foldedHist;
  reg  [6:0]       t1_pathSetIdx_r_1_hist_7_foldedHist;
  wire [6:0]       t1_pathSetIdx_1 =
    t1_train_startPc_addr[10:4] ^ t1_pathSetIdx_r_1_hist_7_foldedHist;
  wire [6:0]       t1_globalSetIdx_0 =
    t1_train_startPc_addr[10:4]
    ^ {t1_train_meta_sc_scCommonHR_ghr[6:1],
       t1_train_meta_sc_scCommonHR_ghr[0] ^ t1_train_meta_sc_scCommonHR_ghr[7]};
  wire [6:0]       t1_globalSetIdx_1 =
    t1_train_startPc_addr[10:4] ^ t1_train_meta_sc_scCommonHR_ghr[6:0]
    ^ {t1_train_meta_sc_scCommonHR_ghr[13:9],
       t1_train_meta_sc_scCommonHR_ghr[8:7] ^ t1_train_meta_sc_scCommonHR_ghr[15:14]};
  wire [2:0]       t1_branchesWayIdxVec_0 = t1_train_branches_0_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_1 = t1_train_branches_1_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_2 = t1_train_branches_2_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_3 = t1_train_branches_3_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_4 = t1_train_branches_4_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_5 = t1_train_branches_5_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_6 = t1_train_branches_6_bits_cfiPosition[2:0];
  wire [2:0]       t1_branchesWayIdxVec_7 = t1_train_branches_7_bits_cfiPosition[2:0];
  wire             _scTraceVec_0_valid_T =
    t1_train_branches_0_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_0 =
    t1_train_branches_0_valid & _scTraceVec_0_valid_T & t1_fire
    & t1_branchesScIdxHitVec_0;
  wire             _scTraceVec_1_valid_T =
    t1_train_branches_1_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_1 =
    t1_train_branches_1_valid & _scTraceVec_1_valid_T & t1_fire
    & t1_branchesScIdxHitVec_1;
  wire             _scTraceVec_2_valid_T =
    t1_train_branches_2_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_2 =
    t1_train_branches_2_valid & _scTraceVec_2_valid_T & t1_fire
    & t1_branchesScIdxHitVec_2;
  wire             _scTraceVec_3_valid_T =
    t1_train_branches_3_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_3 =
    t1_train_branches_3_valid & _scTraceVec_3_valid_T & t1_fire
    & t1_branchesScIdxHitVec_3;
  wire             _scTraceVec_4_valid_T =
    t1_train_branches_4_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_4 =
    t1_train_branches_4_valid & _scTraceVec_4_valid_T & t1_fire
    & t1_branchesScIdxHitVec_4;
  wire             _scTraceVec_5_valid_T =
    t1_train_branches_5_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_5 =
    t1_train_branches_5_valid & _scTraceVec_5_valid_T & t1_fire
    & t1_branchesScIdxHitVec_5;
  wire             _scTraceVec_6_valid_T =
    t1_train_branches_6_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_6 =
    t1_train_branches_6_valid & _scTraceVec_6_valid_T & t1_fire
    & t1_branchesScIdxHitVec_6;
  wire             _scTraceVec_7_valid_T =
    t1_train_branches_7_bits_attribute_branchType == 2'h1;
  wire             t1_writeValidVec_7 =
    t1_train_branches_7_valid & _scTraceVec_7_valid_T & t1_fire
    & t1_branchesScIdxHitVec_7;
  wire             t1_writeValid =
    t1_writeValidVec_0 | t1_writeValidVec_1 | t1_writeValidVec_2 | t1_writeValidVec_3
    | t1_writeValidVec_4 | t1_writeValidVec_5 | t1_writeValidVec_6 | t1_writeValidVec_7;
  wire             t1_writeTakenVec_0 =
    t1_train_branches_0_valid & t1_train_branches_0_bits_taken & _scTraceVec_0_valid_T;
  wire             t1_writeTakenVec_1 =
    t1_train_branches_1_valid & t1_train_branches_1_bits_taken & _scTraceVec_1_valid_T;
  wire             t1_writeTakenVec_2 =
    t1_train_branches_2_valid & t1_train_branches_2_bits_taken & _scTraceVec_2_valid_T;
  wire             t1_writeTakenVec_3 =
    t1_train_branches_3_valid & t1_train_branches_3_bits_taken & _scTraceVec_3_valid_T;
  wire             t1_writeTakenVec_4 =
    t1_train_branches_4_valid & t1_train_branches_4_bits_taken & _scTraceVec_4_valid_T;
  wire             t1_writeTakenVec_5 =
    t1_train_branches_5_valid & t1_train_branches_5_bits_taken & _scTraceVec_5_valid_T;
  wire             t1_writeTakenVec_6 =
    t1_train_branches_6_valid & t1_train_branches_6_bits_taken & _scTraceVec_6_valid_T;
  wire             t1_writeTakenVec_7 =
    t1_train_branches_7_valid & t1_train_branches_7_bits_taken & _scTraceVec_7_valid_T;
  wire             _GEN_71 =
    t1_train_branches_0_valid & t1_mbtbPosition_7 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_72 =
    t1_train_branches_0_valid & t1_mbtbPosition_6 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_73 =
    t1_train_branches_0_valid & t1_mbtbPosition_5 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_74 =
    t1_train_branches_0_valid & t1_mbtbPosition_4 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_75 =
    t1_train_branches_0_valid & t1_mbtbPosition_3 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_76 =
    t1_train_branches_0_valid & t1_mbtbPosition_2 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_77 =
    t1_train_branches_0_valid & t1_mbtbPosition_1 == t1_train_branches_0_bits_cfiPosition;
  wire             _GEN_78 =
    t1_train_branches_0_valid & t1_mbtbPosition_0 == t1_train_branches_0_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_0 =
    _GEN_78 | _GEN_77 | _GEN_76 | _GEN_75 | _GEN_74 | _GEN_73 | _GEN_72 | _GEN_71;
  wire [2:0]       t1_branchesScIdxVec_0 =
    _GEN_78
      ? 3'h0
      : _GEN_77
          ? 3'h1
          : _GEN_76
              ? 3'h2
              : _GEN_75
                  ? 3'h3
                  : _GEN_74 ? 3'h4 : _GEN_73 ? 3'h5 : _GEN_72 ? 3'h6 : {3{_GEN_71}};
  wire             _GEN_79 =
    t1_train_branches_1_valid & t1_mbtbPosition_7 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_80 =
    t1_train_branches_1_valid & t1_mbtbPosition_6 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_81 =
    t1_train_branches_1_valid & t1_mbtbPosition_5 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_82 =
    t1_train_branches_1_valid & t1_mbtbPosition_4 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_83 =
    t1_train_branches_1_valid & t1_mbtbPosition_3 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_84 =
    t1_train_branches_1_valid & t1_mbtbPosition_2 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_85 =
    t1_train_branches_1_valid & t1_mbtbPosition_1 == t1_train_branches_1_bits_cfiPosition;
  wire             _GEN_86 =
    t1_train_branches_1_valid & t1_mbtbPosition_0 == t1_train_branches_1_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_1 =
    _GEN_86 | _GEN_85 | _GEN_84 | _GEN_83 | _GEN_82 | _GEN_81 | _GEN_80 | _GEN_79;
  wire [2:0]       t1_branchesScIdxVec_1 =
    _GEN_86
      ? 3'h0
      : _GEN_85
          ? 3'h1
          : _GEN_84
              ? 3'h2
              : _GEN_83
                  ? 3'h3
                  : _GEN_82 ? 3'h4 : _GEN_81 ? 3'h5 : _GEN_80 ? 3'h6 : {3{_GEN_79}};
  wire             _GEN_87 =
    t1_train_branches_2_valid & t1_mbtbPosition_7 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_88 =
    t1_train_branches_2_valid & t1_mbtbPosition_6 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_89 =
    t1_train_branches_2_valid & t1_mbtbPosition_5 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_90 =
    t1_train_branches_2_valid & t1_mbtbPosition_4 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_91 =
    t1_train_branches_2_valid & t1_mbtbPosition_3 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_92 =
    t1_train_branches_2_valid & t1_mbtbPosition_2 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_93 =
    t1_train_branches_2_valid & t1_mbtbPosition_1 == t1_train_branches_2_bits_cfiPosition;
  wire             _GEN_94 =
    t1_train_branches_2_valid & t1_mbtbPosition_0 == t1_train_branches_2_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_2 =
    _GEN_94 | _GEN_93 | _GEN_92 | _GEN_91 | _GEN_90 | _GEN_89 | _GEN_88 | _GEN_87;
  wire [2:0]       t1_branchesScIdxVec_2 =
    _GEN_94
      ? 3'h0
      : _GEN_93
          ? 3'h1
          : _GEN_92
              ? 3'h2
              : _GEN_91
                  ? 3'h3
                  : _GEN_90 ? 3'h4 : _GEN_89 ? 3'h5 : _GEN_88 ? 3'h6 : {3{_GEN_87}};
  wire             _GEN_95 =
    t1_train_branches_3_valid & t1_mbtbPosition_7 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_96 =
    t1_train_branches_3_valid & t1_mbtbPosition_6 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_97 =
    t1_train_branches_3_valid & t1_mbtbPosition_5 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_98 =
    t1_train_branches_3_valid & t1_mbtbPosition_4 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_99 =
    t1_train_branches_3_valid & t1_mbtbPosition_3 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_100 =
    t1_train_branches_3_valid & t1_mbtbPosition_2 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_101 =
    t1_train_branches_3_valid & t1_mbtbPosition_1 == t1_train_branches_3_bits_cfiPosition;
  wire             _GEN_102 =
    t1_train_branches_3_valid & t1_mbtbPosition_0 == t1_train_branches_3_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_3 =
    _GEN_102 | _GEN_101 | _GEN_100 | _GEN_99 | _GEN_98 | _GEN_97 | _GEN_96 | _GEN_95;
  wire [2:0]       t1_branchesScIdxVec_3 =
    _GEN_102
      ? 3'h0
      : _GEN_101
          ? 3'h1
          : _GEN_100
              ? 3'h2
              : _GEN_99
                  ? 3'h3
                  : _GEN_98 ? 3'h4 : _GEN_97 ? 3'h5 : _GEN_96 ? 3'h6 : {3{_GEN_95}};
  wire             _GEN_103 =
    t1_train_branches_4_valid & t1_mbtbPosition_7 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_104 =
    t1_train_branches_4_valid & t1_mbtbPosition_6 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_105 =
    t1_train_branches_4_valid & t1_mbtbPosition_5 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_106 =
    t1_train_branches_4_valid & t1_mbtbPosition_4 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_107 =
    t1_train_branches_4_valid & t1_mbtbPosition_3 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_108 =
    t1_train_branches_4_valid & t1_mbtbPosition_2 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_109 =
    t1_train_branches_4_valid & t1_mbtbPosition_1 == t1_train_branches_4_bits_cfiPosition;
  wire             _GEN_110 =
    t1_train_branches_4_valid & t1_mbtbPosition_0 == t1_train_branches_4_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_4 =
    _GEN_110 | _GEN_109 | _GEN_108 | _GEN_107 | _GEN_106 | _GEN_105 | _GEN_104 | _GEN_103;
  wire [2:0]       t1_branchesScIdxVec_4 =
    _GEN_110
      ? 3'h0
      : _GEN_109
          ? 3'h1
          : _GEN_108
              ? 3'h2
              : _GEN_107
                  ? 3'h3
                  : _GEN_106 ? 3'h4 : _GEN_105 ? 3'h5 : _GEN_104 ? 3'h6 : {3{_GEN_103}};
  wire             _GEN_111 =
    t1_train_branches_5_valid & t1_mbtbPosition_7 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_112 =
    t1_train_branches_5_valid & t1_mbtbPosition_6 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_113 =
    t1_train_branches_5_valid & t1_mbtbPosition_5 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_114 =
    t1_train_branches_5_valid & t1_mbtbPosition_4 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_115 =
    t1_train_branches_5_valid & t1_mbtbPosition_3 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_116 =
    t1_train_branches_5_valid & t1_mbtbPosition_2 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_117 =
    t1_train_branches_5_valid & t1_mbtbPosition_1 == t1_train_branches_5_bits_cfiPosition;
  wire             _GEN_118 =
    t1_train_branches_5_valid & t1_mbtbPosition_0 == t1_train_branches_5_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_5 =
    _GEN_118 | _GEN_117 | _GEN_116 | _GEN_115 | _GEN_114 | _GEN_113 | _GEN_112 | _GEN_111;
  wire [2:0]       t1_branchesScIdxVec_5 =
    _GEN_118
      ? 3'h0
      : _GEN_117
          ? 3'h1
          : _GEN_116
              ? 3'h2
              : _GEN_115
                  ? 3'h3
                  : _GEN_114 ? 3'h4 : _GEN_113 ? 3'h5 : _GEN_112 ? 3'h6 : {3{_GEN_111}};
  wire             _GEN_119 =
    t1_train_branches_6_valid & t1_mbtbPosition_7 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_120 =
    t1_train_branches_6_valid & t1_mbtbPosition_6 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_121 =
    t1_train_branches_6_valid & t1_mbtbPosition_5 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_122 =
    t1_train_branches_6_valid & t1_mbtbPosition_4 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_123 =
    t1_train_branches_6_valid & t1_mbtbPosition_3 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_124 =
    t1_train_branches_6_valid & t1_mbtbPosition_2 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_125 =
    t1_train_branches_6_valid & t1_mbtbPosition_1 == t1_train_branches_6_bits_cfiPosition;
  wire             _GEN_126 =
    t1_train_branches_6_valid & t1_mbtbPosition_0 == t1_train_branches_6_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_6 =
    _GEN_126 | _GEN_125 | _GEN_124 | _GEN_123 | _GEN_122 | _GEN_121 | _GEN_120 | _GEN_119;
  wire [2:0]       t1_branchesScIdxVec_6 =
    _GEN_126
      ? 3'h0
      : _GEN_125
          ? 3'h1
          : _GEN_124
              ? 3'h2
              : _GEN_123
                  ? 3'h3
                  : _GEN_122 ? 3'h4 : _GEN_121 ? 3'h5 : _GEN_120 ? 3'h6 : {3{_GEN_119}};
  wire             _GEN_127 =
    t1_train_branches_7_valid & t1_mbtbPosition_7 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_128 =
    t1_train_branches_7_valid & t1_mbtbPosition_6 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_129 =
    t1_train_branches_7_valid & t1_mbtbPosition_5 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_130 =
    t1_train_branches_7_valid & t1_mbtbPosition_4 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_131 =
    t1_train_branches_7_valid & t1_mbtbPosition_3 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_132 =
    t1_train_branches_7_valid & t1_mbtbPosition_2 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_133 =
    t1_train_branches_7_valid & t1_mbtbPosition_1 == t1_train_branches_7_bits_cfiPosition;
  wire             _GEN_134 =
    t1_train_branches_7_valid & t1_mbtbPosition_0 == t1_train_branches_7_bits_cfiPosition;
  assign t1_branchesScIdxHitVec_7 =
    _GEN_134 | _GEN_133 | _GEN_132 | _GEN_131 | _GEN_130 | _GEN_129 | _GEN_128 | _GEN_127;
  wire [2:0]       t1_branchesScIdxVec_7 =
    _GEN_134
      ? 3'h0
      : _GEN_133
          ? 3'h1
          : _GEN_132
              ? 3'h2
              : _GEN_131
                  ? 3'h3
                  : _GEN_130 ? 3'h4 : _GEN_129 ? 3'h5 : _GEN_128 ? 3'h6 : {3{_GEN_127}};
  wire [7:0]       _GEN_135 =
    {{t1_train_meta_sc_scPred_7},
     {t1_train_meta_sc_scPred_6},
     {t1_train_meta_sc_scPred_5},
     {t1_train_meta_sc_scPred_4},
     {t1_train_meta_sc_scPred_3},
     {t1_train_meta_sc_scPred_2},
     {t1_train_meta_sc_scPred_1},
     {t1_train_meta_sc_scPred_0}};
  wire             t1_writeThresVec_updated_scWrong =
    t1_writeTakenVec_0 != _GEN_135[t1_branchesScIdxVec_0];
  wire [7:0]       _GEN_136 =
    {{t1_train_meta_sc_tagePredValid_7},
     {t1_train_meta_sc_tagePredValid_6},
     {t1_train_meta_sc_tagePredValid_5},
     {t1_train_meta_sc_tagePredValid_4},
     {t1_train_meta_sc_tagePredValid_3},
     {t1_train_meta_sc_tagePredValid_2},
     {t1_train_meta_sc_tagePredValid_1},
     {t1_train_meta_sc_tagePredValid_0}};
  wire [7:0]       _GEN_137 =
    {{t1_train_meta_sc_tagePred_7},
     {t1_train_meta_sc_tagePred_6},
     {t1_train_meta_sc_tagePred_5},
     {t1_train_meta_sc_tagePred_4},
     {t1_train_meta_sc_tagePred_3},
     {t1_train_meta_sc_tagePred_2},
     {t1_train_meta_sc_tagePred_1},
     {t1_train_meta_sc_tagePred_0}};
  wire             _t1_writeThresVec_updated_shouldUpdate_T_395 =
    _GEN_137[t1_branchesScIdxVec_0] != _GEN_135[t1_branchesScIdxVec_0];
  wire [7:0]       _GEN_138 =
    {{t1_train_meta_sc_sumAboveThres_7},
     {t1_train_meta_sc_sumAboveThres_6},
     {t1_train_meta_sc_sumAboveThres_5},
     {t1_train_meta_sc_sumAboveThres_4},
     {t1_train_meta_sc_sumAboveThres_3},
     {t1_train_meta_sc_sumAboveThres_2},
     {t1_train_meta_sc_sumAboveThres_1},
     {t1_train_meta_sc_sumAboveThres_0}};
  wire             _GEN_139 = t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0];
  wire [11:0]      t1_writeThresVec_updated_counter_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_0_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_0_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_0_value
      : _GEN_139 ? 12'(scThreshold_0_value - 12'h1) : 12'(scThreshold_0_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_1 =
    t1_writeTakenVec_1 != _GEN_135[t1_branchesScIdxVec_1];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_402 =
    _GEN_137[t1_branchesScIdxVec_1] != _GEN_135[t1_branchesScIdxVec_1];
  wire             _GEN_140 = t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1];
  wire [11:0]      t1_writeThresVec_updated_counter_1_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_2 =
    t1_writeTakenVec_2 != _GEN_135[t1_branchesScIdxVec_2];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_409 =
    _GEN_137[t1_branchesScIdxVec_2] != _GEN_135[t1_branchesScIdxVec_2];
  wire             _GEN_141 = t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2];
  wire [11:0]      t1_writeThresVec_updated_counter_2_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_1_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_1_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_1_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_1_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_1_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_3 =
    t1_writeTakenVec_3 != _GEN_135[t1_branchesScIdxVec_3];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_416 =
    _GEN_137[t1_branchesScIdxVec_3] != _GEN_135[t1_branchesScIdxVec_3];
  wire             _GEN_142 = t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3];
  wire [11:0]      t1_writeThresVec_updated_counter_3_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_2_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_2_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_2_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_2_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_2_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_4 =
    t1_writeTakenVec_4 != _GEN_135[t1_branchesScIdxVec_4];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_423 =
    _GEN_137[t1_branchesScIdxVec_4] != _GEN_135[t1_branchesScIdxVec_4];
  wire             _GEN_143 = t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4];
  wire [11:0]      t1_writeThresVec_updated_counter_4_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_3_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_3_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_3_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_3_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_3_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_5 =
    t1_writeTakenVec_5 != _GEN_135[t1_branchesScIdxVec_5];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_430 =
    _GEN_137[t1_branchesScIdxVec_5] != _GEN_135[t1_branchesScIdxVec_5];
  wire             _GEN_144 = t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5];
  wire [11:0]      t1_writeThresVec_updated_counter_5_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_4_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_4_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_4_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_4_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_4_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_6 =
    t1_writeTakenVec_6 != _GEN_135[t1_branchesScIdxVec_6];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_437 =
    _GEN_137[t1_branchesScIdxVec_6] != _GEN_135[t1_branchesScIdxVec_6];
  wire             _GEN_145 = t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6];
  wire [11:0]      t1_writeThresVec_updated_counter_6_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_5_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_5_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_5_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_5_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_5_value + 12'h1);
  wire             t1_writeThresVec_updated_scWrong_7 =
    t1_writeTakenVec_7 != _GEN_135[t1_branchesScIdxVec_7];
  wire             _t1_writeThresVec_updated_shouldUpdate_T_444 =
    _GEN_137[t1_branchesScIdxVec_7] != _GEN_135[t1_branchesScIdxVec_7];
  wire             _GEN_146 = t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7];
  wire [11:0]      t1_writeThresVec_0_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_6_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_6_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_6_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_6_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_6_value + 12'h1);
  wire             _newCtr_needUpdate_T_1968 = t1_branchesWayIdxVec_0 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_7_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_1_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_1_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_1_value
      : _GEN_139 ? 12'(scThreshold_1_value - 12'h1) : 12'(scThreshold_1_value + 12'h1);
  wire             _newCtr_needUpdate_T_1974 = t1_branchesWayIdxVec_1 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_8_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_7_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_7_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_7_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_7_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_7_value + 12'h1);
  wire             _newCtr_needUpdate_T_1980 = t1_branchesWayIdxVec_2 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_9_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_8_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_8_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_8_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_8_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_8_value + 12'h1);
  wire             _newCtr_needUpdate_T_1986 = t1_branchesWayIdxVec_3 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_10_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_9_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_9_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_9_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_9_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_9_value + 12'h1);
  wire             _newCtr_needUpdate_T_1992 = t1_branchesWayIdxVec_4 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_11_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_10_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_10_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_10_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_10_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_10_value + 12'h1);
  wire             _newCtr_needUpdate_T_1998 = t1_branchesWayIdxVec_5 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_12_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_11_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_11_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_11_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_11_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_11_value + 12'h1);
  wire             _newCtr_needUpdate_T_2004 = t1_branchesWayIdxVec_6 == 3'h1;
  wire [11:0]      t1_writeThresVec_updated_counter_13_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_12_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_12_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_12_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_12_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_12_value + 12'h1);
  wire             _newCtr_needUpdate_T_2010 = t1_branchesWayIdxVec_7 == 3'h1;
  wire [11:0]      t1_writeThresVec_1_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_13_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_13_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_13_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_13_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_13_value + 12'h1);
  wire             _newCtr_needUpdate_T_2016 = t1_branchesWayIdxVec_0 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_14_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_2_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_2_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_2_value
      : _GEN_139 ? 12'(scThreshold_2_value - 12'h1) : 12'(scThreshold_2_value + 12'h1);
  wire             _newCtr_needUpdate_T_2022 = t1_branchesWayIdxVec_1 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_15_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_14_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_14_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_14_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_14_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_14_value + 12'h1);
  wire             _newCtr_needUpdate_T_2028 = t1_branchesWayIdxVec_2 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_16_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_15_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_15_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_15_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_15_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_15_value + 12'h1);
  wire             _newCtr_needUpdate_T_2034 = t1_branchesWayIdxVec_3 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_17_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_16_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_16_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_16_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_16_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_16_value + 12'h1);
  wire             _newCtr_needUpdate_T_2040 = t1_branchesWayIdxVec_4 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_18_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_17_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_17_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_17_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_17_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_17_value + 12'h1);
  wire             _newCtr_needUpdate_T_2046 = t1_branchesWayIdxVec_5 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_19_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_18_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_18_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_18_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_18_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_18_value + 12'h1);
  wire             _newCtr_needUpdate_T_2052 = t1_branchesWayIdxVec_6 == 3'h2;
  wire [11:0]      t1_writeThresVec_updated_counter_20_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_19_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_19_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_19_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_19_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_19_value + 12'h1);
  wire             _newCtr_needUpdate_T_2058 = t1_branchesWayIdxVec_7 == 3'h2;
  wire [11:0]      t1_writeThresVec_2_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_20_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_20_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_20_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_20_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_20_value + 12'h1);
  wire             _newCtr_needUpdate_T_2064 = t1_branchesWayIdxVec_0 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_21_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_3_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_3_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_3_value
      : _GEN_139 ? 12'(scThreshold_3_value - 12'h1) : 12'(scThreshold_3_value + 12'h1);
  wire             _newCtr_needUpdate_T_2070 = t1_branchesWayIdxVec_1 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_22_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_21_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_21_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_21_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_21_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_21_value + 12'h1);
  wire             _newCtr_needUpdate_T_2076 = t1_branchesWayIdxVec_2 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_23_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_22_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_22_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_22_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_22_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_22_value + 12'h1);
  wire             _newCtr_needUpdate_T_2082 = t1_branchesWayIdxVec_3 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_24_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_23_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_23_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_23_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_23_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_23_value + 12'h1);
  wire             _newCtr_needUpdate_T_2088 = t1_branchesWayIdxVec_4 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_25_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_24_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_24_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_24_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_24_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_24_value + 12'h1);
  wire             _newCtr_needUpdate_T_2094 = t1_branchesWayIdxVec_5 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_26_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_25_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_25_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_25_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_25_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_25_value + 12'h1);
  wire             _newCtr_needUpdate_T_2100 = t1_branchesWayIdxVec_6 == 3'h3;
  wire [11:0]      t1_writeThresVec_updated_counter_27_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_26_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_26_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_26_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_26_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_26_value + 12'h1);
  wire             _newCtr_needUpdate_T_2106 = t1_branchesWayIdxVec_7 == 3'h3;
  wire [11:0]      t1_writeThresVec_3_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_27_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_27_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_27_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_27_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_27_value + 12'h1);
  wire             _newCtr_needUpdate_T_2112 = t1_branchesWayIdxVec_0 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_28_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_4_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_4_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_4_value
      : _GEN_139 ? 12'(scThreshold_4_value - 12'h1) : 12'(scThreshold_4_value + 12'h1);
  wire             _newCtr_needUpdate_T_2118 = t1_branchesWayIdxVec_1 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_29_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_28_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_28_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_28_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_28_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_28_value + 12'h1);
  wire             _newCtr_needUpdate_T_2124 = t1_branchesWayIdxVec_2 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_30_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_29_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_29_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_29_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_29_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_29_value + 12'h1);
  wire             _newCtr_needUpdate_T_2130 = t1_branchesWayIdxVec_3 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_31_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_30_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_30_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_30_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_30_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_30_value + 12'h1);
  wire             _newCtr_needUpdate_T_2136 = t1_branchesWayIdxVec_4 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_32_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_31_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_31_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_31_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_31_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_31_value + 12'h1);
  wire             _newCtr_needUpdate_T_2142 = t1_branchesWayIdxVec_5 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_33_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_32_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_32_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_32_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_32_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_32_value + 12'h1);
  wire             _newCtr_needUpdate_T_2148 = t1_branchesWayIdxVec_6 == 3'h4;
  wire [11:0]      t1_writeThresVec_updated_counter_34_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_33_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_33_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_33_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_33_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_33_value + 12'h1);
  wire             _newCtr_needUpdate_T_2154 = t1_branchesWayIdxVec_7 == 3'h4;
  wire [11:0]      t1_writeThresVec_4_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_34_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_34_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_34_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_34_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_34_value + 12'h1);
  wire             _newCtr_needUpdate_T_2160 = t1_branchesWayIdxVec_0 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_35_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_5_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_5_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_5_value
      : _GEN_139 ? 12'(scThreshold_5_value - 12'h1) : 12'(scThreshold_5_value + 12'h1);
  wire             _newCtr_needUpdate_T_2166 = t1_branchesWayIdxVec_1 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_36_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_35_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_35_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_35_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_35_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_35_value + 12'h1);
  wire             _newCtr_needUpdate_T_2172 = t1_branchesWayIdxVec_2 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_37_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_36_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_36_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_36_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_36_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_36_value + 12'h1);
  wire             _newCtr_needUpdate_T_2178 = t1_branchesWayIdxVec_3 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_38_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_37_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_37_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_37_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_37_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_37_value + 12'h1);
  wire             _newCtr_needUpdate_T_2184 = t1_branchesWayIdxVec_4 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_39_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_38_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_38_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_38_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_38_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_38_value + 12'h1);
  wire             _newCtr_needUpdate_T_2190 = t1_branchesWayIdxVec_5 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_40_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_39_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_39_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_39_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_39_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_39_value + 12'h1);
  wire             _newCtr_needUpdate_T_2196 = t1_branchesWayIdxVec_6 == 3'h5;
  wire [11:0]      t1_writeThresVec_updated_counter_41_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_40_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_40_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_40_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_40_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_40_value + 12'h1);
  wire             _newCtr_needUpdate_T_2202 = t1_branchesWayIdxVec_7 == 3'h5;
  wire [11:0]      t1_writeThresVec_5_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_41_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_41_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_41_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_41_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_41_value + 12'h1);
  wire             _newCtr_needUpdate_T_2208 = t1_branchesWayIdxVec_0 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_42_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_6_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_6_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_6_value
      : _GEN_139 ? 12'(scThreshold_6_value - 12'h1) : 12'(scThreshold_6_value + 12'h1);
  wire             _newCtr_needUpdate_T_2214 = t1_branchesWayIdxVec_1 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_43_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_42_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_42_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_42_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_42_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_42_value + 12'h1);
  wire             _newCtr_needUpdate_T_2220 = t1_branchesWayIdxVec_2 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_44_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_43_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_43_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_43_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_43_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_43_value + 12'h1);
  wire             _newCtr_needUpdate_T_2226 = t1_branchesWayIdxVec_3 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_45_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_44_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_44_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_44_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_44_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_44_value + 12'h1);
  wire             _newCtr_needUpdate_T_2232 = t1_branchesWayIdxVec_4 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_46_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_45_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_45_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_45_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_45_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_45_value + 12'h1);
  wire             _newCtr_needUpdate_T_2238 = t1_branchesWayIdxVec_5 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_47_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_46_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_46_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_46_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_46_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_46_value + 12'h1);
  wire             _newCtr_needUpdate_T_2244 = t1_branchesWayIdxVec_6 == 3'h6;
  wire [11:0]      t1_writeThresVec_updated_counter_48_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_47_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_47_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_47_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_47_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_47_value + 12'h1);
  wire             _newCtr_needUpdate_T_2250 = t1_branchesWayIdxVec_7 == 3'h6;
  wire [11:0]      t1_writeThresVec_6_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_48_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_48_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_48_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_48_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_48_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_49_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & _t1_writeThresVec_updated_shouldUpdate_T_395
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | (&scThreshold_7_value) & t1_writeThresVec_updated_scWrong
    | scThreshold_7_value == 12'h0 & t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0]
      ? scThreshold_7_value
      : _GEN_139 ? 12'(scThreshold_7_value - 12'h1) : 12'(scThreshold_7_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_50_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & _t1_writeThresVec_updated_shouldUpdate_T_402
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | (&t1_writeThresVec_updated_counter_49_value) & t1_writeThresVec_updated_scWrong_1
    | t1_writeThresVec_updated_counter_49_value == 12'h0
    & t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1]
      ? t1_writeThresVec_updated_counter_49_value
      : _GEN_140
          ? 12'(t1_writeThresVec_updated_counter_49_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_49_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_51_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & _t1_writeThresVec_updated_shouldUpdate_T_409
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | (&t1_writeThresVec_updated_counter_50_value) & t1_writeThresVec_updated_scWrong_2
    | t1_writeThresVec_updated_counter_50_value == 12'h0
    & t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2]
      ? t1_writeThresVec_updated_counter_50_value
      : _GEN_141
          ? 12'(t1_writeThresVec_updated_counter_50_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_50_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_52_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & _t1_writeThresVec_updated_shouldUpdate_T_416
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | (&t1_writeThresVec_updated_counter_51_value) & t1_writeThresVec_updated_scWrong_3
    | t1_writeThresVec_updated_counter_51_value == 12'h0
    & t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3]
      ? t1_writeThresVec_updated_counter_51_value
      : _GEN_142
          ? 12'(t1_writeThresVec_updated_counter_51_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_51_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_53_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & _t1_writeThresVec_updated_shouldUpdate_T_423
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | (&t1_writeThresVec_updated_counter_52_value) & t1_writeThresVec_updated_scWrong_4
    | t1_writeThresVec_updated_counter_52_value == 12'h0
    & t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4]
      ? t1_writeThresVec_updated_counter_52_value
      : _GEN_143
          ? 12'(t1_writeThresVec_updated_counter_52_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_52_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_54_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & _t1_writeThresVec_updated_shouldUpdate_T_430
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | (&t1_writeThresVec_updated_counter_53_value) & t1_writeThresVec_updated_scWrong_5
    | t1_writeThresVec_updated_counter_53_value == 12'h0
    & t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5]
      ? t1_writeThresVec_updated_counter_53_value
      : _GEN_144
          ? 12'(t1_writeThresVec_updated_counter_53_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_53_value + 12'h1);
  wire [11:0]      t1_writeThresVec_updated_counter_55_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & _t1_writeThresVec_updated_shouldUpdate_T_437
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | (&t1_writeThresVec_updated_counter_54_value) & t1_writeThresVec_updated_scWrong_6
    | t1_writeThresVec_updated_counter_54_value == 12'h0
    & t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6]
      ? t1_writeThresVec_updated_counter_54_value
      : _GEN_145
          ? 12'(t1_writeThresVec_updated_counter_54_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_54_value + 12'h1);
  wire [11:0]      t1_writeThresVec_7_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & _t1_writeThresVec_updated_shouldUpdate_T_444
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | (&t1_writeThresVec_updated_counter_55_value) & t1_writeThresVec_updated_scWrong_7
    | t1_writeThresVec_updated_counter_55_value == 12'h0
    & t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7]
      ? t1_writeThresVec_updated_counter_55_value
      : _GEN_146
          ? 12'(t1_writeThresVec_updated_counter_55_value - 12'h1)
          : 12'(t1_writeThresVec_updated_counter_55_value + 12'h1);
  wire [5:0]       newCtr_counter_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_0 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_0 - 6'h1);
  wire [5:0]       newCtr_counter_1_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_value == 6'h1F & t1_writeTakenVec_1 | newCtr_counter_value == 6'h20
    & ~t1_writeTakenVec_1
      ? newCtr_counter_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_value + 6'h1)
          : 6'(newCtr_counter_value - 6'h1);
  wire [5:0]       newCtr_counter_2_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_1_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_1_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_1_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_1_value + 6'h1)
          : 6'(newCtr_counter_1_value - 6'h1);
  wire [5:0]       newCtr_counter_3_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_2_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_2_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_2_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_2_value + 6'h1)
          : 6'(newCtr_counter_2_value - 6'h1);
  wire [5:0]       newCtr_counter_4_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_3_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_3_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_3_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_3_value + 6'h1)
          : 6'(newCtr_counter_3_value - 6'h1);
  wire [5:0]       newCtr_counter_5_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_4_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_4_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_4_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_4_value + 6'h1)
          : 6'(newCtr_counter_4_value - 6'h1);
  wire [5:0]       newCtr_counter_6_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_5_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_5_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_5_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_5_value + 6'h1)
          : 6'(newCtr_counter_5_value - 6'h1);
  wire [5:0]       newCtr_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_6_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_6_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_6_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_6_value + 6'h1)
          : 6'(newCtr_counter_6_value - 6'h1);
  wire [5:0]       newCtr_counter_7_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_1 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_1 - 6'h1);
  wire [5:0]       newCtr_counter_8_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_7_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_7_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_7_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_7_value + 6'h1)
          : 6'(newCtr_counter_7_value - 6'h1);
  wire [5:0]       newCtr_counter_9_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_8_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_8_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_8_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_8_value + 6'h1)
          : 6'(newCtr_counter_8_value - 6'h1);
  wire [5:0]       newCtr_counter_10_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_9_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_9_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_9_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_9_value + 6'h1)
          : 6'(newCtr_counter_9_value - 6'h1);
  wire [5:0]       newCtr_counter_11_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_10_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_10_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_10_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_10_value + 6'h1)
          : 6'(newCtr_counter_10_value - 6'h1);
  wire [5:0]       newCtr_counter_12_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_11_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_11_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_11_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_11_value + 6'h1)
          : 6'(newCtr_counter_11_value - 6'h1);
  wire [5:0]       newCtr_counter_13_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_12_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_12_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_12_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_12_value + 6'h1)
          : 6'(newCtr_counter_12_value - 6'h1);
  wire [5:0]       newCtr_1_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_13_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_13_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_13_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_13_value + 6'h1)
          : 6'(newCtr_counter_13_value - 6'h1);
  wire [5:0]       newCtr_counter_14_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_2 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_2 - 6'h1);
  wire [5:0]       newCtr_counter_15_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_14_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_14_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_14_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_14_value + 6'h1)
          : 6'(newCtr_counter_14_value - 6'h1);
  wire [5:0]       newCtr_counter_16_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_15_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_15_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_15_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_15_value + 6'h1)
          : 6'(newCtr_counter_15_value - 6'h1);
  wire [5:0]       newCtr_counter_17_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_16_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_16_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_16_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_16_value + 6'h1)
          : 6'(newCtr_counter_16_value - 6'h1);
  wire [5:0]       newCtr_counter_18_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_17_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_17_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_17_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_17_value + 6'h1)
          : 6'(newCtr_counter_17_value - 6'h1);
  wire [5:0]       newCtr_counter_19_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_18_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_18_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_18_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_18_value + 6'h1)
          : 6'(newCtr_counter_18_value - 6'h1);
  wire [5:0]       newCtr_counter_20_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_19_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_19_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_19_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_19_value + 6'h1)
          : 6'(newCtr_counter_19_value - 6'h1);
  wire [5:0]       newCtr_2_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_20_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_20_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_20_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_20_value + 6'h1)
          : 6'(newCtr_counter_20_value - 6'h1);
  wire [5:0]       newCtr_counter_21_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_3 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_3 - 6'h1);
  wire [5:0]       newCtr_counter_22_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_21_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_21_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_21_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_21_value + 6'h1)
          : 6'(newCtr_counter_21_value - 6'h1);
  wire [5:0]       newCtr_counter_23_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_22_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_22_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_22_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_22_value + 6'h1)
          : 6'(newCtr_counter_22_value - 6'h1);
  wire [5:0]       newCtr_counter_24_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_23_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_23_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_23_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_23_value + 6'h1)
          : 6'(newCtr_counter_23_value - 6'h1);
  wire [5:0]       newCtr_counter_25_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_24_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_24_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_24_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_24_value + 6'h1)
          : 6'(newCtr_counter_24_value - 6'h1);
  wire [5:0]       newCtr_counter_26_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_25_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_25_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_25_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_25_value + 6'h1)
          : 6'(newCtr_counter_25_value - 6'h1);
  wire [5:0]       newCtr_counter_27_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_26_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_26_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_26_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_26_value + 6'h1)
          : 6'(newCtr_counter_26_value - 6'h1);
  wire [5:0]       newCtr_3_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_27_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_27_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_27_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_27_value + 6'h1)
          : 6'(newCtr_counter_27_value - 6'h1);
  wire [5:0]       newCtr_counter_28_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_4 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_4 - 6'h1);
  wire [5:0]       newCtr_counter_29_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_28_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_28_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_28_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_28_value + 6'h1)
          : 6'(newCtr_counter_28_value - 6'h1);
  wire [5:0]       newCtr_counter_30_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_29_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_29_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_29_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_29_value + 6'h1)
          : 6'(newCtr_counter_29_value - 6'h1);
  wire [5:0]       newCtr_counter_31_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_30_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_30_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_30_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_30_value + 6'h1)
          : 6'(newCtr_counter_30_value - 6'h1);
  wire [5:0]       newCtr_counter_32_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_31_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_31_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_31_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_31_value + 6'h1)
          : 6'(newCtr_counter_31_value - 6'h1);
  wire [5:0]       newCtr_counter_33_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_32_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_32_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_32_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_32_value + 6'h1)
          : 6'(newCtr_counter_32_value - 6'h1);
  wire [5:0]       newCtr_counter_34_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_33_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_33_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_33_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_33_value + 6'h1)
          : 6'(newCtr_counter_33_value - 6'h1);
  wire [5:0]       newCtr_4_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_34_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_34_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_34_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_34_value + 6'h1)
          : 6'(newCtr_counter_34_value - 6'h1);
  wire [5:0]       newCtr_counter_35_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_5 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_5 - 6'h1);
  wire [5:0]       newCtr_counter_36_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_35_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_35_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_35_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_35_value + 6'h1)
          : 6'(newCtr_counter_35_value - 6'h1);
  wire [5:0]       newCtr_counter_37_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_36_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_36_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_36_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_36_value + 6'h1)
          : 6'(newCtr_counter_36_value - 6'h1);
  wire [5:0]       newCtr_counter_38_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_37_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_37_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_37_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_37_value + 6'h1)
          : 6'(newCtr_counter_37_value - 6'h1);
  wire [5:0]       newCtr_counter_39_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_38_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_38_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_38_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_38_value + 6'h1)
          : 6'(newCtr_counter_38_value - 6'h1);
  wire [5:0]       newCtr_counter_40_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_39_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_39_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_39_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_39_value + 6'h1)
          : 6'(newCtr_counter_39_value - 6'h1);
  wire [5:0]       newCtr_counter_41_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_40_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_40_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_40_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_40_value + 6'h1)
          : 6'(newCtr_counter_40_value - 6'h1);
  wire [5:0]       newCtr_5_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_41_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_41_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_41_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_41_value + 6'h1)
          : 6'(newCtr_counter_41_value - 6'h1);
  wire [5:0]       newCtr_counter_42_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_6 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_6 - 6'h1);
  wire [5:0]       newCtr_counter_43_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_42_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_42_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_42_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_42_value + 6'h1)
          : 6'(newCtr_counter_42_value - 6'h1);
  wire [5:0]       newCtr_counter_44_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_43_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_43_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_43_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_43_value + 6'h1)
          : 6'(newCtr_counter_43_value - 6'h1);
  wire [5:0]       newCtr_counter_45_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_44_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_44_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_44_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_44_value + 6'h1)
          : 6'(newCtr_counter_44_value - 6'h1);
  wire [5:0]       newCtr_counter_46_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_45_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_45_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_45_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_45_value + 6'h1)
          : 6'(newCtr_counter_45_value - 6'h1);
  wire [5:0]       newCtr_counter_47_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_46_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_46_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_46_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_46_value + 6'h1)
          : 6'(newCtr_counter_46_value - 6'h1);
  wire [5:0]       newCtr_counter_48_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_47_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_47_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_47_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_47_value + 6'h1)
          : 6'(newCtr_counter_47_value - 6'h1);
  wire [5:0]       newCtr_6_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_48_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_48_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_48_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_48_value + 6'h1)
          : 6'(newCtr_counter_48_value - 6'h1);
  wire [5:0]       newCtr_counter_49_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_0_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_0_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_0_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_0_7 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_0_7 - 6'h1);
  wire [5:0]       newCtr_counter_50_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_49_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_49_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_49_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_49_value + 6'h1)
          : 6'(newCtr_counter_49_value - 6'h1);
  wire [5:0]       newCtr_counter_51_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_50_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_50_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_50_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_50_value + 6'h1)
          : 6'(newCtr_counter_50_value - 6'h1);
  wire [5:0]       newCtr_counter_52_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_51_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_51_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_51_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_51_value + 6'h1)
          : 6'(newCtr_counter_51_value - 6'h1);
  wire [5:0]       newCtr_counter_53_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_52_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_52_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_52_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_52_value + 6'h1)
          : 6'(newCtr_counter_52_value - 6'h1);
  wire [5:0]       newCtr_counter_54_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_53_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_53_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_53_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_53_value + 6'h1)
          : 6'(newCtr_counter_53_value - 6'h1);
  wire [5:0]       newCtr_counter_55_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_54_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_54_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_54_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_54_value + 6'h1)
          : 6'(newCtr_counter_54_value - 6'h1);
  wire [5:0]       newCtr_7_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_55_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_55_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_55_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_55_value + 6'h1)
          : 6'(newCtr_counter_55_value - 6'h1);
  wire [5:0]       newCtr_counter_56_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_0 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_0 - 6'h1);
  wire [5:0]       newCtr_counter_57_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_56_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_56_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_56_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_56_value + 6'h1)
          : 6'(newCtr_counter_56_value - 6'h1);
  wire [5:0]       newCtr_counter_58_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_57_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_57_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_57_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_57_value + 6'h1)
          : 6'(newCtr_counter_57_value - 6'h1);
  wire [5:0]       newCtr_counter_59_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_58_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_58_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_58_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_58_value + 6'h1)
          : 6'(newCtr_counter_58_value - 6'h1);
  wire [5:0]       newCtr_counter_60_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_59_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_59_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_59_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_59_value + 6'h1)
          : 6'(newCtr_counter_59_value - 6'h1);
  wire [5:0]       newCtr_counter_61_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_60_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_60_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_60_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_60_value + 6'h1)
          : 6'(newCtr_counter_60_value - 6'h1);
  wire [5:0]       newCtr_counter_62_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_61_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_61_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_61_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_61_value + 6'h1)
          : 6'(newCtr_counter_61_value - 6'h1);
  wire [5:0]       newCtr_8_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_62_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_62_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_62_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_62_value + 6'h1)
          : 6'(newCtr_counter_62_value - 6'h1);
  wire [5:0]       newCtr_counter_63_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_1 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_1 - 6'h1);
  wire [5:0]       newCtr_counter_64_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_63_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_63_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_63_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_63_value + 6'h1)
          : 6'(newCtr_counter_63_value - 6'h1);
  wire [5:0]       newCtr_counter_65_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_64_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_64_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_64_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_64_value + 6'h1)
          : 6'(newCtr_counter_64_value - 6'h1);
  wire [5:0]       newCtr_counter_66_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_65_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_65_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_65_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_65_value + 6'h1)
          : 6'(newCtr_counter_65_value - 6'h1);
  wire [5:0]       newCtr_counter_67_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_66_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_66_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_66_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_66_value + 6'h1)
          : 6'(newCtr_counter_66_value - 6'h1);
  wire [5:0]       newCtr_counter_68_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_67_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_67_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_67_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_67_value + 6'h1)
          : 6'(newCtr_counter_67_value - 6'h1);
  wire [5:0]       newCtr_counter_69_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_68_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_68_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_68_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_68_value + 6'h1)
          : 6'(newCtr_counter_68_value - 6'h1);
  wire [5:0]       newCtr_9_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_69_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_69_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_69_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_69_value + 6'h1)
          : 6'(newCtr_counter_69_value - 6'h1);
  wire [5:0]       newCtr_counter_70_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_2 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_2 - 6'h1);
  wire [5:0]       newCtr_counter_71_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_70_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_70_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_70_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_70_value + 6'h1)
          : 6'(newCtr_counter_70_value - 6'h1);
  wire [5:0]       newCtr_counter_72_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_71_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_71_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_71_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_71_value + 6'h1)
          : 6'(newCtr_counter_71_value - 6'h1);
  wire [5:0]       newCtr_counter_73_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_72_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_72_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_72_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_72_value + 6'h1)
          : 6'(newCtr_counter_72_value - 6'h1);
  wire [5:0]       newCtr_counter_74_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_73_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_73_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_73_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_73_value + 6'h1)
          : 6'(newCtr_counter_73_value - 6'h1);
  wire [5:0]       newCtr_counter_75_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_74_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_74_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_74_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_74_value + 6'h1)
          : 6'(newCtr_counter_74_value - 6'h1);
  wire [5:0]       newCtr_counter_76_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_75_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_75_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_75_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_75_value + 6'h1)
          : 6'(newCtr_counter_75_value - 6'h1);
  wire [5:0]       newCtr_10_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_76_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_76_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_76_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_76_value + 6'h1)
          : 6'(newCtr_counter_76_value - 6'h1);
  wire [5:0]       newCtr_counter_77_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_3 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_3 - 6'h1);
  wire [5:0]       newCtr_counter_78_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_77_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_77_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_77_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_77_value + 6'h1)
          : 6'(newCtr_counter_77_value - 6'h1);
  wire [5:0]       newCtr_counter_79_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_78_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_78_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_78_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_78_value + 6'h1)
          : 6'(newCtr_counter_78_value - 6'h1);
  wire [5:0]       newCtr_counter_80_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_79_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_79_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_79_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_79_value + 6'h1)
          : 6'(newCtr_counter_79_value - 6'h1);
  wire [5:0]       newCtr_counter_81_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_80_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_80_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_80_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_80_value + 6'h1)
          : 6'(newCtr_counter_80_value - 6'h1);
  wire [5:0]       newCtr_counter_82_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_81_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_81_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_81_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_81_value + 6'h1)
          : 6'(newCtr_counter_81_value - 6'h1);
  wire [5:0]       newCtr_counter_83_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_82_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_82_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_82_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_82_value + 6'h1)
          : 6'(newCtr_counter_82_value - 6'h1);
  wire [5:0]       newCtr_11_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_83_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_83_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_83_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_83_value + 6'h1)
          : 6'(newCtr_counter_83_value - 6'h1);
  wire [5:0]       newCtr_counter_84_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_4 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_4 - 6'h1);
  wire [5:0]       newCtr_counter_85_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_84_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_84_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_84_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_84_value + 6'h1)
          : 6'(newCtr_counter_84_value - 6'h1);
  wire [5:0]       newCtr_counter_86_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_85_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_85_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_85_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_85_value + 6'h1)
          : 6'(newCtr_counter_85_value - 6'h1);
  wire [5:0]       newCtr_counter_87_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_86_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_86_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_86_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_86_value + 6'h1)
          : 6'(newCtr_counter_86_value - 6'h1);
  wire [5:0]       newCtr_counter_88_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_87_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_87_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_87_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_87_value + 6'h1)
          : 6'(newCtr_counter_87_value - 6'h1);
  wire [5:0]       newCtr_counter_89_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_88_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_88_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_88_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_88_value + 6'h1)
          : 6'(newCtr_counter_88_value - 6'h1);
  wire [5:0]       newCtr_counter_90_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_89_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_89_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_89_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_89_value + 6'h1)
          : 6'(newCtr_counter_89_value - 6'h1);
  wire [5:0]       newCtr_12_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_90_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_90_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_90_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_90_value + 6'h1)
          : 6'(newCtr_counter_90_value - 6'h1);
  wire [5:0]       newCtr_counter_91_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_5 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_5 - 6'h1);
  wire [5:0]       newCtr_counter_92_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_91_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_91_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_91_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_91_value + 6'h1)
          : 6'(newCtr_counter_91_value - 6'h1);
  wire [5:0]       newCtr_counter_93_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_92_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_92_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_92_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_92_value + 6'h1)
          : 6'(newCtr_counter_92_value - 6'h1);
  wire [5:0]       newCtr_counter_94_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_93_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_93_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_93_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_93_value + 6'h1)
          : 6'(newCtr_counter_93_value - 6'h1);
  wire [5:0]       newCtr_counter_95_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_94_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_94_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_94_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_94_value + 6'h1)
          : 6'(newCtr_counter_94_value - 6'h1);
  wire [5:0]       newCtr_counter_96_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_95_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_95_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_95_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_95_value + 6'h1)
          : 6'(newCtr_counter_95_value - 6'h1);
  wire [5:0]       newCtr_counter_97_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_96_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_96_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_96_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_96_value + 6'h1)
          : 6'(newCtr_counter_96_value - 6'h1);
  wire [5:0]       newCtr_13_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_97_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_97_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_97_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_97_value + 6'h1)
          : 6'(newCtr_counter_97_value - 6'h1);
  wire [5:0]       newCtr_counter_98_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_6 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_6 - 6'h1);
  wire [5:0]       newCtr_counter_99_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_98_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_98_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_98_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_98_value + 6'h1)
          : 6'(newCtr_counter_98_value - 6'h1);
  wire [5:0]       newCtr_counter_100_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_99_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_99_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_99_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_99_value + 6'h1)
          : 6'(newCtr_counter_99_value - 6'h1);
  wire [5:0]       newCtr_counter_101_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_100_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_100_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_100_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_100_value + 6'h1)
          : 6'(newCtr_counter_100_value - 6'h1);
  wire [5:0]       newCtr_counter_102_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_101_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_101_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_101_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_101_value + 6'h1)
          : 6'(newCtr_counter_101_value - 6'h1);
  wire [5:0]       newCtr_counter_103_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_102_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_102_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_102_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_102_value + 6'h1)
          : 6'(newCtr_counter_102_value - 6'h1);
  wire [5:0]       newCtr_counter_104_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_103_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_103_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_103_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_103_value + 6'h1)
          : 6'(newCtr_counter_103_value - 6'h1);
  wire [5:0]       newCtr_14_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_104_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_104_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_104_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_104_value + 6'h1)
          : 6'(newCtr_counter_104_value - 6'h1);
  wire [5:0]       newCtr_counter_105_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scPathResp_1_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scPathResp_1_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scPathResp_1_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scPathResp_1_7 + 6'h1)
          : 6'(t1_train_meta_sc_scPathResp_1_7 - 6'h1);
  wire [5:0]       newCtr_counter_106_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_105_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_105_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_105_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_105_value + 6'h1)
          : 6'(newCtr_counter_105_value - 6'h1);
  wire [5:0]       newCtr_counter_107_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_106_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_106_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_106_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_106_value + 6'h1)
          : 6'(newCtr_counter_106_value - 6'h1);
  wire [5:0]       newCtr_counter_108_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_107_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_107_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_107_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_107_value + 6'h1)
          : 6'(newCtr_counter_107_value - 6'h1);
  wire [5:0]       newCtr_counter_109_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_108_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_108_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_108_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_108_value + 6'h1)
          : 6'(newCtr_counter_108_value - 6'h1);
  wire [5:0]       newCtr_counter_110_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_109_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_109_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_109_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_109_value + 6'h1)
          : 6'(newCtr_counter_109_value - 6'h1);
  wire [5:0]       newCtr_counter_111_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_110_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_110_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_110_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_110_value + 6'h1)
          : 6'(newCtr_counter_110_value - 6'h1);
  wire [5:0]       newCtr_15_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_111_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_111_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_111_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_111_value + 6'h1)
          : 6'(newCtr_counter_111_value - 6'h1);
  wire [7:0][5:0]  _GEN_147 =
    {{t1_train_meta_sc_scPathResp_0_7},
     {t1_train_meta_sc_scPathResp_0_6},
     {t1_train_meta_sc_scPathResp_0_5},
     {t1_train_meta_sc_scPathResp_0_4},
     {t1_train_meta_sc_scPathResp_0_3},
     {t1_train_meta_sc_scPathResp_0_2},
     {t1_train_meta_sc_scPathResp_0_1},
     {t1_train_meta_sc_scPathResp_0_0}};
  wire [7:0][5:0]  _GEN_148 =
    {{newCtr_7_value},
     {newCtr_6_value},
     {newCtr_5_value},
     {newCtr_4_value},
     {newCtr_3_value},
     {newCtr_2_value},
     {newCtr_1_value},
     {newCtr_value}};
  wire             _t1_writePathWayMaskVec_T_1 =
    t1_writeValidVec_0
    & _GEN_147[t1_branchesWayIdxVec_0] != _GEN_148[t1_branchesWayIdxVec_0];
  wire             _GEN_149 = _t1_writePathWayMaskVec_T_1 & ~(|t1_branchesWayIdxVec_0);
  wire             _GEN_150 = t1_branchesWayIdxVec_0 == 3'h1;
  wire             _GEN_151 = _t1_writePathWayMaskVec_T_1 & _GEN_150;
  wire             _GEN_152 = t1_branchesWayIdxVec_0 == 3'h2;
  wire             _GEN_153 = _t1_writePathWayMaskVec_T_1 & _GEN_152;
  wire             _GEN_154 = t1_branchesWayIdxVec_0 == 3'h3;
  wire             _GEN_155 = _t1_writePathWayMaskVec_T_1 & _GEN_154;
  wire             _GEN_156 = t1_branchesWayIdxVec_0 == 3'h4;
  wire             _GEN_157 = _t1_writePathWayMaskVec_T_1 & _GEN_156;
  wire             _GEN_158 = t1_branchesWayIdxVec_0 == 3'h5;
  wire             _GEN_159 = _t1_writePathWayMaskVec_T_1 & _GEN_158;
  wire             _GEN_160 = t1_branchesWayIdxVec_0 == 3'h6;
  wire             _GEN_161 = _t1_writePathWayMaskVec_T_1 & _GEN_160;
  wire             _GEN_162 = _t1_writePathWayMaskVec_T_1 & (&t1_branchesWayIdxVec_0);
  wire             _t1_writePathWayMaskVec_T_3 =
    t1_writeValidVec_1
    & _GEN_147[t1_branchesWayIdxVec_1] != _GEN_148[t1_branchesWayIdxVec_1];
  wire             _GEN_163 = _t1_writePathWayMaskVec_T_3 & ~(|t1_branchesWayIdxVec_1);
  wire             _GEN_164 = t1_branchesWayIdxVec_1 == 3'h1;
  wire             _GEN_165 = _t1_writePathWayMaskVec_T_3 & _GEN_164;
  wire             _GEN_166 = t1_branchesWayIdxVec_1 == 3'h2;
  wire             _GEN_167 = _t1_writePathWayMaskVec_T_3 & _GEN_166;
  wire             _GEN_168 = t1_branchesWayIdxVec_1 == 3'h3;
  wire             _GEN_169 = _t1_writePathWayMaskVec_T_3 & _GEN_168;
  wire             _GEN_170 = t1_branchesWayIdxVec_1 == 3'h4;
  wire             _GEN_171 = _t1_writePathWayMaskVec_T_3 & _GEN_170;
  wire             _GEN_172 = t1_branchesWayIdxVec_1 == 3'h5;
  wire             _GEN_173 = _t1_writePathWayMaskVec_T_3 & _GEN_172;
  wire             _GEN_174 = t1_branchesWayIdxVec_1 == 3'h6;
  wire             _GEN_175 = _t1_writePathWayMaskVec_T_3 & _GEN_174;
  wire             _GEN_176 = _t1_writePathWayMaskVec_T_3 & (&t1_branchesWayIdxVec_1);
  wire             _t1_writePathWayMaskVec_T_5 =
    t1_writeValidVec_2
    & _GEN_147[t1_branchesWayIdxVec_2] != _GEN_148[t1_branchesWayIdxVec_2];
  wire             _GEN_177 =
    _t1_writePathWayMaskVec_T_5
      ? ~(|t1_branchesWayIdxVec_2) | _GEN_163 | _GEN_149
      : _GEN_163 | _GEN_149;
  wire             _GEN_178 = t1_branchesWayIdxVec_2 == 3'h1;
  wire             _GEN_179 =
    _t1_writePathWayMaskVec_T_5 ? _GEN_178 | _GEN_165 | _GEN_151 : _GEN_165 | _GEN_151;
  wire             _GEN_180 = t1_branchesWayIdxVec_2 == 3'h2;
  wire             _GEN_181 =
    _t1_writePathWayMaskVec_T_5 ? _GEN_180 | _GEN_167 | _GEN_153 : _GEN_167 | _GEN_153;
  wire             _GEN_182 = t1_branchesWayIdxVec_2 == 3'h3;
  wire             _GEN_183 =
    _t1_writePathWayMaskVec_T_5 ? _GEN_182 | _GEN_169 | _GEN_155 : _GEN_169 | _GEN_155;
  wire             _GEN_184 = t1_branchesWayIdxVec_2 == 3'h4;
  wire             _GEN_185 =
    _t1_writePathWayMaskVec_T_5 ? _GEN_184 | _GEN_171 | _GEN_157 : _GEN_171 | _GEN_157;
  wire             _GEN_186 = t1_branchesWayIdxVec_2 == 3'h5;
  wire             _GEN_187 =
    _t1_writePathWayMaskVec_T_5 ? _GEN_186 | _GEN_173 | _GEN_159 : _GEN_173 | _GEN_159;
  wire             _GEN_188 = t1_branchesWayIdxVec_2 == 3'h6;
  wire             _GEN_189 =
    _t1_writePathWayMaskVec_T_5 ? _GEN_188 | _GEN_175 | _GEN_161 : _GEN_175 | _GEN_161;
  wire             _GEN_190 =
    _t1_writePathWayMaskVec_T_5
      ? (&t1_branchesWayIdxVec_2) | _GEN_176 | _GEN_162
      : _GEN_176 | _GEN_162;
  wire             _t1_writePathWayMaskVec_T_7 =
    t1_writeValidVec_3
    & _GEN_147[t1_branchesWayIdxVec_3] != _GEN_148[t1_branchesWayIdxVec_3];
  wire             _GEN_191 = _t1_writePathWayMaskVec_T_7 & ~(|t1_branchesWayIdxVec_3);
  wire             _GEN_192 = t1_branchesWayIdxVec_3 == 3'h1;
  wire             _GEN_193 = _t1_writePathWayMaskVec_T_7 & _GEN_192;
  wire             _GEN_194 = t1_branchesWayIdxVec_3 == 3'h2;
  wire             _GEN_195 = _t1_writePathWayMaskVec_T_7 & _GEN_194;
  wire             _GEN_196 = t1_branchesWayIdxVec_3 == 3'h3;
  wire             _GEN_197 = _t1_writePathWayMaskVec_T_7 & _GEN_196;
  wire             _GEN_198 = t1_branchesWayIdxVec_3 == 3'h4;
  wire             _GEN_199 = _t1_writePathWayMaskVec_T_7 & _GEN_198;
  wire             _GEN_200 = t1_branchesWayIdxVec_3 == 3'h5;
  wire             _GEN_201 = _t1_writePathWayMaskVec_T_7 & _GEN_200;
  wire             _GEN_202 = t1_branchesWayIdxVec_3 == 3'h6;
  wire             _GEN_203 = _t1_writePathWayMaskVec_T_7 & _GEN_202;
  wire             _GEN_204 = _t1_writePathWayMaskVec_T_7 & (&t1_branchesWayIdxVec_3);
  wire             _t1_writePathWayMaskVec_T_9 =
    t1_writeValidVec_4
    & _GEN_147[t1_branchesWayIdxVec_4] != _GEN_148[t1_branchesWayIdxVec_4];
  wire             _GEN_205 =
    _t1_writePathWayMaskVec_T_9
      ? ~(|t1_branchesWayIdxVec_4) | _GEN_191 | _GEN_177
      : _GEN_191 | _GEN_177;
  wire             _GEN_206 = t1_branchesWayIdxVec_4 == 3'h1;
  wire             _GEN_207 =
    _t1_writePathWayMaskVec_T_9 ? _GEN_206 | _GEN_193 | _GEN_179 : _GEN_193 | _GEN_179;
  wire             _GEN_208 = t1_branchesWayIdxVec_4 == 3'h2;
  wire             _GEN_209 =
    _t1_writePathWayMaskVec_T_9 ? _GEN_208 | _GEN_195 | _GEN_181 : _GEN_195 | _GEN_181;
  wire             _GEN_210 = t1_branchesWayIdxVec_4 == 3'h3;
  wire             _GEN_211 =
    _t1_writePathWayMaskVec_T_9 ? _GEN_210 | _GEN_197 | _GEN_183 : _GEN_197 | _GEN_183;
  wire             _GEN_212 = t1_branchesWayIdxVec_4 == 3'h4;
  wire             _GEN_213 =
    _t1_writePathWayMaskVec_T_9 ? _GEN_212 | _GEN_199 | _GEN_185 : _GEN_199 | _GEN_185;
  wire             _GEN_214 = t1_branchesWayIdxVec_4 == 3'h5;
  wire             _GEN_215 =
    _t1_writePathWayMaskVec_T_9 ? _GEN_214 | _GEN_201 | _GEN_187 : _GEN_201 | _GEN_187;
  wire             _GEN_216 = t1_branchesWayIdxVec_4 == 3'h6;
  wire             _GEN_217 =
    _t1_writePathWayMaskVec_T_9 ? _GEN_216 | _GEN_203 | _GEN_189 : _GEN_203 | _GEN_189;
  wire             _GEN_218 =
    _t1_writePathWayMaskVec_T_9
      ? (&t1_branchesWayIdxVec_4) | _GEN_204 | _GEN_190
      : _GEN_204 | _GEN_190;
  wire             _t1_writePathWayMaskVec_T_11 =
    t1_writeValidVec_5
    & _GEN_147[t1_branchesWayIdxVec_5] != _GEN_148[t1_branchesWayIdxVec_5];
  wire             _GEN_219 = _t1_writePathWayMaskVec_T_11 & ~(|t1_branchesWayIdxVec_5);
  wire             _GEN_220 = t1_branchesWayIdxVec_5 == 3'h1;
  wire             _GEN_221 = _t1_writePathWayMaskVec_T_11 & _GEN_220;
  wire             _GEN_222 = t1_branchesWayIdxVec_5 == 3'h2;
  wire             _GEN_223 = _t1_writePathWayMaskVec_T_11 & _GEN_222;
  wire             _GEN_224 = t1_branchesWayIdxVec_5 == 3'h3;
  wire             _GEN_225 = _t1_writePathWayMaskVec_T_11 & _GEN_224;
  wire             _GEN_226 = t1_branchesWayIdxVec_5 == 3'h4;
  wire             _GEN_227 = _t1_writePathWayMaskVec_T_11 & _GEN_226;
  wire             _GEN_228 = t1_branchesWayIdxVec_5 == 3'h5;
  wire             _GEN_229 = _t1_writePathWayMaskVec_T_11 & _GEN_228;
  wire             _GEN_230 = t1_branchesWayIdxVec_5 == 3'h6;
  wire             _GEN_231 = _t1_writePathWayMaskVec_T_11 & _GEN_230;
  wire             _GEN_232 = _t1_writePathWayMaskVec_T_11 & (&t1_branchesWayIdxVec_5);
  wire             _t1_writePathWayMaskVec_T_13 =
    t1_writeValidVec_6
    & _GEN_147[t1_branchesWayIdxVec_6] != _GEN_148[t1_branchesWayIdxVec_6];
  wire             _GEN_233 = t1_branchesWayIdxVec_6 == 3'h1;
  wire             _GEN_234 = t1_branchesWayIdxVec_6 == 3'h2;
  wire             _GEN_235 = t1_branchesWayIdxVec_6 == 3'h3;
  wire             _GEN_236 = t1_branchesWayIdxVec_6 == 3'h4;
  wire             _GEN_237 = t1_branchesWayIdxVec_6 == 3'h5;
  wire             _GEN_238 = t1_branchesWayIdxVec_6 == 3'h6;
  wire             _t1_writePathWayMaskVec_T_15 =
    t1_writeValidVec_7
    & _GEN_147[t1_branchesWayIdxVec_7] != _GEN_148[t1_branchesWayIdxVec_7];
  wire             t1_writePathWayMaskVec_0_0 =
    _t1_writePathWayMaskVec_T_15 & ~(|t1_branchesWayIdxVec_7)
    | (_t1_writePathWayMaskVec_T_13
         ? ~(|t1_branchesWayIdxVec_6) | _GEN_219 | _GEN_205
         : _GEN_219 | _GEN_205);
  wire             _GEN_239 = t1_branchesWayIdxVec_7 == 3'h1;
  wire             t1_writePathWayMaskVec_0_1 =
    _t1_writePathWayMaskVec_T_15 & _GEN_239
    | (_t1_writePathWayMaskVec_T_13
         ? _GEN_233 | _GEN_221 | _GEN_207
         : _GEN_221 | _GEN_207);
  wire             _GEN_240 = t1_branchesWayIdxVec_7 == 3'h2;
  wire             t1_writePathWayMaskVec_0_2 =
    _t1_writePathWayMaskVec_T_15 & _GEN_240
    | (_t1_writePathWayMaskVec_T_13
         ? _GEN_234 | _GEN_223 | _GEN_209
         : _GEN_223 | _GEN_209);
  wire             _GEN_241 = t1_branchesWayIdxVec_7 == 3'h3;
  wire             t1_writePathWayMaskVec_0_3 =
    _t1_writePathWayMaskVec_T_15 & _GEN_241
    | (_t1_writePathWayMaskVec_T_13
         ? _GEN_235 | _GEN_225 | _GEN_211
         : _GEN_225 | _GEN_211);
  wire             _GEN_242 = t1_branchesWayIdxVec_7 == 3'h4;
  wire             t1_writePathWayMaskVec_0_4 =
    _t1_writePathWayMaskVec_T_15 & _GEN_242
    | (_t1_writePathWayMaskVec_T_13
         ? _GEN_236 | _GEN_227 | _GEN_213
         : _GEN_227 | _GEN_213);
  wire             _GEN_243 = t1_branchesWayIdxVec_7 == 3'h5;
  wire             t1_writePathWayMaskVec_0_5 =
    _t1_writePathWayMaskVec_T_15 & _GEN_243
    | (_t1_writePathWayMaskVec_T_13
         ? _GEN_237 | _GEN_229 | _GEN_215
         : _GEN_229 | _GEN_215);
  wire             _GEN_244 = t1_branchesWayIdxVec_7 == 3'h6;
  wire             t1_writePathWayMaskVec_0_6 =
    _t1_writePathWayMaskVec_T_15 & _GEN_244
    | (_t1_writePathWayMaskVec_T_13
         ? _GEN_238 | _GEN_231 | _GEN_217
         : _GEN_231 | _GEN_217);
  wire             t1_writePathWayMaskVec_0_7 =
    _t1_writePathWayMaskVec_T_15 & (&t1_branchesWayIdxVec_7)
    | (_t1_writePathWayMaskVec_T_13
         ? (&t1_branchesWayIdxVec_6) | _GEN_232 | _GEN_218
         : _GEN_232 | _GEN_218);
  wire [7:0][5:0]  _GEN_245 =
    {{t1_train_meta_sc_scPathResp_1_7},
     {t1_train_meta_sc_scPathResp_1_6},
     {t1_train_meta_sc_scPathResp_1_5},
     {t1_train_meta_sc_scPathResp_1_4},
     {t1_train_meta_sc_scPathResp_1_3},
     {t1_train_meta_sc_scPathResp_1_2},
     {t1_train_meta_sc_scPathResp_1_1},
     {t1_train_meta_sc_scPathResp_1_0}};
  wire [7:0][5:0]  _GEN_246 =
    {{newCtr_15_value},
     {newCtr_14_value},
     {newCtr_13_value},
     {newCtr_12_value},
     {newCtr_11_value},
     {newCtr_10_value},
     {newCtr_9_value},
     {newCtr_8_value}};
  wire             _t1_writePathWayMaskVec_T_17 =
    t1_writeValidVec_0
    & _GEN_245[t1_branchesWayIdxVec_0] != _GEN_246[t1_branchesWayIdxVec_0];
  wire             _GEN_247 = _t1_writePathWayMaskVec_T_17 & ~(|t1_branchesWayIdxVec_0);
  wire             _GEN_248 = _t1_writePathWayMaskVec_T_17 & _GEN_150;
  wire             _GEN_249 = _t1_writePathWayMaskVec_T_17 & _GEN_152;
  wire             _GEN_250 = _t1_writePathWayMaskVec_T_17 & _GEN_154;
  wire             _GEN_251 = _t1_writePathWayMaskVec_T_17 & _GEN_156;
  wire             _GEN_252 = _t1_writePathWayMaskVec_T_17 & _GEN_158;
  wire             _GEN_253 = _t1_writePathWayMaskVec_T_17 & _GEN_160;
  wire             _GEN_254 = _t1_writePathWayMaskVec_T_17 & (&t1_branchesWayIdxVec_0);
  wire             _t1_writePathWayMaskVec_T_19 =
    t1_writeValidVec_1
    & _GEN_245[t1_branchesWayIdxVec_1] != _GEN_246[t1_branchesWayIdxVec_1];
  wire             _GEN_255 = _t1_writePathWayMaskVec_T_19 & ~(|t1_branchesWayIdxVec_1);
  wire             _GEN_256 = _t1_writePathWayMaskVec_T_19 & _GEN_164;
  wire             _GEN_257 = _t1_writePathWayMaskVec_T_19 & _GEN_166;
  wire             _GEN_258 = _t1_writePathWayMaskVec_T_19 & _GEN_168;
  wire             _GEN_259 = _t1_writePathWayMaskVec_T_19 & _GEN_170;
  wire             _GEN_260 = _t1_writePathWayMaskVec_T_19 & _GEN_172;
  wire             _GEN_261 = _t1_writePathWayMaskVec_T_19 & _GEN_174;
  wire             _GEN_262 = _t1_writePathWayMaskVec_T_19 & (&t1_branchesWayIdxVec_1);
  wire             _t1_writePathWayMaskVec_T_21 =
    t1_writeValidVec_2
    & _GEN_245[t1_branchesWayIdxVec_2] != _GEN_246[t1_branchesWayIdxVec_2];
  wire             _GEN_263 =
    _t1_writePathWayMaskVec_T_21
      ? ~(|t1_branchesWayIdxVec_2) | _GEN_255 | _GEN_247
      : _GEN_255 | _GEN_247;
  wire             _GEN_264 =
    _t1_writePathWayMaskVec_T_21 ? _GEN_178 | _GEN_256 | _GEN_248 : _GEN_256 | _GEN_248;
  wire             _GEN_265 =
    _t1_writePathWayMaskVec_T_21 ? _GEN_180 | _GEN_257 | _GEN_249 : _GEN_257 | _GEN_249;
  wire             _GEN_266 =
    _t1_writePathWayMaskVec_T_21 ? _GEN_182 | _GEN_258 | _GEN_250 : _GEN_258 | _GEN_250;
  wire             _GEN_267 =
    _t1_writePathWayMaskVec_T_21 ? _GEN_184 | _GEN_259 | _GEN_251 : _GEN_259 | _GEN_251;
  wire             _GEN_268 =
    _t1_writePathWayMaskVec_T_21 ? _GEN_186 | _GEN_260 | _GEN_252 : _GEN_260 | _GEN_252;
  wire             _GEN_269 =
    _t1_writePathWayMaskVec_T_21 ? _GEN_188 | _GEN_261 | _GEN_253 : _GEN_261 | _GEN_253;
  wire             _GEN_270 =
    _t1_writePathWayMaskVec_T_21
      ? (&t1_branchesWayIdxVec_2) | _GEN_262 | _GEN_254
      : _GEN_262 | _GEN_254;
  wire             _t1_writePathWayMaskVec_T_23 =
    t1_writeValidVec_3
    & _GEN_245[t1_branchesWayIdxVec_3] != _GEN_246[t1_branchesWayIdxVec_3];
  wire             _GEN_271 = _t1_writePathWayMaskVec_T_23 & ~(|t1_branchesWayIdxVec_3);
  wire             _GEN_272 = _t1_writePathWayMaskVec_T_23 & _GEN_192;
  wire             _GEN_273 = _t1_writePathWayMaskVec_T_23 & _GEN_194;
  wire             _GEN_274 = _t1_writePathWayMaskVec_T_23 & _GEN_196;
  wire             _GEN_275 = _t1_writePathWayMaskVec_T_23 & _GEN_198;
  wire             _GEN_276 = _t1_writePathWayMaskVec_T_23 & _GEN_200;
  wire             _GEN_277 = _t1_writePathWayMaskVec_T_23 & _GEN_202;
  wire             _GEN_278 = _t1_writePathWayMaskVec_T_23 & (&t1_branchesWayIdxVec_3);
  wire             _t1_writePathWayMaskVec_T_25 =
    t1_writeValidVec_4
    & _GEN_245[t1_branchesWayIdxVec_4] != _GEN_246[t1_branchesWayIdxVec_4];
  wire             _GEN_279 =
    _t1_writePathWayMaskVec_T_25
      ? ~(|t1_branchesWayIdxVec_4) | _GEN_271 | _GEN_263
      : _GEN_271 | _GEN_263;
  wire             _GEN_280 =
    _t1_writePathWayMaskVec_T_25 ? _GEN_206 | _GEN_272 | _GEN_264 : _GEN_272 | _GEN_264;
  wire             _GEN_281 =
    _t1_writePathWayMaskVec_T_25 ? _GEN_208 | _GEN_273 | _GEN_265 : _GEN_273 | _GEN_265;
  wire             _GEN_282 =
    _t1_writePathWayMaskVec_T_25 ? _GEN_210 | _GEN_274 | _GEN_266 : _GEN_274 | _GEN_266;
  wire             _GEN_283 =
    _t1_writePathWayMaskVec_T_25 ? _GEN_212 | _GEN_275 | _GEN_267 : _GEN_275 | _GEN_267;
  wire             _GEN_284 =
    _t1_writePathWayMaskVec_T_25 ? _GEN_214 | _GEN_276 | _GEN_268 : _GEN_276 | _GEN_268;
  wire             _GEN_285 =
    _t1_writePathWayMaskVec_T_25 ? _GEN_216 | _GEN_277 | _GEN_269 : _GEN_277 | _GEN_269;
  wire             _GEN_286 =
    _t1_writePathWayMaskVec_T_25
      ? (&t1_branchesWayIdxVec_4) | _GEN_278 | _GEN_270
      : _GEN_278 | _GEN_270;
  wire             _t1_writePathWayMaskVec_T_27 =
    t1_writeValidVec_5
    & _GEN_245[t1_branchesWayIdxVec_5] != _GEN_246[t1_branchesWayIdxVec_5];
  wire             _GEN_287 = _t1_writePathWayMaskVec_T_27 & ~(|t1_branchesWayIdxVec_5);
  wire             _GEN_288 = _t1_writePathWayMaskVec_T_27 & _GEN_220;
  wire             _GEN_289 = _t1_writePathWayMaskVec_T_27 & _GEN_222;
  wire             _GEN_290 = _t1_writePathWayMaskVec_T_27 & _GEN_224;
  wire             _GEN_291 = _t1_writePathWayMaskVec_T_27 & _GEN_226;
  wire             _GEN_292 = _t1_writePathWayMaskVec_T_27 & _GEN_228;
  wire             _GEN_293 = _t1_writePathWayMaskVec_T_27 & _GEN_230;
  wire             _GEN_294 = _t1_writePathWayMaskVec_T_27 & (&t1_branchesWayIdxVec_5);
  wire             _t1_writePathWayMaskVec_T_29 =
    t1_writeValidVec_6
    & _GEN_245[t1_branchesWayIdxVec_6] != _GEN_246[t1_branchesWayIdxVec_6];
  wire             _t1_writePathWayMaskVec_T_31 =
    t1_writeValidVec_7
    & _GEN_245[t1_branchesWayIdxVec_7] != _GEN_246[t1_branchesWayIdxVec_7];
  wire             t1_writePathWayMaskVec_1_0 =
    _t1_writePathWayMaskVec_T_31 & ~(|t1_branchesWayIdxVec_7)
    | (_t1_writePathWayMaskVec_T_29
         ? ~(|t1_branchesWayIdxVec_6) | _GEN_287 | _GEN_279
         : _GEN_287 | _GEN_279);
  wire             t1_writePathWayMaskVec_1_1 =
    _t1_writePathWayMaskVec_T_31 & _GEN_239
    | (_t1_writePathWayMaskVec_T_29
         ? _GEN_233 | _GEN_288 | _GEN_280
         : _GEN_288 | _GEN_280);
  wire             t1_writePathWayMaskVec_1_2 =
    _t1_writePathWayMaskVec_T_31 & _GEN_240
    | (_t1_writePathWayMaskVec_T_29
         ? _GEN_234 | _GEN_289 | _GEN_281
         : _GEN_289 | _GEN_281);
  wire             t1_writePathWayMaskVec_1_3 =
    _t1_writePathWayMaskVec_T_31 & _GEN_241
    | (_t1_writePathWayMaskVec_T_29
         ? _GEN_235 | _GEN_290 | _GEN_282
         : _GEN_290 | _GEN_282);
  wire             t1_writePathWayMaskVec_1_4 =
    _t1_writePathWayMaskVec_T_31 & _GEN_242
    | (_t1_writePathWayMaskVec_T_29
         ? _GEN_236 | _GEN_291 | _GEN_283
         : _GEN_291 | _GEN_283);
  wire             t1_writePathWayMaskVec_1_5 =
    _t1_writePathWayMaskVec_T_31 & _GEN_243
    | (_t1_writePathWayMaskVec_T_29
         ? _GEN_237 | _GEN_292 | _GEN_284
         : _GEN_292 | _GEN_284);
  wire             t1_writePathWayMaskVec_1_6 =
    _t1_writePathWayMaskVec_T_31 & _GEN_244
    | (_t1_writePathWayMaskVec_T_29
         ? _GEN_238 | _GEN_293 | _GEN_285
         : _GEN_293 | _GEN_285);
  wire             t1_writePathWayMaskVec_1_7 =
    _t1_writePathWayMaskVec_T_31 & (&t1_branchesWayIdxVec_7)
    | (_t1_writePathWayMaskVec_T_29
         ? (&t1_branchesWayIdxVec_6) | _GEN_294 | _GEN_286
         : _GEN_294 | _GEN_286);
  wire [5:0]       newCtr_counter_112_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_0 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_0 - 6'h1);
  wire [5:0]       newCtr_counter_113_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_112_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_112_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_112_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_112_value + 6'h1)
          : 6'(newCtr_counter_112_value - 6'h1);
  wire [5:0]       newCtr_counter_114_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_113_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_113_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_113_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_113_value + 6'h1)
          : 6'(newCtr_counter_113_value - 6'h1);
  wire [5:0]       newCtr_counter_115_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_114_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_114_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_114_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_114_value + 6'h1)
          : 6'(newCtr_counter_114_value - 6'h1);
  wire [5:0]       newCtr_counter_116_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_115_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_115_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_115_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_115_value + 6'h1)
          : 6'(newCtr_counter_115_value - 6'h1);
  wire [5:0]       newCtr_counter_117_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_116_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_116_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_116_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_116_value + 6'h1)
          : 6'(newCtr_counter_116_value - 6'h1);
  wire [5:0]       newCtr_counter_118_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_117_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_117_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_117_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_117_value + 6'h1)
          : 6'(newCtr_counter_117_value - 6'h1);
  wire [5:0]       newCtr_16_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_118_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_118_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_118_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_118_value + 6'h1)
          : 6'(newCtr_counter_118_value - 6'h1);
  wire [5:0]       newCtr_counter_119_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_1 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_1 - 6'h1);
  wire [5:0]       newCtr_counter_120_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_119_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_119_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_119_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_119_value + 6'h1)
          : 6'(newCtr_counter_119_value - 6'h1);
  wire [5:0]       newCtr_counter_121_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_120_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_120_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_120_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_120_value + 6'h1)
          : 6'(newCtr_counter_120_value - 6'h1);
  wire [5:0]       newCtr_counter_122_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_121_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_121_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_121_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_121_value + 6'h1)
          : 6'(newCtr_counter_121_value - 6'h1);
  wire [5:0]       newCtr_counter_123_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_122_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_122_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_122_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_122_value + 6'h1)
          : 6'(newCtr_counter_122_value - 6'h1);
  wire [5:0]       newCtr_counter_124_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_123_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_123_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_123_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_123_value + 6'h1)
          : 6'(newCtr_counter_123_value - 6'h1);
  wire [5:0]       newCtr_counter_125_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_124_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_124_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_124_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_124_value + 6'h1)
          : 6'(newCtr_counter_124_value - 6'h1);
  wire [5:0]       newCtr_17_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_125_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_125_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_125_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_125_value + 6'h1)
          : 6'(newCtr_counter_125_value - 6'h1);
  wire [5:0]       newCtr_counter_126_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_2 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_2 - 6'h1);
  wire [5:0]       newCtr_counter_127_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_126_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_126_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_126_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_126_value + 6'h1)
          : 6'(newCtr_counter_126_value - 6'h1);
  wire [5:0]       newCtr_counter_128_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_127_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_127_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_127_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_127_value + 6'h1)
          : 6'(newCtr_counter_127_value - 6'h1);
  wire [5:0]       newCtr_counter_129_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_128_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_128_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_128_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_128_value + 6'h1)
          : 6'(newCtr_counter_128_value - 6'h1);
  wire [5:0]       newCtr_counter_130_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_129_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_129_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_129_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_129_value + 6'h1)
          : 6'(newCtr_counter_129_value - 6'h1);
  wire [5:0]       newCtr_counter_131_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_130_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_130_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_130_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_130_value + 6'h1)
          : 6'(newCtr_counter_130_value - 6'h1);
  wire [5:0]       newCtr_counter_132_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_131_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_131_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_131_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_131_value + 6'h1)
          : 6'(newCtr_counter_131_value - 6'h1);
  wire [5:0]       newCtr_18_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_132_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_132_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_132_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_132_value + 6'h1)
          : 6'(newCtr_counter_132_value - 6'h1);
  wire [5:0]       newCtr_counter_133_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_3 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_3 - 6'h1);
  wire [5:0]       newCtr_counter_134_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_133_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_133_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_133_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_133_value + 6'h1)
          : 6'(newCtr_counter_133_value - 6'h1);
  wire [5:0]       newCtr_counter_135_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_134_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_134_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_134_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_134_value + 6'h1)
          : 6'(newCtr_counter_134_value - 6'h1);
  wire [5:0]       newCtr_counter_136_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_135_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_135_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_135_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_135_value + 6'h1)
          : 6'(newCtr_counter_135_value - 6'h1);
  wire [5:0]       newCtr_counter_137_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_136_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_136_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_136_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_136_value + 6'h1)
          : 6'(newCtr_counter_136_value - 6'h1);
  wire [5:0]       newCtr_counter_138_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_137_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_137_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_137_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_137_value + 6'h1)
          : 6'(newCtr_counter_137_value - 6'h1);
  wire [5:0]       newCtr_counter_139_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_138_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_138_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_138_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_138_value + 6'h1)
          : 6'(newCtr_counter_138_value - 6'h1);
  wire [5:0]       newCtr_19_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_139_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_139_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_139_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_139_value + 6'h1)
          : 6'(newCtr_counter_139_value - 6'h1);
  wire [5:0]       newCtr_counter_140_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_4 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_4 - 6'h1);
  wire [5:0]       newCtr_counter_141_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_140_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_140_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_140_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_140_value + 6'h1)
          : 6'(newCtr_counter_140_value - 6'h1);
  wire [5:0]       newCtr_counter_142_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_141_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_141_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_141_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_141_value + 6'h1)
          : 6'(newCtr_counter_141_value - 6'h1);
  wire [5:0]       newCtr_counter_143_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_142_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_142_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_142_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_142_value + 6'h1)
          : 6'(newCtr_counter_142_value - 6'h1);
  wire [5:0]       newCtr_counter_144_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_143_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_143_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_143_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_143_value + 6'h1)
          : 6'(newCtr_counter_143_value - 6'h1);
  wire [5:0]       newCtr_counter_145_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_144_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_144_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_144_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_144_value + 6'h1)
          : 6'(newCtr_counter_144_value - 6'h1);
  wire [5:0]       newCtr_counter_146_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_145_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_145_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_145_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_145_value + 6'h1)
          : 6'(newCtr_counter_145_value - 6'h1);
  wire [5:0]       newCtr_20_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_146_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_146_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_146_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_146_value + 6'h1)
          : 6'(newCtr_counter_146_value - 6'h1);
  wire [5:0]       newCtr_counter_147_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_5 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_5 - 6'h1);
  wire [5:0]       newCtr_counter_148_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_147_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_147_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_147_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_147_value + 6'h1)
          : 6'(newCtr_counter_147_value - 6'h1);
  wire [5:0]       newCtr_counter_149_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_148_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_148_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_148_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_148_value + 6'h1)
          : 6'(newCtr_counter_148_value - 6'h1);
  wire [5:0]       newCtr_counter_150_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_149_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_149_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_149_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_149_value + 6'h1)
          : 6'(newCtr_counter_149_value - 6'h1);
  wire [5:0]       newCtr_counter_151_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_150_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_150_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_150_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_150_value + 6'h1)
          : 6'(newCtr_counter_150_value - 6'h1);
  wire [5:0]       newCtr_counter_152_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_151_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_151_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_151_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_151_value + 6'h1)
          : 6'(newCtr_counter_151_value - 6'h1);
  wire [5:0]       newCtr_counter_153_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_152_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_152_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_152_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_152_value + 6'h1)
          : 6'(newCtr_counter_152_value - 6'h1);
  wire [5:0]       newCtr_21_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_153_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_153_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_153_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_153_value + 6'h1)
          : 6'(newCtr_counter_153_value - 6'h1);
  wire [5:0]       newCtr_counter_154_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_6 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_6 - 6'h1);
  wire [5:0]       newCtr_counter_155_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_154_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_154_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_154_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_154_value + 6'h1)
          : 6'(newCtr_counter_154_value - 6'h1);
  wire [5:0]       newCtr_counter_156_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_155_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_155_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_155_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_155_value + 6'h1)
          : 6'(newCtr_counter_155_value - 6'h1);
  wire [5:0]       newCtr_counter_157_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_156_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_156_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_156_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_156_value + 6'h1)
          : 6'(newCtr_counter_156_value - 6'h1);
  wire [5:0]       newCtr_counter_158_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_157_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_157_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_157_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_157_value + 6'h1)
          : 6'(newCtr_counter_157_value - 6'h1);
  wire [5:0]       newCtr_counter_159_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_158_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_158_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_158_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_158_value + 6'h1)
          : 6'(newCtr_counter_158_value - 6'h1);
  wire [5:0]       newCtr_counter_160_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_159_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_159_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_159_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_159_value + 6'h1)
          : 6'(newCtr_counter_159_value - 6'h1);
  wire [5:0]       newCtr_22_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_160_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_160_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_160_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_160_value + 6'h1)
          : 6'(newCtr_counter_160_value - 6'h1);
  wire [5:0]       newCtr_counter_161_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_0_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_0_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_0_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_0_7 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_0_7 - 6'h1);
  wire [5:0]       newCtr_counter_162_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_161_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_161_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_161_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_161_value + 6'h1)
          : 6'(newCtr_counter_161_value - 6'h1);
  wire [5:0]       newCtr_counter_163_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_162_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_162_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_162_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_162_value + 6'h1)
          : 6'(newCtr_counter_162_value - 6'h1);
  wire [5:0]       newCtr_counter_164_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_163_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_163_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_163_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_163_value + 6'h1)
          : 6'(newCtr_counter_163_value - 6'h1);
  wire [5:0]       newCtr_counter_165_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_164_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_164_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_164_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_164_value + 6'h1)
          : 6'(newCtr_counter_164_value - 6'h1);
  wire [5:0]       newCtr_counter_166_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_165_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_165_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_165_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_165_value + 6'h1)
          : 6'(newCtr_counter_165_value - 6'h1);
  wire [5:0]       newCtr_counter_167_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_166_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_166_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_166_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_166_value + 6'h1)
          : 6'(newCtr_counter_166_value - 6'h1);
  wire [5:0]       newCtr_23_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_167_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_167_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_167_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_167_value + 6'h1)
          : 6'(newCtr_counter_167_value - 6'h1);
  wire [5:0]       newCtr_counter_168_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_0 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_0 - 6'h1);
  wire [5:0]       newCtr_counter_169_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_168_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_168_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_168_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_168_value + 6'h1)
          : 6'(newCtr_counter_168_value - 6'h1);
  wire [5:0]       newCtr_counter_170_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_169_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_169_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_169_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_169_value + 6'h1)
          : 6'(newCtr_counter_169_value - 6'h1);
  wire [5:0]       newCtr_counter_171_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_170_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_170_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_170_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_170_value + 6'h1)
          : 6'(newCtr_counter_170_value - 6'h1);
  wire [5:0]       newCtr_counter_172_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_171_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_171_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_171_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_171_value + 6'h1)
          : 6'(newCtr_counter_171_value - 6'h1);
  wire [5:0]       newCtr_counter_173_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_172_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_172_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_172_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_172_value + 6'h1)
          : 6'(newCtr_counter_172_value - 6'h1);
  wire [5:0]       newCtr_counter_174_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_173_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_173_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_173_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_173_value + 6'h1)
          : 6'(newCtr_counter_173_value - 6'h1);
  wire [5:0]       newCtr_24_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_174_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_174_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_174_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_174_value + 6'h1)
          : 6'(newCtr_counter_174_value - 6'h1);
  wire [5:0]       newCtr_counter_175_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_1 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_1 - 6'h1);
  wire [5:0]       newCtr_counter_176_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_175_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_175_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_175_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_175_value + 6'h1)
          : 6'(newCtr_counter_175_value - 6'h1);
  wire [5:0]       newCtr_counter_177_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_176_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_176_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_176_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_176_value + 6'h1)
          : 6'(newCtr_counter_176_value - 6'h1);
  wire [5:0]       newCtr_counter_178_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_177_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_177_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_177_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_177_value + 6'h1)
          : 6'(newCtr_counter_177_value - 6'h1);
  wire [5:0]       newCtr_counter_179_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_178_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_178_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_178_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_178_value + 6'h1)
          : 6'(newCtr_counter_178_value - 6'h1);
  wire [5:0]       newCtr_counter_180_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_179_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_179_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_179_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_179_value + 6'h1)
          : 6'(newCtr_counter_179_value - 6'h1);
  wire [5:0]       newCtr_counter_181_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_180_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_180_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_180_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_180_value + 6'h1)
          : 6'(newCtr_counter_180_value - 6'h1);
  wire [5:0]       newCtr_25_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_181_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_181_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_181_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_181_value + 6'h1)
          : 6'(newCtr_counter_181_value - 6'h1);
  wire [5:0]       newCtr_counter_182_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_2 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_2 - 6'h1);
  wire [5:0]       newCtr_counter_183_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_182_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_182_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_182_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_182_value + 6'h1)
          : 6'(newCtr_counter_182_value - 6'h1);
  wire [5:0]       newCtr_counter_184_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_183_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_183_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_183_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_183_value + 6'h1)
          : 6'(newCtr_counter_183_value - 6'h1);
  wire [5:0]       newCtr_counter_185_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_184_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_184_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_184_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_184_value + 6'h1)
          : 6'(newCtr_counter_184_value - 6'h1);
  wire [5:0]       newCtr_counter_186_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_185_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_185_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_185_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_185_value + 6'h1)
          : 6'(newCtr_counter_185_value - 6'h1);
  wire [5:0]       newCtr_counter_187_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_186_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_186_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_186_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_186_value + 6'h1)
          : 6'(newCtr_counter_186_value - 6'h1);
  wire [5:0]       newCtr_counter_188_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_187_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_187_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_187_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_187_value + 6'h1)
          : 6'(newCtr_counter_187_value - 6'h1);
  wire [5:0]       newCtr_26_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_188_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_188_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_188_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_188_value + 6'h1)
          : 6'(newCtr_counter_188_value - 6'h1);
  wire [5:0]       newCtr_counter_189_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_3 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_3 - 6'h1);
  wire [5:0]       newCtr_counter_190_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_189_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_189_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_189_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_189_value + 6'h1)
          : 6'(newCtr_counter_189_value - 6'h1);
  wire [5:0]       newCtr_counter_191_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_190_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_190_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_190_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_190_value + 6'h1)
          : 6'(newCtr_counter_190_value - 6'h1);
  wire [5:0]       newCtr_counter_192_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_191_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_191_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_191_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_191_value + 6'h1)
          : 6'(newCtr_counter_191_value - 6'h1);
  wire [5:0]       newCtr_counter_193_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_192_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_192_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_192_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_192_value + 6'h1)
          : 6'(newCtr_counter_192_value - 6'h1);
  wire [5:0]       newCtr_counter_194_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_193_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_193_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_193_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_193_value + 6'h1)
          : 6'(newCtr_counter_193_value - 6'h1);
  wire [5:0]       newCtr_counter_195_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_194_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_194_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_194_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_194_value + 6'h1)
          : 6'(newCtr_counter_194_value - 6'h1);
  wire [5:0]       newCtr_27_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_195_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_195_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_195_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_195_value + 6'h1)
          : 6'(newCtr_counter_195_value - 6'h1);
  wire [5:0]       newCtr_counter_196_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_4 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_4 - 6'h1);
  wire [5:0]       newCtr_counter_197_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_196_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_196_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_196_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_196_value + 6'h1)
          : 6'(newCtr_counter_196_value - 6'h1);
  wire [5:0]       newCtr_counter_198_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_197_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_197_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_197_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_197_value + 6'h1)
          : 6'(newCtr_counter_197_value - 6'h1);
  wire [5:0]       newCtr_counter_199_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_198_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_198_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_198_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_198_value + 6'h1)
          : 6'(newCtr_counter_198_value - 6'h1);
  wire [5:0]       newCtr_counter_200_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_199_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_199_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_199_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_199_value + 6'h1)
          : 6'(newCtr_counter_199_value - 6'h1);
  wire [5:0]       newCtr_counter_201_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_200_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_200_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_200_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_200_value + 6'h1)
          : 6'(newCtr_counter_200_value - 6'h1);
  wire [5:0]       newCtr_counter_202_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_201_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_201_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_201_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_201_value + 6'h1)
          : 6'(newCtr_counter_201_value - 6'h1);
  wire [5:0]       newCtr_28_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_202_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_202_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_202_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_202_value + 6'h1)
          : 6'(newCtr_counter_202_value - 6'h1);
  wire [5:0]       newCtr_counter_203_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_5 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_5 - 6'h1);
  wire [5:0]       newCtr_counter_204_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_203_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_203_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_203_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_203_value + 6'h1)
          : 6'(newCtr_counter_203_value - 6'h1);
  wire [5:0]       newCtr_counter_205_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_204_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_204_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_204_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_204_value + 6'h1)
          : 6'(newCtr_counter_204_value - 6'h1);
  wire [5:0]       newCtr_counter_206_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_205_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_205_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_205_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_205_value + 6'h1)
          : 6'(newCtr_counter_205_value - 6'h1);
  wire [5:0]       newCtr_counter_207_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_206_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_206_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_206_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_206_value + 6'h1)
          : 6'(newCtr_counter_206_value - 6'h1);
  wire [5:0]       newCtr_counter_208_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_207_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_207_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_207_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_207_value + 6'h1)
          : 6'(newCtr_counter_207_value - 6'h1);
  wire [5:0]       newCtr_counter_209_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_208_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_208_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_208_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_208_value + 6'h1)
          : 6'(newCtr_counter_208_value - 6'h1);
  wire [5:0]       newCtr_29_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_209_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_209_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_209_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_209_value + 6'h1)
          : 6'(newCtr_counter_209_value - 6'h1);
  wire [5:0]       newCtr_counter_210_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_6 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_6 - 6'h1);
  wire [5:0]       newCtr_counter_211_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_210_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_210_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_210_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_210_value + 6'h1)
          : 6'(newCtr_counter_210_value - 6'h1);
  wire [5:0]       newCtr_counter_212_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_211_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_211_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_211_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_211_value + 6'h1)
          : 6'(newCtr_counter_211_value - 6'h1);
  wire [5:0]       newCtr_counter_213_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_212_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_212_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_212_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_212_value + 6'h1)
          : 6'(newCtr_counter_212_value - 6'h1);
  wire [5:0]       newCtr_counter_214_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_213_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_213_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_213_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_213_value + 6'h1)
          : 6'(newCtr_counter_213_value - 6'h1);
  wire [5:0]       newCtr_counter_215_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_214_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_214_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_214_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_214_value + 6'h1)
          : 6'(newCtr_counter_214_value - 6'h1);
  wire [5:0]       newCtr_counter_216_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_215_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_215_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_215_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_215_value + 6'h1)
          : 6'(newCtr_counter_215_value - 6'h1);
  wire [5:0]       newCtr_30_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_216_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_216_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_216_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_216_value + 6'h1)
          : 6'(newCtr_counter_216_value - 6'h1);
  wire [5:0]       newCtr_counter_217_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scGlobalResp_1_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scGlobalResp_1_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scGlobalResp_1_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scGlobalResp_1_7 + 6'h1)
          : 6'(t1_train_meta_sc_scGlobalResp_1_7 - 6'h1);
  wire [5:0]       newCtr_counter_218_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_217_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_217_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_217_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_217_value + 6'h1)
          : 6'(newCtr_counter_217_value - 6'h1);
  wire [5:0]       newCtr_counter_219_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_218_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_218_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_218_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_218_value + 6'h1)
          : 6'(newCtr_counter_218_value - 6'h1);
  wire [5:0]       newCtr_counter_220_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_219_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_219_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_219_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_219_value + 6'h1)
          : 6'(newCtr_counter_219_value - 6'h1);
  wire [5:0]       newCtr_counter_221_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_220_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_220_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_220_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_220_value + 6'h1)
          : 6'(newCtr_counter_220_value - 6'h1);
  wire [5:0]       newCtr_counter_222_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_221_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_221_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_221_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_221_value + 6'h1)
          : 6'(newCtr_counter_221_value - 6'h1);
  wire [5:0]       newCtr_counter_223_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_222_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_222_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_222_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_222_value + 6'h1)
          : 6'(newCtr_counter_222_value - 6'h1);
  wire [5:0]       newCtr_31_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_223_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_223_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_223_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_223_value + 6'h1)
          : 6'(newCtr_counter_223_value - 6'h1);
  wire [7:0][5:0]  _GEN_295 =
    {{t1_train_meta_sc_scGlobalResp_0_7},
     {t1_train_meta_sc_scGlobalResp_0_6},
     {t1_train_meta_sc_scGlobalResp_0_5},
     {t1_train_meta_sc_scGlobalResp_0_4},
     {t1_train_meta_sc_scGlobalResp_0_3},
     {t1_train_meta_sc_scGlobalResp_0_2},
     {t1_train_meta_sc_scGlobalResp_0_1},
     {t1_train_meta_sc_scGlobalResp_0_0}};
  wire [7:0][5:0]  _GEN_296 =
    {{newCtr_23_value},
     {newCtr_22_value},
     {newCtr_21_value},
     {newCtr_20_value},
     {newCtr_19_value},
     {newCtr_18_value},
     {newCtr_17_value},
     {newCtr_16_value}};
  wire             _t1_writeGlobalEntryWayMaskVec_T_1 =
    t1_writeValidVec_0
    & _GEN_295[t1_branchesWayIdxVec_0] != _GEN_296[t1_branchesWayIdxVec_0];
  wire             _GEN_297 =
    _t1_writeGlobalEntryWayMaskVec_T_1 & ~(|t1_branchesWayIdxVec_0);
  wire             _GEN_298 = _t1_writeGlobalEntryWayMaskVec_T_1 & _GEN_150;
  wire             _GEN_299 = _t1_writeGlobalEntryWayMaskVec_T_1 & _GEN_152;
  wire             _GEN_300 = _t1_writeGlobalEntryWayMaskVec_T_1 & _GEN_154;
  wire             _GEN_301 = _t1_writeGlobalEntryWayMaskVec_T_1 & _GEN_156;
  wire             _GEN_302 = _t1_writeGlobalEntryWayMaskVec_T_1 & _GEN_158;
  wire             _GEN_303 = _t1_writeGlobalEntryWayMaskVec_T_1 & _GEN_160;
  wire             _GEN_304 =
    _t1_writeGlobalEntryWayMaskVec_T_1 & (&t1_branchesWayIdxVec_0);
  wire             _t1_writeGlobalEntryWayMaskVec_T_3 =
    t1_writeValidVec_1
    & _GEN_295[t1_branchesWayIdxVec_1] != _GEN_296[t1_branchesWayIdxVec_1];
  wire             _GEN_305 =
    _t1_writeGlobalEntryWayMaskVec_T_3 & ~(|t1_branchesWayIdxVec_1);
  wire             _GEN_306 = _t1_writeGlobalEntryWayMaskVec_T_3 & _GEN_164;
  wire             _GEN_307 = _t1_writeGlobalEntryWayMaskVec_T_3 & _GEN_166;
  wire             _GEN_308 = _t1_writeGlobalEntryWayMaskVec_T_3 & _GEN_168;
  wire             _GEN_309 = _t1_writeGlobalEntryWayMaskVec_T_3 & _GEN_170;
  wire             _GEN_310 = _t1_writeGlobalEntryWayMaskVec_T_3 & _GEN_172;
  wire             _GEN_311 = _t1_writeGlobalEntryWayMaskVec_T_3 & _GEN_174;
  wire             _GEN_312 =
    _t1_writeGlobalEntryWayMaskVec_T_3 & (&t1_branchesWayIdxVec_1);
  wire             _t1_writeGlobalEntryWayMaskVec_T_5 =
    t1_writeValidVec_2
    & _GEN_295[t1_branchesWayIdxVec_2] != _GEN_296[t1_branchesWayIdxVec_2];
  wire             _GEN_313 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? ~(|t1_branchesWayIdxVec_2) | _GEN_305 | _GEN_297
      : _GEN_305 | _GEN_297;
  wire             _GEN_314 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? _GEN_178 | _GEN_306 | _GEN_298
      : _GEN_306 | _GEN_298;
  wire             _GEN_315 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? _GEN_180 | _GEN_307 | _GEN_299
      : _GEN_307 | _GEN_299;
  wire             _GEN_316 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? _GEN_182 | _GEN_308 | _GEN_300
      : _GEN_308 | _GEN_300;
  wire             _GEN_317 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? _GEN_184 | _GEN_309 | _GEN_301
      : _GEN_309 | _GEN_301;
  wire             _GEN_318 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? _GEN_186 | _GEN_310 | _GEN_302
      : _GEN_310 | _GEN_302;
  wire             _GEN_319 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? _GEN_188 | _GEN_311 | _GEN_303
      : _GEN_311 | _GEN_303;
  wire             _GEN_320 =
    _t1_writeGlobalEntryWayMaskVec_T_5
      ? (&t1_branchesWayIdxVec_2) | _GEN_312 | _GEN_304
      : _GEN_312 | _GEN_304;
  wire             _t1_writeGlobalEntryWayMaskVec_T_7 =
    t1_writeValidVec_3
    & _GEN_295[t1_branchesWayIdxVec_3] != _GEN_296[t1_branchesWayIdxVec_3];
  wire             _GEN_321 =
    _t1_writeGlobalEntryWayMaskVec_T_7 & ~(|t1_branchesWayIdxVec_3);
  wire             _GEN_322 = _t1_writeGlobalEntryWayMaskVec_T_7 & _GEN_192;
  wire             _GEN_323 = _t1_writeGlobalEntryWayMaskVec_T_7 & _GEN_194;
  wire             _GEN_324 = _t1_writeGlobalEntryWayMaskVec_T_7 & _GEN_196;
  wire             _GEN_325 = _t1_writeGlobalEntryWayMaskVec_T_7 & _GEN_198;
  wire             _GEN_326 = _t1_writeGlobalEntryWayMaskVec_T_7 & _GEN_200;
  wire             _GEN_327 = _t1_writeGlobalEntryWayMaskVec_T_7 & _GEN_202;
  wire             _GEN_328 =
    _t1_writeGlobalEntryWayMaskVec_T_7 & (&t1_branchesWayIdxVec_3);
  wire             _t1_writeGlobalEntryWayMaskVec_T_9 =
    t1_writeValidVec_4
    & _GEN_295[t1_branchesWayIdxVec_4] != _GEN_296[t1_branchesWayIdxVec_4];
  wire             _GEN_329 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? ~(|t1_branchesWayIdxVec_4) | _GEN_321 | _GEN_313
      : _GEN_321 | _GEN_313;
  wire             _GEN_330 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? _GEN_206 | _GEN_322 | _GEN_314
      : _GEN_322 | _GEN_314;
  wire             _GEN_331 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? _GEN_208 | _GEN_323 | _GEN_315
      : _GEN_323 | _GEN_315;
  wire             _GEN_332 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? _GEN_210 | _GEN_324 | _GEN_316
      : _GEN_324 | _GEN_316;
  wire             _GEN_333 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? _GEN_212 | _GEN_325 | _GEN_317
      : _GEN_325 | _GEN_317;
  wire             _GEN_334 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? _GEN_214 | _GEN_326 | _GEN_318
      : _GEN_326 | _GEN_318;
  wire             _GEN_335 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? _GEN_216 | _GEN_327 | _GEN_319
      : _GEN_327 | _GEN_319;
  wire             _GEN_336 =
    _t1_writeGlobalEntryWayMaskVec_T_9
      ? (&t1_branchesWayIdxVec_4) | _GEN_328 | _GEN_320
      : _GEN_328 | _GEN_320;
  wire             _t1_writeGlobalEntryWayMaskVec_T_11 =
    t1_writeValidVec_5
    & _GEN_295[t1_branchesWayIdxVec_5] != _GEN_296[t1_branchesWayIdxVec_5];
  wire             _GEN_337 =
    _t1_writeGlobalEntryWayMaskVec_T_11 & ~(|t1_branchesWayIdxVec_5);
  wire             _GEN_338 = _t1_writeGlobalEntryWayMaskVec_T_11 & _GEN_220;
  wire             _GEN_339 = _t1_writeGlobalEntryWayMaskVec_T_11 & _GEN_222;
  wire             _GEN_340 = _t1_writeGlobalEntryWayMaskVec_T_11 & _GEN_224;
  wire             _GEN_341 = _t1_writeGlobalEntryWayMaskVec_T_11 & _GEN_226;
  wire             _GEN_342 = _t1_writeGlobalEntryWayMaskVec_T_11 & _GEN_228;
  wire             _GEN_343 = _t1_writeGlobalEntryWayMaskVec_T_11 & _GEN_230;
  wire             _GEN_344 =
    _t1_writeGlobalEntryWayMaskVec_T_11 & (&t1_branchesWayIdxVec_5);
  wire             _t1_writeGlobalEntryWayMaskVec_T_13 =
    t1_writeValidVec_6
    & _GEN_295[t1_branchesWayIdxVec_6] != _GEN_296[t1_branchesWayIdxVec_6];
  wire             _t1_writeGlobalEntryWayMaskVec_T_15 =
    t1_writeValidVec_7
    & _GEN_295[t1_branchesWayIdxVec_7] != _GEN_296[t1_branchesWayIdxVec_7];
  wire [7:0][5:0]  _GEN_345 =
    {{t1_train_meta_sc_scGlobalResp_1_7},
     {t1_train_meta_sc_scGlobalResp_1_6},
     {t1_train_meta_sc_scGlobalResp_1_5},
     {t1_train_meta_sc_scGlobalResp_1_4},
     {t1_train_meta_sc_scGlobalResp_1_3},
     {t1_train_meta_sc_scGlobalResp_1_2},
     {t1_train_meta_sc_scGlobalResp_1_1},
     {t1_train_meta_sc_scGlobalResp_1_0}};
  wire [7:0][5:0]  _GEN_346 =
    {{newCtr_31_value},
     {newCtr_30_value},
     {newCtr_29_value},
     {newCtr_28_value},
     {newCtr_27_value},
     {newCtr_26_value},
     {newCtr_25_value},
     {newCtr_24_value}};
  wire             _t1_writeGlobalEntryWayMaskVec_T_17 =
    t1_writeValidVec_0
    & _GEN_345[t1_branchesWayIdxVec_0] != _GEN_346[t1_branchesWayIdxVec_0];
  wire             _GEN_347 =
    _t1_writeGlobalEntryWayMaskVec_T_17 & ~(|t1_branchesWayIdxVec_0);
  wire             _GEN_348 = _t1_writeGlobalEntryWayMaskVec_T_17 & _GEN_150;
  wire             _GEN_349 = _t1_writeGlobalEntryWayMaskVec_T_17 & _GEN_152;
  wire             _GEN_350 = _t1_writeGlobalEntryWayMaskVec_T_17 & _GEN_154;
  wire             _GEN_351 = _t1_writeGlobalEntryWayMaskVec_T_17 & _GEN_156;
  wire             _GEN_352 = _t1_writeGlobalEntryWayMaskVec_T_17 & _GEN_158;
  wire             _GEN_353 = _t1_writeGlobalEntryWayMaskVec_T_17 & _GEN_160;
  wire             _GEN_354 =
    _t1_writeGlobalEntryWayMaskVec_T_17 & (&t1_branchesWayIdxVec_0);
  wire             _t1_writeGlobalEntryWayMaskVec_T_19 =
    t1_writeValidVec_1
    & _GEN_345[t1_branchesWayIdxVec_1] != _GEN_346[t1_branchesWayIdxVec_1];
  wire             _GEN_355 =
    _t1_writeGlobalEntryWayMaskVec_T_19 & ~(|t1_branchesWayIdxVec_1);
  wire             _GEN_356 = _t1_writeGlobalEntryWayMaskVec_T_19 & _GEN_164;
  wire             _GEN_357 = _t1_writeGlobalEntryWayMaskVec_T_19 & _GEN_166;
  wire             _GEN_358 = _t1_writeGlobalEntryWayMaskVec_T_19 & _GEN_168;
  wire             _GEN_359 = _t1_writeGlobalEntryWayMaskVec_T_19 & _GEN_170;
  wire             _GEN_360 = _t1_writeGlobalEntryWayMaskVec_T_19 & _GEN_172;
  wire             _GEN_361 = _t1_writeGlobalEntryWayMaskVec_T_19 & _GEN_174;
  wire             _GEN_362 =
    _t1_writeGlobalEntryWayMaskVec_T_19 & (&t1_branchesWayIdxVec_1);
  wire             _t1_writeGlobalEntryWayMaskVec_T_21 =
    t1_writeValidVec_2
    & _GEN_345[t1_branchesWayIdxVec_2] != _GEN_346[t1_branchesWayIdxVec_2];
  wire             _GEN_363 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? ~(|t1_branchesWayIdxVec_2) | _GEN_355 | _GEN_347
      : _GEN_355 | _GEN_347;
  wire             _GEN_364 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? _GEN_178 | _GEN_356 | _GEN_348
      : _GEN_356 | _GEN_348;
  wire             _GEN_365 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? _GEN_180 | _GEN_357 | _GEN_349
      : _GEN_357 | _GEN_349;
  wire             _GEN_366 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? _GEN_182 | _GEN_358 | _GEN_350
      : _GEN_358 | _GEN_350;
  wire             _GEN_367 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? _GEN_184 | _GEN_359 | _GEN_351
      : _GEN_359 | _GEN_351;
  wire             _GEN_368 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? _GEN_186 | _GEN_360 | _GEN_352
      : _GEN_360 | _GEN_352;
  wire             _GEN_369 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? _GEN_188 | _GEN_361 | _GEN_353
      : _GEN_361 | _GEN_353;
  wire             _GEN_370 =
    _t1_writeGlobalEntryWayMaskVec_T_21
      ? (&t1_branchesWayIdxVec_2) | _GEN_362 | _GEN_354
      : _GEN_362 | _GEN_354;
  wire             _t1_writeGlobalEntryWayMaskVec_T_23 =
    t1_writeValidVec_3
    & _GEN_345[t1_branchesWayIdxVec_3] != _GEN_346[t1_branchesWayIdxVec_3];
  wire             _GEN_371 =
    _t1_writeGlobalEntryWayMaskVec_T_23 & ~(|t1_branchesWayIdxVec_3);
  wire             _GEN_372 = _t1_writeGlobalEntryWayMaskVec_T_23 & _GEN_192;
  wire             _GEN_373 = _t1_writeGlobalEntryWayMaskVec_T_23 & _GEN_194;
  wire             _GEN_374 = _t1_writeGlobalEntryWayMaskVec_T_23 & _GEN_196;
  wire             _GEN_375 = _t1_writeGlobalEntryWayMaskVec_T_23 & _GEN_198;
  wire             _GEN_376 = _t1_writeGlobalEntryWayMaskVec_T_23 & _GEN_200;
  wire             _GEN_377 = _t1_writeGlobalEntryWayMaskVec_T_23 & _GEN_202;
  wire             _GEN_378 =
    _t1_writeGlobalEntryWayMaskVec_T_23 & (&t1_branchesWayIdxVec_3);
  wire             _t1_writeGlobalEntryWayMaskVec_T_25 =
    t1_writeValidVec_4
    & _GEN_345[t1_branchesWayIdxVec_4] != _GEN_346[t1_branchesWayIdxVec_4];
  wire             _GEN_379 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? ~(|t1_branchesWayIdxVec_4) | _GEN_371 | _GEN_363
      : _GEN_371 | _GEN_363;
  wire             _GEN_380 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? _GEN_206 | _GEN_372 | _GEN_364
      : _GEN_372 | _GEN_364;
  wire             _GEN_381 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? _GEN_208 | _GEN_373 | _GEN_365
      : _GEN_373 | _GEN_365;
  wire             _GEN_382 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? _GEN_210 | _GEN_374 | _GEN_366
      : _GEN_374 | _GEN_366;
  wire             _GEN_383 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? _GEN_212 | _GEN_375 | _GEN_367
      : _GEN_375 | _GEN_367;
  wire             _GEN_384 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? _GEN_214 | _GEN_376 | _GEN_368
      : _GEN_376 | _GEN_368;
  wire             _GEN_385 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? _GEN_216 | _GEN_377 | _GEN_369
      : _GEN_377 | _GEN_369;
  wire             _GEN_386 =
    _t1_writeGlobalEntryWayMaskVec_T_25
      ? (&t1_branchesWayIdxVec_4) | _GEN_378 | _GEN_370
      : _GEN_378 | _GEN_370;
  wire             _t1_writeGlobalEntryWayMaskVec_T_27 =
    t1_writeValidVec_5
    & _GEN_345[t1_branchesWayIdxVec_5] != _GEN_346[t1_branchesWayIdxVec_5];
  wire             _GEN_387 =
    _t1_writeGlobalEntryWayMaskVec_T_27 & ~(|t1_branchesWayIdxVec_5);
  wire             _GEN_388 = _t1_writeGlobalEntryWayMaskVec_T_27 & _GEN_220;
  wire             _GEN_389 = _t1_writeGlobalEntryWayMaskVec_T_27 & _GEN_222;
  wire             _GEN_390 = _t1_writeGlobalEntryWayMaskVec_T_27 & _GEN_224;
  wire             _GEN_391 = _t1_writeGlobalEntryWayMaskVec_T_27 & _GEN_226;
  wire             _GEN_392 = _t1_writeGlobalEntryWayMaskVec_T_27 & _GEN_228;
  wire             _GEN_393 = _t1_writeGlobalEntryWayMaskVec_T_27 & _GEN_230;
  wire             _GEN_394 =
    _t1_writeGlobalEntryWayMaskVec_T_27 & (&t1_branchesWayIdxVec_5);
  wire             _t1_writeGlobalEntryWayMaskVec_T_29 =
    t1_writeValidVec_6
    & _GEN_345[t1_branchesWayIdxVec_6] != _GEN_346[t1_branchesWayIdxVec_6];
  wire             _t1_writeGlobalEntryWayMaskVec_T_31 =
    t1_writeValidVec_7
    & _GEN_345[t1_branchesWayIdxVec_7] != _GEN_346[t1_branchesWayIdxVec_7];
  wire [5:0]       newCtr_counter_224_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_0 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_0 - 6'h1);
  wire [5:0]       newCtr_counter_225_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_224_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_224_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_224_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_224_value + 6'h1)
          : 6'(newCtr_counter_224_value - 6'h1);
  wire [5:0]       newCtr_counter_226_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_225_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_225_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_225_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_225_value + 6'h1)
          : 6'(newCtr_counter_225_value - 6'h1);
  wire [5:0]       newCtr_counter_227_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_226_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_226_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_226_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_226_value + 6'h1)
          : 6'(newCtr_counter_226_value - 6'h1);
  wire [5:0]       newCtr_counter_228_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_227_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_227_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_227_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_227_value + 6'h1)
          : 6'(newCtr_counter_227_value - 6'h1);
  wire [5:0]       newCtr_counter_229_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_228_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_228_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_228_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_228_value + 6'h1)
          : 6'(newCtr_counter_228_value - 6'h1);
  wire [5:0]       newCtr_counter_230_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_229_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_229_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_229_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_229_value + 6'h1)
          : 6'(newCtr_counter_229_value - 6'h1);
  wire [5:0]       newCtr_32_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_230_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_230_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_230_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_230_value + 6'h1)
          : 6'(newCtr_counter_230_value - 6'h1);
  wire [5:0]       newCtr_counter_231_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_1 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_1 - 6'h1);
  wire [5:0]       newCtr_counter_232_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_231_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_231_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_231_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_231_value + 6'h1)
          : 6'(newCtr_counter_231_value - 6'h1);
  wire [5:0]       newCtr_counter_233_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_232_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_232_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_232_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_232_value + 6'h1)
          : 6'(newCtr_counter_232_value - 6'h1);
  wire [5:0]       newCtr_counter_234_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_233_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_233_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_233_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_233_value + 6'h1)
          : 6'(newCtr_counter_233_value - 6'h1);
  wire [5:0]       newCtr_counter_235_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_234_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_234_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_234_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_234_value + 6'h1)
          : 6'(newCtr_counter_234_value - 6'h1);
  wire [5:0]       newCtr_counter_236_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_235_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_235_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_235_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_235_value + 6'h1)
          : 6'(newCtr_counter_235_value - 6'h1);
  wire [5:0]       newCtr_counter_237_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_236_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_236_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_236_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_236_value + 6'h1)
          : 6'(newCtr_counter_236_value - 6'h1);
  wire [5:0]       newCtr_33_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_237_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_237_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_237_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_237_value + 6'h1)
          : 6'(newCtr_counter_237_value - 6'h1);
  wire [5:0]       newCtr_counter_238_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_2 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_2 - 6'h1);
  wire [5:0]       newCtr_counter_239_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_238_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_238_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_238_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_238_value + 6'h1)
          : 6'(newCtr_counter_238_value - 6'h1);
  wire [5:0]       newCtr_counter_240_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_239_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_239_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_239_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_239_value + 6'h1)
          : 6'(newCtr_counter_239_value - 6'h1);
  wire [5:0]       newCtr_counter_241_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_240_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_240_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_240_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_240_value + 6'h1)
          : 6'(newCtr_counter_240_value - 6'h1);
  wire [5:0]       newCtr_counter_242_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_241_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_241_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_241_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_241_value + 6'h1)
          : 6'(newCtr_counter_241_value - 6'h1);
  wire [5:0]       newCtr_counter_243_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_242_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_242_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_242_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_242_value + 6'h1)
          : 6'(newCtr_counter_242_value - 6'h1);
  wire [5:0]       newCtr_counter_244_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_243_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_243_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_243_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_243_value + 6'h1)
          : 6'(newCtr_counter_243_value - 6'h1);
  wire [5:0]       newCtr_34_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_244_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_244_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_244_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_244_value + 6'h1)
          : 6'(newCtr_counter_244_value - 6'h1);
  wire [5:0]       newCtr_counter_245_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_3 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_3 - 6'h1);
  wire [5:0]       newCtr_counter_246_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_245_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_245_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_245_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_245_value + 6'h1)
          : 6'(newCtr_counter_245_value - 6'h1);
  wire [5:0]       newCtr_counter_247_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_246_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_246_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_246_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_246_value + 6'h1)
          : 6'(newCtr_counter_246_value - 6'h1);
  wire [5:0]       newCtr_counter_248_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_247_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_247_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_247_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_247_value + 6'h1)
          : 6'(newCtr_counter_247_value - 6'h1);
  wire [5:0]       newCtr_counter_249_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_248_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_248_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_248_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_248_value + 6'h1)
          : 6'(newCtr_counter_248_value - 6'h1);
  wire [5:0]       newCtr_counter_250_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_249_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_249_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_249_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_249_value + 6'h1)
          : 6'(newCtr_counter_249_value - 6'h1);
  wire [5:0]       newCtr_counter_251_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_250_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_250_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_250_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_250_value + 6'h1)
          : 6'(newCtr_counter_250_value - 6'h1);
  wire [5:0]       newCtr_35_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_251_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_251_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_251_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_251_value + 6'h1)
          : 6'(newCtr_counter_251_value - 6'h1);
  wire [5:0]       newCtr_counter_252_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_4 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_4 - 6'h1);
  wire [5:0]       newCtr_counter_253_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_252_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_252_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_252_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_252_value + 6'h1)
          : 6'(newCtr_counter_252_value - 6'h1);
  wire [5:0]       newCtr_counter_254_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_253_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_253_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_253_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_253_value + 6'h1)
          : 6'(newCtr_counter_253_value - 6'h1);
  wire [5:0]       newCtr_counter_255_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_254_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_254_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_254_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_254_value + 6'h1)
          : 6'(newCtr_counter_254_value - 6'h1);
  wire [5:0]       newCtr_counter_256_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_255_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_255_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_255_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_255_value + 6'h1)
          : 6'(newCtr_counter_255_value - 6'h1);
  wire [5:0]       newCtr_counter_257_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_256_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_256_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_256_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_256_value + 6'h1)
          : 6'(newCtr_counter_256_value - 6'h1);
  wire [5:0]       newCtr_counter_258_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_257_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_257_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_257_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_257_value + 6'h1)
          : 6'(newCtr_counter_257_value - 6'h1);
  wire [5:0]       newCtr_36_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_258_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_258_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_258_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_258_value + 6'h1)
          : 6'(newCtr_counter_258_value - 6'h1);
  wire [5:0]       newCtr_counter_259_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_5 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_5 - 6'h1);
  wire [5:0]       newCtr_counter_260_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_259_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_259_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_259_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_259_value + 6'h1)
          : 6'(newCtr_counter_259_value - 6'h1);
  wire [5:0]       newCtr_counter_261_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_260_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_260_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_260_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_260_value + 6'h1)
          : 6'(newCtr_counter_260_value - 6'h1);
  wire [5:0]       newCtr_counter_262_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_261_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_261_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_261_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_261_value + 6'h1)
          : 6'(newCtr_counter_261_value - 6'h1);
  wire [5:0]       newCtr_counter_263_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_262_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_262_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_262_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_262_value + 6'h1)
          : 6'(newCtr_counter_262_value - 6'h1);
  wire [5:0]       newCtr_counter_264_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_263_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_263_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_263_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_263_value + 6'h1)
          : 6'(newCtr_counter_263_value - 6'h1);
  wire [5:0]       newCtr_counter_265_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_264_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_264_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_264_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_264_value + 6'h1)
          : 6'(newCtr_counter_264_value - 6'h1);
  wire [5:0]       newCtr_37_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_265_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_265_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_265_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_265_value + 6'h1)
          : 6'(newCtr_counter_265_value - 6'h1);
  wire [5:0]       newCtr_counter_266_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_6 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_6 - 6'h1);
  wire [5:0]       newCtr_counter_267_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_266_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_266_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_266_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_266_value + 6'h1)
          : 6'(newCtr_counter_266_value - 6'h1);
  wire [5:0]       newCtr_counter_268_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_267_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_267_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_267_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_267_value + 6'h1)
          : 6'(newCtr_counter_267_value - 6'h1);
  wire [5:0]       newCtr_counter_269_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_268_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_268_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_268_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_268_value + 6'h1)
          : 6'(newCtr_counter_268_value - 6'h1);
  wire [5:0]       newCtr_counter_270_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_269_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_269_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_269_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_269_value + 6'h1)
          : 6'(newCtr_counter_269_value - 6'h1);
  wire [5:0]       newCtr_counter_271_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_270_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_270_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_270_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_270_value + 6'h1)
          : 6'(newCtr_counter_270_value - 6'h1);
  wire [5:0]       newCtr_counter_272_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_271_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_271_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_271_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_271_value + 6'h1)
          : 6'(newCtr_counter_271_value - 6'h1);
  wire [5:0]       newCtr_38_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_272_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_272_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_272_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_272_value + 6'h1)
          : 6'(newCtr_counter_272_value - 6'h1);
  wire [5:0]       newCtr_counter_273_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_0_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_0_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_0_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_0_7 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_0_7 - 6'h1);
  wire [5:0]       newCtr_counter_274_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_273_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_273_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_273_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_273_value + 6'h1)
          : 6'(newCtr_counter_273_value - 6'h1);
  wire [5:0]       newCtr_counter_275_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_274_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_274_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_274_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_274_value + 6'h1)
          : 6'(newCtr_counter_274_value - 6'h1);
  wire [5:0]       newCtr_counter_276_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_275_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_275_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_275_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_275_value + 6'h1)
          : 6'(newCtr_counter_275_value - 6'h1);
  wire [5:0]       newCtr_counter_277_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_276_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_276_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_276_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_276_value + 6'h1)
          : 6'(newCtr_counter_276_value - 6'h1);
  wire [5:0]       newCtr_counter_278_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_277_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_277_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_277_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_277_value + 6'h1)
          : 6'(newCtr_counter_277_value - 6'h1);
  wire [5:0]       newCtr_counter_279_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_278_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_278_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_278_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_278_value + 6'h1)
          : 6'(newCtr_counter_278_value - 6'h1);
  wire [5:0]       newCtr_39_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_279_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_279_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_279_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_279_value + 6'h1)
          : 6'(newCtr_counter_279_value - 6'h1);
  wire [5:0]       newCtr_counter_280_value =
    ~(t1_writeValidVec_0 & ~(|t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_0 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_0 - 6'h1);
  wire [5:0]       newCtr_counter_281_value =
    ~(t1_writeValidVec_1 & ~(|t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_280_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_280_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_280_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_280_value + 6'h1)
          : 6'(newCtr_counter_280_value - 6'h1);
  wire [5:0]       newCtr_counter_282_value =
    ~(t1_writeValidVec_2 & ~(|t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_281_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_281_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_281_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_281_value + 6'h1)
          : 6'(newCtr_counter_281_value - 6'h1);
  wire [5:0]       newCtr_counter_283_value =
    ~(t1_writeValidVec_3 & ~(|t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_282_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_282_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_282_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_282_value + 6'h1)
          : 6'(newCtr_counter_282_value - 6'h1);
  wire [5:0]       newCtr_counter_284_value =
    ~(t1_writeValidVec_4 & ~(|t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_283_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_283_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_283_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_283_value + 6'h1)
          : 6'(newCtr_counter_283_value - 6'h1);
  wire [5:0]       newCtr_counter_285_value =
    ~(t1_writeValidVec_5 & ~(|t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_284_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_284_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_284_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_284_value + 6'h1)
          : 6'(newCtr_counter_284_value - 6'h1);
  wire [5:0]       newCtr_counter_286_value =
    ~(t1_writeValidVec_6 & ~(|t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_285_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_285_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_285_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_285_value + 6'h1)
          : 6'(newCtr_counter_285_value - 6'h1);
  wire [5:0]       newCtr_40_value =
    ~(t1_writeValidVec_7 & ~(|t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_286_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_286_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_286_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_286_value + 6'h1)
          : 6'(newCtr_counter_286_value - 6'h1);
  wire [5:0]       newCtr_counter_287_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_1968 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_1 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_1 - 6'h1);
  wire [5:0]       newCtr_counter_288_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_1974 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_287_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_287_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_287_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_287_value + 6'h1)
          : 6'(newCtr_counter_287_value - 6'h1);
  wire [5:0]       newCtr_counter_289_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_1980 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_288_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_288_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_288_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_288_value + 6'h1)
          : 6'(newCtr_counter_288_value - 6'h1);
  wire [5:0]       newCtr_counter_290_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_1986 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_289_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_289_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_289_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_289_value + 6'h1)
          : 6'(newCtr_counter_289_value - 6'h1);
  wire [5:0]       newCtr_counter_291_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_1992 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_290_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_290_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_290_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_290_value + 6'h1)
          : 6'(newCtr_counter_290_value - 6'h1);
  wire [5:0]       newCtr_counter_292_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_1998 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_291_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_291_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_291_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_291_value + 6'h1)
          : 6'(newCtr_counter_291_value - 6'h1);
  wire [5:0]       newCtr_counter_293_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2004 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_292_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_292_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_292_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_292_value + 6'h1)
          : 6'(newCtr_counter_292_value - 6'h1);
  wire [5:0]       newCtr_41_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2010 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_293_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_293_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_293_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_293_value + 6'h1)
          : 6'(newCtr_counter_293_value - 6'h1);
  wire [5:0]       newCtr_counter_294_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2016 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_2 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_2 - 6'h1);
  wire [5:0]       newCtr_counter_295_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2022 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_294_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_294_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_294_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_294_value + 6'h1)
          : 6'(newCtr_counter_294_value - 6'h1);
  wire [5:0]       newCtr_counter_296_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2028 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_295_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_295_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_295_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_295_value + 6'h1)
          : 6'(newCtr_counter_295_value - 6'h1);
  wire [5:0]       newCtr_counter_297_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2034 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_296_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_296_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_296_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_296_value + 6'h1)
          : 6'(newCtr_counter_296_value - 6'h1);
  wire [5:0]       newCtr_counter_298_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2040 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_297_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_297_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_297_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_297_value + 6'h1)
          : 6'(newCtr_counter_297_value - 6'h1);
  wire [5:0]       newCtr_counter_299_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2046 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_298_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_298_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_298_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_298_value + 6'h1)
          : 6'(newCtr_counter_298_value - 6'h1);
  wire [5:0]       newCtr_counter_300_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2052 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_299_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_299_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_299_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_299_value + 6'h1)
          : 6'(newCtr_counter_299_value - 6'h1);
  wire [5:0]       newCtr_42_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2058 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_300_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_300_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_300_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_300_value + 6'h1)
          : 6'(newCtr_counter_300_value - 6'h1);
  wire [5:0]       newCtr_counter_301_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2064 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_3 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_3 - 6'h1);
  wire [5:0]       newCtr_counter_302_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2070 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_301_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_301_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_301_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_301_value + 6'h1)
          : 6'(newCtr_counter_301_value - 6'h1);
  wire [5:0]       newCtr_counter_303_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2076 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_302_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_302_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_302_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_302_value + 6'h1)
          : 6'(newCtr_counter_302_value - 6'h1);
  wire [5:0]       newCtr_counter_304_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2082 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_303_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_303_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_303_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_303_value + 6'h1)
          : 6'(newCtr_counter_303_value - 6'h1);
  wire [5:0]       newCtr_counter_305_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2088 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_304_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_304_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_304_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_304_value + 6'h1)
          : 6'(newCtr_counter_304_value - 6'h1);
  wire [5:0]       newCtr_counter_306_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2094 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_305_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_305_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_305_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_305_value + 6'h1)
          : 6'(newCtr_counter_305_value - 6'h1);
  wire [5:0]       newCtr_counter_307_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2100 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_306_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_306_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_306_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_306_value + 6'h1)
          : 6'(newCtr_counter_306_value - 6'h1);
  wire [5:0]       newCtr_43_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2106 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_307_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_307_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_307_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_307_value + 6'h1)
          : 6'(newCtr_counter_307_value - 6'h1);
  wire [5:0]       newCtr_counter_308_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2112 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_4 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_4 - 6'h1);
  wire [5:0]       newCtr_counter_309_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2118 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_308_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_308_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_308_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_308_value + 6'h1)
          : 6'(newCtr_counter_308_value - 6'h1);
  wire [5:0]       newCtr_counter_310_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2124 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_309_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_309_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_309_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_309_value + 6'h1)
          : 6'(newCtr_counter_309_value - 6'h1);
  wire [5:0]       newCtr_counter_311_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2130 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_310_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_310_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_310_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_310_value + 6'h1)
          : 6'(newCtr_counter_310_value - 6'h1);
  wire [5:0]       newCtr_counter_312_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2136 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_311_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_311_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_311_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_311_value + 6'h1)
          : 6'(newCtr_counter_311_value - 6'h1);
  wire [5:0]       newCtr_counter_313_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2142 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_312_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_312_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_312_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_312_value + 6'h1)
          : 6'(newCtr_counter_312_value - 6'h1);
  wire [5:0]       newCtr_counter_314_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2148 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_313_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_313_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_313_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_313_value + 6'h1)
          : 6'(newCtr_counter_313_value - 6'h1);
  wire [5:0]       newCtr_44_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2154 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_314_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_314_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_314_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_314_value + 6'h1)
          : 6'(newCtr_counter_314_value - 6'h1);
  wire [5:0]       newCtr_counter_315_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2160 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_5 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_5 - 6'h1);
  wire [5:0]       newCtr_counter_316_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2166 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_315_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_315_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_315_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_315_value + 6'h1)
          : 6'(newCtr_counter_315_value - 6'h1);
  wire [5:0]       newCtr_counter_317_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2172 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_316_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_316_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_316_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_316_value + 6'h1)
          : 6'(newCtr_counter_316_value - 6'h1);
  wire [5:0]       newCtr_counter_318_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2178 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_317_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_317_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_317_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_317_value + 6'h1)
          : 6'(newCtr_counter_317_value - 6'h1);
  wire [5:0]       newCtr_counter_319_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2184 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_318_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_318_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_318_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_318_value + 6'h1)
          : 6'(newCtr_counter_318_value - 6'h1);
  wire [5:0]       newCtr_counter_320_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2190 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_319_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_319_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_319_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_319_value + 6'h1)
          : 6'(newCtr_counter_319_value - 6'h1);
  wire [5:0]       newCtr_counter_321_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2196 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_320_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_320_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_320_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_320_value + 6'h1)
          : 6'(newCtr_counter_320_value - 6'h1);
  wire [5:0]       newCtr_45_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2202 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_321_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_321_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_321_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_321_value + 6'h1)
          : 6'(newCtr_counter_321_value - 6'h1);
  wire [5:0]       newCtr_counter_322_value =
    ~(t1_writeValidVec_0 & _newCtr_needUpdate_T_2208 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_6 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_6 - 6'h1);
  wire [5:0]       newCtr_counter_323_value =
    ~(t1_writeValidVec_1 & _newCtr_needUpdate_T_2214 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_322_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_322_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_322_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_322_value + 6'h1)
          : 6'(newCtr_counter_322_value - 6'h1);
  wire [5:0]       newCtr_counter_324_value =
    ~(t1_writeValidVec_2 & _newCtr_needUpdate_T_2220 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_323_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_323_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_323_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_323_value + 6'h1)
          : 6'(newCtr_counter_323_value - 6'h1);
  wire [5:0]       newCtr_counter_325_value =
    ~(t1_writeValidVec_3 & _newCtr_needUpdate_T_2226 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_324_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_324_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_324_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_324_value + 6'h1)
          : 6'(newCtr_counter_324_value - 6'h1);
  wire [5:0]       newCtr_counter_326_value =
    ~(t1_writeValidVec_4 & _newCtr_needUpdate_T_2232 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_325_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_325_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_325_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_325_value + 6'h1)
          : 6'(newCtr_counter_325_value - 6'h1);
  wire [5:0]       newCtr_counter_327_value =
    ~(t1_writeValidVec_5 & _newCtr_needUpdate_T_2238 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_326_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_326_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_326_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_326_value + 6'h1)
          : 6'(newCtr_counter_326_value - 6'h1);
  wire [5:0]       newCtr_counter_328_value =
    ~(t1_writeValidVec_6 & _newCtr_needUpdate_T_2244 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_327_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_327_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_327_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_327_value + 6'h1)
          : 6'(newCtr_counter_327_value - 6'h1);
  wire [5:0]       newCtr_46_value =
    ~(t1_writeValidVec_7 & _newCtr_needUpdate_T_2250 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_328_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_328_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_328_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_328_value + 6'h1)
          : 6'(newCtr_counter_328_value - 6'h1);
  wire [5:0]       newCtr_counter_329_value =
    ~(t1_writeValidVec_0 & (&t1_branchesWayIdxVec_0) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBWResp_1_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBWResp_1_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBWResp_1_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBWResp_1_7 + 6'h1)
          : 6'(t1_train_meta_sc_scBWResp_1_7 - 6'h1);
  wire [5:0]       newCtr_counter_330_value =
    ~(t1_writeValidVec_1 & (&t1_branchesWayIdxVec_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_329_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_329_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_329_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_329_value + 6'h1)
          : 6'(newCtr_counter_329_value - 6'h1);
  wire [5:0]       newCtr_counter_331_value =
    ~(t1_writeValidVec_2 & (&t1_branchesWayIdxVec_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_330_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_330_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_330_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_330_value + 6'h1)
          : 6'(newCtr_counter_330_value - 6'h1);
  wire [5:0]       newCtr_counter_332_value =
    ~(t1_writeValidVec_3 & (&t1_branchesWayIdxVec_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_331_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_331_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_331_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_331_value + 6'h1)
          : 6'(newCtr_counter_331_value - 6'h1);
  wire [5:0]       newCtr_counter_333_value =
    ~(t1_writeValidVec_4 & (&t1_branchesWayIdxVec_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_332_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_332_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_332_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_332_value + 6'h1)
          : 6'(newCtr_counter_332_value - 6'h1);
  wire [5:0]       newCtr_counter_334_value =
    ~(t1_writeValidVec_5 & (&t1_branchesWayIdxVec_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_333_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_333_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_333_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_333_value + 6'h1)
          : 6'(newCtr_counter_333_value - 6'h1);
  wire [5:0]       newCtr_counter_335_value =
    ~(t1_writeValidVec_6 & (&t1_branchesWayIdxVec_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_334_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_334_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_334_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_334_value + 6'h1)
          : 6'(newCtr_counter_334_value - 6'h1);
  wire [5:0]       newCtr_47_value =
    ~(t1_writeValidVec_7 & (&t1_branchesWayIdxVec_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_335_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_335_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_335_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_335_value + 6'h1)
          : 6'(newCtr_counter_335_value - 6'h1);
  wire [7:0][5:0]  _GEN_395 =
    {{t1_train_meta_sc_scBWResp_0_7},
     {t1_train_meta_sc_scBWResp_0_6},
     {t1_train_meta_sc_scBWResp_0_5},
     {t1_train_meta_sc_scBWResp_0_4},
     {t1_train_meta_sc_scBWResp_0_3},
     {t1_train_meta_sc_scBWResp_0_2},
     {t1_train_meta_sc_scBWResp_0_1},
     {t1_train_meta_sc_scBWResp_0_0}};
  wire [7:0][5:0]  _GEN_396 =
    {{newCtr_39_value},
     {newCtr_38_value},
     {newCtr_37_value},
     {newCtr_36_value},
     {newCtr_35_value},
     {newCtr_34_value},
     {newCtr_33_value},
     {newCtr_32_value}};
  wire             _t1_writeBWEntryWayMaskVec_T_1 =
    t1_writeValidVec_0
    & _GEN_395[t1_branchesWayIdxVec_0] != _GEN_396[t1_branchesWayIdxVec_0];
  wire             _GEN_397 = _t1_writeBWEntryWayMaskVec_T_1 & ~(|t1_branchesWayIdxVec_0);
  wire             _GEN_398 = _t1_writeBWEntryWayMaskVec_T_1 & _GEN_150;
  wire             _GEN_399 = _t1_writeBWEntryWayMaskVec_T_1 & _GEN_152;
  wire             _GEN_400 = _t1_writeBWEntryWayMaskVec_T_1 & _GEN_154;
  wire             _GEN_401 = _t1_writeBWEntryWayMaskVec_T_1 & _GEN_156;
  wire             _GEN_402 = _t1_writeBWEntryWayMaskVec_T_1 & _GEN_158;
  wire             _GEN_403 = _t1_writeBWEntryWayMaskVec_T_1 & _GEN_160;
  wire             _GEN_404 = _t1_writeBWEntryWayMaskVec_T_1 & (&t1_branchesWayIdxVec_0);
  wire             _t1_writeBWEntryWayMaskVec_T_3 =
    t1_writeValidVec_1
    & _GEN_395[t1_branchesWayIdxVec_1] != _GEN_396[t1_branchesWayIdxVec_1];
  wire             _GEN_405 = _t1_writeBWEntryWayMaskVec_T_3 & ~(|t1_branchesWayIdxVec_1);
  wire             _GEN_406 = _t1_writeBWEntryWayMaskVec_T_3 & _GEN_164;
  wire             _GEN_407 = _t1_writeBWEntryWayMaskVec_T_3 & _GEN_166;
  wire             _GEN_408 = _t1_writeBWEntryWayMaskVec_T_3 & _GEN_168;
  wire             _GEN_409 = _t1_writeBWEntryWayMaskVec_T_3 & _GEN_170;
  wire             _GEN_410 = _t1_writeBWEntryWayMaskVec_T_3 & _GEN_172;
  wire             _GEN_411 = _t1_writeBWEntryWayMaskVec_T_3 & _GEN_174;
  wire             _GEN_412 = _t1_writeBWEntryWayMaskVec_T_3 & (&t1_branchesWayIdxVec_1);
  wire             _t1_writeBWEntryWayMaskVec_T_5 =
    t1_writeValidVec_2
    & _GEN_395[t1_branchesWayIdxVec_2] != _GEN_396[t1_branchesWayIdxVec_2];
  wire             _GEN_413 =
    _t1_writeBWEntryWayMaskVec_T_5
      ? ~(|t1_branchesWayIdxVec_2) | _GEN_405 | _GEN_397
      : _GEN_405 | _GEN_397;
  wire             _GEN_414 =
    _t1_writeBWEntryWayMaskVec_T_5 ? _GEN_178 | _GEN_406 | _GEN_398 : _GEN_406 | _GEN_398;
  wire             _GEN_415 =
    _t1_writeBWEntryWayMaskVec_T_5 ? _GEN_180 | _GEN_407 | _GEN_399 : _GEN_407 | _GEN_399;
  wire             _GEN_416 =
    _t1_writeBWEntryWayMaskVec_T_5 ? _GEN_182 | _GEN_408 | _GEN_400 : _GEN_408 | _GEN_400;
  wire             _GEN_417 =
    _t1_writeBWEntryWayMaskVec_T_5 ? _GEN_184 | _GEN_409 | _GEN_401 : _GEN_409 | _GEN_401;
  wire             _GEN_418 =
    _t1_writeBWEntryWayMaskVec_T_5 ? _GEN_186 | _GEN_410 | _GEN_402 : _GEN_410 | _GEN_402;
  wire             _GEN_419 =
    _t1_writeBWEntryWayMaskVec_T_5 ? _GEN_188 | _GEN_411 | _GEN_403 : _GEN_411 | _GEN_403;
  wire             _GEN_420 =
    _t1_writeBWEntryWayMaskVec_T_5
      ? (&t1_branchesWayIdxVec_2) | _GEN_412 | _GEN_404
      : _GEN_412 | _GEN_404;
  wire             _t1_writeBWEntryWayMaskVec_T_7 =
    t1_writeValidVec_3
    & _GEN_395[t1_branchesWayIdxVec_3] != _GEN_396[t1_branchesWayIdxVec_3];
  wire             _GEN_421 = _t1_writeBWEntryWayMaskVec_T_7 & ~(|t1_branchesWayIdxVec_3);
  wire             _GEN_422 = _t1_writeBWEntryWayMaskVec_T_7 & _GEN_192;
  wire             _GEN_423 = _t1_writeBWEntryWayMaskVec_T_7 & _GEN_194;
  wire             _GEN_424 = _t1_writeBWEntryWayMaskVec_T_7 & _GEN_196;
  wire             _GEN_425 = _t1_writeBWEntryWayMaskVec_T_7 & _GEN_198;
  wire             _GEN_426 = _t1_writeBWEntryWayMaskVec_T_7 & _GEN_200;
  wire             _GEN_427 = _t1_writeBWEntryWayMaskVec_T_7 & _GEN_202;
  wire             _GEN_428 = _t1_writeBWEntryWayMaskVec_T_7 & (&t1_branchesWayIdxVec_3);
  wire             _t1_writeBWEntryWayMaskVec_T_9 =
    t1_writeValidVec_4
    & _GEN_395[t1_branchesWayIdxVec_4] != _GEN_396[t1_branchesWayIdxVec_4];
  wire             _GEN_429 =
    _t1_writeBWEntryWayMaskVec_T_9
      ? ~(|t1_branchesWayIdxVec_4) | _GEN_421 | _GEN_413
      : _GEN_421 | _GEN_413;
  wire             _GEN_430 =
    _t1_writeBWEntryWayMaskVec_T_9 ? _GEN_206 | _GEN_422 | _GEN_414 : _GEN_422 | _GEN_414;
  wire             _GEN_431 =
    _t1_writeBWEntryWayMaskVec_T_9 ? _GEN_208 | _GEN_423 | _GEN_415 : _GEN_423 | _GEN_415;
  wire             _GEN_432 =
    _t1_writeBWEntryWayMaskVec_T_9 ? _GEN_210 | _GEN_424 | _GEN_416 : _GEN_424 | _GEN_416;
  wire             _GEN_433 =
    _t1_writeBWEntryWayMaskVec_T_9 ? _GEN_212 | _GEN_425 | _GEN_417 : _GEN_425 | _GEN_417;
  wire             _GEN_434 =
    _t1_writeBWEntryWayMaskVec_T_9 ? _GEN_214 | _GEN_426 | _GEN_418 : _GEN_426 | _GEN_418;
  wire             _GEN_435 =
    _t1_writeBWEntryWayMaskVec_T_9 ? _GEN_216 | _GEN_427 | _GEN_419 : _GEN_427 | _GEN_419;
  wire             _GEN_436 =
    _t1_writeBWEntryWayMaskVec_T_9
      ? (&t1_branchesWayIdxVec_4) | _GEN_428 | _GEN_420
      : _GEN_428 | _GEN_420;
  wire             _t1_writeBWEntryWayMaskVec_T_11 =
    t1_writeValidVec_5
    & _GEN_395[t1_branchesWayIdxVec_5] != _GEN_396[t1_branchesWayIdxVec_5];
  wire             _GEN_437 =
    _t1_writeBWEntryWayMaskVec_T_11 & ~(|t1_branchesWayIdxVec_5);
  wire             _GEN_438 = _t1_writeBWEntryWayMaskVec_T_11 & _GEN_220;
  wire             _GEN_439 = _t1_writeBWEntryWayMaskVec_T_11 & _GEN_222;
  wire             _GEN_440 = _t1_writeBWEntryWayMaskVec_T_11 & _GEN_224;
  wire             _GEN_441 = _t1_writeBWEntryWayMaskVec_T_11 & _GEN_226;
  wire             _GEN_442 = _t1_writeBWEntryWayMaskVec_T_11 & _GEN_228;
  wire             _GEN_443 = _t1_writeBWEntryWayMaskVec_T_11 & _GEN_230;
  wire             _GEN_444 = _t1_writeBWEntryWayMaskVec_T_11 & (&t1_branchesWayIdxVec_5);
  wire             _t1_writeBWEntryWayMaskVec_T_13 =
    t1_writeValidVec_6
    & _GEN_395[t1_branchesWayIdxVec_6] != _GEN_396[t1_branchesWayIdxVec_6];
  wire             _t1_writeBWEntryWayMaskVec_T_15 =
    t1_writeValidVec_7
    & _GEN_395[t1_branchesWayIdxVec_7] != _GEN_396[t1_branchesWayIdxVec_7];
  wire [7:0][5:0]  _GEN_445 =
    {{t1_train_meta_sc_scBWResp_1_7},
     {t1_train_meta_sc_scBWResp_1_6},
     {t1_train_meta_sc_scBWResp_1_5},
     {t1_train_meta_sc_scBWResp_1_4},
     {t1_train_meta_sc_scBWResp_1_3},
     {t1_train_meta_sc_scBWResp_1_2},
     {t1_train_meta_sc_scBWResp_1_1},
     {t1_train_meta_sc_scBWResp_1_0}};
  wire [7:0][5:0]  _GEN_446 =
    {{newCtr_47_value},
     {newCtr_46_value},
     {newCtr_45_value},
     {newCtr_44_value},
     {newCtr_43_value},
     {newCtr_42_value},
     {newCtr_41_value},
     {newCtr_40_value}};
  wire             _t1_writeBWEntryWayMaskVec_T_17 =
    t1_writeValidVec_0
    & _GEN_445[t1_branchesWayIdxVec_0] != _GEN_446[t1_branchesWayIdxVec_0];
  wire             _GEN_447 =
    _t1_writeBWEntryWayMaskVec_T_17 & ~(|t1_branchesWayIdxVec_0);
  wire             _GEN_448 = _t1_writeBWEntryWayMaskVec_T_17 & _GEN_150;
  wire             _GEN_449 = _t1_writeBWEntryWayMaskVec_T_17 & _GEN_152;
  wire             _GEN_450 = _t1_writeBWEntryWayMaskVec_T_17 & _GEN_154;
  wire             _GEN_451 = _t1_writeBWEntryWayMaskVec_T_17 & _GEN_156;
  wire             _GEN_452 = _t1_writeBWEntryWayMaskVec_T_17 & _GEN_158;
  wire             _GEN_453 = _t1_writeBWEntryWayMaskVec_T_17 & _GEN_160;
  wire             _GEN_454 = _t1_writeBWEntryWayMaskVec_T_17 & (&t1_branchesWayIdxVec_0);
  wire             _t1_writeBWEntryWayMaskVec_T_19 =
    t1_writeValidVec_1
    & _GEN_445[t1_branchesWayIdxVec_1] != _GEN_446[t1_branchesWayIdxVec_1];
  wire             _GEN_455 =
    _t1_writeBWEntryWayMaskVec_T_19 & ~(|t1_branchesWayIdxVec_1);
  wire             _GEN_456 = _t1_writeBWEntryWayMaskVec_T_19 & _GEN_164;
  wire             _GEN_457 = _t1_writeBWEntryWayMaskVec_T_19 & _GEN_166;
  wire             _GEN_458 = _t1_writeBWEntryWayMaskVec_T_19 & _GEN_168;
  wire             _GEN_459 = _t1_writeBWEntryWayMaskVec_T_19 & _GEN_170;
  wire             _GEN_460 = _t1_writeBWEntryWayMaskVec_T_19 & _GEN_172;
  wire             _GEN_461 = _t1_writeBWEntryWayMaskVec_T_19 & _GEN_174;
  wire             _GEN_462 = _t1_writeBWEntryWayMaskVec_T_19 & (&t1_branchesWayIdxVec_1);
  wire             _t1_writeBWEntryWayMaskVec_T_21 =
    t1_writeValidVec_2
    & _GEN_445[t1_branchesWayIdxVec_2] != _GEN_446[t1_branchesWayIdxVec_2];
  wire             _GEN_463 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? ~(|t1_branchesWayIdxVec_2) | _GEN_455 | _GEN_447
      : _GEN_455 | _GEN_447;
  wire             _GEN_464 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? _GEN_178 | _GEN_456 | _GEN_448
      : _GEN_456 | _GEN_448;
  wire             _GEN_465 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? _GEN_180 | _GEN_457 | _GEN_449
      : _GEN_457 | _GEN_449;
  wire             _GEN_466 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? _GEN_182 | _GEN_458 | _GEN_450
      : _GEN_458 | _GEN_450;
  wire             _GEN_467 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? _GEN_184 | _GEN_459 | _GEN_451
      : _GEN_459 | _GEN_451;
  wire             _GEN_468 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? _GEN_186 | _GEN_460 | _GEN_452
      : _GEN_460 | _GEN_452;
  wire             _GEN_469 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? _GEN_188 | _GEN_461 | _GEN_453
      : _GEN_461 | _GEN_453;
  wire             _GEN_470 =
    _t1_writeBWEntryWayMaskVec_T_21
      ? (&t1_branchesWayIdxVec_2) | _GEN_462 | _GEN_454
      : _GEN_462 | _GEN_454;
  wire             _t1_writeBWEntryWayMaskVec_T_23 =
    t1_writeValidVec_3
    & _GEN_445[t1_branchesWayIdxVec_3] != _GEN_446[t1_branchesWayIdxVec_3];
  wire             _GEN_471 =
    _t1_writeBWEntryWayMaskVec_T_23 & ~(|t1_branchesWayIdxVec_3);
  wire             _GEN_472 = _t1_writeBWEntryWayMaskVec_T_23 & _GEN_192;
  wire             _GEN_473 = _t1_writeBWEntryWayMaskVec_T_23 & _GEN_194;
  wire             _GEN_474 = _t1_writeBWEntryWayMaskVec_T_23 & _GEN_196;
  wire             _GEN_475 = _t1_writeBWEntryWayMaskVec_T_23 & _GEN_198;
  wire             _GEN_476 = _t1_writeBWEntryWayMaskVec_T_23 & _GEN_200;
  wire             _GEN_477 = _t1_writeBWEntryWayMaskVec_T_23 & _GEN_202;
  wire             _GEN_478 = _t1_writeBWEntryWayMaskVec_T_23 & (&t1_branchesWayIdxVec_3);
  wire             _t1_writeBWEntryWayMaskVec_T_25 =
    t1_writeValidVec_4
    & _GEN_445[t1_branchesWayIdxVec_4] != _GEN_446[t1_branchesWayIdxVec_4];
  wire             _GEN_479 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? ~(|t1_branchesWayIdxVec_4) | _GEN_471 | _GEN_463
      : _GEN_471 | _GEN_463;
  wire             _GEN_480 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? _GEN_206 | _GEN_472 | _GEN_464
      : _GEN_472 | _GEN_464;
  wire             _GEN_481 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? _GEN_208 | _GEN_473 | _GEN_465
      : _GEN_473 | _GEN_465;
  wire             _GEN_482 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? _GEN_210 | _GEN_474 | _GEN_466
      : _GEN_474 | _GEN_466;
  wire             _GEN_483 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? _GEN_212 | _GEN_475 | _GEN_467
      : _GEN_475 | _GEN_467;
  wire             _GEN_484 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? _GEN_214 | _GEN_476 | _GEN_468
      : _GEN_476 | _GEN_468;
  wire             _GEN_485 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? _GEN_216 | _GEN_477 | _GEN_469
      : _GEN_477 | _GEN_469;
  wire             _GEN_486 =
    _t1_writeBWEntryWayMaskVec_T_25
      ? (&t1_branchesWayIdxVec_4) | _GEN_478 | _GEN_470
      : _GEN_478 | _GEN_470;
  wire             _t1_writeBWEntryWayMaskVec_T_27 =
    t1_writeValidVec_5
    & _GEN_445[t1_branchesWayIdxVec_5] != _GEN_446[t1_branchesWayIdxVec_5];
  wire             _GEN_487 =
    _t1_writeBWEntryWayMaskVec_T_27 & ~(|t1_branchesWayIdxVec_5);
  wire             _GEN_488 = _t1_writeBWEntryWayMaskVec_T_27 & _GEN_220;
  wire             _GEN_489 = _t1_writeBWEntryWayMaskVec_T_27 & _GEN_222;
  wire             _GEN_490 = _t1_writeBWEntryWayMaskVec_T_27 & _GEN_224;
  wire             _GEN_491 = _t1_writeBWEntryWayMaskVec_T_27 & _GEN_226;
  wire             _GEN_492 = _t1_writeBWEntryWayMaskVec_T_27 & _GEN_228;
  wire             _GEN_493 = _t1_writeBWEntryWayMaskVec_T_27 & _GEN_230;
  wire             _GEN_494 = _t1_writeBWEntryWayMaskVec_T_27 & (&t1_branchesWayIdxVec_5);
  wire             _t1_writeBWEntryWayMaskVec_T_29 =
    t1_writeValidVec_6
    & _GEN_445[t1_branchesWayIdxVec_6] != _GEN_446[t1_branchesWayIdxVec_6];
  wire             _t1_writeBWEntryWayMaskVec_T_31 =
    t1_writeValidVec_7
    & _GEN_445[t1_branchesWayIdxVec_7] != _GEN_446[t1_branchesWayIdxVec_7];
  wire [7:0][1:0]  _GEN_495 =
    {{t1_train_meta_sc_scBiasLowerBits_7},
     {t1_train_meta_sc_scBiasLowerBits_6},
     {t1_train_meta_sc_scBiasLowerBits_5},
     {t1_train_meta_sc_scBiasLowerBits_4},
     {t1_train_meta_sc_scBiasLowerBits_3},
     {t1_train_meta_sc_scBiasLowerBits_2},
     {t1_train_meta_sc_scBiasLowerBits_1},
     {t1_train_meta_sc_scBiasLowerBits_0}};
  wire [4:0]       biasWayIdx = {t1_branchesWayIdxVec_0, _GEN_495[t1_branchesScIdxVec_0]};
  wire [31:0][5:0] _GEN_496 =
    {{t1_train_meta_sc_scBiasResp_31},
     {t1_train_meta_sc_scBiasResp_30},
     {t1_train_meta_sc_scBiasResp_29},
     {t1_train_meta_sc_scBiasResp_28},
     {t1_train_meta_sc_scBiasResp_27},
     {t1_train_meta_sc_scBiasResp_26},
     {t1_train_meta_sc_scBiasResp_25},
     {t1_train_meta_sc_scBiasResp_24},
     {t1_train_meta_sc_scBiasResp_23},
     {t1_train_meta_sc_scBiasResp_22},
     {t1_train_meta_sc_scBiasResp_21},
     {t1_train_meta_sc_scBiasResp_20},
     {t1_train_meta_sc_scBiasResp_19},
     {t1_train_meta_sc_scBiasResp_18},
     {t1_train_meta_sc_scBiasResp_17},
     {t1_train_meta_sc_scBiasResp_16},
     {t1_train_meta_sc_scBiasResp_15},
     {t1_train_meta_sc_scBiasResp_14},
     {t1_train_meta_sc_scBiasResp_13},
     {t1_train_meta_sc_scBiasResp_12},
     {t1_train_meta_sc_scBiasResp_11},
     {t1_train_meta_sc_scBiasResp_10},
     {t1_train_meta_sc_scBiasResp_9},
     {t1_train_meta_sc_scBiasResp_8},
     {t1_train_meta_sc_scBiasResp_7},
     {t1_train_meta_sc_scBiasResp_6},
     {t1_train_meta_sc_scBiasResp_5},
     {t1_train_meta_sc_scBiasResp_4},
     {t1_train_meta_sc_scBiasResp_3},
     {t1_train_meta_sc_scBiasResp_2},
     {t1_train_meta_sc_scBiasResp_1},
     {t1_train_meta_sc_scBiasResp_0}};
  wire [31:0][5:0] _GEN_497 =
    {{newCtr_79_value},
     {newCtr_78_value},
     {newCtr_77_value},
     {newCtr_76_value},
     {newCtr_75_value},
     {newCtr_74_value},
     {newCtr_73_value},
     {newCtr_72_value},
     {newCtr_71_value},
     {newCtr_70_value},
     {newCtr_69_value},
     {newCtr_68_value},
     {newCtr_67_value},
     {newCtr_66_value},
     {newCtr_65_value},
     {newCtr_64_value},
     {newCtr_63_value},
     {newCtr_62_value},
     {newCtr_61_value},
     {newCtr_60_value},
     {newCtr_59_value},
     {newCtr_58_value},
     {newCtr_57_value},
     {newCtr_56_value},
     {newCtr_55_value},
     {newCtr_54_value},
     {newCtr_53_value},
     {newCtr_52_value},
     {newCtr_51_value},
     {newCtr_50_value},
     {newCtr_49_value},
     {newCtr_48_value}};
  wire             _GEN_498 =
    t1_writeValidVec_0 & _GEN_496[biasWayIdx] != _GEN_497[biasWayIdx];
  wire             _GEN_499 = _GEN_498 & ~(|biasWayIdx);
  wire             _GEN_500 = _GEN_498 & biasWayIdx == 5'h1;
  wire             _GEN_501 = _GEN_498 & biasWayIdx == 5'h2;
  wire             _GEN_502 = _GEN_498 & biasWayIdx == 5'h3;
  wire             _GEN_503 = _GEN_498 & biasWayIdx == 5'h4;
  wire             _GEN_504 = _GEN_498 & biasWayIdx == 5'h5;
  wire             _GEN_505 = _GEN_498 & biasWayIdx == 5'h6;
  wire             _GEN_506 = _GEN_498 & biasWayIdx == 5'h7;
  wire             _GEN_507 = _GEN_498 & biasWayIdx == 5'h8;
  wire             _GEN_508 = _GEN_498 & biasWayIdx == 5'h9;
  wire             _GEN_509 = _GEN_498 & biasWayIdx == 5'hA;
  wire             _GEN_510 = _GEN_498 & biasWayIdx == 5'hB;
  wire             _GEN_511 = _GEN_498 & biasWayIdx == 5'hC;
  wire             _GEN_512 = _GEN_498 & biasWayIdx == 5'hD;
  wire             _GEN_513 = _GEN_498 & biasWayIdx == 5'hE;
  wire             _GEN_514 = _GEN_498 & biasWayIdx == 5'hF;
  wire             _GEN_515 = _GEN_498 & biasWayIdx == 5'h10;
  wire             _GEN_516 = _GEN_498 & biasWayIdx == 5'h11;
  wire             _GEN_517 = _GEN_498 & biasWayIdx == 5'h12;
  wire             _GEN_518 = _GEN_498 & biasWayIdx == 5'h13;
  wire             _GEN_519 = _GEN_498 & biasWayIdx == 5'h14;
  wire             _GEN_520 = _GEN_498 & biasWayIdx == 5'h15;
  wire             _GEN_521 = _GEN_498 & biasWayIdx == 5'h16;
  wire             _GEN_522 = _GEN_498 & biasWayIdx == 5'h17;
  wire             _GEN_523 = _GEN_498 & biasWayIdx == 5'h18;
  wire             _GEN_524 = _GEN_498 & biasWayIdx == 5'h19;
  wire             _GEN_525 = _GEN_498 & biasWayIdx == 5'h1A;
  wire             _GEN_526 = _GEN_498 & biasWayIdx == 5'h1B;
  wire             _GEN_527 = _GEN_498 & biasWayIdx == 5'h1C;
  wire             _GEN_528 = _GEN_498 & biasWayIdx == 5'h1D;
  wire             _GEN_529 = _GEN_498 & biasWayIdx == 5'h1E;
  wire             _GEN_530 = _GEN_498 & (&biasWayIdx);
  wire [4:0]       biasWayIdx_1 =
    {t1_branchesWayIdxVec_1, _GEN_495[t1_branchesScIdxVec_1]};
  wire             _GEN_531 =
    t1_writeValidVec_1 & _GEN_496[biasWayIdx_1] != _GEN_497[biasWayIdx_1];
  wire             _GEN_532 = _GEN_531 & ~(|biasWayIdx_1);
  wire             _GEN_533 = _GEN_531 & biasWayIdx_1 == 5'h1;
  wire             _GEN_534 = _GEN_531 & biasWayIdx_1 == 5'h2;
  wire             _GEN_535 = _GEN_531 & biasWayIdx_1 == 5'h3;
  wire             _GEN_536 = _GEN_531 & biasWayIdx_1 == 5'h4;
  wire             _GEN_537 = _GEN_531 & biasWayIdx_1 == 5'h5;
  wire             _GEN_538 = _GEN_531 & biasWayIdx_1 == 5'h6;
  wire             _GEN_539 = _GEN_531 & biasWayIdx_1 == 5'h7;
  wire             _GEN_540 = _GEN_531 & biasWayIdx_1 == 5'h8;
  wire             _GEN_541 = _GEN_531 & biasWayIdx_1 == 5'h9;
  wire             _GEN_542 = _GEN_531 & biasWayIdx_1 == 5'hA;
  wire             _GEN_543 = _GEN_531 & biasWayIdx_1 == 5'hB;
  wire             _GEN_544 = _GEN_531 & biasWayIdx_1 == 5'hC;
  wire             _GEN_545 = _GEN_531 & biasWayIdx_1 == 5'hD;
  wire             _GEN_546 = _GEN_531 & biasWayIdx_1 == 5'hE;
  wire             _GEN_547 = _GEN_531 & biasWayIdx_1 == 5'hF;
  wire             _GEN_548 = _GEN_531 & biasWayIdx_1 == 5'h10;
  wire             _GEN_549 = _GEN_531 & biasWayIdx_1 == 5'h11;
  wire             _GEN_550 = _GEN_531 & biasWayIdx_1 == 5'h12;
  wire             _GEN_551 = _GEN_531 & biasWayIdx_1 == 5'h13;
  wire             _GEN_552 = _GEN_531 & biasWayIdx_1 == 5'h14;
  wire             _GEN_553 = _GEN_531 & biasWayIdx_1 == 5'h15;
  wire             _GEN_554 = _GEN_531 & biasWayIdx_1 == 5'h16;
  wire             _GEN_555 = _GEN_531 & biasWayIdx_1 == 5'h17;
  wire             _GEN_556 = _GEN_531 & biasWayIdx_1 == 5'h18;
  wire             _GEN_557 = _GEN_531 & biasWayIdx_1 == 5'h19;
  wire             _GEN_558 = _GEN_531 & biasWayIdx_1 == 5'h1A;
  wire             _GEN_559 = _GEN_531 & biasWayIdx_1 == 5'h1B;
  wire             _GEN_560 = _GEN_531 & biasWayIdx_1 == 5'h1C;
  wire             _GEN_561 = _GEN_531 & biasWayIdx_1 == 5'h1D;
  wire             _GEN_562 = _GEN_531 & biasWayIdx_1 == 5'h1E;
  wire             _GEN_563 = _GEN_531 & (&biasWayIdx_1);
  wire [4:0]       biasWayIdx_2 =
    {t1_branchesWayIdxVec_2, _GEN_495[t1_branchesScIdxVec_2]};
  wire             _GEN_564 =
    t1_writeValidVec_2 & _GEN_496[biasWayIdx_2] != _GEN_497[biasWayIdx_2];
  wire             _GEN_565 =
    _GEN_564 ? ~(|biasWayIdx_2) | _GEN_532 | _GEN_499 : _GEN_532 | _GEN_499;
  wire             _GEN_566 =
    _GEN_564 ? biasWayIdx_2 == 5'h1 | _GEN_533 | _GEN_500 : _GEN_533 | _GEN_500;
  wire             _GEN_567 =
    _GEN_564 ? biasWayIdx_2 == 5'h2 | _GEN_534 | _GEN_501 : _GEN_534 | _GEN_501;
  wire             _GEN_568 =
    _GEN_564 ? biasWayIdx_2 == 5'h3 | _GEN_535 | _GEN_502 : _GEN_535 | _GEN_502;
  wire             _GEN_569 =
    _GEN_564 ? biasWayIdx_2 == 5'h4 | _GEN_536 | _GEN_503 : _GEN_536 | _GEN_503;
  wire             _GEN_570 =
    _GEN_564 ? biasWayIdx_2 == 5'h5 | _GEN_537 | _GEN_504 : _GEN_537 | _GEN_504;
  wire             _GEN_571 =
    _GEN_564 ? biasWayIdx_2 == 5'h6 | _GEN_538 | _GEN_505 : _GEN_538 | _GEN_505;
  wire             _GEN_572 =
    _GEN_564 ? biasWayIdx_2 == 5'h7 | _GEN_539 | _GEN_506 : _GEN_539 | _GEN_506;
  wire             _GEN_573 =
    _GEN_564 ? biasWayIdx_2 == 5'h8 | _GEN_540 | _GEN_507 : _GEN_540 | _GEN_507;
  wire             _GEN_574 =
    _GEN_564 ? biasWayIdx_2 == 5'h9 | _GEN_541 | _GEN_508 : _GEN_541 | _GEN_508;
  wire             _GEN_575 =
    _GEN_564 ? biasWayIdx_2 == 5'hA | _GEN_542 | _GEN_509 : _GEN_542 | _GEN_509;
  wire             _GEN_576 =
    _GEN_564 ? biasWayIdx_2 == 5'hB | _GEN_543 | _GEN_510 : _GEN_543 | _GEN_510;
  wire             _GEN_577 =
    _GEN_564 ? biasWayIdx_2 == 5'hC | _GEN_544 | _GEN_511 : _GEN_544 | _GEN_511;
  wire             _GEN_578 =
    _GEN_564 ? biasWayIdx_2 == 5'hD | _GEN_545 | _GEN_512 : _GEN_545 | _GEN_512;
  wire             _GEN_579 =
    _GEN_564 ? biasWayIdx_2 == 5'hE | _GEN_546 | _GEN_513 : _GEN_546 | _GEN_513;
  wire             _GEN_580 =
    _GEN_564 ? biasWayIdx_2 == 5'hF | _GEN_547 | _GEN_514 : _GEN_547 | _GEN_514;
  wire             _GEN_581 =
    _GEN_564 ? biasWayIdx_2 == 5'h10 | _GEN_548 | _GEN_515 : _GEN_548 | _GEN_515;
  wire             _GEN_582 =
    _GEN_564 ? biasWayIdx_2 == 5'h11 | _GEN_549 | _GEN_516 : _GEN_549 | _GEN_516;
  wire             _GEN_583 =
    _GEN_564 ? biasWayIdx_2 == 5'h12 | _GEN_550 | _GEN_517 : _GEN_550 | _GEN_517;
  wire             _GEN_584 =
    _GEN_564 ? biasWayIdx_2 == 5'h13 | _GEN_551 | _GEN_518 : _GEN_551 | _GEN_518;
  wire             _GEN_585 =
    _GEN_564 ? biasWayIdx_2 == 5'h14 | _GEN_552 | _GEN_519 : _GEN_552 | _GEN_519;
  wire             _GEN_586 =
    _GEN_564 ? biasWayIdx_2 == 5'h15 | _GEN_553 | _GEN_520 : _GEN_553 | _GEN_520;
  wire             _GEN_587 =
    _GEN_564 ? biasWayIdx_2 == 5'h16 | _GEN_554 | _GEN_521 : _GEN_554 | _GEN_521;
  wire             _GEN_588 =
    _GEN_564 ? biasWayIdx_2 == 5'h17 | _GEN_555 | _GEN_522 : _GEN_555 | _GEN_522;
  wire             _GEN_589 =
    _GEN_564 ? biasWayIdx_2 == 5'h18 | _GEN_556 | _GEN_523 : _GEN_556 | _GEN_523;
  wire             _GEN_590 =
    _GEN_564 ? biasWayIdx_2 == 5'h19 | _GEN_557 | _GEN_524 : _GEN_557 | _GEN_524;
  wire             _GEN_591 =
    _GEN_564 ? biasWayIdx_2 == 5'h1A | _GEN_558 | _GEN_525 : _GEN_558 | _GEN_525;
  wire             _GEN_592 =
    _GEN_564 ? biasWayIdx_2 == 5'h1B | _GEN_559 | _GEN_526 : _GEN_559 | _GEN_526;
  wire             _GEN_593 =
    _GEN_564 ? biasWayIdx_2 == 5'h1C | _GEN_560 | _GEN_527 : _GEN_560 | _GEN_527;
  wire             _GEN_594 =
    _GEN_564 ? biasWayIdx_2 == 5'h1D | _GEN_561 | _GEN_528 : _GEN_561 | _GEN_528;
  wire             _GEN_595 =
    _GEN_564 ? biasWayIdx_2 == 5'h1E | _GEN_562 | _GEN_529 : _GEN_562 | _GEN_529;
  wire             _GEN_596 =
    _GEN_564 ? (&biasWayIdx_2) | _GEN_563 | _GEN_530 : _GEN_563 | _GEN_530;
  wire [4:0]       biasWayIdx_3 =
    {t1_branchesWayIdxVec_3, _GEN_495[t1_branchesScIdxVec_3]};
  wire             _GEN_597 =
    t1_writeValidVec_3 & _GEN_496[biasWayIdx_3] != _GEN_497[biasWayIdx_3];
  wire             _GEN_598 = _GEN_597 & ~(|biasWayIdx_3);
  wire             _GEN_599 = _GEN_597 & biasWayIdx_3 == 5'h1;
  wire             _GEN_600 = _GEN_597 & biasWayIdx_3 == 5'h2;
  wire             _GEN_601 = _GEN_597 & biasWayIdx_3 == 5'h3;
  wire             _GEN_602 = _GEN_597 & biasWayIdx_3 == 5'h4;
  wire             _GEN_603 = _GEN_597 & biasWayIdx_3 == 5'h5;
  wire             _GEN_604 = _GEN_597 & biasWayIdx_3 == 5'h6;
  wire             _GEN_605 = _GEN_597 & biasWayIdx_3 == 5'h7;
  wire             _GEN_606 = _GEN_597 & biasWayIdx_3 == 5'h8;
  wire             _GEN_607 = _GEN_597 & biasWayIdx_3 == 5'h9;
  wire             _GEN_608 = _GEN_597 & biasWayIdx_3 == 5'hA;
  wire             _GEN_609 = _GEN_597 & biasWayIdx_3 == 5'hB;
  wire             _GEN_610 = _GEN_597 & biasWayIdx_3 == 5'hC;
  wire             _GEN_611 = _GEN_597 & biasWayIdx_3 == 5'hD;
  wire             _GEN_612 = _GEN_597 & biasWayIdx_3 == 5'hE;
  wire             _GEN_613 = _GEN_597 & biasWayIdx_3 == 5'hF;
  wire             _GEN_614 = _GEN_597 & biasWayIdx_3 == 5'h10;
  wire             _GEN_615 = _GEN_597 & biasWayIdx_3 == 5'h11;
  wire             _GEN_616 = _GEN_597 & biasWayIdx_3 == 5'h12;
  wire             _GEN_617 = _GEN_597 & biasWayIdx_3 == 5'h13;
  wire             _GEN_618 = _GEN_597 & biasWayIdx_3 == 5'h14;
  wire             _GEN_619 = _GEN_597 & biasWayIdx_3 == 5'h15;
  wire             _GEN_620 = _GEN_597 & biasWayIdx_3 == 5'h16;
  wire             _GEN_621 = _GEN_597 & biasWayIdx_3 == 5'h17;
  wire             _GEN_622 = _GEN_597 & biasWayIdx_3 == 5'h18;
  wire             _GEN_623 = _GEN_597 & biasWayIdx_3 == 5'h19;
  wire             _GEN_624 = _GEN_597 & biasWayIdx_3 == 5'h1A;
  wire             _GEN_625 = _GEN_597 & biasWayIdx_3 == 5'h1B;
  wire             _GEN_626 = _GEN_597 & biasWayIdx_3 == 5'h1C;
  wire             _GEN_627 = _GEN_597 & biasWayIdx_3 == 5'h1D;
  wire             _GEN_628 = _GEN_597 & biasWayIdx_3 == 5'h1E;
  wire             _GEN_629 = _GEN_597 & (&biasWayIdx_3);
  wire [4:0]       biasWayIdx_4 =
    {t1_branchesWayIdxVec_4, _GEN_495[t1_branchesScIdxVec_4]};
  wire             _GEN_630 =
    t1_writeValidVec_4 & _GEN_496[biasWayIdx_4] != _GEN_497[biasWayIdx_4];
  wire             _GEN_631 =
    _GEN_630 ? ~(|biasWayIdx_4) | _GEN_598 | _GEN_565 : _GEN_598 | _GEN_565;
  wire             _GEN_632 =
    _GEN_630 ? biasWayIdx_4 == 5'h1 | _GEN_599 | _GEN_566 : _GEN_599 | _GEN_566;
  wire             _GEN_633 =
    _GEN_630 ? biasWayIdx_4 == 5'h2 | _GEN_600 | _GEN_567 : _GEN_600 | _GEN_567;
  wire             _GEN_634 =
    _GEN_630 ? biasWayIdx_4 == 5'h3 | _GEN_601 | _GEN_568 : _GEN_601 | _GEN_568;
  wire             _GEN_635 =
    _GEN_630 ? biasWayIdx_4 == 5'h4 | _GEN_602 | _GEN_569 : _GEN_602 | _GEN_569;
  wire             _GEN_636 =
    _GEN_630 ? biasWayIdx_4 == 5'h5 | _GEN_603 | _GEN_570 : _GEN_603 | _GEN_570;
  wire             _GEN_637 =
    _GEN_630 ? biasWayIdx_4 == 5'h6 | _GEN_604 | _GEN_571 : _GEN_604 | _GEN_571;
  wire             _GEN_638 =
    _GEN_630 ? biasWayIdx_4 == 5'h7 | _GEN_605 | _GEN_572 : _GEN_605 | _GEN_572;
  wire             _GEN_639 =
    _GEN_630 ? biasWayIdx_4 == 5'h8 | _GEN_606 | _GEN_573 : _GEN_606 | _GEN_573;
  wire             _GEN_640 =
    _GEN_630 ? biasWayIdx_4 == 5'h9 | _GEN_607 | _GEN_574 : _GEN_607 | _GEN_574;
  wire             _GEN_641 =
    _GEN_630 ? biasWayIdx_4 == 5'hA | _GEN_608 | _GEN_575 : _GEN_608 | _GEN_575;
  wire             _GEN_642 =
    _GEN_630 ? biasWayIdx_4 == 5'hB | _GEN_609 | _GEN_576 : _GEN_609 | _GEN_576;
  wire             _GEN_643 =
    _GEN_630 ? biasWayIdx_4 == 5'hC | _GEN_610 | _GEN_577 : _GEN_610 | _GEN_577;
  wire             _GEN_644 =
    _GEN_630 ? biasWayIdx_4 == 5'hD | _GEN_611 | _GEN_578 : _GEN_611 | _GEN_578;
  wire             _GEN_645 =
    _GEN_630 ? biasWayIdx_4 == 5'hE | _GEN_612 | _GEN_579 : _GEN_612 | _GEN_579;
  wire             _GEN_646 =
    _GEN_630 ? biasWayIdx_4 == 5'hF | _GEN_613 | _GEN_580 : _GEN_613 | _GEN_580;
  wire             _GEN_647 =
    _GEN_630 ? biasWayIdx_4 == 5'h10 | _GEN_614 | _GEN_581 : _GEN_614 | _GEN_581;
  wire             _GEN_648 =
    _GEN_630 ? biasWayIdx_4 == 5'h11 | _GEN_615 | _GEN_582 : _GEN_615 | _GEN_582;
  wire             _GEN_649 =
    _GEN_630 ? biasWayIdx_4 == 5'h12 | _GEN_616 | _GEN_583 : _GEN_616 | _GEN_583;
  wire             _GEN_650 =
    _GEN_630 ? biasWayIdx_4 == 5'h13 | _GEN_617 | _GEN_584 : _GEN_617 | _GEN_584;
  wire             _GEN_651 =
    _GEN_630 ? biasWayIdx_4 == 5'h14 | _GEN_618 | _GEN_585 : _GEN_618 | _GEN_585;
  wire             _GEN_652 =
    _GEN_630 ? biasWayIdx_4 == 5'h15 | _GEN_619 | _GEN_586 : _GEN_619 | _GEN_586;
  wire             _GEN_653 =
    _GEN_630 ? biasWayIdx_4 == 5'h16 | _GEN_620 | _GEN_587 : _GEN_620 | _GEN_587;
  wire             _GEN_654 =
    _GEN_630 ? biasWayIdx_4 == 5'h17 | _GEN_621 | _GEN_588 : _GEN_621 | _GEN_588;
  wire             _GEN_655 =
    _GEN_630 ? biasWayIdx_4 == 5'h18 | _GEN_622 | _GEN_589 : _GEN_622 | _GEN_589;
  wire             _GEN_656 =
    _GEN_630 ? biasWayIdx_4 == 5'h19 | _GEN_623 | _GEN_590 : _GEN_623 | _GEN_590;
  wire             _GEN_657 =
    _GEN_630 ? biasWayIdx_4 == 5'h1A | _GEN_624 | _GEN_591 : _GEN_624 | _GEN_591;
  wire             _GEN_658 =
    _GEN_630 ? biasWayIdx_4 == 5'h1B | _GEN_625 | _GEN_592 : _GEN_625 | _GEN_592;
  wire             _GEN_659 =
    _GEN_630 ? biasWayIdx_4 == 5'h1C | _GEN_626 | _GEN_593 : _GEN_626 | _GEN_593;
  wire             _GEN_660 =
    _GEN_630 ? biasWayIdx_4 == 5'h1D | _GEN_627 | _GEN_594 : _GEN_627 | _GEN_594;
  wire             _GEN_661 =
    _GEN_630 ? biasWayIdx_4 == 5'h1E | _GEN_628 | _GEN_595 : _GEN_628 | _GEN_595;
  wire             _GEN_662 =
    _GEN_630 ? (&biasWayIdx_4) | _GEN_629 | _GEN_596 : _GEN_629 | _GEN_596;
  wire [4:0]       biasWayIdx_5 =
    {t1_branchesWayIdxVec_5, _GEN_495[t1_branchesScIdxVec_5]};
  wire             _GEN_663 =
    t1_writeValidVec_5 & _GEN_496[biasWayIdx_5] != _GEN_497[biasWayIdx_5];
  wire             _GEN_664 = _GEN_663 & ~(|biasWayIdx_5);
  wire             _GEN_665 = _GEN_663 & biasWayIdx_5 == 5'h1;
  wire             _GEN_666 = _GEN_663 & biasWayIdx_5 == 5'h2;
  wire             _GEN_667 = _GEN_663 & biasWayIdx_5 == 5'h3;
  wire             _GEN_668 = _GEN_663 & biasWayIdx_5 == 5'h4;
  wire             _GEN_669 = _GEN_663 & biasWayIdx_5 == 5'h5;
  wire             _GEN_670 = _GEN_663 & biasWayIdx_5 == 5'h6;
  wire             _GEN_671 = _GEN_663 & biasWayIdx_5 == 5'h7;
  wire             _GEN_672 = _GEN_663 & biasWayIdx_5 == 5'h8;
  wire             _GEN_673 = _GEN_663 & biasWayIdx_5 == 5'h9;
  wire             _GEN_674 = _GEN_663 & biasWayIdx_5 == 5'hA;
  wire             _GEN_675 = _GEN_663 & biasWayIdx_5 == 5'hB;
  wire             _GEN_676 = _GEN_663 & biasWayIdx_5 == 5'hC;
  wire             _GEN_677 = _GEN_663 & biasWayIdx_5 == 5'hD;
  wire             _GEN_678 = _GEN_663 & biasWayIdx_5 == 5'hE;
  wire             _GEN_679 = _GEN_663 & biasWayIdx_5 == 5'hF;
  wire             _GEN_680 = _GEN_663 & biasWayIdx_5 == 5'h10;
  wire             _GEN_681 = _GEN_663 & biasWayIdx_5 == 5'h11;
  wire             _GEN_682 = _GEN_663 & biasWayIdx_5 == 5'h12;
  wire             _GEN_683 = _GEN_663 & biasWayIdx_5 == 5'h13;
  wire             _GEN_684 = _GEN_663 & biasWayIdx_5 == 5'h14;
  wire             _GEN_685 = _GEN_663 & biasWayIdx_5 == 5'h15;
  wire             _GEN_686 = _GEN_663 & biasWayIdx_5 == 5'h16;
  wire             _GEN_687 = _GEN_663 & biasWayIdx_5 == 5'h17;
  wire             _GEN_688 = _GEN_663 & biasWayIdx_5 == 5'h18;
  wire             _GEN_689 = _GEN_663 & biasWayIdx_5 == 5'h19;
  wire             _GEN_690 = _GEN_663 & biasWayIdx_5 == 5'h1A;
  wire             _GEN_691 = _GEN_663 & biasWayIdx_5 == 5'h1B;
  wire             _GEN_692 = _GEN_663 & biasWayIdx_5 == 5'h1C;
  wire             _GEN_693 = _GEN_663 & biasWayIdx_5 == 5'h1D;
  wire             _GEN_694 = _GEN_663 & biasWayIdx_5 == 5'h1E;
  wire             _GEN_695 = _GEN_663 & (&biasWayIdx_5);
  wire [4:0]       biasWayIdx_6 =
    {t1_branchesWayIdxVec_6, _GEN_495[t1_branchesScIdxVec_6]};
  wire             _GEN_696 =
    t1_writeValidVec_6 & _GEN_496[biasWayIdx_6] != _GEN_497[biasWayIdx_6];
  wire [4:0]       biasWayIdx_7 =
    {t1_branchesWayIdxVec_7, _GEN_495[t1_branchesScIdxVec_7]};
  wire             _GEN_697 =
    t1_writeValidVec_7 & _GEN_496[biasWayIdx_7] != _GEN_497[biasWayIdx_7];
  wire [5:0]       newCtr_counter_336_value =
    ~(t1_writeValidVec_0 & ~(|biasWayIdx) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_0 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_0 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_0
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_0 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_0 - 6'h1);
  wire [5:0]       newCtr_counter_337_value =
    ~(t1_writeValidVec_1 & ~(|biasWayIdx_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_336_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_336_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_336_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_336_value + 6'h1)
          : 6'(newCtr_counter_336_value - 6'h1);
  wire [5:0]       newCtr_counter_338_value =
    ~(t1_writeValidVec_2 & ~(|biasWayIdx_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_337_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_337_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_337_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_337_value + 6'h1)
          : 6'(newCtr_counter_337_value - 6'h1);
  wire [5:0]       newCtr_counter_339_value =
    ~(t1_writeValidVec_3 & ~(|biasWayIdx_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_338_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_338_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_338_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_338_value + 6'h1)
          : 6'(newCtr_counter_338_value - 6'h1);
  wire [5:0]       newCtr_counter_340_value =
    ~(t1_writeValidVec_4 & ~(|biasWayIdx_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_339_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_339_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_339_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_339_value + 6'h1)
          : 6'(newCtr_counter_339_value - 6'h1);
  wire [5:0]       newCtr_counter_341_value =
    ~(t1_writeValidVec_5 & ~(|biasWayIdx_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_340_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_340_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_340_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_340_value + 6'h1)
          : 6'(newCtr_counter_340_value - 6'h1);
  wire [5:0]       newCtr_counter_342_value =
    ~(t1_writeValidVec_6 & ~(|biasWayIdx_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_341_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_341_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_341_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_341_value + 6'h1)
          : 6'(newCtr_counter_341_value - 6'h1);
  assign newCtr_48_value =
    ~(t1_writeValidVec_7 & ~(|biasWayIdx_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_342_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_342_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_342_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_342_value + 6'h1)
          : 6'(newCtr_counter_342_value - 6'h1);
  wire [5:0]       newCtr_counter_343_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h1 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_1 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_1 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_1
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_1 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_1 - 6'h1);
  wire [5:0]       newCtr_counter_344_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h1 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_343_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_343_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_343_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_343_value + 6'h1)
          : 6'(newCtr_counter_343_value - 6'h1);
  wire [5:0]       newCtr_counter_345_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h1 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_344_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_344_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_344_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_344_value + 6'h1)
          : 6'(newCtr_counter_344_value - 6'h1);
  wire [5:0]       newCtr_counter_346_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h1 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_345_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_345_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_345_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_345_value + 6'h1)
          : 6'(newCtr_counter_345_value - 6'h1);
  wire [5:0]       newCtr_counter_347_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h1 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_346_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_346_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_346_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_346_value + 6'h1)
          : 6'(newCtr_counter_346_value - 6'h1);
  wire [5:0]       newCtr_counter_348_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h1 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_347_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_347_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_347_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_347_value + 6'h1)
          : 6'(newCtr_counter_347_value - 6'h1);
  wire [5:0]       newCtr_counter_349_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h1 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_348_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_348_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_348_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_348_value + 6'h1)
          : 6'(newCtr_counter_348_value - 6'h1);
  assign newCtr_49_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h1 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_349_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_349_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_349_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_349_value + 6'h1)
          : 6'(newCtr_counter_349_value - 6'h1);
  wire [5:0]       newCtr_counter_350_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h2 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_2 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_2 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_2
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_2 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_2 - 6'h1);
  wire [5:0]       newCtr_counter_351_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h2 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_350_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_350_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_350_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_350_value + 6'h1)
          : 6'(newCtr_counter_350_value - 6'h1);
  wire [5:0]       newCtr_counter_352_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h2 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_351_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_351_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_351_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_351_value + 6'h1)
          : 6'(newCtr_counter_351_value - 6'h1);
  wire [5:0]       newCtr_counter_353_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h2 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_352_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_352_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_352_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_352_value + 6'h1)
          : 6'(newCtr_counter_352_value - 6'h1);
  wire [5:0]       newCtr_counter_354_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h2 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_353_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_353_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_353_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_353_value + 6'h1)
          : 6'(newCtr_counter_353_value - 6'h1);
  wire [5:0]       newCtr_counter_355_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h2 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_354_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_354_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_354_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_354_value + 6'h1)
          : 6'(newCtr_counter_354_value - 6'h1);
  wire [5:0]       newCtr_counter_356_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h2 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_355_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_355_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_355_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_355_value + 6'h1)
          : 6'(newCtr_counter_355_value - 6'h1);
  assign newCtr_50_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h2 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_356_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_356_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_356_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_356_value + 6'h1)
          : 6'(newCtr_counter_356_value - 6'h1);
  wire [5:0]       newCtr_counter_357_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h3 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_3 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_3 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_3
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_3 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_3 - 6'h1);
  wire [5:0]       newCtr_counter_358_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h3 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_357_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_357_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_357_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_357_value + 6'h1)
          : 6'(newCtr_counter_357_value - 6'h1);
  wire [5:0]       newCtr_counter_359_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h3 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_358_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_358_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_358_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_358_value + 6'h1)
          : 6'(newCtr_counter_358_value - 6'h1);
  wire [5:0]       newCtr_counter_360_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h3 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_359_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_359_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_359_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_359_value + 6'h1)
          : 6'(newCtr_counter_359_value - 6'h1);
  wire [5:0]       newCtr_counter_361_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h3 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_360_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_360_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_360_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_360_value + 6'h1)
          : 6'(newCtr_counter_360_value - 6'h1);
  wire [5:0]       newCtr_counter_362_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h3 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_361_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_361_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_361_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_361_value + 6'h1)
          : 6'(newCtr_counter_361_value - 6'h1);
  wire [5:0]       newCtr_counter_363_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h3 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_362_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_362_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_362_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_362_value + 6'h1)
          : 6'(newCtr_counter_362_value - 6'h1);
  assign newCtr_51_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h3 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_363_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_363_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_363_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_363_value + 6'h1)
          : 6'(newCtr_counter_363_value - 6'h1);
  wire [5:0]       newCtr_counter_364_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h4 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_4 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_4 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_4
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_4 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_4 - 6'h1);
  wire [5:0]       newCtr_counter_365_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h4 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_364_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_364_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_364_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_364_value + 6'h1)
          : 6'(newCtr_counter_364_value - 6'h1);
  wire [5:0]       newCtr_counter_366_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h4 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_365_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_365_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_365_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_365_value + 6'h1)
          : 6'(newCtr_counter_365_value - 6'h1);
  wire [5:0]       newCtr_counter_367_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h4 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_366_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_366_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_366_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_366_value + 6'h1)
          : 6'(newCtr_counter_366_value - 6'h1);
  wire [5:0]       newCtr_counter_368_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h4 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_367_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_367_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_367_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_367_value + 6'h1)
          : 6'(newCtr_counter_367_value - 6'h1);
  wire [5:0]       newCtr_counter_369_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h4 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_368_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_368_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_368_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_368_value + 6'h1)
          : 6'(newCtr_counter_368_value - 6'h1);
  wire [5:0]       newCtr_counter_370_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h4 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_369_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_369_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_369_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_369_value + 6'h1)
          : 6'(newCtr_counter_369_value - 6'h1);
  assign newCtr_52_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h4 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_370_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_370_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_370_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_370_value + 6'h1)
          : 6'(newCtr_counter_370_value - 6'h1);
  wire [5:0]       newCtr_counter_371_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h5 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_5 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_5 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_5
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_5 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_5 - 6'h1);
  wire [5:0]       newCtr_counter_372_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h5 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_371_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_371_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_371_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_371_value + 6'h1)
          : 6'(newCtr_counter_371_value - 6'h1);
  wire [5:0]       newCtr_counter_373_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h5 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_372_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_372_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_372_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_372_value + 6'h1)
          : 6'(newCtr_counter_372_value - 6'h1);
  wire [5:0]       newCtr_counter_374_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h5 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_373_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_373_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_373_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_373_value + 6'h1)
          : 6'(newCtr_counter_373_value - 6'h1);
  wire [5:0]       newCtr_counter_375_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h5 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_374_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_374_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_374_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_374_value + 6'h1)
          : 6'(newCtr_counter_374_value - 6'h1);
  wire [5:0]       newCtr_counter_376_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h5 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_375_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_375_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_375_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_375_value + 6'h1)
          : 6'(newCtr_counter_375_value - 6'h1);
  wire [5:0]       newCtr_counter_377_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h5 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_376_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_376_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_376_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_376_value + 6'h1)
          : 6'(newCtr_counter_376_value - 6'h1);
  assign newCtr_53_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h5 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_377_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_377_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_377_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_377_value + 6'h1)
          : 6'(newCtr_counter_377_value - 6'h1);
  wire [5:0]       newCtr_counter_378_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h6 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_6 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_6 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_6
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_6 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_6 - 6'h1);
  wire [5:0]       newCtr_counter_379_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h6 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_378_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_378_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_378_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_378_value + 6'h1)
          : 6'(newCtr_counter_378_value - 6'h1);
  wire [5:0]       newCtr_counter_380_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h6 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_379_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_379_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_379_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_379_value + 6'h1)
          : 6'(newCtr_counter_379_value - 6'h1);
  wire [5:0]       newCtr_counter_381_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h6 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_380_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_380_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_380_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_380_value + 6'h1)
          : 6'(newCtr_counter_380_value - 6'h1);
  wire [5:0]       newCtr_counter_382_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h6 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_381_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_381_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_381_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_381_value + 6'h1)
          : 6'(newCtr_counter_381_value - 6'h1);
  wire [5:0]       newCtr_counter_383_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h6 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_382_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_382_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_382_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_382_value + 6'h1)
          : 6'(newCtr_counter_382_value - 6'h1);
  wire [5:0]       newCtr_counter_384_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h6 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_383_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_383_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_383_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_383_value + 6'h1)
          : 6'(newCtr_counter_383_value - 6'h1);
  assign newCtr_54_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h6 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_384_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_384_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_384_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_384_value + 6'h1)
          : 6'(newCtr_counter_384_value - 6'h1);
  wire [5:0]       newCtr_counter_385_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h7 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_7 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_7 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_7
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_7 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_7 - 6'h1);
  wire [5:0]       newCtr_counter_386_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h7 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_385_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_385_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_385_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_385_value + 6'h1)
          : 6'(newCtr_counter_385_value - 6'h1);
  wire [5:0]       newCtr_counter_387_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h7 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_386_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_386_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_386_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_386_value + 6'h1)
          : 6'(newCtr_counter_386_value - 6'h1);
  wire [5:0]       newCtr_counter_388_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h7 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_387_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_387_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_387_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_387_value + 6'h1)
          : 6'(newCtr_counter_387_value - 6'h1);
  wire [5:0]       newCtr_counter_389_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h7 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_388_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_388_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_388_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_388_value + 6'h1)
          : 6'(newCtr_counter_388_value - 6'h1);
  wire [5:0]       newCtr_counter_390_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h7 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_389_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_389_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_389_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_389_value + 6'h1)
          : 6'(newCtr_counter_389_value - 6'h1);
  wire [5:0]       newCtr_counter_391_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h7 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_390_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_390_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_390_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_390_value + 6'h1)
          : 6'(newCtr_counter_390_value - 6'h1);
  assign newCtr_55_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h7 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_391_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_391_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_391_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_391_value + 6'h1)
          : 6'(newCtr_counter_391_value - 6'h1);
  wire [5:0]       newCtr_counter_392_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h8 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_8 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_8 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_8
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_8 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_8 - 6'h1);
  wire [5:0]       newCtr_counter_393_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h8 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_392_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_392_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_392_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_392_value + 6'h1)
          : 6'(newCtr_counter_392_value - 6'h1);
  wire [5:0]       newCtr_counter_394_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h8 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_393_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_393_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_393_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_393_value + 6'h1)
          : 6'(newCtr_counter_393_value - 6'h1);
  wire [5:0]       newCtr_counter_395_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h8 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_394_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_394_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_394_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_394_value + 6'h1)
          : 6'(newCtr_counter_394_value - 6'h1);
  wire [5:0]       newCtr_counter_396_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h8 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_395_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_395_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_395_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_395_value + 6'h1)
          : 6'(newCtr_counter_395_value - 6'h1);
  wire [5:0]       newCtr_counter_397_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h8 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_396_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_396_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_396_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_396_value + 6'h1)
          : 6'(newCtr_counter_396_value - 6'h1);
  wire [5:0]       newCtr_counter_398_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h8 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_397_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_397_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_397_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_397_value + 6'h1)
          : 6'(newCtr_counter_397_value - 6'h1);
  assign newCtr_56_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h8 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_398_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_398_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_398_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_398_value + 6'h1)
          : 6'(newCtr_counter_398_value - 6'h1);
  wire [5:0]       newCtr_counter_399_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h9 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_9 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_9 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_9
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_9 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_9 - 6'h1);
  wire [5:0]       newCtr_counter_400_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h9 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_399_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_399_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_399_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_399_value + 6'h1)
          : 6'(newCtr_counter_399_value - 6'h1);
  wire [5:0]       newCtr_counter_401_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h9 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_400_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_400_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_400_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_400_value + 6'h1)
          : 6'(newCtr_counter_400_value - 6'h1);
  wire [5:0]       newCtr_counter_402_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h9 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_401_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_401_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_401_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_401_value + 6'h1)
          : 6'(newCtr_counter_401_value - 6'h1);
  wire [5:0]       newCtr_counter_403_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h9 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_402_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_402_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_402_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_402_value + 6'h1)
          : 6'(newCtr_counter_402_value - 6'h1);
  wire [5:0]       newCtr_counter_404_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h9 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_403_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_403_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_403_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_403_value + 6'h1)
          : 6'(newCtr_counter_403_value - 6'h1);
  wire [5:0]       newCtr_counter_405_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h9 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_404_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_404_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_404_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_404_value + 6'h1)
          : 6'(newCtr_counter_404_value - 6'h1);
  assign newCtr_57_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h9 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_405_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_405_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_405_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_405_value + 6'h1)
          : 6'(newCtr_counter_405_value - 6'h1);
  wire [5:0]       newCtr_counter_406_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'hA & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_10 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_10 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_10
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_10 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_10 - 6'h1);
  wire [5:0]       newCtr_counter_407_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'hA & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_406_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_406_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_406_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_406_value + 6'h1)
          : 6'(newCtr_counter_406_value - 6'h1);
  wire [5:0]       newCtr_counter_408_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'hA & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_407_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_407_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_407_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_407_value + 6'h1)
          : 6'(newCtr_counter_407_value - 6'h1);
  wire [5:0]       newCtr_counter_409_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'hA & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_408_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_408_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_408_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_408_value + 6'h1)
          : 6'(newCtr_counter_408_value - 6'h1);
  wire [5:0]       newCtr_counter_410_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'hA & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_409_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_409_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_409_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_409_value + 6'h1)
          : 6'(newCtr_counter_409_value - 6'h1);
  wire [5:0]       newCtr_counter_411_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'hA & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_410_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_410_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_410_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_410_value + 6'h1)
          : 6'(newCtr_counter_410_value - 6'h1);
  wire [5:0]       newCtr_counter_412_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'hA & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_411_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_411_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_411_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_411_value + 6'h1)
          : 6'(newCtr_counter_411_value - 6'h1);
  assign newCtr_58_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'hA & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_412_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_412_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_412_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_412_value + 6'h1)
          : 6'(newCtr_counter_412_value - 6'h1);
  wire [5:0]       newCtr_counter_413_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'hB & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_11 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_11 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_11
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_11 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_11 - 6'h1);
  wire [5:0]       newCtr_counter_414_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'hB & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_413_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_413_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_413_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_413_value + 6'h1)
          : 6'(newCtr_counter_413_value - 6'h1);
  wire [5:0]       newCtr_counter_415_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'hB & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_414_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_414_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_414_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_414_value + 6'h1)
          : 6'(newCtr_counter_414_value - 6'h1);
  wire [5:0]       newCtr_counter_416_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'hB & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_415_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_415_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_415_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_415_value + 6'h1)
          : 6'(newCtr_counter_415_value - 6'h1);
  wire [5:0]       newCtr_counter_417_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'hB & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_416_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_416_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_416_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_416_value + 6'h1)
          : 6'(newCtr_counter_416_value - 6'h1);
  wire [5:0]       newCtr_counter_418_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'hB & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_417_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_417_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_417_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_417_value + 6'h1)
          : 6'(newCtr_counter_417_value - 6'h1);
  wire [5:0]       newCtr_counter_419_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'hB & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_418_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_418_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_418_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_418_value + 6'h1)
          : 6'(newCtr_counter_418_value - 6'h1);
  assign newCtr_59_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'hB & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_419_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_419_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_419_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_419_value + 6'h1)
          : 6'(newCtr_counter_419_value - 6'h1);
  wire [5:0]       newCtr_counter_420_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'hC & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_12 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_12 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_12
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_12 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_12 - 6'h1);
  wire [5:0]       newCtr_counter_421_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'hC & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_420_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_420_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_420_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_420_value + 6'h1)
          : 6'(newCtr_counter_420_value - 6'h1);
  wire [5:0]       newCtr_counter_422_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'hC & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_421_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_421_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_421_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_421_value + 6'h1)
          : 6'(newCtr_counter_421_value - 6'h1);
  wire [5:0]       newCtr_counter_423_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'hC & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_422_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_422_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_422_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_422_value + 6'h1)
          : 6'(newCtr_counter_422_value - 6'h1);
  wire [5:0]       newCtr_counter_424_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'hC & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_423_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_423_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_423_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_423_value + 6'h1)
          : 6'(newCtr_counter_423_value - 6'h1);
  wire [5:0]       newCtr_counter_425_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'hC & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_424_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_424_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_424_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_424_value + 6'h1)
          : 6'(newCtr_counter_424_value - 6'h1);
  wire [5:0]       newCtr_counter_426_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'hC & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_425_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_425_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_425_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_425_value + 6'h1)
          : 6'(newCtr_counter_425_value - 6'h1);
  assign newCtr_60_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'hC & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_426_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_426_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_426_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_426_value + 6'h1)
          : 6'(newCtr_counter_426_value - 6'h1);
  wire [5:0]       newCtr_counter_427_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'hD & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_13 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_13 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_13
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_13 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_13 - 6'h1);
  wire [5:0]       newCtr_counter_428_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'hD & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_427_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_427_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_427_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_427_value + 6'h1)
          : 6'(newCtr_counter_427_value - 6'h1);
  wire [5:0]       newCtr_counter_429_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'hD & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_428_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_428_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_428_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_428_value + 6'h1)
          : 6'(newCtr_counter_428_value - 6'h1);
  wire [5:0]       newCtr_counter_430_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'hD & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_429_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_429_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_429_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_429_value + 6'h1)
          : 6'(newCtr_counter_429_value - 6'h1);
  wire [5:0]       newCtr_counter_431_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'hD & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_430_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_430_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_430_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_430_value + 6'h1)
          : 6'(newCtr_counter_430_value - 6'h1);
  wire [5:0]       newCtr_counter_432_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'hD & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_431_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_431_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_431_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_431_value + 6'h1)
          : 6'(newCtr_counter_431_value - 6'h1);
  wire [5:0]       newCtr_counter_433_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'hD & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_432_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_432_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_432_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_432_value + 6'h1)
          : 6'(newCtr_counter_432_value - 6'h1);
  assign newCtr_61_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'hD & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_433_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_433_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_433_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_433_value + 6'h1)
          : 6'(newCtr_counter_433_value - 6'h1);
  wire [5:0]       newCtr_counter_434_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'hE & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_14 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_14 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_14
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_14 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_14 - 6'h1);
  wire [5:0]       newCtr_counter_435_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'hE & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_434_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_434_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_434_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_434_value + 6'h1)
          : 6'(newCtr_counter_434_value - 6'h1);
  wire [5:0]       newCtr_counter_436_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'hE & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_435_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_435_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_435_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_435_value + 6'h1)
          : 6'(newCtr_counter_435_value - 6'h1);
  wire [5:0]       newCtr_counter_437_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'hE & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_436_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_436_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_436_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_436_value + 6'h1)
          : 6'(newCtr_counter_436_value - 6'h1);
  wire [5:0]       newCtr_counter_438_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'hE & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_437_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_437_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_437_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_437_value + 6'h1)
          : 6'(newCtr_counter_437_value - 6'h1);
  wire [5:0]       newCtr_counter_439_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'hE & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_438_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_438_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_438_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_438_value + 6'h1)
          : 6'(newCtr_counter_438_value - 6'h1);
  wire [5:0]       newCtr_counter_440_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'hE & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_439_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_439_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_439_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_439_value + 6'h1)
          : 6'(newCtr_counter_439_value - 6'h1);
  assign newCtr_62_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'hE & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_440_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_440_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_440_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_440_value + 6'h1)
          : 6'(newCtr_counter_440_value - 6'h1);
  wire [5:0]       newCtr_counter_441_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'hF & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_15 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_15 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_15
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_15 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_15 - 6'h1);
  wire [5:0]       newCtr_counter_442_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'hF & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_441_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_441_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_441_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_441_value + 6'h1)
          : 6'(newCtr_counter_441_value - 6'h1);
  wire [5:0]       newCtr_counter_443_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'hF & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_442_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_442_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_442_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_442_value + 6'h1)
          : 6'(newCtr_counter_442_value - 6'h1);
  wire [5:0]       newCtr_counter_444_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'hF & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_443_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_443_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_443_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_443_value + 6'h1)
          : 6'(newCtr_counter_443_value - 6'h1);
  wire [5:0]       newCtr_counter_445_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'hF & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_444_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_444_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_444_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_444_value + 6'h1)
          : 6'(newCtr_counter_444_value - 6'h1);
  wire [5:0]       newCtr_counter_446_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'hF & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_445_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_445_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_445_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_445_value + 6'h1)
          : 6'(newCtr_counter_445_value - 6'h1);
  wire [5:0]       newCtr_counter_447_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'hF & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_446_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_446_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_446_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_446_value + 6'h1)
          : 6'(newCtr_counter_446_value - 6'h1);
  assign newCtr_63_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'hF & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_447_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_447_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_447_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_447_value + 6'h1)
          : 6'(newCtr_counter_447_value - 6'h1);
  wire [5:0]       newCtr_counter_448_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h10 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_16 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_16 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_16
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_16 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_16 - 6'h1);
  wire [5:0]       newCtr_counter_449_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h10 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_448_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_448_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_448_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_448_value + 6'h1)
          : 6'(newCtr_counter_448_value - 6'h1);
  wire [5:0]       newCtr_counter_450_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h10 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_449_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_449_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_449_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_449_value + 6'h1)
          : 6'(newCtr_counter_449_value - 6'h1);
  wire [5:0]       newCtr_counter_451_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h10 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_450_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_450_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_450_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_450_value + 6'h1)
          : 6'(newCtr_counter_450_value - 6'h1);
  wire [5:0]       newCtr_counter_452_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h10 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_451_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_451_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_451_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_451_value + 6'h1)
          : 6'(newCtr_counter_451_value - 6'h1);
  wire [5:0]       newCtr_counter_453_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h10 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_452_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_452_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_452_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_452_value + 6'h1)
          : 6'(newCtr_counter_452_value - 6'h1);
  wire [5:0]       newCtr_counter_454_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h10 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_453_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_453_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_453_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_453_value + 6'h1)
          : 6'(newCtr_counter_453_value - 6'h1);
  assign newCtr_64_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h10 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_454_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_454_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_454_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_454_value + 6'h1)
          : 6'(newCtr_counter_454_value - 6'h1);
  wire [5:0]       newCtr_counter_455_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h11 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_17 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_17 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_17
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_17 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_17 - 6'h1);
  wire [5:0]       newCtr_counter_456_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h11 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_455_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_455_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_455_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_455_value + 6'h1)
          : 6'(newCtr_counter_455_value - 6'h1);
  wire [5:0]       newCtr_counter_457_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h11 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_456_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_456_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_456_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_456_value + 6'h1)
          : 6'(newCtr_counter_456_value - 6'h1);
  wire [5:0]       newCtr_counter_458_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h11 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_457_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_457_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_457_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_457_value + 6'h1)
          : 6'(newCtr_counter_457_value - 6'h1);
  wire [5:0]       newCtr_counter_459_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h11 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_458_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_458_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_458_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_458_value + 6'h1)
          : 6'(newCtr_counter_458_value - 6'h1);
  wire [5:0]       newCtr_counter_460_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h11 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_459_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_459_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_459_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_459_value + 6'h1)
          : 6'(newCtr_counter_459_value - 6'h1);
  wire [5:0]       newCtr_counter_461_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h11 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_460_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_460_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_460_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_460_value + 6'h1)
          : 6'(newCtr_counter_460_value - 6'h1);
  assign newCtr_65_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h11 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_461_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_461_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_461_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_461_value + 6'h1)
          : 6'(newCtr_counter_461_value - 6'h1);
  wire [5:0]       newCtr_counter_462_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h12 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_18 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_18 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_18
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_18 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_18 - 6'h1);
  wire [5:0]       newCtr_counter_463_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h12 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_462_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_462_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_462_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_462_value + 6'h1)
          : 6'(newCtr_counter_462_value - 6'h1);
  wire [5:0]       newCtr_counter_464_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h12 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_463_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_463_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_463_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_463_value + 6'h1)
          : 6'(newCtr_counter_463_value - 6'h1);
  wire [5:0]       newCtr_counter_465_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h12 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_464_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_464_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_464_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_464_value + 6'h1)
          : 6'(newCtr_counter_464_value - 6'h1);
  wire [5:0]       newCtr_counter_466_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h12 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_465_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_465_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_465_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_465_value + 6'h1)
          : 6'(newCtr_counter_465_value - 6'h1);
  wire [5:0]       newCtr_counter_467_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h12 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_466_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_466_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_466_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_466_value + 6'h1)
          : 6'(newCtr_counter_466_value - 6'h1);
  wire [5:0]       newCtr_counter_468_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h12 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_467_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_467_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_467_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_467_value + 6'h1)
          : 6'(newCtr_counter_467_value - 6'h1);
  assign newCtr_66_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h12 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_468_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_468_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_468_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_468_value + 6'h1)
          : 6'(newCtr_counter_468_value - 6'h1);
  wire [5:0]       newCtr_counter_469_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h13 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_19 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_19 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_19
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_19 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_19 - 6'h1);
  wire [5:0]       newCtr_counter_470_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h13 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_469_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_469_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_469_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_469_value + 6'h1)
          : 6'(newCtr_counter_469_value - 6'h1);
  wire [5:0]       newCtr_counter_471_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h13 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_470_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_470_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_470_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_470_value + 6'h1)
          : 6'(newCtr_counter_470_value - 6'h1);
  wire [5:0]       newCtr_counter_472_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h13 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_471_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_471_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_471_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_471_value + 6'h1)
          : 6'(newCtr_counter_471_value - 6'h1);
  wire [5:0]       newCtr_counter_473_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h13 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_472_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_472_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_472_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_472_value + 6'h1)
          : 6'(newCtr_counter_472_value - 6'h1);
  wire [5:0]       newCtr_counter_474_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h13 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_473_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_473_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_473_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_473_value + 6'h1)
          : 6'(newCtr_counter_473_value - 6'h1);
  wire [5:0]       newCtr_counter_475_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h13 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_474_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_474_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_474_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_474_value + 6'h1)
          : 6'(newCtr_counter_474_value - 6'h1);
  assign newCtr_67_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h13 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_475_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_475_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_475_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_475_value + 6'h1)
          : 6'(newCtr_counter_475_value - 6'h1);
  wire [5:0]       newCtr_counter_476_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h14 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_20 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_20 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_20
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_20 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_20 - 6'h1);
  wire [5:0]       newCtr_counter_477_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h14 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_476_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_476_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_476_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_476_value + 6'h1)
          : 6'(newCtr_counter_476_value - 6'h1);
  wire [5:0]       newCtr_counter_478_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h14 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_477_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_477_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_477_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_477_value + 6'h1)
          : 6'(newCtr_counter_477_value - 6'h1);
  wire [5:0]       newCtr_counter_479_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h14 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_478_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_478_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_478_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_478_value + 6'h1)
          : 6'(newCtr_counter_478_value - 6'h1);
  wire [5:0]       newCtr_counter_480_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h14 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_479_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_479_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_479_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_479_value + 6'h1)
          : 6'(newCtr_counter_479_value - 6'h1);
  wire [5:0]       newCtr_counter_481_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h14 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_480_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_480_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_480_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_480_value + 6'h1)
          : 6'(newCtr_counter_480_value - 6'h1);
  wire [5:0]       newCtr_counter_482_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h14 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_481_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_481_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_481_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_481_value + 6'h1)
          : 6'(newCtr_counter_481_value - 6'h1);
  assign newCtr_68_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h14 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_482_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_482_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_482_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_482_value + 6'h1)
          : 6'(newCtr_counter_482_value - 6'h1);
  wire [5:0]       newCtr_counter_483_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h15 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_21 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_21 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_21
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_21 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_21 - 6'h1);
  wire [5:0]       newCtr_counter_484_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h15 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_483_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_483_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_483_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_483_value + 6'h1)
          : 6'(newCtr_counter_483_value - 6'h1);
  wire [5:0]       newCtr_counter_485_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h15 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_484_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_484_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_484_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_484_value + 6'h1)
          : 6'(newCtr_counter_484_value - 6'h1);
  wire [5:0]       newCtr_counter_486_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h15 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_485_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_485_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_485_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_485_value + 6'h1)
          : 6'(newCtr_counter_485_value - 6'h1);
  wire [5:0]       newCtr_counter_487_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h15 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_486_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_486_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_486_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_486_value + 6'h1)
          : 6'(newCtr_counter_486_value - 6'h1);
  wire [5:0]       newCtr_counter_488_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h15 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_487_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_487_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_487_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_487_value + 6'h1)
          : 6'(newCtr_counter_487_value - 6'h1);
  wire [5:0]       newCtr_counter_489_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h15 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_488_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_488_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_488_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_488_value + 6'h1)
          : 6'(newCtr_counter_488_value - 6'h1);
  assign newCtr_69_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h15 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_489_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_489_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_489_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_489_value + 6'h1)
          : 6'(newCtr_counter_489_value - 6'h1);
  wire [5:0]       newCtr_counter_490_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h16 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_22 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_22 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_22
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_22 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_22 - 6'h1);
  wire [5:0]       newCtr_counter_491_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h16 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_490_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_490_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_490_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_490_value + 6'h1)
          : 6'(newCtr_counter_490_value - 6'h1);
  wire [5:0]       newCtr_counter_492_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h16 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_491_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_491_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_491_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_491_value + 6'h1)
          : 6'(newCtr_counter_491_value - 6'h1);
  wire [5:0]       newCtr_counter_493_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h16 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_492_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_492_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_492_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_492_value + 6'h1)
          : 6'(newCtr_counter_492_value - 6'h1);
  wire [5:0]       newCtr_counter_494_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h16 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_493_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_493_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_493_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_493_value + 6'h1)
          : 6'(newCtr_counter_493_value - 6'h1);
  wire [5:0]       newCtr_counter_495_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h16 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_494_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_494_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_494_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_494_value + 6'h1)
          : 6'(newCtr_counter_494_value - 6'h1);
  wire [5:0]       newCtr_counter_496_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h16 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_495_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_495_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_495_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_495_value + 6'h1)
          : 6'(newCtr_counter_495_value - 6'h1);
  assign newCtr_70_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h16 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_496_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_496_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_496_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_496_value + 6'h1)
          : 6'(newCtr_counter_496_value - 6'h1);
  wire [5:0]       newCtr_counter_497_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h17 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_23 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_23 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_23
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_23 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_23 - 6'h1);
  wire [5:0]       newCtr_counter_498_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h17 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_497_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_497_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_497_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_497_value + 6'h1)
          : 6'(newCtr_counter_497_value - 6'h1);
  wire [5:0]       newCtr_counter_499_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h17 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_498_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_498_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_498_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_498_value + 6'h1)
          : 6'(newCtr_counter_498_value - 6'h1);
  wire [5:0]       newCtr_counter_500_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h17 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_499_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_499_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_499_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_499_value + 6'h1)
          : 6'(newCtr_counter_499_value - 6'h1);
  wire [5:0]       newCtr_counter_501_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h17 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_500_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_500_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_500_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_500_value + 6'h1)
          : 6'(newCtr_counter_500_value - 6'h1);
  wire [5:0]       newCtr_counter_502_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h17 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_501_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_501_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_501_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_501_value + 6'h1)
          : 6'(newCtr_counter_501_value - 6'h1);
  wire [5:0]       newCtr_counter_503_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h17 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_502_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_502_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_502_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_502_value + 6'h1)
          : 6'(newCtr_counter_502_value - 6'h1);
  assign newCtr_71_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h17 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_503_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_503_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_503_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_503_value + 6'h1)
          : 6'(newCtr_counter_503_value - 6'h1);
  wire [5:0]       newCtr_counter_504_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h18 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_24 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_24 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_24
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_24 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_24 - 6'h1);
  wire [5:0]       newCtr_counter_505_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h18 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_504_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_504_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_504_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_504_value + 6'h1)
          : 6'(newCtr_counter_504_value - 6'h1);
  wire [5:0]       newCtr_counter_506_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h18 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_505_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_505_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_505_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_505_value + 6'h1)
          : 6'(newCtr_counter_505_value - 6'h1);
  wire [5:0]       newCtr_counter_507_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h18 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_506_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_506_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_506_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_506_value + 6'h1)
          : 6'(newCtr_counter_506_value - 6'h1);
  wire [5:0]       newCtr_counter_508_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h18 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_507_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_507_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_507_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_507_value + 6'h1)
          : 6'(newCtr_counter_507_value - 6'h1);
  wire [5:0]       newCtr_counter_509_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h18 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_508_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_508_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_508_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_508_value + 6'h1)
          : 6'(newCtr_counter_508_value - 6'h1);
  wire [5:0]       newCtr_counter_510_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h18 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_509_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_509_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_509_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_509_value + 6'h1)
          : 6'(newCtr_counter_509_value - 6'h1);
  assign newCtr_72_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h18 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_510_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_510_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_510_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_510_value + 6'h1)
          : 6'(newCtr_counter_510_value - 6'h1);
  wire [5:0]       newCtr_counter_511_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h19 & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_25 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_25 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_25
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_25 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_25 - 6'h1);
  wire [5:0]       newCtr_counter_512_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h19 & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_511_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_511_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_511_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_511_value + 6'h1)
          : 6'(newCtr_counter_511_value - 6'h1);
  wire [5:0]       newCtr_counter_513_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h19 & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_512_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_512_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_512_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_512_value + 6'h1)
          : 6'(newCtr_counter_512_value - 6'h1);
  wire [5:0]       newCtr_counter_514_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h19 & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_513_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_513_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_513_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_513_value + 6'h1)
          : 6'(newCtr_counter_513_value - 6'h1);
  wire [5:0]       newCtr_counter_515_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h19 & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_514_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_514_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_514_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_514_value + 6'h1)
          : 6'(newCtr_counter_514_value - 6'h1);
  wire [5:0]       newCtr_counter_516_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h19 & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_515_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_515_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_515_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_515_value + 6'h1)
          : 6'(newCtr_counter_515_value - 6'h1);
  wire [5:0]       newCtr_counter_517_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h19 & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_516_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_516_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_516_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_516_value + 6'h1)
          : 6'(newCtr_counter_516_value - 6'h1);
  assign newCtr_73_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h19 & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_517_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_517_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_517_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_517_value + 6'h1)
          : 6'(newCtr_counter_517_value - 6'h1);
  wire [5:0]       newCtr_counter_518_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h1A & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_26 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_26 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_26
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_26 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_26 - 6'h1);
  wire [5:0]       newCtr_counter_519_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h1A & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_518_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_518_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_518_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_518_value + 6'h1)
          : 6'(newCtr_counter_518_value - 6'h1);
  wire [5:0]       newCtr_counter_520_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h1A & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_519_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_519_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_519_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_519_value + 6'h1)
          : 6'(newCtr_counter_519_value - 6'h1);
  wire [5:0]       newCtr_counter_521_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h1A & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_520_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_520_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_520_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_520_value + 6'h1)
          : 6'(newCtr_counter_520_value - 6'h1);
  wire [5:0]       newCtr_counter_522_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h1A & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_521_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_521_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_521_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_521_value + 6'h1)
          : 6'(newCtr_counter_521_value - 6'h1);
  wire [5:0]       newCtr_counter_523_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h1A & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_522_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_522_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_522_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_522_value + 6'h1)
          : 6'(newCtr_counter_522_value - 6'h1);
  wire [5:0]       newCtr_counter_524_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h1A & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_523_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_523_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_523_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_523_value + 6'h1)
          : 6'(newCtr_counter_523_value - 6'h1);
  assign newCtr_74_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h1A & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_524_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_524_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_524_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_524_value + 6'h1)
          : 6'(newCtr_counter_524_value - 6'h1);
  wire [5:0]       newCtr_counter_525_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h1B & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_27 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_27 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_27
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_27 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_27 - 6'h1);
  wire [5:0]       newCtr_counter_526_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h1B & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_525_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_525_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_525_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_525_value + 6'h1)
          : 6'(newCtr_counter_525_value - 6'h1);
  wire [5:0]       newCtr_counter_527_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h1B & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_526_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_526_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_526_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_526_value + 6'h1)
          : 6'(newCtr_counter_526_value - 6'h1);
  wire [5:0]       newCtr_counter_528_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h1B & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_527_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_527_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_527_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_527_value + 6'h1)
          : 6'(newCtr_counter_527_value - 6'h1);
  wire [5:0]       newCtr_counter_529_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h1B & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_528_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_528_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_528_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_528_value + 6'h1)
          : 6'(newCtr_counter_528_value - 6'h1);
  wire [5:0]       newCtr_counter_530_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h1B & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_529_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_529_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_529_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_529_value + 6'h1)
          : 6'(newCtr_counter_529_value - 6'h1);
  wire [5:0]       newCtr_counter_531_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h1B & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_530_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_530_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_530_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_530_value + 6'h1)
          : 6'(newCtr_counter_530_value - 6'h1);
  assign newCtr_75_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h1B & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_531_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_531_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_531_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_531_value + 6'h1)
          : 6'(newCtr_counter_531_value - 6'h1);
  wire [5:0]       newCtr_counter_532_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h1C & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_28 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_28 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_28
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_28 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_28 - 6'h1);
  wire [5:0]       newCtr_counter_533_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h1C & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_532_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_532_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_532_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_532_value + 6'h1)
          : 6'(newCtr_counter_532_value - 6'h1);
  wire [5:0]       newCtr_counter_534_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h1C & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_533_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_533_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_533_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_533_value + 6'h1)
          : 6'(newCtr_counter_533_value - 6'h1);
  wire [5:0]       newCtr_counter_535_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h1C & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_534_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_534_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_534_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_534_value + 6'h1)
          : 6'(newCtr_counter_534_value - 6'h1);
  wire [5:0]       newCtr_counter_536_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h1C & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_535_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_535_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_535_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_535_value + 6'h1)
          : 6'(newCtr_counter_535_value - 6'h1);
  wire [5:0]       newCtr_counter_537_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h1C & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_536_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_536_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_536_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_536_value + 6'h1)
          : 6'(newCtr_counter_536_value - 6'h1);
  wire [5:0]       newCtr_counter_538_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h1C & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_537_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_537_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_537_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_537_value + 6'h1)
          : 6'(newCtr_counter_537_value - 6'h1);
  assign newCtr_76_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h1C & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_538_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_538_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_538_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_538_value + 6'h1)
          : 6'(newCtr_counter_538_value - 6'h1);
  wire [5:0]       newCtr_counter_539_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h1D & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_29 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_29 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_29
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_29 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_29 - 6'h1);
  wire [5:0]       newCtr_counter_540_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h1D & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_539_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_539_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_539_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_539_value + 6'h1)
          : 6'(newCtr_counter_539_value - 6'h1);
  wire [5:0]       newCtr_counter_541_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h1D & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_540_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_540_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_540_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_540_value + 6'h1)
          : 6'(newCtr_counter_540_value - 6'h1);
  wire [5:0]       newCtr_counter_542_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h1D & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_541_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_541_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_541_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_541_value + 6'h1)
          : 6'(newCtr_counter_541_value - 6'h1);
  wire [5:0]       newCtr_counter_543_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h1D & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_542_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_542_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_542_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_542_value + 6'h1)
          : 6'(newCtr_counter_542_value - 6'h1);
  wire [5:0]       newCtr_counter_544_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h1D & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_543_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_543_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_543_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_543_value + 6'h1)
          : 6'(newCtr_counter_543_value - 6'h1);
  wire [5:0]       newCtr_counter_545_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h1D & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_544_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_544_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_544_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_544_value + 6'h1)
          : 6'(newCtr_counter_544_value - 6'h1);
  assign newCtr_77_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h1D & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_545_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_545_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_545_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_545_value + 6'h1)
          : 6'(newCtr_counter_545_value - 6'h1);
  wire [5:0]       newCtr_counter_546_value =
    ~(t1_writeValidVec_0 & biasWayIdx == 5'h1E & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_30 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_30 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_30
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_30 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_30 - 6'h1);
  wire [5:0]       newCtr_counter_547_value =
    ~(t1_writeValidVec_1 & biasWayIdx_1 == 5'h1E & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_546_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_546_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_546_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_546_value + 6'h1)
          : 6'(newCtr_counter_546_value - 6'h1);
  wire [5:0]       newCtr_counter_548_value =
    ~(t1_writeValidVec_2 & biasWayIdx_2 == 5'h1E & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_547_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_547_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_547_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_547_value + 6'h1)
          : 6'(newCtr_counter_547_value - 6'h1);
  wire [5:0]       newCtr_counter_549_value =
    ~(t1_writeValidVec_3 & biasWayIdx_3 == 5'h1E & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_548_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_548_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_548_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_548_value + 6'h1)
          : 6'(newCtr_counter_548_value - 6'h1);
  wire [5:0]       newCtr_counter_550_value =
    ~(t1_writeValidVec_4 & biasWayIdx_4 == 5'h1E & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_549_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_549_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_549_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_549_value + 6'h1)
          : 6'(newCtr_counter_549_value - 6'h1);
  wire [5:0]       newCtr_counter_551_value =
    ~(t1_writeValidVec_5 & biasWayIdx_5 == 5'h1E & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_550_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_550_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_550_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_550_value + 6'h1)
          : 6'(newCtr_counter_550_value - 6'h1);
  wire [5:0]       newCtr_counter_552_value =
    ~(t1_writeValidVec_6 & biasWayIdx_6 == 5'h1E & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_551_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_551_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_551_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_551_value + 6'h1)
          : 6'(newCtr_counter_551_value - 6'h1);
  assign newCtr_78_value =
    ~(t1_writeValidVec_7 & biasWayIdx_7 == 5'h1E & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_552_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_552_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_552_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_552_value + 6'h1)
          : 6'(newCtr_counter_552_value - 6'h1);
  wire [5:0]       newCtr_counter_553_value =
    ~(t1_writeValidVec_0 & (&biasWayIdx) & _GEN_136[t1_branchesScIdxVec_0]
      & (t1_writeThresVec_updated_scWrong | ~_GEN_138[t1_branchesScIdxVec_0]))
    | t1_train_meta_sc_scBiasResp_31 == 6'h1F & t1_writeTakenVec_0
    | t1_train_meta_sc_scBiasResp_31 == 6'h20 & ~t1_writeTakenVec_0
      ? t1_train_meta_sc_scBiasResp_31
      : t1_writeTakenVec_0
          ? 6'(t1_train_meta_sc_scBiasResp_31 + 6'h1)
          : 6'(t1_train_meta_sc_scBiasResp_31 - 6'h1);
  wire [5:0]       newCtr_counter_554_value =
    ~(t1_writeValidVec_1 & (&biasWayIdx_1) & _GEN_136[t1_branchesScIdxVec_1]
      & (t1_writeThresVec_updated_scWrong_1 | ~_GEN_138[t1_branchesScIdxVec_1]))
    | newCtr_counter_553_value == 6'h1F & t1_writeTakenVec_1
    | newCtr_counter_553_value == 6'h20 & ~t1_writeTakenVec_1
      ? newCtr_counter_553_value
      : t1_writeTakenVec_1
          ? 6'(newCtr_counter_553_value + 6'h1)
          : 6'(newCtr_counter_553_value - 6'h1);
  wire [5:0]       newCtr_counter_555_value =
    ~(t1_writeValidVec_2 & (&biasWayIdx_2) & _GEN_136[t1_branchesScIdxVec_2]
      & (t1_writeThresVec_updated_scWrong_2 | ~_GEN_138[t1_branchesScIdxVec_2]))
    | newCtr_counter_554_value == 6'h1F & t1_writeTakenVec_2
    | newCtr_counter_554_value == 6'h20 & ~t1_writeTakenVec_2
      ? newCtr_counter_554_value
      : t1_writeTakenVec_2
          ? 6'(newCtr_counter_554_value + 6'h1)
          : 6'(newCtr_counter_554_value - 6'h1);
  wire [5:0]       newCtr_counter_556_value =
    ~(t1_writeValidVec_3 & (&biasWayIdx_3) & _GEN_136[t1_branchesScIdxVec_3]
      & (t1_writeThresVec_updated_scWrong_3 | ~_GEN_138[t1_branchesScIdxVec_3]))
    | newCtr_counter_555_value == 6'h1F & t1_writeTakenVec_3
    | newCtr_counter_555_value == 6'h20 & ~t1_writeTakenVec_3
      ? newCtr_counter_555_value
      : t1_writeTakenVec_3
          ? 6'(newCtr_counter_555_value + 6'h1)
          : 6'(newCtr_counter_555_value - 6'h1);
  wire [5:0]       newCtr_counter_557_value =
    ~(t1_writeValidVec_4 & (&biasWayIdx_4) & _GEN_136[t1_branchesScIdxVec_4]
      & (t1_writeThresVec_updated_scWrong_4 | ~_GEN_138[t1_branchesScIdxVec_4]))
    | newCtr_counter_556_value == 6'h1F & t1_writeTakenVec_4
    | newCtr_counter_556_value == 6'h20 & ~t1_writeTakenVec_4
      ? newCtr_counter_556_value
      : t1_writeTakenVec_4
          ? 6'(newCtr_counter_556_value + 6'h1)
          : 6'(newCtr_counter_556_value - 6'h1);
  wire [5:0]       newCtr_counter_558_value =
    ~(t1_writeValidVec_5 & (&biasWayIdx_5) & _GEN_136[t1_branchesScIdxVec_5]
      & (t1_writeThresVec_updated_scWrong_5 | ~_GEN_138[t1_branchesScIdxVec_5]))
    | newCtr_counter_557_value == 6'h1F & t1_writeTakenVec_5
    | newCtr_counter_557_value == 6'h20 & ~t1_writeTakenVec_5
      ? newCtr_counter_557_value
      : t1_writeTakenVec_5
          ? 6'(newCtr_counter_557_value + 6'h1)
          : 6'(newCtr_counter_557_value - 6'h1);
  wire [5:0]       newCtr_counter_559_value =
    ~(t1_writeValidVec_6 & (&biasWayIdx_6) & _GEN_136[t1_branchesScIdxVec_6]
      & (t1_writeThresVec_updated_scWrong_6 | ~_GEN_138[t1_branchesScIdxVec_6]))
    | newCtr_counter_558_value == 6'h1F & t1_writeTakenVec_6
    | newCtr_counter_558_value == 6'h20 & ~t1_writeTakenVec_6
      ? newCtr_counter_558_value
      : t1_writeTakenVec_6
          ? 6'(newCtr_counter_558_value + 6'h1)
          : 6'(newCtr_counter_558_value - 6'h1);
  assign newCtr_79_value =
    ~(t1_writeValidVec_7 & (&biasWayIdx_7) & _GEN_136[t1_branchesScIdxVec_7]
      & (t1_writeThresVec_updated_scWrong_7 | ~_GEN_138[t1_branchesScIdxVec_7]))
    | newCtr_counter_559_value == 6'h1F & t1_writeTakenVec_7
    | newCtr_counter_559_value == 6'h20 & ~t1_writeTakenVec_7
      ? newCtr_counter_559_value
      : t1_writeTakenVec_7
          ? 6'(newCtr_counter_559_value + 6'h1)
          : 6'(newCtr_counter_559_value - 6'h1);
  wire [7:0]       _GEN_698 =
    {{t1_train_meta_sc_useScPred_7},
     {t1_train_meta_sc_useScPred_6},
     {t1_train_meta_sc_useScPred_5},
     {t1_train_meta_sc_useScPred_4},
     {t1_train_meta_sc_useScPred_3},
     {t1_train_meta_sc_useScPred_2},
     {t1_train_meta_sc_useScPred_1},
     {t1_train_meta_sc_useScPred_0}};
  wire             _GEN_699 = _GEN_698[t1_branchesScIdxVec_0] & t1_writeValidVec_0;
  wire             _tageCorrectVec_T =
    t1_writeTakenVec_0 == _GEN_137[t1_branchesScIdxVec_0];
  wire             _GEN_700 = t1_branchesScIdxVec_0 == 3'h0;
  wire             _GEN_701 = _GEN_699 & _GEN_700;
  wire             _GEN_702 = t1_branchesScIdxVec_0 == 3'h1;
  wire             _GEN_703 = _GEN_699 & _GEN_702;
  wire             _GEN_704 = t1_branchesScIdxVec_0 == 3'h2;
  wire             _GEN_705 = _GEN_699 & _GEN_704;
  wire             _GEN_706 = t1_branchesScIdxVec_0 == 3'h3;
  wire             _GEN_707 = _GEN_699 & _GEN_706;
  wire             _GEN_708 = t1_branchesScIdxVec_0 == 3'h4;
  wire             _GEN_709 = _GEN_699 & _GEN_708;
  wire             _GEN_710 = t1_branchesScIdxVec_0 == 3'h5;
  wire             _GEN_711 = _GEN_699 & _GEN_710;
  wire             _GEN_712 = t1_branchesScIdxVec_0 == 3'h6;
  wire             _GEN_713 = _GEN_699 & _GEN_712;
  wire             _GEN_714 = _GEN_699 & (&t1_branchesScIdxVec_0);
  wire             _tageWrongVec_T =
    t1_writeTakenVec_0 != _GEN_137[t1_branchesScIdxVec_0];
  wire             _scCorrectVec_T =
    t1_writeTakenVec_0 == _GEN_135[t1_branchesScIdxVec_0];
  wire             _GEN_715 = _GEN_699 & _GEN_700;
  wire             _GEN_716 = _GEN_699 & _GEN_702;
  wire             _GEN_717 = _GEN_699 & _GEN_704;
  wire             _GEN_718 = _GEN_699 & _GEN_706;
  wire             _GEN_719 = _GEN_699 & _GEN_708;
  wire             _GEN_720 = _GEN_699 & _GEN_710;
  wire             _GEN_721 = _GEN_699 & _GEN_712;
  wire             _GEN_722 = _GEN_699 & (&t1_branchesScIdxVec_0);
  wire [7:0]       _GEN_723 =
    {{t1_train_meta_sc_debug_scPathTakenVec_7},
     {t1_train_meta_sc_debug_scPathTakenVec_6},
     {t1_train_meta_sc_debug_scPathTakenVec_5},
     {t1_train_meta_sc_debug_scPathTakenVec_4},
     {t1_train_meta_sc_debug_scPathTakenVec_3},
     {t1_train_meta_sc_debug_scPathTakenVec_2},
     {t1_train_meta_sc_debug_scPathTakenVec_1},
     {t1_train_meta_sc_debug_scPathTakenVec_0}};
  wire             _scPathCorrectVec_T =
    t1_writeTakenVec_0 == _GEN_723[t1_branchesScIdxVec_0];
  wire             _scPathWrongVec_T =
    t1_writeTakenVec_0 != _GEN_723[t1_branchesScIdxVec_0];
  wire [7:0]       _GEN_724 =
    {{t1_train_meta_sc_debug_scGlobalTakenVec_7},
     {t1_train_meta_sc_debug_scGlobalTakenVec_6},
     {t1_train_meta_sc_debug_scGlobalTakenVec_5},
     {t1_train_meta_sc_debug_scGlobalTakenVec_4},
     {t1_train_meta_sc_debug_scGlobalTakenVec_3},
     {t1_train_meta_sc_debug_scGlobalTakenVec_2},
     {t1_train_meta_sc_debug_scGlobalTakenVec_1},
     {t1_train_meta_sc_debug_scGlobalTakenVec_0}};
  wire             _scGlobalCorrectVec_T_1 =
    t1_writeTakenVec_0 == _GEN_724[t1_branchesScIdxVec_0]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_1 =
    t1_writeTakenVec_0 != _GEN_724[t1_branchesScIdxVec_0]
    & t1_train_meta_sc_scCommonHR_valid;
  wire [7:0]       _GEN_725 =
    {{t1_train_meta_sc_debug_scBWTakenVec_7},
     {t1_train_meta_sc_debug_scBWTakenVec_6},
     {t1_train_meta_sc_debug_scBWTakenVec_5},
     {t1_train_meta_sc_debug_scBWTakenVec_4},
     {t1_train_meta_sc_debug_scBWTakenVec_3},
     {t1_train_meta_sc_debug_scBWTakenVec_2},
     {t1_train_meta_sc_debug_scBWTakenVec_1},
     {t1_train_meta_sc_debug_scBWTakenVec_0}};
  wire             _scBWCorrectVec_T_1 =
    t1_writeTakenVec_0 == _GEN_725[t1_branchesScIdxVec_0]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_1 =
    t1_writeTakenVec_0 != _GEN_725[t1_branchesScIdxVec_0]
    & t1_train_meta_sc_scCommonHR_valid;
  wire [7:0]       _GEN_726 =
    {{t1_train_meta_sc_debug_scBiasTakenVec_7},
     {t1_train_meta_sc_debug_scBiasTakenVec_6},
     {t1_train_meta_sc_debug_scBiasTakenVec_5},
     {t1_train_meta_sc_debug_scBiasTakenVec_4},
     {t1_train_meta_sc_debug_scBiasTakenVec_3},
     {t1_train_meta_sc_debug_scBiasTakenVec_2},
     {t1_train_meta_sc_debug_scBiasTakenVec_1},
     {t1_train_meta_sc_debug_scBiasTakenVec_0}};
  wire             _scBiasCorrectVec_T =
    t1_writeTakenVec_0 == _GEN_726[t1_branchesScIdxVec_0];
  wire             _scBiasWrongVec_T =
    t1_writeTakenVec_0 != _GEN_726[t1_branchesScIdxVec_0];
  wire             _scNotUsedVec_T_1 =
    ~_GEN_698[t1_branchesScIdxVec_0] & t1_writeValidVec_0;
  wire             _GEN_727 = _GEN_698[t1_branchesScIdxVec_1] & t1_writeValidVec_1;
  wire             _tageCorrectVec_T_1 =
    t1_writeTakenVec_1 == _GEN_137[t1_branchesScIdxVec_1];
  wire             _GEN_728 = t1_branchesScIdxVec_1 == 3'h0;
  wire             _GEN_729 = _GEN_727 & _GEN_728;
  wire             _GEN_730 = t1_branchesScIdxVec_1 == 3'h1;
  wire             _GEN_731 = _GEN_727 & _GEN_730;
  wire             _GEN_732 = t1_branchesScIdxVec_1 == 3'h2;
  wire             _GEN_733 = _GEN_727 & _GEN_732;
  wire             _GEN_734 = t1_branchesScIdxVec_1 == 3'h3;
  wire             _GEN_735 = _GEN_727 & _GEN_734;
  wire             _GEN_736 = t1_branchesScIdxVec_1 == 3'h4;
  wire             _GEN_737 = _GEN_727 & _GEN_736;
  wire             _GEN_738 = t1_branchesScIdxVec_1 == 3'h5;
  wire             _GEN_739 = _GEN_727 & _GEN_738;
  wire             _GEN_740 = t1_branchesScIdxVec_1 == 3'h6;
  wire             _GEN_741 = _GEN_727 & _GEN_740;
  wire             _GEN_742 = _GEN_727 & (&t1_branchesScIdxVec_1);
  wire             _tageWrongVec_T_1 =
    t1_writeTakenVec_1 != _GEN_137[t1_branchesScIdxVec_1];
  wire             _scCorrectVec_T_1 =
    t1_writeTakenVec_1 == _GEN_135[t1_branchesScIdxVec_1];
  wire             _scPathCorrectVec_T_1 =
    t1_writeTakenVec_1 == _GEN_723[t1_branchesScIdxVec_1];
  wire             _scPathWrongVec_T_1 =
    t1_writeTakenVec_1 != _GEN_723[t1_branchesScIdxVec_1];
  wire             _scGlobalCorrectVec_T_3 =
    t1_writeTakenVec_1 == _GEN_724[t1_branchesScIdxVec_1]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_3 =
    t1_writeTakenVec_1 != _GEN_724[t1_branchesScIdxVec_1]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWCorrectVec_T_3 =
    t1_writeTakenVec_1 == _GEN_725[t1_branchesScIdxVec_1]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_3 =
    t1_writeTakenVec_1 != _GEN_725[t1_branchesScIdxVec_1]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBiasCorrectVec_T_1 =
    t1_writeTakenVec_1 == _GEN_726[t1_branchesScIdxVec_1];
  wire             _scBiasWrongVec_T_1 =
    t1_writeTakenVec_1 != _GEN_726[t1_branchesScIdxVec_1];
  wire             _scNotUsedVec_T_3 =
    ~_GEN_698[t1_branchesScIdxVec_1] & t1_writeValidVec_1;
  wire             _GEN_743 = _GEN_698[t1_branchesScIdxVec_2] & t1_writeValidVec_2;
  wire             _tageCorrectVec_T_2 =
    t1_writeTakenVec_2 == _GEN_137[t1_branchesScIdxVec_2];
  wire             _GEN_744 = t1_branchesScIdxVec_2 == 3'h0;
  wire             _GEN_745 = _GEN_743 & _GEN_744;
  wire             _GEN_746 = t1_branchesScIdxVec_2 == 3'h1;
  wire             _GEN_747 = _GEN_743 & _GEN_746;
  wire             _GEN_748 = t1_branchesScIdxVec_2 == 3'h2;
  wire             _GEN_749 = _GEN_743 & _GEN_748;
  wire             _GEN_750 = t1_branchesScIdxVec_2 == 3'h3;
  wire             _GEN_751 = _GEN_743 & _GEN_750;
  wire             _GEN_752 = t1_branchesScIdxVec_2 == 3'h4;
  wire             _GEN_753 = _GEN_743 & _GEN_752;
  wire             _GEN_754 = t1_branchesScIdxVec_2 == 3'h5;
  wire             _GEN_755 = _GEN_743 & _GEN_754;
  wire             _GEN_756 = t1_branchesScIdxVec_2 == 3'h6;
  wire             _GEN_757 = _GEN_743 & _GEN_756;
  wire             _GEN_758 = _GEN_743 & (&t1_branchesScIdxVec_2);
  wire             _tageWrongVec_T_2 =
    t1_writeTakenVec_2 != _GEN_137[t1_branchesScIdxVec_2];
  wire             _scCorrectVec_T_2 =
    t1_writeTakenVec_2 == _GEN_135[t1_branchesScIdxVec_2];
  wire             _GEN_759 =
    _GEN_743 ? _GEN_744 | _GEN_729 | _GEN_715 : _GEN_729 | _GEN_715;
  wire             _GEN_760 =
    _GEN_743 ? _GEN_746 | _GEN_731 | _GEN_716 : _GEN_731 | _GEN_716;
  wire             _GEN_761 =
    _GEN_743 ? _GEN_748 | _GEN_733 | _GEN_717 : _GEN_733 | _GEN_717;
  wire             _GEN_762 =
    _GEN_743 ? _GEN_750 | _GEN_735 | _GEN_718 : _GEN_735 | _GEN_718;
  wire             _GEN_763 =
    _GEN_743 ? _GEN_752 | _GEN_737 | _GEN_719 : _GEN_737 | _GEN_719;
  wire             _GEN_764 =
    _GEN_743 ? _GEN_754 | _GEN_739 | _GEN_720 : _GEN_739 | _GEN_720;
  wire             _GEN_765 =
    _GEN_743 ? _GEN_756 | _GEN_741 | _GEN_721 : _GEN_741 | _GEN_721;
  wire             _GEN_766 =
    _GEN_743 ? (&t1_branchesScIdxVec_2) | _GEN_742 | _GEN_722 : _GEN_742 | _GEN_722;
  wire             _scPathCorrectVec_T_2 =
    t1_writeTakenVec_2 == _GEN_723[t1_branchesScIdxVec_2];
  wire             _scPathWrongVec_T_2 =
    t1_writeTakenVec_2 != _GEN_723[t1_branchesScIdxVec_2];
  wire             _scGlobalCorrectVec_T_5 =
    t1_writeTakenVec_2 == _GEN_724[t1_branchesScIdxVec_2]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_5 =
    t1_writeTakenVec_2 != _GEN_724[t1_branchesScIdxVec_2]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWCorrectVec_T_5 =
    t1_writeTakenVec_2 == _GEN_725[t1_branchesScIdxVec_2]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_5 =
    t1_writeTakenVec_2 != _GEN_725[t1_branchesScIdxVec_2]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBiasCorrectVec_T_2 =
    t1_writeTakenVec_2 == _GEN_726[t1_branchesScIdxVec_2];
  wire             _scBiasWrongVec_T_2 =
    t1_writeTakenVec_2 != _GEN_726[t1_branchesScIdxVec_2];
  wire             _scNotUsedVec_T_5 =
    ~_GEN_698[t1_branchesScIdxVec_2] & t1_writeValidVec_2;
  wire             _GEN_767 = _GEN_698[t1_branchesScIdxVec_3] & t1_writeValidVec_3;
  wire             _tageCorrectVec_T_3 =
    t1_writeTakenVec_3 == _GEN_137[t1_branchesScIdxVec_3];
  wire             _GEN_768 = t1_branchesScIdxVec_3 == 3'h0;
  wire             _GEN_769 = _GEN_767 & _GEN_768;
  wire             _GEN_770 = t1_branchesScIdxVec_3 == 3'h1;
  wire             _GEN_771 = _GEN_767 & _GEN_770;
  wire             _GEN_772 = t1_branchesScIdxVec_3 == 3'h2;
  wire             _GEN_773 = _GEN_767 & _GEN_772;
  wire             _GEN_774 = t1_branchesScIdxVec_3 == 3'h3;
  wire             _GEN_775 = _GEN_767 & _GEN_774;
  wire             _GEN_776 = t1_branchesScIdxVec_3 == 3'h4;
  wire             _GEN_777 = _GEN_767 & _GEN_776;
  wire             _GEN_778 = t1_branchesScIdxVec_3 == 3'h5;
  wire             _GEN_779 = _GEN_767 & _GEN_778;
  wire             _GEN_780 = t1_branchesScIdxVec_3 == 3'h6;
  wire             _GEN_781 = _GEN_767 & _GEN_780;
  wire             _GEN_782 = _GEN_767 & (&t1_branchesScIdxVec_3);
  wire             _tageWrongVec_T_3 =
    t1_writeTakenVec_3 != _GEN_137[t1_branchesScIdxVec_3];
  wire             _scCorrectVec_T_3 =
    t1_writeTakenVec_3 == _GEN_135[t1_branchesScIdxVec_3];
  wire             _scPathCorrectVec_T_3 =
    t1_writeTakenVec_3 == _GEN_723[t1_branchesScIdxVec_3];
  wire             _scPathWrongVec_T_3 =
    t1_writeTakenVec_3 != _GEN_723[t1_branchesScIdxVec_3];
  wire             _scGlobalCorrectVec_T_7 =
    t1_writeTakenVec_3 == _GEN_724[t1_branchesScIdxVec_3]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_7 =
    t1_writeTakenVec_3 != _GEN_724[t1_branchesScIdxVec_3]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWCorrectVec_T_7 =
    t1_writeTakenVec_3 == _GEN_725[t1_branchesScIdxVec_3]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_7 =
    t1_writeTakenVec_3 != _GEN_725[t1_branchesScIdxVec_3]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBiasCorrectVec_T_3 =
    t1_writeTakenVec_3 == _GEN_726[t1_branchesScIdxVec_3];
  wire             _scBiasWrongVec_T_3 =
    t1_writeTakenVec_3 != _GEN_726[t1_branchesScIdxVec_3];
  wire             _scNotUsedVec_T_7 =
    ~_GEN_698[t1_branchesScIdxVec_3] & t1_writeValidVec_3;
  wire             _GEN_783 = _GEN_698[t1_branchesScIdxVec_4] & t1_writeValidVec_4;
  wire             _tageCorrectVec_T_4 =
    t1_writeTakenVec_4 == _GEN_137[t1_branchesScIdxVec_4];
  wire             _GEN_784 = t1_branchesScIdxVec_4 == 3'h0;
  wire             _GEN_785 = _GEN_783 & _GEN_784;
  wire             _GEN_786 = t1_branchesScIdxVec_4 == 3'h1;
  wire             _GEN_787 = _GEN_783 & _GEN_786;
  wire             _GEN_788 = t1_branchesScIdxVec_4 == 3'h2;
  wire             _GEN_789 = _GEN_783 & _GEN_788;
  wire             _GEN_790 = t1_branchesScIdxVec_4 == 3'h3;
  wire             _GEN_791 = _GEN_783 & _GEN_790;
  wire             _GEN_792 = t1_branchesScIdxVec_4 == 3'h4;
  wire             _GEN_793 = _GEN_783 & _GEN_792;
  wire             _GEN_794 = t1_branchesScIdxVec_4 == 3'h5;
  wire             _GEN_795 = _GEN_783 & _GEN_794;
  wire             _GEN_796 = t1_branchesScIdxVec_4 == 3'h6;
  wire             _GEN_797 = _GEN_783 & _GEN_796;
  wire             _GEN_798 = _GEN_783 & (&t1_branchesScIdxVec_4);
  wire             _tageWrongVec_T_4 =
    t1_writeTakenVec_4 != _GEN_137[t1_branchesScIdxVec_4];
  wire             _scCorrectVec_T_4 =
    t1_writeTakenVec_4 == _GEN_135[t1_branchesScIdxVec_4];
  wire             _GEN_799 =
    _GEN_783 ? _GEN_784 | _GEN_769 | _GEN_759 : _GEN_769 | _GEN_759;
  wire             _GEN_800 =
    _GEN_783 ? _GEN_786 | _GEN_771 | _GEN_760 : _GEN_771 | _GEN_760;
  wire             _GEN_801 =
    _GEN_783 ? _GEN_788 | _GEN_773 | _GEN_761 : _GEN_773 | _GEN_761;
  wire             _GEN_802 =
    _GEN_783 ? _GEN_790 | _GEN_775 | _GEN_762 : _GEN_775 | _GEN_762;
  wire             _GEN_803 =
    _GEN_783 ? _GEN_792 | _GEN_777 | _GEN_763 : _GEN_777 | _GEN_763;
  wire             _GEN_804 =
    _GEN_783 ? _GEN_794 | _GEN_779 | _GEN_764 : _GEN_779 | _GEN_764;
  wire             _GEN_805 =
    _GEN_783 ? _GEN_796 | _GEN_781 | _GEN_765 : _GEN_781 | _GEN_765;
  wire             _GEN_806 =
    _GEN_783 ? (&t1_branchesScIdxVec_4) | _GEN_782 | _GEN_766 : _GEN_782 | _GEN_766;
  wire             _scPathCorrectVec_T_4 =
    t1_writeTakenVec_4 == _GEN_723[t1_branchesScIdxVec_4];
  wire             _scPathWrongVec_T_4 =
    t1_writeTakenVec_4 != _GEN_723[t1_branchesScIdxVec_4];
  wire             _scGlobalCorrectVec_T_9 =
    t1_writeTakenVec_4 == _GEN_724[t1_branchesScIdxVec_4]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_9 =
    t1_writeTakenVec_4 != _GEN_724[t1_branchesScIdxVec_4]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWCorrectVec_T_9 =
    t1_writeTakenVec_4 == _GEN_725[t1_branchesScIdxVec_4]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_9 =
    t1_writeTakenVec_4 != _GEN_725[t1_branchesScIdxVec_4]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBiasCorrectVec_T_4 =
    t1_writeTakenVec_4 == _GEN_726[t1_branchesScIdxVec_4];
  wire             _scBiasWrongVec_T_4 =
    t1_writeTakenVec_4 != _GEN_726[t1_branchesScIdxVec_4];
  wire             _scNotUsedVec_T_9 =
    ~_GEN_698[t1_branchesScIdxVec_4] & t1_writeValidVec_4;
  wire             _GEN_807 = _GEN_698[t1_branchesScIdxVec_5] & t1_writeValidVec_5;
  wire             _tageCorrectVec_T_5 =
    t1_writeTakenVec_5 == _GEN_137[t1_branchesScIdxVec_5];
  wire             _GEN_808 = t1_branchesScIdxVec_5 == 3'h0;
  wire             _GEN_809 = _GEN_807 & _GEN_808;
  wire             _GEN_810 = t1_branchesScIdxVec_5 == 3'h1;
  wire             _GEN_811 = _GEN_807 & _GEN_810;
  wire             _GEN_812 = t1_branchesScIdxVec_5 == 3'h2;
  wire             _GEN_813 = _GEN_807 & _GEN_812;
  wire             _GEN_814 = t1_branchesScIdxVec_5 == 3'h3;
  wire             _GEN_815 = _GEN_807 & _GEN_814;
  wire             _GEN_816 = t1_branchesScIdxVec_5 == 3'h4;
  wire             _GEN_817 = _GEN_807 & _GEN_816;
  wire             _GEN_818 = t1_branchesScIdxVec_5 == 3'h5;
  wire             _GEN_819 = _GEN_807 & _GEN_818;
  wire             _GEN_820 = t1_branchesScIdxVec_5 == 3'h6;
  wire             _GEN_821 = _GEN_807 & _GEN_820;
  wire             _GEN_822 = _GEN_807 & (&t1_branchesScIdxVec_5);
  wire             _tageWrongVec_T_5 =
    t1_writeTakenVec_5 != _GEN_137[t1_branchesScIdxVec_5];
  wire             _scCorrectVec_T_5 =
    t1_writeTakenVec_5 == _GEN_135[t1_branchesScIdxVec_5];
  wire             _scPathCorrectVec_T_5 =
    t1_writeTakenVec_5 == _GEN_723[t1_branchesScIdxVec_5];
  wire             _scPathWrongVec_T_5 =
    t1_writeTakenVec_5 != _GEN_723[t1_branchesScIdxVec_5];
  wire             _scGlobalCorrectVec_T_11 =
    t1_writeTakenVec_5 == _GEN_724[t1_branchesScIdxVec_5]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_11 =
    t1_writeTakenVec_5 != _GEN_724[t1_branchesScIdxVec_5]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWCorrectVec_T_11 =
    t1_writeTakenVec_5 == _GEN_725[t1_branchesScIdxVec_5]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_11 =
    t1_writeTakenVec_5 != _GEN_725[t1_branchesScIdxVec_5]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBiasCorrectVec_T_5 =
    t1_writeTakenVec_5 == _GEN_726[t1_branchesScIdxVec_5];
  wire             _scBiasWrongVec_T_5 =
    t1_writeTakenVec_5 != _GEN_726[t1_branchesScIdxVec_5];
  wire             _scNotUsedVec_T_11 =
    ~_GEN_698[t1_branchesScIdxVec_5] & t1_writeValidVec_5;
  wire             _GEN_823 = _GEN_698[t1_branchesScIdxVec_6] & t1_writeValidVec_6;
  wire             _tageCorrectVec_T_6 =
    t1_writeTakenVec_6 == _GEN_137[t1_branchesScIdxVec_6];
  wire             _GEN_824 = t1_branchesScIdxVec_6 == 3'h0;
  wire             _GEN_825 = _GEN_823 & _GEN_824;
  wire             _GEN_826 = t1_branchesScIdxVec_6 == 3'h1;
  wire             _GEN_827 = _GEN_823 & _GEN_826;
  wire             _GEN_828 = t1_branchesScIdxVec_6 == 3'h2;
  wire             _GEN_829 = _GEN_823 & _GEN_828;
  wire             _GEN_830 = t1_branchesScIdxVec_6 == 3'h3;
  wire             _GEN_831 = _GEN_823 & _GEN_830;
  wire             _GEN_832 = t1_branchesScIdxVec_6 == 3'h4;
  wire             _GEN_833 = _GEN_823 & _GEN_832;
  wire             _GEN_834 = t1_branchesScIdxVec_6 == 3'h5;
  wire             _GEN_835 = _GEN_823 & _GEN_834;
  wire             _GEN_836 = t1_branchesScIdxVec_6 == 3'h6;
  wire             _GEN_837 = _GEN_823 & _GEN_836;
  wire             _GEN_838 = _GEN_823 & (&t1_branchesScIdxVec_6);
  wire             _tageWrongVec_T_6 =
    t1_writeTakenVec_6 != _GEN_137[t1_branchesScIdxVec_6];
  wire             _scCorrectVec_T_6 =
    t1_writeTakenVec_6 == _GEN_135[t1_branchesScIdxVec_6];
  wire             _GEN_839 =
    _GEN_823 ? _GEN_824 | _GEN_809 | _GEN_799 : _GEN_809 | _GEN_799;
  wire             _GEN_840 =
    _GEN_823 ? _GEN_826 | _GEN_811 | _GEN_800 : _GEN_811 | _GEN_800;
  wire             _GEN_841 =
    _GEN_823 ? _GEN_828 | _GEN_813 | _GEN_801 : _GEN_813 | _GEN_801;
  wire             _GEN_842 =
    _GEN_823 ? _GEN_830 | _GEN_815 | _GEN_802 : _GEN_815 | _GEN_802;
  wire             _GEN_843 =
    _GEN_823 ? _GEN_832 | _GEN_817 | _GEN_803 : _GEN_817 | _GEN_803;
  wire             _GEN_844 =
    _GEN_823 ? _GEN_834 | _GEN_819 | _GEN_804 : _GEN_819 | _GEN_804;
  wire             _GEN_845 =
    _GEN_823 ? _GEN_836 | _GEN_821 | _GEN_805 : _GEN_821 | _GEN_805;
  wire             _GEN_846 =
    _GEN_823 ? (&t1_branchesScIdxVec_6) | _GEN_822 | _GEN_806 : _GEN_822 | _GEN_806;
  wire             _scPathCorrectVec_T_6 =
    t1_writeTakenVec_6 == _GEN_723[t1_branchesScIdxVec_6];
  wire             _scPathWrongVec_T_6 =
    t1_writeTakenVec_6 != _GEN_723[t1_branchesScIdxVec_6];
  wire             _scGlobalCorrectVec_T_13 =
    t1_writeTakenVec_6 == _GEN_724[t1_branchesScIdxVec_6]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scGlobalWrongVec_T_13 =
    t1_writeTakenVec_6 != _GEN_724[t1_branchesScIdxVec_6]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWCorrectVec_T_13 =
    t1_writeTakenVec_6 == _GEN_725[t1_branchesScIdxVec_6]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBWWrongVec_T_13 =
    t1_writeTakenVec_6 != _GEN_725[t1_branchesScIdxVec_6]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             _scBiasCorrectVec_T_6 =
    t1_writeTakenVec_6 == _GEN_726[t1_branchesScIdxVec_6];
  wire             _scBiasWrongVec_T_6 =
    t1_writeTakenVec_6 != _GEN_726[t1_branchesScIdxVec_6];
  wire             _scNotUsedVec_T_13 =
    ~_GEN_698[t1_branchesScIdxVec_6] & t1_writeValidVec_6;
  wire             _GEN_847 = _GEN_698[t1_branchesScIdxVec_7] & t1_writeValidVec_7;
  wire             _tageCorrectVec_T_7 =
    t1_writeTakenVec_7 == _GEN_137[t1_branchesScIdxVec_7];
  wire             _GEN_848 = t1_branchesScIdxVec_7 == 3'h0;
  wire             _GEN_849 = _GEN_847 & _GEN_848;
  wire             tageCorrectVec_0 =
    _GEN_849
      ? _tageCorrectVec_T_7
      : _GEN_825
          ? _tageCorrectVec_T_6
          : _GEN_809
              ? _tageCorrectVec_T_5
              : _GEN_785
                  ? _tageCorrectVec_T_4
                  : _GEN_769
                      ? _tageCorrectVec_T_3
                      : _GEN_745
                          ? _tageCorrectVec_T_2
                          : _GEN_729 ? _tageCorrectVec_T_1 : _GEN_701 & _tageCorrectVec_T;
  wire             _GEN_850 = t1_branchesScIdxVec_7 == 3'h1;
  wire             _GEN_851 = _GEN_847 & _GEN_850;
  wire             tageCorrectVec_1 =
    _GEN_851
      ? _tageCorrectVec_T_7
      : _GEN_827
          ? _tageCorrectVec_T_6
          : _GEN_811
              ? _tageCorrectVec_T_5
              : _GEN_787
                  ? _tageCorrectVec_T_4
                  : _GEN_771
                      ? _tageCorrectVec_T_3
                      : _GEN_747
                          ? _tageCorrectVec_T_2
                          : _GEN_731 ? _tageCorrectVec_T_1 : _GEN_703 & _tageCorrectVec_T;
  wire             _GEN_852 = t1_branchesScIdxVec_7 == 3'h2;
  wire             _GEN_853 = _GEN_847 & _GEN_852;
  wire             tageCorrectVec_2 =
    _GEN_853
      ? _tageCorrectVec_T_7
      : _GEN_829
          ? _tageCorrectVec_T_6
          : _GEN_813
              ? _tageCorrectVec_T_5
              : _GEN_789
                  ? _tageCorrectVec_T_4
                  : _GEN_773
                      ? _tageCorrectVec_T_3
                      : _GEN_749
                          ? _tageCorrectVec_T_2
                          : _GEN_733 ? _tageCorrectVec_T_1 : _GEN_705 & _tageCorrectVec_T;
  wire             _GEN_854 = t1_branchesScIdxVec_7 == 3'h3;
  wire             _GEN_855 = _GEN_847 & _GEN_854;
  wire             tageCorrectVec_3 =
    _GEN_855
      ? _tageCorrectVec_T_7
      : _GEN_831
          ? _tageCorrectVec_T_6
          : _GEN_815
              ? _tageCorrectVec_T_5
              : _GEN_791
                  ? _tageCorrectVec_T_4
                  : _GEN_775
                      ? _tageCorrectVec_T_3
                      : _GEN_751
                          ? _tageCorrectVec_T_2
                          : _GEN_735 ? _tageCorrectVec_T_1 : _GEN_707 & _tageCorrectVec_T;
  wire             _GEN_856 = t1_branchesScIdxVec_7 == 3'h4;
  wire             _GEN_857 = _GEN_847 & _GEN_856;
  wire             tageCorrectVec_4 =
    _GEN_857
      ? _tageCorrectVec_T_7
      : _GEN_833
          ? _tageCorrectVec_T_6
          : _GEN_817
              ? _tageCorrectVec_T_5
              : _GEN_793
                  ? _tageCorrectVec_T_4
                  : _GEN_777
                      ? _tageCorrectVec_T_3
                      : _GEN_753
                          ? _tageCorrectVec_T_2
                          : _GEN_737 ? _tageCorrectVec_T_1 : _GEN_709 & _tageCorrectVec_T;
  wire             _GEN_858 = t1_branchesScIdxVec_7 == 3'h5;
  wire             _GEN_859 = _GEN_847 & _GEN_858;
  wire             tageCorrectVec_5 =
    _GEN_859
      ? _tageCorrectVec_T_7
      : _GEN_835
          ? _tageCorrectVec_T_6
          : _GEN_819
              ? _tageCorrectVec_T_5
              : _GEN_795
                  ? _tageCorrectVec_T_4
                  : _GEN_779
                      ? _tageCorrectVec_T_3
                      : _GEN_755
                          ? _tageCorrectVec_T_2
                          : _GEN_739 ? _tageCorrectVec_T_1 : _GEN_711 & _tageCorrectVec_T;
  wire             _GEN_860 = t1_branchesScIdxVec_7 == 3'h6;
  wire             _GEN_861 = _GEN_847 & _GEN_860;
  wire             tageCorrectVec_6 =
    _GEN_861
      ? _tageCorrectVec_T_7
      : _GEN_837
          ? _tageCorrectVec_T_6
          : _GEN_821
              ? _tageCorrectVec_T_5
              : _GEN_797
                  ? _tageCorrectVec_T_4
                  : _GEN_781
                      ? _tageCorrectVec_T_3
                      : _GEN_757
                          ? _tageCorrectVec_T_2
                          : _GEN_741 ? _tageCorrectVec_T_1 : _GEN_713 & _tageCorrectVec_T;
  wire             _GEN_862 = _GEN_847 & (&t1_branchesScIdxVec_7);
  wire             tageCorrectVec_7 =
    _GEN_862
      ? _tageCorrectVec_T_7
      : _GEN_838
          ? _tageCorrectVec_T_6
          : _GEN_822
              ? _tageCorrectVec_T_5
              : _GEN_798
                  ? _tageCorrectVec_T_4
                  : _GEN_782
                      ? _tageCorrectVec_T_3
                      : _GEN_758
                          ? _tageCorrectVec_T_2
                          : _GEN_742 ? _tageCorrectVec_T_1 : _GEN_714 & _tageCorrectVec_T;
  wire             _tageWrongVec_T_7 =
    t1_writeTakenVec_7 != _GEN_137[t1_branchesScIdxVec_7];
  wire             tageWrongVec_0 =
    _GEN_849
      ? _tageWrongVec_T_7
      : _GEN_825
          ? _tageWrongVec_T_6
          : _GEN_809
              ? _tageWrongVec_T_5
              : _GEN_785
                  ? _tageWrongVec_T_4
                  : _GEN_769
                      ? _tageWrongVec_T_3
                      : _GEN_745
                          ? _tageWrongVec_T_2
                          : _GEN_729 ? _tageWrongVec_T_1 : _GEN_701 & _tageWrongVec_T;
  wire             tageWrongVec_1 =
    _GEN_851
      ? _tageWrongVec_T_7
      : _GEN_827
          ? _tageWrongVec_T_6
          : _GEN_811
              ? _tageWrongVec_T_5
              : _GEN_787
                  ? _tageWrongVec_T_4
                  : _GEN_771
                      ? _tageWrongVec_T_3
                      : _GEN_747
                          ? _tageWrongVec_T_2
                          : _GEN_731 ? _tageWrongVec_T_1 : _GEN_703 & _tageWrongVec_T;
  wire             tageWrongVec_2 =
    _GEN_853
      ? _tageWrongVec_T_7
      : _GEN_829
          ? _tageWrongVec_T_6
          : _GEN_813
              ? _tageWrongVec_T_5
              : _GEN_789
                  ? _tageWrongVec_T_4
                  : _GEN_773
                      ? _tageWrongVec_T_3
                      : _GEN_749
                          ? _tageWrongVec_T_2
                          : _GEN_733 ? _tageWrongVec_T_1 : _GEN_705 & _tageWrongVec_T;
  wire             tageWrongVec_3 =
    _GEN_855
      ? _tageWrongVec_T_7
      : _GEN_831
          ? _tageWrongVec_T_6
          : _GEN_815
              ? _tageWrongVec_T_5
              : _GEN_791
                  ? _tageWrongVec_T_4
                  : _GEN_775
                      ? _tageWrongVec_T_3
                      : _GEN_751
                          ? _tageWrongVec_T_2
                          : _GEN_735 ? _tageWrongVec_T_1 : _GEN_707 & _tageWrongVec_T;
  wire             tageWrongVec_4 =
    _GEN_857
      ? _tageWrongVec_T_7
      : _GEN_833
          ? _tageWrongVec_T_6
          : _GEN_817
              ? _tageWrongVec_T_5
              : _GEN_793
                  ? _tageWrongVec_T_4
                  : _GEN_777
                      ? _tageWrongVec_T_3
                      : _GEN_753
                          ? _tageWrongVec_T_2
                          : _GEN_737 ? _tageWrongVec_T_1 : _GEN_709 & _tageWrongVec_T;
  wire             tageWrongVec_5 =
    _GEN_859
      ? _tageWrongVec_T_7
      : _GEN_835
          ? _tageWrongVec_T_6
          : _GEN_819
              ? _tageWrongVec_T_5
              : _GEN_795
                  ? _tageWrongVec_T_4
                  : _GEN_779
                      ? _tageWrongVec_T_3
                      : _GEN_755
                          ? _tageWrongVec_T_2
                          : _GEN_739 ? _tageWrongVec_T_1 : _GEN_711 & _tageWrongVec_T;
  wire             tageWrongVec_6 =
    _GEN_861
      ? _tageWrongVec_T_7
      : _GEN_837
          ? _tageWrongVec_T_6
          : _GEN_821
              ? _tageWrongVec_T_5
              : _GEN_797
                  ? _tageWrongVec_T_4
                  : _GEN_781
                      ? _tageWrongVec_T_3
                      : _GEN_757
                          ? _tageWrongVec_T_2
                          : _GEN_741 ? _tageWrongVec_T_1 : _GEN_713 & _tageWrongVec_T;
  wire             tageWrongVec_7 =
    _GEN_862
      ? _tageWrongVec_T_7
      : _GEN_838
          ? _tageWrongVec_T_6
          : _GEN_822
              ? _tageWrongVec_T_5
              : _GEN_798
                  ? _tageWrongVec_T_4
                  : _GEN_782
                      ? _tageWrongVec_T_3
                      : _GEN_758
                          ? _tageWrongVec_T_2
                          : _GEN_742 ? _tageWrongVec_T_1 : _GEN_714 & _tageWrongVec_T;
  wire             _scCorrectVec_T_7 =
    t1_writeTakenVec_7 == _GEN_135[t1_branchesScIdxVec_7];
  wire             scCorrectVec_0 =
    _GEN_849
      ? _scCorrectVec_T_7
      : _GEN_825
          ? _scCorrectVec_T_6
          : _GEN_809
              ? _scCorrectVec_T_5
              : _GEN_785
                  ? _scCorrectVec_T_4
                  : _GEN_769
                      ? _scCorrectVec_T_3
                      : _GEN_745
                          ? _scCorrectVec_T_2
                          : _GEN_729 ? _scCorrectVec_T_1 : _GEN_701 & _scCorrectVec_T;
  wire             scCorrectVec_1 =
    _GEN_851
      ? _scCorrectVec_T_7
      : _GEN_827
          ? _scCorrectVec_T_6
          : _GEN_811
              ? _scCorrectVec_T_5
              : _GEN_787
                  ? _scCorrectVec_T_4
                  : _GEN_771
                      ? _scCorrectVec_T_3
                      : _GEN_747
                          ? _scCorrectVec_T_2
                          : _GEN_731 ? _scCorrectVec_T_1 : _GEN_703 & _scCorrectVec_T;
  wire             scCorrectVec_2 =
    _GEN_853
      ? _scCorrectVec_T_7
      : _GEN_829
          ? _scCorrectVec_T_6
          : _GEN_813
              ? _scCorrectVec_T_5
              : _GEN_789
                  ? _scCorrectVec_T_4
                  : _GEN_773
                      ? _scCorrectVec_T_3
                      : _GEN_749
                          ? _scCorrectVec_T_2
                          : _GEN_733 ? _scCorrectVec_T_1 : _GEN_705 & _scCorrectVec_T;
  wire             scCorrectVec_3 =
    _GEN_855
      ? _scCorrectVec_T_7
      : _GEN_831
          ? _scCorrectVec_T_6
          : _GEN_815
              ? _scCorrectVec_T_5
              : _GEN_791
                  ? _scCorrectVec_T_4
                  : _GEN_775
                      ? _scCorrectVec_T_3
                      : _GEN_751
                          ? _scCorrectVec_T_2
                          : _GEN_735 ? _scCorrectVec_T_1 : _GEN_707 & _scCorrectVec_T;
  wire             scCorrectVec_4 =
    _GEN_857
      ? _scCorrectVec_T_7
      : _GEN_833
          ? _scCorrectVec_T_6
          : _GEN_817
              ? _scCorrectVec_T_5
              : _GEN_793
                  ? _scCorrectVec_T_4
                  : _GEN_777
                      ? _scCorrectVec_T_3
                      : _GEN_753
                          ? _scCorrectVec_T_2
                          : _GEN_737 ? _scCorrectVec_T_1 : _GEN_709 & _scCorrectVec_T;
  wire             scCorrectVec_5 =
    _GEN_859
      ? _scCorrectVec_T_7
      : _GEN_835
          ? _scCorrectVec_T_6
          : _GEN_819
              ? _scCorrectVec_T_5
              : _GEN_795
                  ? _scCorrectVec_T_4
                  : _GEN_779
                      ? _scCorrectVec_T_3
                      : _GEN_755
                          ? _scCorrectVec_T_2
                          : _GEN_739 ? _scCorrectVec_T_1 : _GEN_711 & _scCorrectVec_T;
  wire             scCorrectVec_6 =
    _GEN_861
      ? _scCorrectVec_T_7
      : _GEN_837
          ? _scCorrectVec_T_6
          : _GEN_821
              ? _scCorrectVec_T_5
              : _GEN_797
                  ? _scCorrectVec_T_4
                  : _GEN_781
                      ? _scCorrectVec_T_3
                      : _GEN_757
                          ? _scCorrectVec_T_2
                          : _GEN_741 ? _scCorrectVec_T_1 : _GEN_713 & _scCorrectVec_T;
  wire             scCorrectVec_7 =
    _GEN_862
      ? _scCorrectVec_T_7
      : _GEN_838
          ? _scCorrectVec_T_6
          : _GEN_822
              ? _scCorrectVec_T_5
              : _GEN_798
                  ? _scCorrectVec_T_4
                  : _GEN_782
                      ? _scCorrectVec_T_3
                      : _GEN_758
                          ? _scCorrectVec_T_2
                          : _GEN_742 ? _scCorrectVec_T_1 : _GEN_714 & _scCorrectVec_T;
  wire             scWrongVec_0 =
    _GEN_849
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_825
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_809
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_785
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_769
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_745
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_729
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_701 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_1 =
    _GEN_851
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_827
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_811
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_787
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_771
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_747
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_731
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_703 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_2 =
    _GEN_853
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_829
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_813
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_789
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_773
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_749
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_733
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_705 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_3 =
    _GEN_855
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_831
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_815
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_791
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_775
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_751
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_735
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_707 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_4 =
    _GEN_857
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_833
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_817
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_793
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_777
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_753
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_737
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_709 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_5 =
    _GEN_859
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_835
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_819
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_795
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_779
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_755
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_739
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_711 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_6 =
    _GEN_861
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_837
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_821
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_797
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_781
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_757
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_741
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_713 & t1_writeThresVec_updated_scWrong;
  wire             scWrongVec_7 =
    _GEN_862
      ? t1_writeThresVec_updated_scWrong_7
      : _GEN_838
          ? t1_writeThresVec_updated_scWrong_6
          : _GEN_822
              ? t1_writeThresVec_updated_scWrong_5
              : _GEN_798
                  ? t1_writeThresVec_updated_scWrong_4
                  : _GEN_782
                      ? t1_writeThresVec_updated_scWrong_3
                      : _GEN_758
                          ? t1_writeThresVec_updated_scWrong_2
                          : _GEN_742
                              ? t1_writeThresVec_updated_scWrong_1
                              : _GEN_714 & t1_writeThresVec_updated_scWrong;
  wire             _scPathCorrectVec_T_7 =
    t1_writeTakenVec_7 == _GEN_723[t1_branchesScIdxVec_7];
  wire             scPathCorrectVec_0_probe =
    _GEN_849
      ? _scPathCorrectVec_T_7
      : _GEN_825
          ? _scPathCorrectVec_T_6
          : _GEN_809
              ? _scPathCorrectVec_T_5
              : _GEN_785
                  ? _scPathCorrectVec_T_4
                  : _GEN_769
                      ? _scPathCorrectVec_T_3
                      : _GEN_745
                          ? _scPathCorrectVec_T_2
                          : _GEN_729
                              ? _scPathCorrectVec_T_1
                              : _GEN_701 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_1_probe =
    _GEN_851
      ? _scPathCorrectVec_T_7
      : _GEN_827
          ? _scPathCorrectVec_T_6
          : _GEN_811
              ? _scPathCorrectVec_T_5
              : _GEN_787
                  ? _scPathCorrectVec_T_4
                  : _GEN_771
                      ? _scPathCorrectVec_T_3
                      : _GEN_747
                          ? _scPathCorrectVec_T_2
                          : _GEN_731
                              ? _scPathCorrectVec_T_1
                              : _GEN_703 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_2_probe =
    _GEN_853
      ? _scPathCorrectVec_T_7
      : _GEN_829
          ? _scPathCorrectVec_T_6
          : _GEN_813
              ? _scPathCorrectVec_T_5
              : _GEN_789
                  ? _scPathCorrectVec_T_4
                  : _GEN_773
                      ? _scPathCorrectVec_T_3
                      : _GEN_749
                          ? _scPathCorrectVec_T_2
                          : _GEN_733
                              ? _scPathCorrectVec_T_1
                              : _GEN_705 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_3_probe =
    _GEN_855
      ? _scPathCorrectVec_T_7
      : _GEN_831
          ? _scPathCorrectVec_T_6
          : _GEN_815
              ? _scPathCorrectVec_T_5
              : _GEN_791
                  ? _scPathCorrectVec_T_4
                  : _GEN_775
                      ? _scPathCorrectVec_T_3
                      : _GEN_751
                          ? _scPathCorrectVec_T_2
                          : _GEN_735
                              ? _scPathCorrectVec_T_1
                              : _GEN_707 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_4_probe =
    _GEN_857
      ? _scPathCorrectVec_T_7
      : _GEN_833
          ? _scPathCorrectVec_T_6
          : _GEN_817
              ? _scPathCorrectVec_T_5
              : _GEN_793
                  ? _scPathCorrectVec_T_4
                  : _GEN_777
                      ? _scPathCorrectVec_T_3
                      : _GEN_753
                          ? _scPathCorrectVec_T_2
                          : _GEN_737
                              ? _scPathCorrectVec_T_1
                              : _GEN_709 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_5_probe =
    _GEN_859
      ? _scPathCorrectVec_T_7
      : _GEN_835
          ? _scPathCorrectVec_T_6
          : _GEN_819
              ? _scPathCorrectVec_T_5
              : _GEN_795
                  ? _scPathCorrectVec_T_4
                  : _GEN_779
                      ? _scPathCorrectVec_T_3
                      : _GEN_755
                          ? _scPathCorrectVec_T_2
                          : _GEN_739
                              ? _scPathCorrectVec_T_1
                              : _GEN_711 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_6_probe =
    _GEN_861
      ? _scPathCorrectVec_T_7
      : _GEN_837
          ? _scPathCorrectVec_T_6
          : _GEN_821
              ? _scPathCorrectVec_T_5
              : _GEN_797
                  ? _scPathCorrectVec_T_4
                  : _GEN_781
                      ? _scPathCorrectVec_T_3
                      : _GEN_757
                          ? _scPathCorrectVec_T_2
                          : _GEN_741
                              ? _scPathCorrectVec_T_1
                              : _GEN_713 & _scPathCorrectVec_T;
  wire             scPathCorrectVec_7_probe =
    _GEN_862
      ? _scPathCorrectVec_T_7
      : _GEN_838
          ? _scPathCorrectVec_T_6
          : _GEN_822
              ? _scPathCorrectVec_T_5
              : _GEN_798
                  ? _scPathCorrectVec_T_4
                  : _GEN_782
                      ? _scPathCorrectVec_T_3
                      : _GEN_758
                          ? _scPathCorrectVec_T_2
                          : _GEN_742
                              ? _scPathCorrectVec_T_1
                              : _GEN_714 & _scPathCorrectVec_T;
  wire             _scPathWrongVec_T_7 =
    t1_writeTakenVec_7 != _GEN_723[t1_branchesScIdxVec_7];
  wire             scPathWrongVec_0_probe =
    _GEN_849
      ? _scPathWrongVec_T_7
      : _GEN_825
          ? _scPathWrongVec_T_6
          : _GEN_809
              ? _scPathWrongVec_T_5
              : _GEN_785
                  ? _scPathWrongVec_T_4
                  : _GEN_769
                      ? _scPathWrongVec_T_3
                      : _GEN_745
                          ? _scPathWrongVec_T_2
                          : _GEN_729 ? _scPathWrongVec_T_1 : _GEN_701 & _scPathWrongVec_T;
  wire             scPathWrongVec_1_probe =
    _GEN_851
      ? _scPathWrongVec_T_7
      : _GEN_827
          ? _scPathWrongVec_T_6
          : _GEN_811
              ? _scPathWrongVec_T_5
              : _GEN_787
                  ? _scPathWrongVec_T_4
                  : _GEN_771
                      ? _scPathWrongVec_T_3
                      : _GEN_747
                          ? _scPathWrongVec_T_2
                          : _GEN_731 ? _scPathWrongVec_T_1 : _GEN_703 & _scPathWrongVec_T;
  wire             scPathWrongVec_2_probe =
    _GEN_853
      ? _scPathWrongVec_T_7
      : _GEN_829
          ? _scPathWrongVec_T_6
          : _GEN_813
              ? _scPathWrongVec_T_5
              : _GEN_789
                  ? _scPathWrongVec_T_4
                  : _GEN_773
                      ? _scPathWrongVec_T_3
                      : _GEN_749
                          ? _scPathWrongVec_T_2
                          : _GEN_733 ? _scPathWrongVec_T_1 : _GEN_705 & _scPathWrongVec_T;
  wire             scPathWrongVec_3_probe =
    _GEN_855
      ? _scPathWrongVec_T_7
      : _GEN_831
          ? _scPathWrongVec_T_6
          : _GEN_815
              ? _scPathWrongVec_T_5
              : _GEN_791
                  ? _scPathWrongVec_T_4
                  : _GEN_775
                      ? _scPathWrongVec_T_3
                      : _GEN_751
                          ? _scPathWrongVec_T_2
                          : _GEN_735 ? _scPathWrongVec_T_1 : _GEN_707 & _scPathWrongVec_T;
  wire             scPathWrongVec_4_probe =
    _GEN_857
      ? _scPathWrongVec_T_7
      : _GEN_833
          ? _scPathWrongVec_T_6
          : _GEN_817
              ? _scPathWrongVec_T_5
              : _GEN_793
                  ? _scPathWrongVec_T_4
                  : _GEN_777
                      ? _scPathWrongVec_T_3
                      : _GEN_753
                          ? _scPathWrongVec_T_2
                          : _GEN_737 ? _scPathWrongVec_T_1 : _GEN_709 & _scPathWrongVec_T;
  wire             scPathWrongVec_5_probe =
    _GEN_859
      ? _scPathWrongVec_T_7
      : _GEN_835
          ? _scPathWrongVec_T_6
          : _GEN_819
              ? _scPathWrongVec_T_5
              : _GEN_795
                  ? _scPathWrongVec_T_4
                  : _GEN_779
                      ? _scPathWrongVec_T_3
                      : _GEN_755
                          ? _scPathWrongVec_T_2
                          : _GEN_739 ? _scPathWrongVec_T_1 : _GEN_711 & _scPathWrongVec_T;
  wire             scPathWrongVec_6_probe =
    _GEN_861
      ? _scPathWrongVec_T_7
      : _GEN_837
          ? _scPathWrongVec_T_6
          : _GEN_821
              ? _scPathWrongVec_T_5
              : _GEN_797
                  ? _scPathWrongVec_T_4
                  : _GEN_781
                      ? _scPathWrongVec_T_3
                      : _GEN_757
                          ? _scPathWrongVec_T_2
                          : _GEN_741 ? _scPathWrongVec_T_1 : _GEN_713 & _scPathWrongVec_T;
  wire             scPathWrongVec_7_probe =
    _GEN_862
      ? _scPathWrongVec_T_7
      : _GEN_838
          ? _scPathWrongVec_T_6
          : _GEN_822
              ? _scPathWrongVec_T_5
              : _GEN_798
                  ? _scPathWrongVec_T_4
                  : _GEN_782
                      ? _scPathWrongVec_T_3
                      : _GEN_758
                          ? _scPathWrongVec_T_2
                          : _GEN_742 ? _scPathWrongVec_T_1 : _GEN_714 & _scPathWrongVec_T;
  wire             _scGlobalCorrectVec_T_15 =
    t1_writeTakenVec_7 == _GEN_724[t1_branchesScIdxVec_7]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             scGlobalCorrectVec_0_probe =
    _GEN_849
      ? _scGlobalCorrectVec_T_15
      : _GEN_825
          ? _scGlobalCorrectVec_T_13
          : _GEN_809
              ? _scGlobalCorrectVec_T_11
              : _GEN_785
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_769
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_745
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_729
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_701 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_1_probe =
    _GEN_851
      ? _scGlobalCorrectVec_T_15
      : _GEN_827
          ? _scGlobalCorrectVec_T_13
          : _GEN_811
              ? _scGlobalCorrectVec_T_11
              : _GEN_787
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_771
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_747
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_731
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_703 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_2_probe =
    _GEN_853
      ? _scGlobalCorrectVec_T_15
      : _GEN_829
          ? _scGlobalCorrectVec_T_13
          : _GEN_813
              ? _scGlobalCorrectVec_T_11
              : _GEN_789
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_773
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_749
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_733
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_705 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_3_probe =
    _GEN_855
      ? _scGlobalCorrectVec_T_15
      : _GEN_831
          ? _scGlobalCorrectVec_T_13
          : _GEN_815
              ? _scGlobalCorrectVec_T_11
              : _GEN_791
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_775
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_751
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_735
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_707 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_4_probe =
    _GEN_857
      ? _scGlobalCorrectVec_T_15
      : _GEN_833
          ? _scGlobalCorrectVec_T_13
          : _GEN_817
              ? _scGlobalCorrectVec_T_11
              : _GEN_793
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_777
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_753
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_737
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_709 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_5_probe =
    _GEN_859
      ? _scGlobalCorrectVec_T_15
      : _GEN_835
          ? _scGlobalCorrectVec_T_13
          : _GEN_819
              ? _scGlobalCorrectVec_T_11
              : _GEN_795
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_779
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_755
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_739
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_711 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_6_probe =
    _GEN_861
      ? _scGlobalCorrectVec_T_15
      : _GEN_837
          ? _scGlobalCorrectVec_T_13
          : _GEN_821
              ? _scGlobalCorrectVec_T_11
              : _GEN_797
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_781
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_757
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_741
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_713 & _scGlobalCorrectVec_T_1;
  wire             scGlobalCorrectVec_7_probe =
    _GEN_862
      ? _scGlobalCorrectVec_T_15
      : _GEN_838
          ? _scGlobalCorrectVec_T_13
          : _GEN_822
              ? _scGlobalCorrectVec_T_11
              : _GEN_798
                  ? _scGlobalCorrectVec_T_9
                  : _GEN_782
                      ? _scGlobalCorrectVec_T_7
                      : _GEN_758
                          ? _scGlobalCorrectVec_T_5
                          : _GEN_742
                              ? _scGlobalCorrectVec_T_3
                              : _GEN_714 & _scGlobalCorrectVec_T_1;
  wire             _scGlobalWrongVec_T_15 =
    t1_writeTakenVec_7 != _GEN_724[t1_branchesScIdxVec_7]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             scGlobalWrongVec_0_probe =
    _GEN_849
      ? _scGlobalWrongVec_T_15
      : _GEN_825
          ? _scGlobalWrongVec_T_13
          : _GEN_809
              ? _scGlobalWrongVec_T_11
              : _GEN_785
                  ? _scGlobalWrongVec_T_9
                  : _GEN_769
                      ? _scGlobalWrongVec_T_7
                      : _GEN_745
                          ? _scGlobalWrongVec_T_5
                          : _GEN_729
                              ? _scGlobalWrongVec_T_3
                              : _GEN_701 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_1_probe =
    _GEN_851
      ? _scGlobalWrongVec_T_15
      : _GEN_827
          ? _scGlobalWrongVec_T_13
          : _GEN_811
              ? _scGlobalWrongVec_T_11
              : _GEN_787
                  ? _scGlobalWrongVec_T_9
                  : _GEN_771
                      ? _scGlobalWrongVec_T_7
                      : _GEN_747
                          ? _scGlobalWrongVec_T_5
                          : _GEN_731
                              ? _scGlobalWrongVec_T_3
                              : _GEN_703 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_2_probe =
    _GEN_853
      ? _scGlobalWrongVec_T_15
      : _GEN_829
          ? _scGlobalWrongVec_T_13
          : _GEN_813
              ? _scGlobalWrongVec_T_11
              : _GEN_789
                  ? _scGlobalWrongVec_T_9
                  : _GEN_773
                      ? _scGlobalWrongVec_T_7
                      : _GEN_749
                          ? _scGlobalWrongVec_T_5
                          : _GEN_733
                              ? _scGlobalWrongVec_T_3
                              : _GEN_705 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_3_probe =
    _GEN_855
      ? _scGlobalWrongVec_T_15
      : _GEN_831
          ? _scGlobalWrongVec_T_13
          : _GEN_815
              ? _scGlobalWrongVec_T_11
              : _GEN_791
                  ? _scGlobalWrongVec_T_9
                  : _GEN_775
                      ? _scGlobalWrongVec_T_7
                      : _GEN_751
                          ? _scGlobalWrongVec_T_5
                          : _GEN_735
                              ? _scGlobalWrongVec_T_3
                              : _GEN_707 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_4_probe =
    _GEN_857
      ? _scGlobalWrongVec_T_15
      : _GEN_833
          ? _scGlobalWrongVec_T_13
          : _GEN_817
              ? _scGlobalWrongVec_T_11
              : _GEN_793
                  ? _scGlobalWrongVec_T_9
                  : _GEN_777
                      ? _scGlobalWrongVec_T_7
                      : _GEN_753
                          ? _scGlobalWrongVec_T_5
                          : _GEN_737
                              ? _scGlobalWrongVec_T_3
                              : _GEN_709 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_5_probe =
    _GEN_859
      ? _scGlobalWrongVec_T_15
      : _GEN_835
          ? _scGlobalWrongVec_T_13
          : _GEN_819
              ? _scGlobalWrongVec_T_11
              : _GEN_795
                  ? _scGlobalWrongVec_T_9
                  : _GEN_779
                      ? _scGlobalWrongVec_T_7
                      : _GEN_755
                          ? _scGlobalWrongVec_T_5
                          : _GEN_739
                              ? _scGlobalWrongVec_T_3
                              : _GEN_711 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_6_probe =
    _GEN_861
      ? _scGlobalWrongVec_T_15
      : _GEN_837
          ? _scGlobalWrongVec_T_13
          : _GEN_821
              ? _scGlobalWrongVec_T_11
              : _GEN_797
                  ? _scGlobalWrongVec_T_9
                  : _GEN_781
                      ? _scGlobalWrongVec_T_7
                      : _GEN_757
                          ? _scGlobalWrongVec_T_5
                          : _GEN_741
                              ? _scGlobalWrongVec_T_3
                              : _GEN_713 & _scGlobalWrongVec_T_1;
  wire             scGlobalWrongVec_7_probe =
    _GEN_862
      ? _scGlobalWrongVec_T_15
      : _GEN_838
          ? _scGlobalWrongVec_T_13
          : _GEN_822
              ? _scGlobalWrongVec_T_11
              : _GEN_798
                  ? _scGlobalWrongVec_T_9
                  : _GEN_782
                      ? _scGlobalWrongVec_T_7
                      : _GEN_758
                          ? _scGlobalWrongVec_T_5
                          : _GEN_742
                              ? _scGlobalWrongVec_T_3
                              : _GEN_714 & _scGlobalWrongVec_T_1;
  wire             _scBWCorrectVec_T_15 =
    t1_writeTakenVec_7 == _GEN_725[t1_branchesScIdxVec_7]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             scBWCorrectVec_0_probe =
    _GEN_849
      ? _scBWCorrectVec_T_15
      : _GEN_825
          ? _scBWCorrectVec_T_13
          : _GEN_809
              ? _scBWCorrectVec_T_11
              : _GEN_785
                  ? _scBWCorrectVec_T_9
                  : _GEN_769
                      ? _scBWCorrectVec_T_7
                      : _GEN_745
                          ? _scBWCorrectVec_T_5
                          : _GEN_729
                              ? _scBWCorrectVec_T_3
                              : _GEN_701 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_1_probe =
    _GEN_851
      ? _scBWCorrectVec_T_15
      : _GEN_827
          ? _scBWCorrectVec_T_13
          : _GEN_811
              ? _scBWCorrectVec_T_11
              : _GEN_787
                  ? _scBWCorrectVec_T_9
                  : _GEN_771
                      ? _scBWCorrectVec_T_7
                      : _GEN_747
                          ? _scBWCorrectVec_T_5
                          : _GEN_731
                              ? _scBWCorrectVec_T_3
                              : _GEN_703 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_2_probe =
    _GEN_853
      ? _scBWCorrectVec_T_15
      : _GEN_829
          ? _scBWCorrectVec_T_13
          : _GEN_813
              ? _scBWCorrectVec_T_11
              : _GEN_789
                  ? _scBWCorrectVec_T_9
                  : _GEN_773
                      ? _scBWCorrectVec_T_7
                      : _GEN_749
                          ? _scBWCorrectVec_T_5
                          : _GEN_733
                              ? _scBWCorrectVec_T_3
                              : _GEN_705 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_3_probe =
    _GEN_855
      ? _scBWCorrectVec_T_15
      : _GEN_831
          ? _scBWCorrectVec_T_13
          : _GEN_815
              ? _scBWCorrectVec_T_11
              : _GEN_791
                  ? _scBWCorrectVec_T_9
                  : _GEN_775
                      ? _scBWCorrectVec_T_7
                      : _GEN_751
                          ? _scBWCorrectVec_T_5
                          : _GEN_735
                              ? _scBWCorrectVec_T_3
                              : _GEN_707 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_4_probe =
    _GEN_857
      ? _scBWCorrectVec_T_15
      : _GEN_833
          ? _scBWCorrectVec_T_13
          : _GEN_817
              ? _scBWCorrectVec_T_11
              : _GEN_793
                  ? _scBWCorrectVec_T_9
                  : _GEN_777
                      ? _scBWCorrectVec_T_7
                      : _GEN_753
                          ? _scBWCorrectVec_T_5
                          : _GEN_737
                              ? _scBWCorrectVec_T_3
                              : _GEN_709 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_5_probe =
    _GEN_859
      ? _scBWCorrectVec_T_15
      : _GEN_835
          ? _scBWCorrectVec_T_13
          : _GEN_819
              ? _scBWCorrectVec_T_11
              : _GEN_795
                  ? _scBWCorrectVec_T_9
                  : _GEN_779
                      ? _scBWCorrectVec_T_7
                      : _GEN_755
                          ? _scBWCorrectVec_T_5
                          : _GEN_739
                              ? _scBWCorrectVec_T_3
                              : _GEN_711 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_6_probe =
    _GEN_861
      ? _scBWCorrectVec_T_15
      : _GEN_837
          ? _scBWCorrectVec_T_13
          : _GEN_821
              ? _scBWCorrectVec_T_11
              : _GEN_797
                  ? _scBWCorrectVec_T_9
                  : _GEN_781
                      ? _scBWCorrectVec_T_7
                      : _GEN_757
                          ? _scBWCorrectVec_T_5
                          : _GEN_741
                              ? _scBWCorrectVec_T_3
                              : _GEN_713 & _scBWCorrectVec_T_1;
  wire             scBWCorrectVec_7_probe =
    _GEN_862
      ? _scBWCorrectVec_T_15
      : _GEN_838
          ? _scBWCorrectVec_T_13
          : _GEN_822
              ? _scBWCorrectVec_T_11
              : _GEN_798
                  ? _scBWCorrectVec_T_9
                  : _GEN_782
                      ? _scBWCorrectVec_T_7
                      : _GEN_758
                          ? _scBWCorrectVec_T_5
                          : _GEN_742
                              ? _scBWCorrectVec_T_3
                              : _GEN_714 & _scBWCorrectVec_T_1;
  wire             _scBWWrongVec_T_15 =
    t1_writeTakenVec_7 != _GEN_725[t1_branchesScIdxVec_7]
    & t1_train_meta_sc_scCommonHR_valid;
  wire             scBWWrongVec_0_probe =
    _GEN_849
      ? _scBWWrongVec_T_15
      : _GEN_825
          ? _scBWWrongVec_T_13
          : _GEN_809
              ? _scBWWrongVec_T_11
              : _GEN_785
                  ? _scBWWrongVec_T_9
                  : _GEN_769
                      ? _scBWWrongVec_T_7
                      : _GEN_745
                          ? _scBWWrongVec_T_5
                          : _GEN_729 ? _scBWWrongVec_T_3 : _GEN_701 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_1_probe =
    _GEN_851
      ? _scBWWrongVec_T_15
      : _GEN_827
          ? _scBWWrongVec_T_13
          : _GEN_811
              ? _scBWWrongVec_T_11
              : _GEN_787
                  ? _scBWWrongVec_T_9
                  : _GEN_771
                      ? _scBWWrongVec_T_7
                      : _GEN_747
                          ? _scBWWrongVec_T_5
                          : _GEN_731 ? _scBWWrongVec_T_3 : _GEN_703 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_2_probe =
    _GEN_853
      ? _scBWWrongVec_T_15
      : _GEN_829
          ? _scBWWrongVec_T_13
          : _GEN_813
              ? _scBWWrongVec_T_11
              : _GEN_789
                  ? _scBWWrongVec_T_9
                  : _GEN_773
                      ? _scBWWrongVec_T_7
                      : _GEN_749
                          ? _scBWWrongVec_T_5
                          : _GEN_733 ? _scBWWrongVec_T_3 : _GEN_705 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_3_probe =
    _GEN_855
      ? _scBWWrongVec_T_15
      : _GEN_831
          ? _scBWWrongVec_T_13
          : _GEN_815
              ? _scBWWrongVec_T_11
              : _GEN_791
                  ? _scBWWrongVec_T_9
                  : _GEN_775
                      ? _scBWWrongVec_T_7
                      : _GEN_751
                          ? _scBWWrongVec_T_5
                          : _GEN_735 ? _scBWWrongVec_T_3 : _GEN_707 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_4_probe =
    _GEN_857
      ? _scBWWrongVec_T_15
      : _GEN_833
          ? _scBWWrongVec_T_13
          : _GEN_817
              ? _scBWWrongVec_T_11
              : _GEN_793
                  ? _scBWWrongVec_T_9
                  : _GEN_777
                      ? _scBWWrongVec_T_7
                      : _GEN_753
                          ? _scBWWrongVec_T_5
                          : _GEN_737 ? _scBWWrongVec_T_3 : _GEN_709 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_5_probe =
    _GEN_859
      ? _scBWWrongVec_T_15
      : _GEN_835
          ? _scBWWrongVec_T_13
          : _GEN_819
              ? _scBWWrongVec_T_11
              : _GEN_795
                  ? _scBWWrongVec_T_9
                  : _GEN_779
                      ? _scBWWrongVec_T_7
                      : _GEN_755
                          ? _scBWWrongVec_T_5
                          : _GEN_739 ? _scBWWrongVec_T_3 : _GEN_711 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_6_probe =
    _GEN_861
      ? _scBWWrongVec_T_15
      : _GEN_837
          ? _scBWWrongVec_T_13
          : _GEN_821
              ? _scBWWrongVec_T_11
              : _GEN_797
                  ? _scBWWrongVec_T_9
                  : _GEN_781
                      ? _scBWWrongVec_T_7
                      : _GEN_757
                          ? _scBWWrongVec_T_5
                          : _GEN_741 ? _scBWWrongVec_T_3 : _GEN_713 & _scBWWrongVec_T_1;
  wire             scBWWrongVec_7_probe =
    _GEN_862
      ? _scBWWrongVec_T_15
      : _GEN_838
          ? _scBWWrongVec_T_13
          : _GEN_822
              ? _scBWWrongVec_T_11
              : _GEN_798
                  ? _scBWWrongVec_T_9
                  : _GEN_782
                      ? _scBWWrongVec_T_7
                      : _GEN_758
                          ? _scBWWrongVec_T_5
                          : _GEN_742 ? _scBWWrongVec_T_3 : _GEN_714 & _scBWWrongVec_T_1;
  wire             _scBiasCorrectVec_T_7 =
    t1_writeTakenVec_7 == _GEN_726[t1_branchesScIdxVec_7];
  wire             scBiasCorrectVec_0_probe =
    _GEN_849
      ? _scBiasCorrectVec_T_7
      : _GEN_825
          ? _scBiasCorrectVec_T_6
          : _GEN_809
              ? _scBiasCorrectVec_T_5
              : _GEN_785
                  ? _scBiasCorrectVec_T_4
                  : _GEN_769
                      ? _scBiasCorrectVec_T_3
                      : _GEN_745
                          ? _scBiasCorrectVec_T_2
                          : _GEN_729
                              ? _scBiasCorrectVec_T_1
                              : _GEN_701 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_1_probe =
    _GEN_851
      ? _scBiasCorrectVec_T_7
      : _GEN_827
          ? _scBiasCorrectVec_T_6
          : _GEN_811
              ? _scBiasCorrectVec_T_5
              : _GEN_787
                  ? _scBiasCorrectVec_T_4
                  : _GEN_771
                      ? _scBiasCorrectVec_T_3
                      : _GEN_747
                          ? _scBiasCorrectVec_T_2
                          : _GEN_731
                              ? _scBiasCorrectVec_T_1
                              : _GEN_703 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_2_probe =
    _GEN_853
      ? _scBiasCorrectVec_T_7
      : _GEN_829
          ? _scBiasCorrectVec_T_6
          : _GEN_813
              ? _scBiasCorrectVec_T_5
              : _GEN_789
                  ? _scBiasCorrectVec_T_4
                  : _GEN_773
                      ? _scBiasCorrectVec_T_3
                      : _GEN_749
                          ? _scBiasCorrectVec_T_2
                          : _GEN_733
                              ? _scBiasCorrectVec_T_1
                              : _GEN_705 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_3_probe =
    _GEN_855
      ? _scBiasCorrectVec_T_7
      : _GEN_831
          ? _scBiasCorrectVec_T_6
          : _GEN_815
              ? _scBiasCorrectVec_T_5
              : _GEN_791
                  ? _scBiasCorrectVec_T_4
                  : _GEN_775
                      ? _scBiasCorrectVec_T_3
                      : _GEN_751
                          ? _scBiasCorrectVec_T_2
                          : _GEN_735
                              ? _scBiasCorrectVec_T_1
                              : _GEN_707 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_4_probe =
    _GEN_857
      ? _scBiasCorrectVec_T_7
      : _GEN_833
          ? _scBiasCorrectVec_T_6
          : _GEN_817
              ? _scBiasCorrectVec_T_5
              : _GEN_793
                  ? _scBiasCorrectVec_T_4
                  : _GEN_777
                      ? _scBiasCorrectVec_T_3
                      : _GEN_753
                          ? _scBiasCorrectVec_T_2
                          : _GEN_737
                              ? _scBiasCorrectVec_T_1
                              : _GEN_709 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_5_probe =
    _GEN_859
      ? _scBiasCorrectVec_T_7
      : _GEN_835
          ? _scBiasCorrectVec_T_6
          : _GEN_819
              ? _scBiasCorrectVec_T_5
              : _GEN_795
                  ? _scBiasCorrectVec_T_4
                  : _GEN_779
                      ? _scBiasCorrectVec_T_3
                      : _GEN_755
                          ? _scBiasCorrectVec_T_2
                          : _GEN_739
                              ? _scBiasCorrectVec_T_1
                              : _GEN_711 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_6_probe =
    _GEN_861
      ? _scBiasCorrectVec_T_7
      : _GEN_837
          ? _scBiasCorrectVec_T_6
          : _GEN_821
              ? _scBiasCorrectVec_T_5
              : _GEN_797
                  ? _scBiasCorrectVec_T_4
                  : _GEN_781
                      ? _scBiasCorrectVec_T_3
                      : _GEN_757
                          ? _scBiasCorrectVec_T_2
                          : _GEN_741
                              ? _scBiasCorrectVec_T_1
                              : _GEN_713 & _scBiasCorrectVec_T;
  wire             scBiasCorrectVec_7_probe =
    _GEN_862
      ? _scBiasCorrectVec_T_7
      : _GEN_838
          ? _scBiasCorrectVec_T_6
          : _GEN_822
              ? _scBiasCorrectVec_T_5
              : _GEN_798
                  ? _scBiasCorrectVec_T_4
                  : _GEN_782
                      ? _scBiasCorrectVec_T_3
                      : _GEN_758
                          ? _scBiasCorrectVec_T_2
                          : _GEN_742
                              ? _scBiasCorrectVec_T_1
                              : _GEN_714 & _scBiasCorrectVec_T;
  wire             _scBiasWrongVec_T_7 =
    t1_writeTakenVec_7 != _GEN_726[t1_branchesScIdxVec_7];
  wire             scBiasWrongVec_0_probe =
    _GEN_849
      ? _scBiasWrongVec_T_7
      : _GEN_825
          ? _scBiasWrongVec_T_6
          : _GEN_809
              ? _scBiasWrongVec_T_5
              : _GEN_785
                  ? _scBiasWrongVec_T_4
                  : _GEN_769
                      ? _scBiasWrongVec_T_3
                      : _GEN_745
                          ? _scBiasWrongVec_T_2
                          : _GEN_729 ? _scBiasWrongVec_T_1 : _GEN_701 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_1_probe =
    _GEN_851
      ? _scBiasWrongVec_T_7
      : _GEN_827
          ? _scBiasWrongVec_T_6
          : _GEN_811
              ? _scBiasWrongVec_T_5
              : _GEN_787
                  ? _scBiasWrongVec_T_4
                  : _GEN_771
                      ? _scBiasWrongVec_T_3
                      : _GEN_747
                          ? _scBiasWrongVec_T_2
                          : _GEN_731 ? _scBiasWrongVec_T_1 : _GEN_703 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_2_probe =
    _GEN_853
      ? _scBiasWrongVec_T_7
      : _GEN_829
          ? _scBiasWrongVec_T_6
          : _GEN_813
              ? _scBiasWrongVec_T_5
              : _GEN_789
                  ? _scBiasWrongVec_T_4
                  : _GEN_773
                      ? _scBiasWrongVec_T_3
                      : _GEN_749
                          ? _scBiasWrongVec_T_2
                          : _GEN_733 ? _scBiasWrongVec_T_1 : _GEN_705 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_3_probe =
    _GEN_855
      ? _scBiasWrongVec_T_7
      : _GEN_831
          ? _scBiasWrongVec_T_6
          : _GEN_815
              ? _scBiasWrongVec_T_5
              : _GEN_791
                  ? _scBiasWrongVec_T_4
                  : _GEN_775
                      ? _scBiasWrongVec_T_3
                      : _GEN_751
                          ? _scBiasWrongVec_T_2
                          : _GEN_735 ? _scBiasWrongVec_T_1 : _GEN_707 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_4_probe =
    _GEN_857
      ? _scBiasWrongVec_T_7
      : _GEN_833
          ? _scBiasWrongVec_T_6
          : _GEN_817
              ? _scBiasWrongVec_T_5
              : _GEN_793
                  ? _scBiasWrongVec_T_4
                  : _GEN_777
                      ? _scBiasWrongVec_T_3
                      : _GEN_753
                          ? _scBiasWrongVec_T_2
                          : _GEN_737 ? _scBiasWrongVec_T_1 : _GEN_709 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_5_probe =
    _GEN_859
      ? _scBiasWrongVec_T_7
      : _GEN_835
          ? _scBiasWrongVec_T_6
          : _GEN_819
              ? _scBiasWrongVec_T_5
              : _GEN_795
                  ? _scBiasWrongVec_T_4
                  : _GEN_779
                      ? _scBiasWrongVec_T_3
                      : _GEN_755
                          ? _scBiasWrongVec_T_2
                          : _GEN_739 ? _scBiasWrongVec_T_1 : _GEN_711 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_6_probe =
    _GEN_861
      ? _scBiasWrongVec_T_7
      : _GEN_837
          ? _scBiasWrongVec_T_6
          : _GEN_821
              ? _scBiasWrongVec_T_5
              : _GEN_797
                  ? _scBiasWrongVec_T_4
                  : _GEN_781
                      ? _scBiasWrongVec_T_3
                      : _GEN_757
                          ? _scBiasWrongVec_T_2
                          : _GEN_741 ? _scBiasWrongVec_T_1 : _GEN_713 & _scBiasWrongVec_T;
  wire             scBiasWrongVec_7_probe =
    _GEN_862
      ? _scBiasWrongVec_T_7
      : _GEN_838
          ? _scBiasWrongVec_T_6
          : _GEN_822
              ? _scBiasWrongVec_T_5
              : _GEN_798
                  ? _scBiasWrongVec_T_4
                  : _GEN_782
                      ? _scBiasWrongVec_T_3
                      : _GEN_758
                          ? _scBiasWrongVec_T_2
                          : _GEN_742 ? _scBiasWrongVec_T_1 : _GEN_714 & _scBiasWrongVec_T;
  wire             scUsedVec_0_probe = _GEN_849 | _GEN_839;
  wire             scUsedVec_1_probe = _GEN_851 | _GEN_840;
  wire             scUsedVec_2_probe = _GEN_853 | _GEN_841;
  wire             scUsedVec_3_probe = _GEN_855 | _GEN_842;
  wire             scUsedVec_4_probe = _GEN_857 | _GEN_843;
  wire             scUsedVec_5_probe = _GEN_859 | _GEN_844;
  wire             scUsedVec_6_probe = _GEN_861 | _GEN_845;
  wire             scUsedVec_7_probe = _GEN_862 | _GEN_846;
  wire             _scNotUsedVec_T_15 =
    ~_GEN_698[t1_branchesScIdxVec_7] & t1_writeValidVec_7;
  wire             scNotUsedVec_0_probe =
    _GEN_847 | ~_GEN_848
      ? (_GEN_823 | ~_GEN_824
           ? (_GEN_807 | ~_GEN_808
                ? (_GEN_783 | ~_GEN_784
                     ? (_GEN_767 | ~_GEN_768
                          ? (_GEN_743 | ~_GEN_744
                               ? (_GEN_727 | ~_GEN_728
                                    ? ~_GEN_699 & _GEN_700 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_1_probe =
    _GEN_847 | ~_GEN_850
      ? (_GEN_823 | ~_GEN_826
           ? (_GEN_807 | ~_GEN_810
                ? (_GEN_783 | ~_GEN_786
                     ? (_GEN_767 | ~_GEN_770
                          ? (_GEN_743 | ~_GEN_746
                               ? (_GEN_727 | ~_GEN_730
                                    ? ~_GEN_699 & _GEN_702 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_2_probe =
    _GEN_847 | ~_GEN_852
      ? (_GEN_823 | ~_GEN_828
           ? (_GEN_807 | ~_GEN_812
                ? (_GEN_783 | ~_GEN_788
                     ? (_GEN_767 | ~_GEN_772
                          ? (_GEN_743 | ~_GEN_748
                               ? (_GEN_727 | ~_GEN_732
                                    ? ~_GEN_699 & _GEN_704 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_3_probe =
    _GEN_847 | ~_GEN_854
      ? (_GEN_823 | ~_GEN_830
           ? (_GEN_807 | ~_GEN_814
                ? (_GEN_783 | ~_GEN_790
                     ? (_GEN_767 | ~_GEN_774
                          ? (_GEN_743 | ~_GEN_750
                               ? (_GEN_727 | ~_GEN_734
                                    ? ~_GEN_699 & _GEN_706 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_4_probe =
    _GEN_847 | ~_GEN_856
      ? (_GEN_823 | ~_GEN_832
           ? (_GEN_807 | ~_GEN_816
                ? (_GEN_783 | ~_GEN_792
                     ? (_GEN_767 | ~_GEN_776
                          ? (_GEN_743 | ~_GEN_752
                               ? (_GEN_727 | ~_GEN_736
                                    ? ~_GEN_699 & _GEN_708 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_5_probe =
    _GEN_847 | ~_GEN_858
      ? (_GEN_823 | ~_GEN_834
           ? (_GEN_807 | ~_GEN_818
                ? (_GEN_783 | ~_GEN_794
                     ? (_GEN_767 | ~_GEN_778
                          ? (_GEN_743 | ~_GEN_754
                               ? (_GEN_727 | ~_GEN_738
                                    ? ~_GEN_699 & _GEN_710 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_6_probe =
    _GEN_847 | ~_GEN_860
      ? (_GEN_823 | ~_GEN_836
           ? (_GEN_807 | ~_GEN_820
                ? (_GEN_783 | ~_GEN_796
                     ? (_GEN_767 | ~_GEN_780
                          ? (_GEN_743 | ~_GEN_756
                               ? (_GEN_727 | ~_GEN_740
                                    ? ~_GEN_699 & _GEN_712 & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             scNotUsedVec_7_probe =
    _GEN_847 | ~(&t1_branchesScIdxVec_7)
      ? (_GEN_823 | ~(&t1_branchesScIdxVec_6)
           ? (_GEN_807 | ~(&t1_branchesScIdxVec_5)
                ? (_GEN_783 | ~(&t1_branchesScIdxVec_4)
                     ? (_GEN_767 | ~(&t1_branchesScIdxVec_3)
                          ? (_GEN_743 | ~(&t1_branchesScIdxVec_2)
                               ? (_GEN_727 | ~(&t1_branchesScIdxVec_1)
                                    ? ~_GEN_699 & (&t1_branchesScIdxVec_0)
                                      & _scNotUsedVec_T_1
                                    : _scNotUsedVec_T_3)
                               : _scNotUsedVec_T_5)
                          : _scNotUsedVec_T_7)
                     : _scNotUsedVec_T_9)
                : _scNotUsedVec_T_11)
           : _scNotUsedVec_T_13)
      : _scNotUsedVec_T_15;
  wire             pChange =
    t1_train_meta_sc_scPathResp_0_0 != newCtr_value & t1_writePathWayMaskVec_0_0
    | t1_train_meta_sc_scPathResp_1_0 != newCtr_8_value & t1_writePathWayMaskVec_1_0;
  wire             _GEN_863 = scCorrectVec_0 & tageWrongVec_0;
  wire             _GEN_864 = scWrongVec_0 & tageCorrectVec_0;
  wire             _GEN_865 = scCorrectVec_0 & tageCorrectVec_0;
  wire             _GEN_866 = scWrongVec_0 & tageWrongVec_0;
  wire             _GEN_867 =
    s2_fire
    & ($signed(s2_sumPercsum_0) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_0)
         : s2_sumPercsum_0) > 10'hE;
  wire             _GEN_868 = t1_writeValid & pChange;
  wire             _GEN_869;
  assign _GEN_869 = _GEN_868;
  wire             _GEN_870;
  assign _GEN_870 = _GEN_868;
  wire             pChange_1 =
    t1_train_meta_sc_scPathResp_0_1 != newCtr_1_value & t1_writePathWayMaskVec_0_1
    | t1_train_meta_sc_scPathResp_1_1 != newCtr_9_value & t1_writePathWayMaskVec_1_1;
  wire             _GEN_871 = scCorrectVec_1 & tageWrongVec_1;
  wire             _GEN_872 = scWrongVec_1 & tageCorrectVec_1;
  wire             _GEN_873 = scCorrectVec_1 & tageCorrectVec_1;
  wire             _GEN_874 = scWrongVec_1 & tageWrongVec_1;
  wire             _GEN_875 =
    s2_fire
    & ($signed(s2_sumPercsum_1) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_1)
         : s2_sumPercsum_1) > 10'hE;
  wire             _GEN_876 = t1_writeValid & pChange_1;
  wire             _GEN_877;
  assign _GEN_877 = _GEN_876;
  wire             _GEN_878;
  assign _GEN_878 = _GEN_876;
  wire             pChange_2 =
    t1_train_meta_sc_scPathResp_0_2 != newCtr_2_value & t1_writePathWayMaskVec_0_2
    | t1_train_meta_sc_scPathResp_1_2 != newCtr_10_value & t1_writePathWayMaskVec_1_2;
  wire             _GEN_879 = scCorrectVec_2 & tageWrongVec_2;
  wire             _GEN_880 = scWrongVec_2 & tageCorrectVec_2;
  wire             _GEN_881 = scCorrectVec_2 & tageCorrectVec_2;
  wire             _GEN_882 = scWrongVec_2 & tageWrongVec_2;
  wire             _GEN_883 =
    s2_fire
    & ($signed(s2_sumPercsum_2) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_2)
         : s2_sumPercsum_2) > 10'hE;
  wire             _GEN_884 = t1_writeValid & pChange_2;
  wire             _GEN_885;
  assign _GEN_885 = _GEN_884;
  wire             _GEN_886;
  assign _GEN_886 = _GEN_884;
  wire             pChange_3 =
    t1_train_meta_sc_scPathResp_0_3 != newCtr_3_value & t1_writePathWayMaskVec_0_3
    | t1_train_meta_sc_scPathResp_1_3 != newCtr_11_value & t1_writePathWayMaskVec_1_3;
  wire             _GEN_887 = scCorrectVec_3 & tageWrongVec_3;
  wire             _GEN_888 = scWrongVec_3 & tageCorrectVec_3;
  wire             _GEN_889 = scCorrectVec_3 & tageCorrectVec_3;
  wire             _GEN_890 = scWrongVec_3 & tageWrongVec_3;
  wire             _GEN_891 =
    s2_fire
    & ($signed(s2_sumPercsum_3) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_3)
         : s2_sumPercsum_3) > 10'hE;
  wire             _GEN_892 = t1_writeValid & pChange_3;
  wire             _GEN_893;
  assign _GEN_893 = _GEN_892;
  wire             _GEN_894;
  assign _GEN_894 = _GEN_892;
  wire             pChange_4 =
    t1_train_meta_sc_scPathResp_0_4 != newCtr_4_value & t1_writePathWayMaskVec_0_4
    | t1_train_meta_sc_scPathResp_1_4 != newCtr_12_value & t1_writePathWayMaskVec_1_4;
  wire             _GEN_895 = scCorrectVec_4 & tageWrongVec_4;
  wire             _GEN_896 = scWrongVec_4 & tageCorrectVec_4;
  wire             _GEN_897 = scCorrectVec_4 & tageCorrectVec_4;
  wire             _GEN_898 = scWrongVec_4 & tageWrongVec_4;
  wire             _GEN_899 =
    s2_fire
    & ($signed(s2_sumPercsum_4) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_4)
         : s2_sumPercsum_4) > 10'hE;
  wire             _GEN_900 = t1_writeValid & pChange_4;
  wire             _GEN_901;
  assign _GEN_901 = _GEN_900;
  wire             _GEN_902;
  assign _GEN_902 = _GEN_900;
  wire             pChange_5 =
    t1_train_meta_sc_scPathResp_0_5 != newCtr_5_value & t1_writePathWayMaskVec_0_5
    | t1_train_meta_sc_scPathResp_1_5 != newCtr_13_value & t1_writePathWayMaskVec_1_5;
  wire             _GEN_903 = scCorrectVec_5 & tageWrongVec_5;
  wire             _GEN_904 = scWrongVec_5 & tageCorrectVec_5;
  wire             _GEN_905 = scCorrectVec_5 & tageCorrectVec_5;
  wire             _GEN_906 = scWrongVec_5 & tageWrongVec_5;
  wire             _GEN_907 =
    s2_fire
    & ($signed(s2_sumPercsum_5) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_5)
         : s2_sumPercsum_5) > 10'hE;
  wire             _GEN_908 = t1_writeValid & pChange_5;
  wire             _GEN_909;
  assign _GEN_909 = _GEN_908;
  wire             _GEN_910;
  assign _GEN_910 = _GEN_908;
  wire             pChange_6 =
    t1_train_meta_sc_scPathResp_0_6 != newCtr_6_value & t1_writePathWayMaskVec_0_6
    | t1_train_meta_sc_scPathResp_1_6 != newCtr_14_value & t1_writePathWayMaskVec_1_6;
  wire             _GEN_911 = scCorrectVec_6 & tageWrongVec_6;
  wire             _GEN_912 = scWrongVec_6 & tageCorrectVec_6;
  wire             _GEN_913 = scCorrectVec_6 & tageCorrectVec_6;
  wire             _GEN_914 = scWrongVec_6 & tageWrongVec_6;
  wire             _GEN_915 =
    s2_fire
    & ($signed(s2_sumPercsum_6) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_6)
         : s2_sumPercsum_6) > 10'hE;
  wire             _GEN_916 = t1_writeValid & pChange_6;
  wire             _GEN_917;
  assign _GEN_917 = _GEN_916;
  wire             _GEN_918;
  assign _GEN_918 = _GEN_916;
  wire             pChange_7 =
    t1_train_meta_sc_scPathResp_0_7 != newCtr_7_value & t1_writePathWayMaskVec_0_7
    | t1_train_meta_sc_scPathResp_1_7 != newCtr_15_value & t1_writePathWayMaskVec_1_7;
  wire             _GEN_919 = scCorrectVec_7 & tageWrongVec_7;
  wire             _GEN_920 = scWrongVec_7 & tageCorrectVec_7;
  wire             _GEN_921 = scCorrectVec_7 & tageCorrectVec_7;
  wire             _GEN_922 = scWrongVec_7 & tageWrongVec_7;
  wire             _GEN_923 =
    s2_fire
    & ($signed(s2_sumPercsum_7) < 10'sh0
         ? 10'(10'h0 - s2_sumPercsum_7)
         : s2_sumPercsum_7) > 10'hE;
  wire             _GEN_924 = t1_writeValid & pChange_7;
  wire             _GEN_925;
  assign _GEN_925 = _GEN_924;
  wire             _GEN_926;
  assign _GEN_926 = _GEN_924;
  wire             _GEN_927 =
    t1_writeValid
    & (pChange | pChange_1 | pChange_2 | pChange_3 | pChange_4 | pChange_5 | pChange_6
       | pChange_7);
  wire             _GEN_928 =
    t1_writeValid
    & (_GEN_849 | _GEN_839 | _GEN_851 | _GEN_840 | _GEN_853 | _GEN_841 | _GEN_855
       | _GEN_842 | _GEN_857 | _GEN_843 | _GEN_859 | _GEN_844 | _GEN_861 | _GEN_845
       | _GEN_862 | _GEN_846);
  wire             _GEN_929 =
    t1_writeValid
    & (t1_train_meta_sc_useScPred_0 | t1_train_meta_sc_useScPred_1
       | t1_train_meta_sc_useScPred_2 | t1_train_meta_sc_useScPred_3
       | t1_train_meta_sc_useScPred_4 | t1_train_meta_sc_useScPred_5
       | t1_train_meta_sc_useScPred_6 | t1_train_meta_sc_useScPred_7);
  wire             _GEN_930 =
    _GEN_863 | _GEN_871 | _GEN_879 | _GEN_887 | _GEN_895 | _GEN_903 | _GEN_911 | _GEN_919;
  wire             _GEN_931 =
    _GEN_864 | _GEN_872 | _GEN_880 | _GEN_888 | _GEN_896 | _GEN_904 | _GEN_912 | _GEN_920;
  wire             _GEN_932 =
    _GEN_865 | _GEN_873 | _GEN_881 | _GEN_889 | _GEN_897 | _GEN_905 | _GEN_913 | _GEN_921;
  wire             _GEN_933 =
    _GEN_866 | _GEN_874 | _GEN_882 | _GEN_890 | _GEN_898 | _GEN_906 | _GEN_914 | _GEN_922;
  wire             _GEN_934 =
    scPathCorrectVec_0_probe | scPathCorrectVec_1_probe | scPathCorrectVec_2_probe
    | scPathCorrectVec_3_probe | scPathCorrectVec_4_probe | scPathCorrectVec_5_probe
    | scPathCorrectVec_6_probe | scPathCorrectVec_7_probe;
  wire             _GEN_935 =
    scPathWrongVec_0_probe | scPathWrongVec_1_probe | scPathWrongVec_2_probe
    | scPathWrongVec_3_probe | scPathWrongVec_4_probe | scPathWrongVec_5_probe
    | scPathWrongVec_6_probe | scPathWrongVec_7_probe;
  wire             _GEN_936 =
    scGlobalCorrectVec_0_probe | scGlobalCorrectVec_1_probe | scGlobalCorrectVec_2_probe
    | scGlobalCorrectVec_3_probe | scGlobalCorrectVec_4_probe | scGlobalCorrectVec_5_probe
    | scGlobalCorrectVec_6_probe | scGlobalCorrectVec_7_probe;
  wire             _GEN_937 =
    scGlobalWrongVec_0_probe | scGlobalWrongVec_1_probe | scGlobalWrongVec_2_probe
    | scGlobalWrongVec_3_probe | scGlobalWrongVec_4_probe | scGlobalWrongVec_5_probe
    | scGlobalWrongVec_6_probe | scGlobalWrongVec_7_probe;
  wire             _GEN_938 =
    scBWCorrectVec_0_probe | scBWCorrectVec_1_probe | scBWCorrectVec_2_probe
    | scBWCorrectVec_3_probe | scBWCorrectVec_4_probe | scBWCorrectVec_5_probe
    | scBWCorrectVec_6_probe | scBWCorrectVec_7_probe;
  wire             _GEN_939 =
    scBWWrongVec_0_probe | scBWWrongVec_1_probe | scBWWrongVec_2_probe
    | scBWWrongVec_3_probe | scBWWrongVec_4_probe | scBWWrongVec_5_probe
    | scBWWrongVec_6_probe | scBWWrongVec_7_probe;
  wire             _GEN_940 =
    scBiasCorrectVec_0_probe | scBiasCorrectVec_1_probe | scBiasCorrectVec_2_probe
    | scBiasCorrectVec_3_probe | scBiasCorrectVec_4_probe | scBiasCorrectVec_5_probe
    | scBiasCorrectVec_6_probe | scBiasCorrectVec_7_probe;
  wire             _GEN_941 =
    scBiasWrongVec_0_probe | scBiasWrongVec_1_probe | scBiasWrongVec_2_probe
    | scBiasWrongVec_3_probe | scBiasWrongVec_4_probe | scBiasWrongVec_5_probe
    | scBiasWrongVec_6_probe | scBiasWrongVec_7_probe;
  wire             sc_path_predIdx_diff_trainIdx =
    t1_writeValid
    & (t1_train_meta_sc_debug_predPathIdx_0 != t1_pathSetIdx_0
       | t1_train_meta_sc_debug_predPathIdx_1 != t1_pathSetIdx_1);
  wire             sc_path_predIdx_diff_trainIdx_probe = sc_path_predIdx_diff_trainIdx;
  wire             sc_global_predIdx_diff_trainIdx =
    t1_writeValid
    & (t1_train_meta_sc_debug_predGlobalIdx_0 != t1_globalSetIdx_0
       | t1_train_meta_sc_debug_predGlobalIdx_1 != t1_globalSetIdx_1);
  wire             sc_global_predIdx_diff_trainIdx_probe =
    sc_global_predIdx_diff_trainIdx;
  wire             sc_bias_predIdx_diff_trainIdx =
    t1_writeValid & t1_train_meta_sc_debug_predBiasIdx != t1_train_startPc_addr[10:4];
  wire             sc_bias_predIdx_diff_trainIdx_probe = sc_bias_predIdx_diff_trainIdx;
  wire             _GEN_942 = s0_fire & ~s0_commonHR_valid;
  wire             _GEN_943 =
    ghrStateReg == 2'h1 | ghrStateReg == 2'h2 | ~(&ghrStateReg) | _GEN_0 | ~s3_override;
  wire [3:0][1:0]  _GEN_944 =
    {{_GEN_0 ? 2'h0 : s3_override ? 2'h1 : ghrStateReg},
     {s0_fire ? 2'h3 : ghrStateReg},
     {s0_fire ? 2'h2 : ghrStateReg},
     {{1'h0, s3_override}}};
  wire [3:0]       _GEN_945 =
    {{_GEN_943 ? stage2Ghr_valid : s1_commonHR_valid},
     {stage2Ghr_valid},
     {stage2Ghr_valid},
     {s3_override ? s1_commonHR_valid : stage2Ghr_valid}};
  wire [3:0][15:0] _GEN_946 =
    {{_GEN_943 ? stage2Ghr_ghr : s1_commonHR_ghr},
     {stage2Ghr_ghr},
     {stage2Ghr_ghr},
     {s3_override ? s1_commonHR_ghr : stage2Ghr_ghr}};
  wire [3:0][7:0]  _GEN_947 =
    {{_GEN_943 ? stage2Ghr_bw : s1_commonHR_bw},
     {stage2Ghr_bw},
     {stage2Ghr_bw},
     {s3_override ? s1_commonHR_bw : stage2Ghr_bw}};
  wire [3:0]       _GEN_948 =
    {{_GEN_943 ? stage3Ghr_valid : io_commonHR_valid},
     {stage3Ghr_valid},
     {stage3Ghr_valid},
     {s3_override ? io_commonHR_valid : stage3Ghr_valid}};
  wire [3:0][15:0] _GEN_949 =
    {{_GEN_943 ? stage3Ghr_ghr : io_commonHR_ghr},
     {stage3Ghr_ghr},
     {stage3Ghr_ghr},
     {s3_override ? io_commonHR_ghr : stage3Ghr_ghr}};
  wire [3:0][7:0]  _GEN_950 =
    {{_GEN_943 ? stage3Ghr_bw : io_commonHR_bw},
     {stage3Ghr_bw},
     {stage3Ghr_bw},
     {s3_override ? io_commonHR_bw : stage3Ghr_bw}};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      scThreshold_0_value <= 12'h2D0;
      scThreshold_1_value <= 12'h2D0;
      scThreshold_2_value <= 12'h2D0;
      scThreshold_3_value <= 12'h2D0;
      scThreshold_4_value <= 12'h2D0;
      scThreshold_5_value <= 12'h2D0;
      scThreshold_6_value <= 12'h2D0;
      scThreshold_7_value <= 12'h2D0;
      resetDone <= 1'h0;
      ghrStateReg <= 2'h0;
      stage2Ghr_valid <= 1'h0;
      stage2Ghr_ghr <= 16'h0;
      stage2Ghr_bw <= 8'h0;
      stage3Ghr_valid <= 1'h0;
      stage3Ghr_ghr <= 16'h0;
      stage3Ghr_bw <= 8'h0;
      t1_fire <= 1'h0;
    end
    else begin
      if (t1_writeValid) begin
        scThreshold_0_value <= t1_writeThresVec_0_value;
        scThreshold_1_value <= t1_writeThresVec_1_value;
        scThreshold_2_value <= t1_writeThresVec_2_value;
        scThreshold_3_value <= t1_writeThresVec_3_value;
        scThreshold_4_value <= t1_writeThresVec_4_value;
        scThreshold_5_value <= t1_writeThresVec_5_value;
        scThreshold_6_value <= t1_writeThresVec_6_value;
        scThreshold_7_value <= t1_writeThresVec_7_value;
      end
      resetDone <=
        _pathTable_0_io_resetDone & _pathTable_1_io_resetDone
        & _globalTable_0_io_resetDone & _globalTable_1_io_resetDone
        & _bwTable_0_io_resetDone & _bwTable_1_io_resetDone & _biasTable_io_resetDone
        | resetDone;
      ghrStateReg <= _GEN_944[ghrStateReg];
      stage2Ghr_valid <= _GEN_945[ghrStateReg];
      stage2Ghr_ghr <= _GEN_946[ghrStateReg];
      stage2Ghr_bw <= _GEN_947[ghrStateReg];
      stage3Ghr_valid <= _GEN_948[ghrStateReg];
      stage3Ghr_ghr <= _GEN_949[ghrStateReg];
      stage3Ghr_bw <= _GEN_950[ghrStateReg];
      t1_fire <= io_stageCtrl_t0_fire;
    end
  end // always @(posedge, posedge)
  wire [7:0]       _GEN_951 =
    {_pathTable_1_io_resp_0_ctr_value[5], _pathTable_1_io_resp_0_ctr_value, 1'h1};
  wire [7:0]       _GEN_952 =
    {_pathTable_1_io_resp_1_ctr_value[5], _pathTable_1_io_resp_1_ctr_value, 1'h1};
  wire [7:0]       _GEN_953 =
    {_pathTable_1_io_resp_2_ctr_value[5], _pathTable_1_io_resp_2_ctr_value, 1'h1};
  wire [7:0]       _GEN_954 =
    {_pathTable_1_io_resp_3_ctr_value[5], _pathTable_1_io_resp_3_ctr_value, 1'h1};
  wire [7:0]       _GEN_955 =
    {_pathTable_1_io_resp_4_ctr_value[5], _pathTable_1_io_resp_4_ctr_value, 1'h1};
  wire [7:0]       _GEN_956 =
    {_pathTable_1_io_resp_5_ctr_value[5], _pathTable_1_io_resp_5_ctr_value, 1'h1};
  wire [7:0]       _GEN_957 =
    {_pathTable_1_io_resp_6_ctr_value[5], _pathTable_1_io_resp_6_ctr_value, 1'h1};
  wire [7:0]       _GEN_958 =
    {_pathTable_1_io_resp_7_ctr_value[5], _pathTable_1_io_resp_7_ctr_value, 1'h1};
  wire [7:0]       _s1_sumPercsum_T = 8'(_GEN_951 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_1 =
    9'({{2{_pathTable_0_io_resp_0_ctr_value[5]}}, _pathTable_0_io_resp_0_ctr_value, 1'h1}
       + {_s1_sumPercsum_T[7], _s1_sumPercsum_T});
  wire [7:0]       _s1_sumPercsum_T_5 = 8'(_GEN_952 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_6 =
    9'({{2{_pathTable_0_io_resp_1_ctr_value[5]}}, _pathTable_0_io_resp_1_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_5[7], _s1_sumPercsum_T_5});
  wire [7:0]       _s1_sumPercsum_T_10 = 8'(_GEN_953 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_11 =
    9'({{2{_pathTable_0_io_resp_2_ctr_value[5]}}, _pathTable_0_io_resp_2_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_10[7], _s1_sumPercsum_T_10});
  wire [7:0]       _s1_sumPercsum_T_15 = 8'(_GEN_954 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_16 =
    9'({{2{_pathTable_0_io_resp_3_ctr_value[5]}}, _pathTable_0_io_resp_3_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_15[7], _s1_sumPercsum_T_15});
  wire [7:0]       _s1_sumPercsum_T_20 = 8'(_GEN_955 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_21 =
    9'({{2{_pathTable_0_io_resp_4_ctr_value[5]}}, _pathTable_0_io_resp_4_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_20[7], _s1_sumPercsum_T_20});
  wire [7:0]       _s1_sumPercsum_T_25 = 8'(_GEN_956 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_26 =
    9'({{2{_pathTable_0_io_resp_5_ctr_value[5]}}, _pathTable_0_io_resp_5_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_25[7], _s1_sumPercsum_T_25});
  wire [7:0]       _s1_sumPercsum_T_30 = 8'(_GEN_957 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_31 =
    9'({{2{_pathTable_0_io_resp_6_ctr_value[5]}}, _pathTable_0_io_resp_6_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_30[7], _s1_sumPercsum_T_30});
  wire [7:0]       _s1_sumPercsum_T_35 = 8'(_GEN_958 + 8'h1);
  wire [8:0]       _s1_sumPercsum_T_36 =
    9'({{2{_pathTable_0_io_resp_7_ctr_value[5]}}, _pathTable_0_io_resp_7_ctr_value, 1'h1}
       + {_s1_sumPercsum_T_35[7], _s1_sumPercsum_T_35});
  wire [7:0][7:0]  _GEN_959 =
    {{s2_pathPercsum_r_7},
     {s2_pathPercsum_r_6},
     {s2_pathPercsum_r_5},
     {s2_pathPercsum_r_4},
     {s2_pathPercsum_r_3},
     {s2_pathPercsum_r_2},
     {s2_pathPercsum_r_1},
     {s2_pathPercsum_r}};
  wire [9:0]       _s2_sumAboveThres_0_T_6 = 10'(10'h0 - {1'h0, _GEN_25});
  wire [9:0]       _s2_sumAboveThres_1_T_6 = 10'(10'h0 - {1'h0, _GEN_30});
  wire [9:0]       _s2_sumAboveThres_2_T_6 = 10'(10'h0 - {1'h0, _GEN_35});
  wire [9:0]       _s2_sumAboveThres_3_T_6 = 10'(10'h0 - {1'h0, _GEN_40});
  wire [9:0]       _s2_sumAboveThres_4_T_6 = 10'(10'h0 - {1'h0, _GEN_45});
  wire [9:0]       _s2_sumAboveThres_5_T_6 = 10'(10'h0 - {1'h0, _GEN_50});
  wire [9:0]       _s2_sumAboveThres_6_T_6 = 10'(10'h0 - {1'h0, _GEN_55});
  wire [9:0]       _s2_sumAboveThres_7_T_6 = 10'(10'h0 - {1'h0, _GEN_60});
  always @(posedge clock) begin
    if (s0_fire) begin
      s1_commonHR_valid <= s0_commonHR_valid;
      s1_commonHR_ghr <= s0_commonHR_ghr;
      s1_commonHR_bw <= s0_commonHR_bw;
      s1_pathIdx_0 <= s0_pathIdx_0;
      s1_pathIdx_1 <= s0_pathIdx_1;
      s1_globalIdx_0 <= s0_globalIdx_0;
      s1_globalIdx_1 <= s0_globalIdx_1;
      s1_biasIdx <= io_startPc_addr[10:4];
      s1_bwIdx_0 <= s0_bwIdx_0;
      s1_bwIdx_1 <= s0_bwIdx_1;
    end
    if (io_stageCtrl_s1_fire & io_enable) begin
      s2_commonHR_valid <= s1_commonHR_valid;
      s2_commonHR_ghr <= s1_commonHR_ghr;
      s2_commonHR_bw <= s1_commonHR_bw;
      s2_pathIdx_0 <= s1_pathIdx_0;
      s2_pathIdx_1 <= s1_pathIdx_1;
      s2_globalIdx_0 <= s1_globalIdx_0;
      s2_globalIdx_1 <= s1_globalIdx_1;
      s2_biasIdx <= s1_biasIdx;
      s2_bwIdx_0 <= s1_bwIdx_0;
      s2_bwIdx_1 <= s1_bwIdx_1;
      s2_pathResp_r_ctr_value <= _pathTable_0_io_resp_0_ctr_value;
      s2_pathResp_r_1_ctr_value <= _pathTable_0_io_resp_1_ctr_value;
      s2_pathResp_r_2_ctr_value <= _pathTable_0_io_resp_2_ctr_value;
      s2_pathResp_r_3_ctr_value <= _pathTable_0_io_resp_3_ctr_value;
      s2_pathResp_r_4_ctr_value <= _pathTable_0_io_resp_4_ctr_value;
      s2_pathResp_r_5_ctr_value <= _pathTable_0_io_resp_5_ctr_value;
      s2_pathResp_r_6_ctr_value <= _pathTable_0_io_resp_6_ctr_value;
      s2_pathResp_r_7_ctr_value <= _pathTable_0_io_resp_7_ctr_value;
      s2_pathResp_r_8_ctr_value <= _pathTable_1_io_resp_0_ctr_value;
      s2_pathResp_r_9_ctr_value <= _pathTable_1_io_resp_1_ctr_value;
      s2_pathResp_r_10_ctr_value <= _pathTable_1_io_resp_2_ctr_value;
      s2_pathResp_r_11_ctr_value <= _pathTable_1_io_resp_3_ctr_value;
      s2_pathResp_r_12_ctr_value <= _pathTable_1_io_resp_4_ctr_value;
      s2_pathResp_r_13_ctr_value <= _pathTable_1_io_resp_5_ctr_value;
      s2_pathResp_r_14_ctr_value <= _pathTable_1_io_resp_6_ctr_value;
      s2_pathResp_r_15_ctr_value <= _pathTable_1_io_resp_7_ctr_value;
      s2_biasResp_r_ctr_value <= _biasTable_io_resp_0_ctr_value;
      s2_biasResp_r_1_ctr_value <= _biasTable_io_resp_1_ctr_value;
      s2_biasResp_r_2_ctr_value <= _biasTable_io_resp_2_ctr_value;
      s2_biasResp_r_3_ctr_value <= _biasTable_io_resp_3_ctr_value;
      s2_biasResp_r_4_ctr_value <= _biasTable_io_resp_4_ctr_value;
      s2_biasResp_r_5_ctr_value <= _biasTable_io_resp_5_ctr_value;
      s2_biasResp_r_6_ctr_value <= _biasTable_io_resp_6_ctr_value;
      s2_biasResp_r_7_ctr_value <= _biasTable_io_resp_7_ctr_value;
      s2_biasResp_r_8_ctr_value <= _biasTable_io_resp_8_ctr_value;
      s2_biasResp_r_9_ctr_value <= _biasTable_io_resp_9_ctr_value;
      s2_biasResp_r_10_ctr_value <= _biasTable_io_resp_10_ctr_value;
      s2_biasResp_r_11_ctr_value <= _biasTable_io_resp_11_ctr_value;
      s2_biasResp_r_12_ctr_value <= _biasTable_io_resp_12_ctr_value;
      s2_biasResp_r_13_ctr_value <= _biasTable_io_resp_13_ctr_value;
      s2_biasResp_r_14_ctr_value <= _biasTable_io_resp_14_ctr_value;
      s2_biasResp_r_15_ctr_value <= _biasTable_io_resp_15_ctr_value;
      s2_biasResp_r_16_ctr_value <= _biasTable_io_resp_16_ctr_value;
      s2_biasResp_r_17_ctr_value <= _biasTable_io_resp_17_ctr_value;
      s2_biasResp_r_18_ctr_value <= _biasTable_io_resp_18_ctr_value;
      s2_biasResp_r_19_ctr_value <= _biasTable_io_resp_19_ctr_value;
      s2_biasResp_r_20_ctr_value <= _biasTable_io_resp_20_ctr_value;
      s2_biasResp_r_21_ctr_value <= _biasTable_io_resp_21_ctr_value;
      s2_biasResp_r_22_ctr_value <= _biasTable_io_resp_22_ctr_value;
      s2_biasResp_r_23_ctr_value <= _biasTable_io_resp_23_ctr_value;
      s2_biasResp_r_24_ctr_value <= _biasTable_io_resp_24_ctr_value;
      s2_biasResp_r_25_ctr_value <= _biasTable_io_resp_25_ctr_value;
      s2_biasResp_r_26_ctr_value <= _biasTable_io_resp_26_ctr_value;
      s2_biasResp_r_27_ctr_value <= _biasTable_io_resp_27_ctr_value;
      s2_biasResp_r_28_ctr_value <= _biasTable_io_resp_28_ctr_value;
      s2_biasResp_r_29_ctr_value <= _biasTable_io_resp_29_ctr_value;
      s2_biasResp_r_30_ctr_value <= _biasTable_io_resp_30_ctr_value;
      s2_biasResp_r_31_ctr_value <= _biasTable_io_resp_31_ctr_value;
      s2_biasPercsum_r <= {_biasTable_io_resp_0_ctr_value, 1'h1};
      s2_biasPercsum_r_1 <= {_biasTable_io_resp_1_ctr_value, 1'h1};
      s2_biasPercsum_r_2 <= {_biasTable_io_resp_2_ctr_value, 1'h1};
      s2_biasPercsum_r_3 <= {_biasTable_io_resp_3_ctr_value, 1'h1};
      s2_biasPercsum_r_4 <= {_biasTable_io_resp_4_ctr_value, 1'h1};
      s2_biasPercsum_r_5 <= {_biasTable_io_resp_5_ctr_value, 1'h1};
      s2_biasPercsum_r_6 <= {_biasTable_io_resp_6_ctr_value, 1'h1};
      s2_biasPercsum_r_7 <= {_biasTable_io_resp_7_ctr_value, 1'h1};
      s2_biasPercsum_r_8 <= {_biasTable_io_resp_8_ctr_value, 1'h1};
      s2_biasPercsum_r_9 <= {_biasTable_io_resp_9_ctr_value, 1'h1};
      s2_biasPercsum_r_10 <= {_biasTable_io_resp_10_ctr_value, 1'h1};
      s2_biasPercsum_r_11 <= {_biasTable_io_resp_11_ctr_value, 1'h1};
      s2_biasPercsum_r_12 <= {_biasTable_io_resp_12_ctr_value, 1'h1};
      s2_biasPercsum_r_13 <= {_biasTable_io_resp_13_ctr_value, 1'h1};
      s2_biasPercsum_r_14 <= {_biasTable_io_resp_14_ctr_value, 1'h1};
      s2_biasPercsum_r_15 <= {_biasTable_io_resp_15_ctr_value, 1'h1};
      s2_biasPercsum_r_16 <= {_biasTable_io_resp_16_ctr_value, 1'h1};
      s2_biasPercsum_r_17 <= {_biasTable_io_resp_17_ctr_value, 1'h1};
      s2_biasPercsum_r_18 <= {_biasTable_io_resp_18_ctr_value, 1'h1};
      s2_biasPercsum_r_19 <= {_biasTable_io_resp_19_ctr_value, 1'h1};
      s2_biasPercsum_r_20 <= {_biasTable_io_resp_20_ctr_value, 1'h1};
      s2_biasPercsum_r_21 <= {_biasTable_io_resp_21_ctr_value, 1'h1};
      s2_biasPercsum_r_22 <= {_biasTable_io_resp_22_ctr_value, 1'h1};
      s2_biasPercsum_r_23 <= {_biasTable_io_resp_23_ctr_value, 1'h1};
      s2_biasPercsum_r_24 <= {_biasTable_io_resp_24_ctr_value, 1'h1};
      s2_biasPercsum_r_25 <= {_biasTable_io_resp_25_ctr_value, 1'h1};
      s2_biasPercsum_r_26 <= {_biasTable_io_resp_26_ctr_value, 1'h1};
      s2_biasPercsum_r_27 <= {_biasTable_io_resp_27_ctr_value, 1'h1};
      s2_biasPercsum_r_28 <= {_biasTable_io_resp_28_ctr_value, 1'h1};
      s2_biasPercsum_r_29 <= {_biasTable_io_resp_29_ctr_value, 1'h1};
      s2_biasPercsum_r_30 <= {_biasTable_io_resp_30_ctr_value, 1'h1};
      s2_biasPercsum_r_31 <= {_biasTable_io_resp_31_ctr_value, 1'h1};
      s2_sumPercsum_r <= 10'({_s1_sumPercsum_T_1[8], _s1_sumPercsum_T_1} + 10'h3);
      s2_sumPercsum_r_1 <= 10'({_s1_sumPercsum_T_6[8], _s1_sumPercsum_T_6} + 10'h3);
      s2_sumPercsum_r_2 <= 10'({_s1_sumPercsum_T_11[8], _s1_sumPercsum_T_11} + 10'h3);
      s2_sumPercsum_r_3 <= 10'({_s1_sumPercsum_T_16[8], _s1_sumPercsum_T_16} + 10'h3);
      s2_sumPercsum_r_4 <= 10'({_s1_sumPercsum_T_21[8], _s1_sumPercsum_T_21} + 10'h3);
      s2_sumPercsum_r_5 <= 10'({_s1_sumPercsum_T_26[8], _s1_sumPercsum_T_26} + 10'h3);
      s2_sumPercsum_r_6 <= 10'({_s1_sumPercsum_T_31[8], _s1_sumPercsum_T_31} + 10'h3);
      s2_sumPercsum_r_7 <= 10'({_s1_sumPercsum_T_36[8], _s1_sumPercsum_T_36} + 10'h3);
      s2_pathPercsum_r <=
        8'({_pathTable_0_io_resp_0_ctr_value[5], _pathTable_0_io_resp_0_ctr_value, 1'h1}
           + _GEN_951);
      s2_pathPercsum_r_1 <=
        8'({_pathTable_0_io_resp_1_ctr_value[5], _pathTable_0_io_resp_1_ctr_value, 1'h1}
           + _GEN_952);
      s2_pathPercsum_r_2 <=
        8'({_pathTable_0_io_resp_2_ctr_value[5], _pathTable_0_io_resp_2_ctr_value, 1'h1}
           + _GEN_953);
      s2_pathPercsum_r_3 <=
        8'({_pathTable_0_io_resp_3_ctr_value[5], _pathTable_0_io_resp_3_ctr_value, 1'h1}
           + _GEN_954);
      s2_pathPercsum_r_4 <=
        8'({_pathTable_0_io_resp_4_ctr_value[5], _pathTable_0_io_resp_4_ctr_value, 1'h1}
           + _GEN_955);
      s2_pathPercsum_r_5 <=
        8'({_pathTable_0_io_resp_5_ctr_value[5], _pathTable_0_io_resp_5_ctr_value, 1'h1}
           + _GEN_956);
      s2_pathPercsum_r_6 <=
        8'({_pathTable_0_io_resp_6_ctr_value[5], _pathTable_0_io_resp_6_ctr_value, 1'h1}
           + _GEN_957);
      s2_pathPercsum_r_7 <=
        8'({_pathTable_0_io_resp_7_ctr_value[5], _pathTable_0_io_resp_7_ctr_value, 1'h1}
           + _GEN_958);
    end
    if (s2_fire) begin
      r <= s2_pathResp_r_ctr_value;
      r_1 <= s2_pathResp_r_1_ctr_value;
      r_2 <= s2_pathResp_r_2_ctr_value;
      r_3 <= s2_pathResp_r_3_ctr_value;
      r_4 <= s2_pathResp_r_4_ctr_value;
      r_5 <= s2_pathResp_r_5_ctr_value;
      r_6 <= s2_pathResp_r_6_ctr_value;
      r_7 <= s2_pathResp_r_7_ctr_value;
      r_8 <= s2_pathResp_r_8_ctr_value;
      r_9 <= s2_pathResp_r_9_ctr_value;
      r_10 <= s2_pathResp_r_10_ctr_value;
      r_11 <= s2_pathResp_r_11_ctr_value;
      r_12 <= s2_pathResp_r_12_ctr_value;
      r_13 <= s2_pathResp_r_13_ctr_value;
      r_14 <= s2_pathResp_r_14_ctr_value;
      r_15 <= s2_pathResp_r_15_ctr_value;
      r_48 <= s2_biasResp_r_ctr_value;
      r_49 <= s2_biasResp_r_1_ctr_value;
      r_50 <= s2_biasResp_r_2_ctr_value;
      r_51 <= s2_biasResp_r_3_ctr_value;
      r_52 <= s2_biasResp_r_4_ctr_value;
      r_53 <= s2_biasResp_r_5_ctr_value;
      r_54 <= s2_biasResp_r_6_ctr_value;
      r_55 <= s2_biasResp_r_7_ctr_value;
      r_56 <= s2_biasResp_r_8_ctr_value;
      r_57 <= s2_biasResp_r_9_ctr_value;
      r_58 <= s2_biasResp_r_10_ctr_value;
      r_59 <= s2_biasResp_r_11_ctr_value;
      r_60 <= s2_biasResp_r_12_ctr_value;
      r_61 <= s2_biasResp_r_13_ctr_value;
      r_62 <= s2_biasResp_r_14_ctr_value;
      r_63 <= s2_biasResp_r_15_ctr_value;
      r_64 <= s2_biasResp_r_16_ctr_value;
      r_65 <= s2_biasResp_r_17_ctr_value;
      r_66 <= s2_biasResp_r_18_ctr_value;
      r_67 <= s2_biasResp_r_19_ctr_value;
      r_68 <= s2_biasResp_r_20_ctr_value;
      r_69 <= s2_biasResp_r_21_ctr_value;
      r_70 <= s2_biasResp_r_22_ctr_value;
      r_71 <= s2_biasResp_r_23_ctr_value;
      r_72 <= s2_biasResp_r_24_ctr_value;
      r_73 <= s2_biasResp_r_25_ctr_value;
      r_74 <= s2_biasResp_r_26_ctr_value;
      r_75 <= s2_biasResp_r_27_ctr_value;
      r_76 <= s2_biasResp_r_28_ctr_value;
      r_77 <= s2_biasResp_r_29_ctr_value;
      r_78 <= s2_biasResp_r_30_ctr_value;
      r_79 <= s2_biasResp_r_31_ctr_value;
      r_80_0 <= {_s2_biasIdxLowBits_T_11, _s2_biasIdxLowBits_T_12};
      r_80_1 <= {_s2_biasIdxLowBits_T_25, _s2_biasIdxLowBits_T_26};
      r_80_2 <= {_s2_biasIdxLowBits_T_39, _s2_biasIdxLowBits_T_40};
      r_80_3 <= {_s2_biasIdxLowBits_T_53, _s2_biasIdxLowBits_T_54};
      r_80_4 <= {_s2_biasIdxLowBits_T_67, _s2_biasIdxLowBits_T_68};
      r_80_5 <= {_s2_biasIdxLowBits_T_81, _s2_biasIdxLowBits_T_82};
      r_80_6 <= {_s2_biasIdxLowBits_T_95, _s2_biasIdxLowBits_T_96};
      r_80_7 <= {_s2_biasIdxLowBits_T_109, _s2_biasIdxLowBits_T_110};
      r_81_0 <= s2_scPred_0;
      r_81_1 <= s2_scPred_1;
      r_81_2 <= s2_scPred_2;
      r_81_3 <= s2_scPred_3;
      r_81_4 <= s2_scPred_4;
      r_81_5 <= s2_scPred_5;
      r_81_6 <= s2_scPred_6;
      r_81_7 <= s2_scPred_7;
      io_meta_scCommonHR_r_valid <= s2_commonHR_valid;
      io_meta_scCommonHR_r_ghr <= s2_commonHR_ghr;
      io_meta_scCommonHR_r_bw <= s2_commonHR_bw;
      r_82_0 <= io_providerTakenCtrs_0_bits_value[2];
      r_82_1 <= io_providerTakenCtrs_1_bits_value[2];
      r_82_2 <= io_providerTakenCtrs_2_bits_value[2];
      r_82_3 <= io_providerTakenCtrs_3_bits_value[2];
      r_82_4 <= io_providerTakenCtrs_4_bits_value[2];
      r_82_5 <= io_providerTakenCtrs_5_bits_value[2];
      r_82_6 <= io_providerTakenCtrs_6_bits_value[2];
      r_82_7 <= io_providerTakenCtrs_7_bits_value[2];
      r_83_0 <= io_providerTakenCtrs_0_valid;
      r_83_1 <= io_providerTakenCtrs_1_valid;
      r_83_2 <= io_providerTakenCtrs_2_valid;
      r_83_3 <= io_providerTakenCtrs_3_valid;
      r_83_4 <= io_providerTakenCtrs_4_valid;
      r_83_5 <= io_providerTakenCtrs_5_valid;
      r_83_6 <= io_providerTakenCtrs_6_valid;
      r_83_7 <= io_providerTakenCtrs_7_valid;
      r_84_0 <= s2_useScPred_0;
      r_84_1 <= s2_useScPred_1;
      r_84_2 <= s2_useScPred_2;
      r_84_3 <= s2_useScPred_3;
      r_84_4 <= s2_useScPred_4;
      r_84_5 <= s2_useScPred_5;
      r_84_6 <= s2_useScPred_6;
      r_84_7 <= s2_useScPred_7;
      r_85_0 <=
        $signed(s2_totalPercsum_0) > $signed({2'h0, _GEN_25}) & ~(s2_totalPercsum_0[10])
        | $signed(s2_totalPercsum_0) < $signed({_s2_sumAboveThres_0_T_6[9],
                                                _s2_sumAboveThres_0_T_6})
        & s2_totalPercsum_0[10];
      r_85_1 <=
        $signed(s2_totalPercsum_1) > $signed({2'h0, _GEN_30}) & ~(s2_totalPercsum_1[10])
        | $signed(s2_totalPercsum_1) < $signed({_s2_sumAboveThres_1_T_6[9],
                                                _s2_sumAboveThres_1_T_6})
        & s2_totalPercsum_1[10];
      r_85_2 <=
        $signed(s2_totalPercsum_2) > $signed({2'h0, _GEN_35}) & ~(s2_totalPercsum_2[10])
        | $signed(s2_totalPercsum_2) < $signed({_s2_sumAboveThres_2_T_6[9],
                                                _s2_sumAboveThres_2_T_6})
        & s2_totalPercsum_2[10];
      r_85_3 <=
        $signed(s2_totalPercsum_3) > $signed({2'h0, _GEN_40}) & ~(s2_totalPercsum_3[10])
        | $signed(s2_totalPercsum_3) < $signed({_s2_sumAboveThres_3_T_6[9],
                                                _s2_sumAboveThres_3_T_6})
        & s2_totalPercsum_3[10];
      r_85_4 <=
        $signed(s2_totalPercsum_4) > $signed({2'h0, _GEN_45}) & ~(s2_totalPercsum_4[10])
        | $signed(s2_totalPercsum_4) < $signed({_s2_sumAboveThres_4_T_6[9],
                                                _s2_sumAboveThres_4_T_6})
        & s2_totalPercsum_4[10];
      r_85_5 <=
        $signed(s2_totalPercsum_5) > $signed({2'h0, _GEN_50}) & ~(s2_totalPercsum_5[10])
        | $signed(s2_totalPercsum_5) < $signed({_s2_sumAboveThres_5_T_6[9],
                                                _s2_sumAboveThres_5_T_6})
        & s2_totalPercsum_5[10];
      r_85_6 <=
        $signed(s2_totalPercsum_6) > $signed({2'h0, _GEN_55}) & ~(s2_totalPercsum_6[10])
        | $signed(s2_totalPercsum_6) < $signed({_s2_sumAboveThres_6_T_6[9],
                                                _s2_sumAboveThres_6_T_6})
        & s2_totalPercsum_6[10];
      r_85_7 <=
        $signed(s2_totalPercsum_7) > $signed({2'h0, _GEN_60}) & ~(s2_totalPercsum_7[10])
        | $signed(s2_totalPercsum_7) < $signed({_s2_sumAboveThres_7_T_6[9],
                                                _s2_sumAboveThres_7_T_6})
        & s2_totalPercsum_7[10];
      r_86 <= $signed(_GEN_959[io_mbtbResult_0_bits_cfiPosition[2:0]]) > -8'sh1;
      r_87 <= $signed(_GEN_959[io_mbtbResult_1_bits_cfiPosition[2:0]]) > -8'sh1;
      r_88 <= $signed(_GEN_959[io_mbtbResult_2_bits_cfiPosition[2:0]]) > -8'sh1;
      r_89 <= $signed(_GEN_959[io_mbtbResult_3_bits_cfiPosition[2:0]]) > -8'sh1;
      r_90 <= $signed(_GEN_959[io_mbtbResult_4_bits_cfiPosition[2:0]]) > -8'sh1;
      r_91 <= $signed(_GEN_959[io_mbtbResult_5_bits_cfiPosition[2:0]]) > -8'sh1;
      r_92 <= $signed(_GEN_959[io_mbtbResult_6_bits_cfiPosition[2:0]]) > -8'sh1;
      r_93 <= $signed(_GEN_959[io_mbtbResult_7_bits_cfiPosition[2:0]]) > -8'sh1;
      r_110 <= $signed(_GEN_5) > -7'sh1;
      r_111 <= $signed(_GEN_6) > -7'sh1;
      r_112 <= $signed(_GEN_7) > -7'sh1;
      r_113 <= $signed(_GEN_8) > -7'sh1;
      r_114 <= $signed(_GEN_9) > -7'sh1;
      r_115 <= $signed(_GEN_10) > -7'sh1;
      r_116 <= $signed(_GEN_11) > -7'sh1;
      r_117 <= $signed(_GEN_12) > -7'sh1;
      r_118_0 <= s2_pathIdx_0;
      r_118_1 <= s2_pathIdx_1;
      r_119_0 <= s2_globalIdx_0;
      r_119_1 <= s2_globalIdx_1;
      r_120_0 <= s2_bwIdx_0;
      r_120_1 <= s2_bwIdx_1;
      io_meta_debug_predBiasIdx_r <= s2_biasIdx;
    end
    if (io_stageCtrl_t0_fire) begin
      t1_train_startPc_addr <= io_train_startPc_addr;
      t1_train_branches_0_valid <= io_train_branches_0_valid;
      t1_train_branches_0_bits_taken <= io_train_branches_0_bits_taken;
      t1_train_branches_0_bits_cfiPosition <= io_train_branches_0_bits_cfiPosition;
      t1_train_branches_0_bits_attribute_branchType <=
        io_train_branches_0_bits_attribute_branchType;
      t1_train_branches_1_valid <= io_train_branches_1_valid;
      t1_train_branches_1_bits_taken <= io_train_branches_1_bits_taken;
      t1_train_branches_1_bits_cfiPosition <= io_train_branches_1_bits_cfiPosition;
      t1_train_branches_1_bits_attribute_branchType <=
        io_train_branches_1_bits_attribute_branchType;
      t1_train_branches_2_valid <= io_train_branches_2_valid;
      t1_train_branches_2_bits_taken <= io_train_branches_2_bits_taken;
      t1_train_branches_2_bits_cfiPosition <= io_train_branches_2_bits_cfiPosition;
      t1_train_branches_2_bits_attribute_branchType <=
        io_train_branches_2_bits_attribute_branchType;
      t1_train_branches_3_valid <= io_train_branches_3_valid;
      t1_train_branches_3_bits_taken <= io_train_branches_3_bits_taken;
      t1_train_branches_3_bits_cfiPosition <= io_train_branches_3_bits_cfiPosition;
      t1_train_branches_3_bits_attribute_branchType <=
        io_train_branches_3_bits_attribute_branchType;
      t1_train_branches_4_valid <= io_train_branches_4_valid;
      t1_train_branches_4_bits_taken <= io_train_branches_4_bits_taken;
      t1_train_branches_4_bits_cfiPosition <= io_train_branches_4_bits_cfiPosition;
      t1_train_branches_4_bits_attribute_branchType <=
        io_train_branches_4_bits_attribute_branchType;
      t1_train_branches_5_valid <= io_train_branches_5_valid;
      t1_train_branches_5_bits_taken <= io_train_branches_5_bits_taken;
      t1_train_branches_5_bits_cfiPosition <= io_train_branches_5_bits_cfiPosition;
      t1_train_branches_5_bits_attribute_branchType <=
        io_train_branches_5_bits_attribute_branchType;
      t1_train_branches_6_valid <= io_train_branches_6_valid;
      t1_train_branches_6_bits_taken <= io_train_branches_6_bits_taken;
      t1_train_branches_6_bits_cfiPosition <= io_train_branches_6_bits_cfiPosition;
      t1_train_branches_6_bits_attribute_branchType <=
        io_train_branches_6_bits_attribute_branchType;
      t1_train_branches_7_valid <= io_train_branches_7_valid;
      t1_train_branches_7_bits_taken <= io_train_branches_7_bits_taken;
      t1_train_branches_7_bits_cfiPosition <= io_train_branches_7_bits_cfiPosition;
      t1_train_branches_7_bits_attribute_branchType <=
        io_train_branches_7_bits_attribute_branchType;
      t1_train_meta_mbtb_entries_0_0_position <= io_train_meta_mbtb_entries_0_0_position;
      t1_train_meta_mbtb_entries_0_1_position <= io_train_meta_mbtb_entries_0_1_position;
      t1_train_meta_mbtb_entries_0_2_position <= io_train_meta_mbtb_entries_0_2_position;
      t1_train_meta_mbtb_entries_0_3_position <= io_train_meta_mbtb_entries_0_3_position;
      t1_train_meta_mbtb_entries_1_0_position <= io_train_meta_mbtb_entries_1_0_position;
      t1_train_meta_mbtb_entries_1_1_position <= io_train_meta_mbtb_entries_1_1_position;
      t1_train_meta_mbtb_entries_1_2_position <= io_train_meta_mbtb_entries_1_2_position;
      t1_train_meta_mbtb_entries_1_3_position <= io_train_meta_mbtb_entries_1_3_position;
      t1_train_meta_sc_scPathResp_0_0 <= io_train_meta_sc_scPathResp_0_0;
      t1_train_meta_sc_scPathResp_0_1 <= io_train_meta_sc_scPathResp_0_1;
      t1_train_meta_sc_scPathResp_0_2 <= io_train_meta_sc_scPathResp_0_2;
      t1_train_meta_sc_scPathResp_0_3 <= io_train_meta_sc_scPathResp_0_3;
      t1_train_meta_sc_scPathResp_0_4 <= io_train_meta_sc_scPathResp_0_4;
      t1_train_meta_sc_scPathResp_0_5 <= io_train_meta_sc_scPathResp_0_5;
      t1_train_meta_sc_scPathResp_0_6 <= io_train_meta_sc_scPathResp_0_6;
      t1_train_meta_sc_scPathResp_0_7 <= io_train_meta_sc_scPathResp_0_7;
      t1_train_meta_sc_scPathResp_1_0 <= io_train_meta_sc_scPathResp_1_0;
      t1_train_meta_sc_scPathResp_1_1 <= io_train_meta_sc_scPathResp_1_1;
      t1_train_meta_sc_scPathResp_1_2 <= io_train_meta_sc_scPathResp_1_2;
      t1_train_meta_sc_scPathResp_1_3 <= io_train_meta_sc_scPathResp_1_3;
      t1_train_meta_sc_scPathResp_1_4 <= io_train_meta_sc_scPathResp_1_4;
      t1_train_meta_sc_scPathResp_1_5 <= io_train_meta_sc_scPathResp_1_5;
      t1_train_meta_sc_scPathResp_1_6 <= io_train_meta_sc_scPathResp_1_6;
      t1_train_meta_sc_scPathResp_1_7 <= io_train_meta_sc_scPathResp_1_7;
      t1_train_meta_sc_scGlobalResp_0_0 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_1 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_2 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_3 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_4 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_5 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_6 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_0_7 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_0 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_1 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_2 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_3 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_4 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_5 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_6 <= 6'h0;
      t1_train_meta_sc_scGlobalResp_1_7 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_0 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_1 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_2 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_3 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_4 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_5 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_6 <= 6'h0;
      t1_train_meta_sc_scBWResp_0_7 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_0 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_1 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_2 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_3 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_4 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_5 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_6 <= 6'h0;
      t1_train_meta_sc_scBWResp_1_7 <= 6'h0;
      t1_train_meta_sc_scBiasResp_0 <= io_train_meta_sc_scBiasResp_0;
      t1_train_meta_sc_scBiasResp_1 <= io_train_meta_sc_scBiasResp_1;
      t1_train_meta_sc_scBiasResp_2 <= io_train_meta_sc_scBiasResp_2;
      t1_train_meta_sc_scBiasResp_3 <= io_train_meta_sc_scBiasResp_3;
      t1_train_meta_sc_scBiasResp_4 <= io_train_meta_sc_scBiasResp_4;
      t1_train_meta_sc_scBiasResp_5 <= io_train_meta_sc_scBiasResp_5;
      t1_train_meta_sc_scBiasResp_6 <= io_train_meta_sc_scBiasResp_6;
      t1_train_meta_sc_scBiasResp_7 <= io_train_meta_sc_scBiasResp_7;
      t1_train_meta_sc_scBiasResp_8 <= io_train_meta_sc_scBiasResp_8;
      t1_train_meta_sc_scBiasResp_9 <= io_train_meta_sc_scBiasResp_9;
      t1_train_meta_sc_scBiasResp_10 <= io_train_meta_sc_scBiasResp_10;
      t1_train_meta_sc_scBiasResp_11 <= io_train_meta_sc_scBiasResp_11;
      t1_train_meta_sc_scBiasResp_12 <= io_train_meta_sc_scBiasResp_12;
      t1_train_meta_sc_scBiasResp_13 <= io_train_meta_sc_scBiasResp_13;
      t1_train_meta_sc_scBiasResp_14 <= io_train_meta_sc_scBiasResp_14;
      t1_train_meta_sc_scBiasResp_15 <= io_train_meta_sc_scBiasResp_15;
      t1_train_meta_sc_scBiasResp_16 <= io_train_meta_sc_scBiasResp_16;
      t1_train_meta_sc_scBiasResp_17 <= io_train_meta_sc_scBiasResp_17;
      t1_train_meta_sc_scBiasResp_18 <= io_train_meta_sc_scBiasResp_18;
      t1_train_meta_sc_scBiasResp_19 <= io_train_meta_sc_scBiasResp_19;
      t1_train_meta_sc_scBiasResp_20 <= io_train_meta_sc_scBiasResp_20;
      t1_train_meta_sc_scBiasResp_21 <= io_train_meta_sc_scBiasResp_21;
      t1_train_meta_sc_scBiasResp_22 <= io_train_meta_sc_scBiasResp_22;
      t1_train_meta_sc_scBiasResp_23 <= io_train_meta_sc_scBiasResp_23;
      t1_train_meta_sc_scBiasResp_24 <= io_train_meta_sc_scBiasResp_24;
      t1_train_meta_sc_scBiasResp_25 <= io_train_meta_sc_scBiasResp_25;
      t1_train_meta_sc_scBiasResp_26 <= io_train_meta_sc_scBiasResp_26;
      t1_train_meta_sc_scBiasResp_27 <= io_train_meta_sc_scBiasResp_27;
      t1_train_meta_sc_scBiasResp_28 <= io_train_meta_sc_scBiasResp_28;
      t1_train_meta_sc_scBiasResp_29 <= io_train_meta_sc_scBiasResp_29;
      t1_train_meta_sc_scBiasResp_30 <= io_train_meta_sc_scBiasResp_30;
      t1_train_meta_sc_scBiasResp_31 <= io_train_meta_sc_scBiasResp_31;
      t1_train_meta_sc_scBiasLowerBits_0 <= io_train_meta_sc_scBiasLowerBits_0;
      t1_train_meta_sc_scBiasLowerBits_1 <= io_train_meta_sc_scBiasLowerBits_1;
      t1_train_meta_sc_scBiasLowerBits_2 <= io_train_meta_sc_scBiasLowerBits_2;
      t1_train_meta_sc_scBiasLowerBits_3 <= io_train_meta_sc_scBiasLowerBits_3;
      t1_train_meta_sc_scBiasLowerBits_4 <= io_train_meta_sc_scBiasLowerBits_4;
      t1_train_meta_sc_scBiasLowerBits_5 <= io_train_meta_sc_scBiasLowerBits_5;
      t1_train_meta_sc_scBiasLowerBits_6 <= io_train_meta_sc_scBiasLowerBits_6;
      t1_train_meta_sc_scBiasLowerBits_7 <= io_train_meta_sc_scBiasLowerBits_7;
      t1_train_meta_sc_scCommonHR_valid <= io_train_meta_sc_scCommonHR_valid;
      t1_train_meta_sc_scCommonHR_ghr <= io_train_meta_sc_scCommonHR_ghr;
      t1_train_meta_sc_scCommonHR_bw <= io_train_meta_sc_scCommonHR_bw;
      t1_train_meta_sc_scPred_0 <= io_train_meta_sc_scPred_0;
      t1_train_meta_sc_scPred_1 <= io_train_meta_sc_scPred_1;
      t1_train_meta_sc_scPred_2 <= io_train_meta_sc_scPred_2;
      t1_train_meta_sc_scPred_3 <= io_train_meta_sc_scPred_3;
      t1_train_meta_sc_scPred_4 <= io_train_meta_sc_scPred_4;
      t1_train_meta_sc_scPred_5 <= io_train_meta_sc_scPred_5;
      t1_train_meta_sc_scPred_6 <= io_train_meta_sc_scPred_6;
      t1_train_meta_sc_scPred_7 <= io_train_meta_sc_scPred_7;
      t1_train_meta_sc_tagePred_0 <= io_train_meta_sc_tagePred_0;
      t1_train_meta_sc_tagePred_1 <= io_train_meta_sc_tagePred_1;
      t1_train_meta_sc_tagePred_2 <= io_train_meta_sc_tagePred_2;
      t1_train_meta_sc_tagePred_3 <= io_train_meta_sc_tagePred_3;
      t1_train_meta_sc_tagePred_4 <= io_train_meta_sc_tagePred_4;
      t1_train_meta_sc_tagePred_5 <= io_train_meta_sc_tagePred_5;
      t1_train_meta_sc_tagePred_6 <= io_train_meta_sc_tagePred_6;
      t1_train_meta_sc_tagePred_7 <= io_train_meta_sc_tagePred_7;
      t1_train_meta_sc_tagePredValid_0 <= io_train_meta_sc_tagePredValid_0;
      t1_train_meta_sc_tagePredValid_1 <= io_train_meta_sc_tagePredValid_1;
      t1_train_meta_sc_tagePredValid_2 <= io_train_meta_sc_tagePredValid_2;
      t1_train_meta_sc_tagePredValid_3 <= io_train_meta_sc_tagePredValid_3;
      t1_train_meta_sc_tagePredValid_4 <= io_train_meta_sc_tagePredValid_4;
      t1_train_meta_sc_tagePredValid_5 <= io_train_meta_sc_tagePredValid_5;
      t1_train_meta_sc_tagePredValid_6 <= io_train_meta_sc_tagePredValid_6;
      t1_train_meta_sc_tagePredValid_7 <= io_train_meta_sc_tagePredValid_7;
      t1_train_meta_sc_useScPred_0 <= io_train_meta_sc_useScPred_0;
      t1_train_meta_sc_useScPred_1 <= io_train_meta_sc_useScPred_1;
      t1_train_meta_sc_useScPred_2 <= io_train_meta_sc_useScPred_2;
      t1_train_meta_sc_useScPred_3 <= io_train_meta_sc_useScPred_3;
      t1_train_meta_sc_useScPred_4 <= io_train_meta_sc_useScPred_4;
      t1_train_meta_sc_useScPred_5 <= io_train_meta_sc_useScPred_5;
      t1_train_meta_sc_useScPred_6 <= io_train_meta_sc_useScPred_6;
      t1_train_meta_sc_useScPred_7 <= io_train_meta_sc_useScPred_7;
      t1_train_meta_sc_sumAboveThres_0 <= io_train_meta_sc_sumAboveThres_0;
      t1_train_meta_sc_sumAboveThres_1 <= io_train_meta_sc_sumAboveThres_1;
      t1_train_meta_sc_sumAboveThres_2 <= io_train_meta_sc_sumAboveThres_2;
      t1_train_meta_sc_sumAboveThres_3 <= io_train_meta_sc_sumAboveThres_3;
      t1_train_meta_sc_sumAboveThres_4 <= io_train_meta_sc_sumAboveThres_4;
      t1_train_meta_sc_sumAboveThres_5 <= io_train_meta_sc_sumAboveThres_5;
      t1_train_meta_sc_sumAboveThres_6 <= io_train_meta_sc_sumAboveThres_6;
      t1_train_meta_sc_sumAboveThres_7 <= io_train_meta_sc_sumAboveThres_7;
      t1_train_meta_sc_debug_scPathTakenVec_0 <= io_train_meta_sc_debug_scPathTakenVec_0;
      t1_train_meta_sc_debug_scPathTakenVec_1 <= io_train_meta_sc_debug_scPathTakenVec_1;
      t1_train_meta_sc_debug_scPathTakenVec_2 <= io_train_meta_sc_debug_scPathTakenVec_2;
      t1_train_meta_sc_debug_scPathTakenVec_3 <= io_train_meta_sc_debug_scPathTakenVec_3;
      t1_train_meta_sc_debug_scPathTakenVec_4 <= io_train_meta_sc_debug_scPathTakenVec_4;
      t1_train_meta_sc_debug_scPathTakenVec_5 <= io_train_meta_sc_debug_scPathTakenVec_5;
      t1_train_meta_sc_debug_scPathTakenVec_6 <= io_train_meta_sc_debug_scPathTakenVec_6;
      t1_train_meta_sc_debug_scPathTakenVec_7 <= io_train_meta_sc_debug_scPathTakenVec_7;
      t1_train_meta_sc_debug_scBiasTakenVec_0 <= io_train_meta_sc_debug_scBiasTakenVec_0;
      t1_train_meta_sc_debug_scBiasTakenVec_1 <= io_train_meta_sc_debug_scBiasTakenVec_1;
      t1_train_meta_sc_debug_scBiasTakenVec_2 <= io_train_meta_sc_debug_scBiasTakenVec_2;
      t1_train_meta_sc_debug_scBiasTakenVec_3 <= io_train_meta_sc_debug_scBiasTakenVec_3;
      t1_train_meta_sc_debug_scBiasTakenVec_4 <= io_train_meta_sc_debug_scBiasTakenVec_4;
      t1_train_meta_sc_debug_scBiasTakenVec_5 <= io_train_meta_sc_debug_scBiasTakenVec_5;
      t1_train_meta_sc_debug_scBiasTakenVec_6 <= io_train_meta_sc_debug_scBiasTakenVec_6;
      t1_train_meta_sc_debug_scBiasTakenVec_7 <= io_train_meta_sc_debug_scBiasTakenVec_7;
      t1_train_meta_sc_debug_predPathIdx_0 <= io_train_meta_sc_debug_predPathIdx_0;
      t1_train_meta_sc_debug_predPathIdx_1 <= io_train_meta_sc_debug_predPathIdx_1;
      t1_train_meta_sc_debug_predGlobalIdx_0 <= io_train_meta_sc_debug_predGlobalIdx_0;
      t1_train_meta_sc_debug_predGlobalIdx_1 <= io_train_meta_sc_debug_predGlobalIdx_1;
      t1_train_meta_sc_debug_predBWIdx_0 <= io_train_meta_sc_debug_predBWIdx_0;
      t1_train_meta_sc_debug_predBWIdx_1 <= io_train_meta_sc_debug_predBWIdx_1;
      t1_train_meta_sc_debug_predBiasIdx <= io_train_meta_sc_debug_predBiasIdx;
      t1_pathSetIdx_r_hist_1_foldedHist <= io_trainFoldedPathHist_hist_1_foldedHist;
      t1_pathSetIdx_r_1_hist_7_foldedHist <= io_trainFoldedPathHist_hist_7_foldedHist;
    end
    t1_train_meta_sc_debug_scGlobalTakenVec_0 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_0;
    t1_train_meta_sc_debug_scGlobalTakenVec_1 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_1;
    t1_train_meta_sc_debug_scGlobalTakenVec_2 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_2;
    t1_train_meta_sc_debug_scGlobalTakenVec_3 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_3;
    t1_train_meta_sc_debug_scGlobalTakenVec_4 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_4;
    t1_train_meta_sc_debug_scGlobalTakenVec_5 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_5;
    t1_train_meta_sc_debug_scGlobalTakenVec_6 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_6;
    t1_train_meta_sc_debug_scGlobalTakenVec_7 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scGlobalTakenVec_7;
    t1_train_meta_sc_debug_scBWTakenVec_0 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_0;
    t1_train_meta_sc_debug_scBWTakenVec_1 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_1;
    t1_train_meta_sc_debug_scBWTakenVec_2 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_2;
    t1_train_meta_sc_debug_scBWTakenVec_3 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_3;
    t1_train_meta_sc_debug_scBWTakenVec_4 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_4;
    t1_train_meta_sc_debug_scBWTakenVec_5 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_5;
    t1_train_meta_sc_debug_scBWTakenVec_6 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_6;
    t1_train_meta_sc_debug_scBWTakenVec_7 <=
      io_stageCtrl_t0_fire | t1_train_meta_sc_debug_scBWTakenVec_7;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:164];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [7:0] i = 8'h0; i < 8'hA5; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        scThreshold_0_value = _RANDOM[8'h0][11:0];
        scThreshold_1_value = _RANDOM[8'h0][23:12];
        scThreshold_2_value = {_RANDOM[8'h0][31:24], _RANDOM[8'h1][3:0]};
        scThreshold_3_value = _RANDOM[8'h1][15:4];
        scThreshold_4_value = _RANDOM[8'h1][27:16];
        scThreshold_5_value = {_RANDOM[8'h1][31:28], _RANDOM[8'h2][7:0]};
        scThreshold_6_value = _RANDOM[8'h2][19:8];
        scThreshold_7_value = _RANDOM[8'h2][31:20];
        resetDone = _RANDOM[8'h3][0];
        s1_commonHR_valid = _RANDOM[8'h3][1];
        s1_commonHR_ghr = _RANDOM[8'h3][17:2];
        s1_commonHR_bw = _RANDOM[8'h3][25:18];
        s2_commonHR_valid = _RANDOM[8'h3][26];
        s2_commonHR_ghr = {_RANDOM[8'h3][31:27], _RANDOM[8'h4][10:0]};
        s2_commonHR_bw = _RANDOM[8'h4][18:11];
        ghrStateReg = _RANDOM[8'h4][20:19];
        stage2Ghr_valid = _RANDOM[8'h4][21];
        stage2Ghr_ghr = {_RANDOM[8'h4][31:22], _RANDOM[8'h5][5:0]};
        stage2Ghr_bw = _RANDOM[8'h5][13:6];
        stage3Ghr_valid = _RANDOM[8'h5][14];
        stage3Ghr_ghr = _RANDOM[8'h5][30:15];
        stage3Ghr_bw = {_RANDOM[8'h5][31], _RANDOM[8'h6][6:0]};
        s1_pathIdx_0 = _RANDOM[8'h6][13:7];
        s1_pathIdx_1 = _RANDOM[8'h6][20:14];
        s2_pathIdx_0 = _RANDOM[8'h6][27:21];
        s2_pathIdx_1 = {_RANDOM[8'h6][31:28], _RANDOM[8'h7][2:0]};
        s1_globalIdx_0 = _RANDOM[8'h7][9:3];
        s1_globalIdx_1 = _RANDOM[8'h7][16:10];
        s2_globalIdx_0 = _RANDOM[8'h7][23:17];
        s2_globalIdx_1 = _RANDOM[8'h7][30:24];
        s1_biasIdx = {_RANDOM[8'h7][31], _RANDOM[8'h8][5:0]};
        s2_biasIdx = _RANDOM[8'h8][12:6];
        s1_bwIdx_0 = _RANDOM[8'h8][19:13];
        s1_bwIdx_1 = _RANDOM[8'h8][26:20];
        s2_bwIdx_0 = {_RANDOM[8'h8][31:27], _RANDOM[8'h9][1:0]};
        s2_bwIdx_1 = _RANDOM[8'h9][8:2];
        s2_pathResp_r_ctr_value = _RANDOM[8'hC][16:11];
        s2_pathResp_r_1_ctr_value = _RANDOM[8'hC][22:17];
        s2_pathResp_r_2_ctr_value = _RANDOM[8'hC][28:23];
        s2_pathResp_r_3_ctr_value = {_RANDOM[8'hC][31:29], _RANDOM[8'hD][2:0]};
        s2_pathResp_r_4_ctr_value = _RANDOM[8'hD][8:3];
        s2_pathResp_r_5_ctr_value = _RANDOM[8'hD][14:9];
        s2_pathResp_r_6_ctr_value = _RANDOM[8'hD][20:15];
        s2_pathResp_r_7_ctr_value = _RANDOM[8'hD][26:21];
        s2_pathResp_r_8_ctr_value = {_RANDOM[8'hD][31:27], _RANDOM[8'hE][0]};
        s2_pathResp_r_9_ctr_value = _RANDOM[8'hE][6:1];
        s2_pathResp_r_10_ctr_value = _RANDOM[8'hE][12:7];
        s2_pathResp_r_11_ctr_value = _RANDOM[8'hE][18:13];
        s2_pathResp_r_12_ctr_value = _RANDOM[8'hE][24:19];
        s2_pathResp_r_13_ctr_value = _RANDOM[8'hE][30:25];
        s2_pathResp_r_14_ctr_value = {_RANDOM[8'hE][31], _RANDOM[8'hF][4:0]};
        s2_pathResp_r_15_ctr_value = _RANDOM[8'hF][10:5];
        s2_biasResp_r_ctr_value = _RANDOM[8'h15][16:11];
        s2_biasResp_r_1_ctr_value = _RANDOM[8'h15][22:17];
        s2_biasResp_r_2_ctr_value = _RANDOM[8'h15][28:23];
        s2_biasResp_r_3_ctr_value = {_RANDOM[8'h15][31:29], _RANDOM[8'h16][2:0]};
        s2_biasResp_r_4_ctr_value = _RANDOM[8'h16][8:3];
        s2_biasResp_r_5_ctr_value = _RANDOM[8'h16][14:9];
        s2_biasResp_r_6_ctr_value = _RANDOM[8'h16][20:15];
        s2_biasResp_r_7_ctr_value = _RANDOM[8'h16][26:21];
        s2_biasResp_r_8_ctr_value = {_RANDOM[8'h16][31:27], _RANDOM[8'h17][0]};
        s2_biasResp_r_9_ctr_value = _RANDOM[8'h17][6:1];
        s2_biasResp_r_10_ctr_value = _RANDOM[8'h17][12:7];
        s2_biasResp_r_11_ctr_value = _RANDOM[8'h17][18:13];
        s2_biasResp_r_12_ctr_value = _RANDOM[8'h17][24:19];
        s2_biasResp_r_13_ctr_value = _RANDOM[8'h17][30:25];
        s2_biasResp_r_14_ctr_value = {_RANDOM[8'h17][31], _RANDOM[8'h18][4:0]};
        s2_biasResp_r_15_ctr_value = _RANDOM[8'h18][10:5];
        s2_biasResp_r_16_ctr_value = _RANDOM[8'h18][16:11];
        s2_biasResp_r_17_ctr_value = _RANDOM[8'h18][22:17];
        s2_biasResp_r_18_ctr_value = _RANDOM[8'h18][28:23];
        s2_biasResp_r_19_ctr_value = {_RANDOM[8'h18][31:29], _RANDOM[8'h19][2:0]};
        s2_biasResp_r_20_ctr_value = _RANDOM[8'h19][8:3];
        s2_biasResp_r_21_ctr_value = _RANDOM[8'h19][14:9];
        s2_biasResp_r_22_ctr_value = _RANDOM[8'h19][20:15];
        s2_biasResp_r_23_ctr_value = _RANDOM[8'h19][26:21];
        s2_biasResp_r_24_ctr_value = {_RANDOM[8'h19][31:27], _RANDOM[8'h1A][0]};
        s2_biasResp_r_25_ctr_value = _RANDOM[8'h1A][6:1];
        s2_biasResp_r_26_ctr_value = _RANDOM[8'h1A][12:7];
        s2_biasResp_r_27_ctr_value = _RANDOM[8'h1A][18:13];
        s2_biasResp_r_28_ctr_value = _RANDOM[8'h1A][24:19];
        s2_biasResp_r_29_ctr_value = _RANDOM[8'h1A][30:25];
        s2_biasResp_r_30_ctr_value = {_RANDOM[8'h1A][31], _RANDOM[8'h1B][4:0]};
        s2_biasResp_r_31_ctr_value = _RANDOM[8'h1B][10:5];
        s2_biasPercsum_r = _RANDOM[8'h1D][17:11];
        s2_biasPercsum_r_1 = _RANDOM[8'h1D][24:18];
        s2_biasPercsum_r_2 = _RANDOM[8'h1D][31:25];
        s2_biasPercsum_r_3 = _RANDOM[8'h1E][6:0];
        s2_biasPercsum_r_4 = _RANDOM[8'h1E][13:7];
        s2_biasPercsum_r_5 = _RANDOM[8'h1E][20:14];
        s2_biasPercsum_r_6 = _RANDOM[8'h1E][27:21];
        s2_biasPercsum_r_7 = {_RANDOM[8'h1E][31:28], _RANDOM[8'h1F][2:0]};
        s2_biasPercsum_r_8 = _RANDOM[8'h1F][9:3];
        s2_biasPercsum_r_9 = _RANDOM[8'h1F][16:10];
        s2_biasPercsum_r_10 = _RANDOM[8'h1F][23:17];
        s2_biasPercsum_r_11 = _RANDOM[8'h1F][30:24];
        s2_biasPercsum_r_12 = {_RANDOM[8'h1F][31], _RANDOM[8'h20][5:0]};
        s2_biasPercsum_r_13 = _RANDOM[8'h20][12:6];
        s2_biasPercsum_r_14 = _RANDOM[8'h20][19:13];
        s2_biasPercsum_r_15 = _RANDOM[8'h20][26:20];
        s2_biasPercsum_r_16 = {_RANDOM[8'h20][31:27], _RANDOM[8'h21][1:0]};
        s2_biasPercsum_r_17 = _RANDOM[8'h21][8:2];
        s2_biasPercsum_r_18 = _RANDOM[8'h21][15:9];
        s2_biasPercsum_r_19 = _RANDOM[8'h21][22:16];
        s2_biasPercsum_r_20 = _RANDOM[8'h21][29:23];
        s2_biasPercsum_r_21 = {_RANDOM[8'h21][31:30], _RANDOM[8'h22][4:0]};
        s2_biasPercsum_r_22 = _RANDOM[8'h22][11:5];
        s2_biasPercsum_r_23 = _RANDOM[8'h22][18:12];
        s2_biasPercsum_r_24 = _RANDOM[8'h22][25:19];
        s2_biasPercsum_r_25 = {_RANDOM[8'h22][31:26], _RANDOM[8'h23][0]};
        s2_biasPercsum_r_26 = _RANDOM[8'h23][7:1];
        s2_biasPercsum_r_27 = _RANDOM[8'h23][14:8];
        s2_biasPercsum_r_28 = _RANDOM[8'h23][21:15];
        s2_biasPercsum_r_29 = _RANDOM[8'h23][28:22];
        s2_biasPercsum_r_30 = {_RANDOM[8'h23][31:29], _RANDOM[8'h24][3:0]};
        s2_biasPercsum_r_31 = _RANDOM[8'h24][10:4];
        s2_sumPercsum_r = _RANDOM[8'h24][20:11];
        s2_sumPercsum_r_1 = _RANDOM[8'h24][30:21];
        s2_sumPercsum_r_2 = {_RANDOM[8'h24][31], _RANDOM[8'h25][8:0]};
        s2_sumPercsum_r_3 = _RANDOM[8'h25][18:9];
        s2_sumPercsum_r_4 = _RANDOM[8'h25][28:19];
        s2_sumPercsum_r_5 = {_RANDOM[8'h25][31:29], _RANDOM[8'h26][6:0]};
        s2_sumPercsum_r_6 = _RANDOM[8'h26][16:7];
        s2_sumPercsum_r_7 = _RANDOM[8'h26][26:17];
        s2_pathPercsum_r = {_RANDOM[8'h26][31:27], _RANDOM[8'h27][2:0]};
        s2_pathPercsum_r_1 = _RANDOM[8'h27][10:3];
        s2_pathPercsum_r_2 = _RANDOM[8'h27][18:11];
        s2_pathPercsum_r_3 = _RANDOM[8'h27][26:19];
        s2_pathPercsum_r_4 = {_RANDOM[8'h27][31:27], _RANDOM[8'h28][2:0]};
        s2_pathPercsum_r_5 = _RANDOM[8'h28][10:3];
        s2_pathPercsum_r_6 = _RANDOM[8'h28][18:11];
        s2_pathPercsum_r_7 = _RANDOM[8'h28][26:19];
        r = {_RANDOM[8'h2A][31:27], _RANDOM[8'h2B][0]};
        r_1 = _RANDOM[8'h2B][6:1];
        r_2 = _RANDOM[8'h2B][12:7];
        r_3 = _RANDOM[8'h2B][18:13];
        r_4 = _RANDOM[8'h2B][24:19];
        r_5 = _RANDOM[8'h2B][30:25];
        r_6 = {_RANDOM[8'h2B][31], _RANDOM[8'h2C][4:0]};
        r_7 = _RANDOM[8'h2C][10:5];
        r_8 = _RANDOM[8'h2C][16:11];
        r_9 = _RANDOM[8'h2C][22:17];
        r_10 = _RANDOM[8'h2C][28:23];
        r_11 = {_RANDOM[8'h2C][31:29], _RANDOM[8'h2D][2:0]};
        r_12 = _RANDOM[8'h2D][8:3];
        r_13 = _RANDOM[8'h2D][14:9];
        r_14 = _RANDOM[8'h2D][20:15];
        r_15 = _RANDOM[8'h2D][26:21];
        r_48 = {_RANDOM[8'h33][31:27], _RANDOM[8'h34][0]};
        r_49 = _RANDOM[8'h34][6:1];
        r_50 = _RANDOM[8'h34][12:7];
        r_51 = _RANDOM[8'h34][18:13];
        r_52 = _RANDOM[8'h34][24:19];
        r_53 = _RANDOM[8'h34][30:25];
        r_54 = {_RANDOM[8'h34][31], _RANDOM[8'h35][4:0]};
        r_55 = _RANDOM[8'h35][10:5];
        r_56 = _RANDOM[8'h35][16:11];
        r_57 = _RANDOM[8'h35][22:17];
        r_58 = _RANDOM[8'h35][28:23];
        r_59 = {_RANDOM[8'h35][31:29], _RANDOM[8'h36][2:0]};
        r_60 = _RANDOM[8'h36][8:3];
        r_61 = _RANDOM[8'h36][14:9];
        r_62 = _RANDOM[8'h36][20:15];
        r_63 = _RANDOM[8'h36][26:21];
        r_64 = {_RANDOM[8'h36][31:27], _RANDOM[8'h37][0]};
        r_65 = _RANDOM[8'h37][6:1];
        r_66 = _RANDOM[8'h37][12:7];
        r_67 = _RANDOM[8'h37][18:13];
        r_68 = _RANDOM[8'h37][24:19];
        r_69 = _RANDOM[8'h37][30:25];
        r_70 = {_RANDOM[8'h37][31], _RANDOM[8'h38][4:0]};
        r_71 = _RANDOM[8'h38][10:5];
        r_72 = _RANDOM[8'h38][16:11];
        r_73 = _RANDOM[8'h38][22:17];
        r_74 = _RANDOM[8'h38][28:23];
        r_75 = {_RANDOM[8'h38][31:29], _RANDOM[8'h39][2:0]};
        r_76 = _RANDOM[8'h39][8:3];
        r_77 = _RANDOM[8'h39][14:9];
        r_78 = _RANDOM[8'h39][20:15];
        r_79 = _RANDOM[8'h39][26:21];
        r_80_0 = _RANDOM[8'h39][28:27];
        r_80_1 = _RANDOM[8'h39][30:29];
        r_80_2 = {_RANDOM[8'h39][31], _RANDOM[8'h3A][0]};
        r_80_3 = _RANDOM[8'h3A][2:1];
        r_80_4 = _RANDOM[8'h3A][4:3];
        r_80_5 = _RANDOM[8'h3A][6:5];
        r_80_6 = _RANDOM[8'h3A][8:7];
        r_80_7 = _RANDOM[8'h3A][10:9];
        r_81_0 = _RANDOM[8'h3A][11];
        r_81_1 = _RANDOM[8'h3A][12];
        r_81_2 = _RANDOM[8'h3A][13];
        r_81_3 = _RANDOM[8'h3A][14];
        r_81_4 = _RANDOM[8'h3A][15];
        r_81_5 = _RANDOM[8'h3A][16];
        r_81_6 = _RANDOM[8'h3A][17];
        r_81_7 = _RANDOM[8'h3A][18];
        io_meta_scCommonHR_r_valid = _RANDOM[8'h3A][19];
        io_meta_scCommonHR_r_ghr = {_RANDOM[8'h3A][31:20], _RANDOM[8'h3B][3:0]};
        io_meta_scCommonHR_r_bw = _RANDOM[8'h3B][11:4];
        r_82_0 = _RANDOM[8'h3B][12];
        r_82_1 = _RANDOM[8'h3B][13];
        r_82_2 = _RANDOM[8'h3B][14];
        r_82_3 = _RANDOM[8'h3B][15];
        r_82_4 = _RANDOM[8'h3B][16];
        r_82_5 = _RANDOM[8'h3B][17];
        r_82_6 = _RANDOM[8'h3B][18];
        r_82_7 = _RANDOM[8'h3B][19];
        r_83_0 = _RANDOM[8'h3B][20];
        r_83_1 = _RANDOM[8'h3B][21];
        r_83_2 = _RANDOM[8'h3B][22];
        r_83_3 = _RANDOM[8'h3B][23];
        r_83_4 = _RANDOM[8'h3B][24];
        r_83_5 = _RANDOM[8'h3B][25];
        r_83_6 = _RANDOM[8'h3B][26];
        r_83_7 = _RANDOM[8'h3B][27];
        r_84_0 = _RANDOM[8'h3B][28];
        r_84_1 = _RANDOM[8'h3B][29];
        r_84_2 = _RANDOM[8'h3B][30];
        r_84_3 = _RANDOM[8'h3B][31];
        r_84_4 = _RANDOM[8'h3C][0];
        r_84_5 = _RANDOM[8'h3C][1];
        r_84_6 = _RANDOM[8'h3C][2];
        r_84_7 = _RANDOM[8'h3C][3];
        r_85_0 = _RANDOM[8'h3C][4];
        r_85_1 = _RANDOM[8'h3C][5];
        r_85_2 = _RANDOM[8'h3C][6];
        r_85_3 = _RANDOM[8'h3C][7];
        r_85_4 = _RANDOM[8'h3C][8];
        r_85_5 = _RANDOM[8'h3C][9];
        r_85_6 = _RANDOM[8'h3C][10];
        r_85_7 = _RANDOM[8'h3C][11];
        r_86 = _RANDOM[8'h3C][12];
        r_87 = _RANDOM[8'h3C][13];
        r_88 = _RANDOM[8'h3C][14];
        r_89 = _RANDOM[8'h3C][15];
        r_90 = _RANDOM[8'h3C][16];
        r_91 = _RANDOM[8'h3C][17];
        r_92 = _RANDOM[8'h3C][18];
        r_93 = _RANDOM[8'h3C][19];
        r_110 = _RANDOM[8'h3D][4];
        r_111 = _RANDOM[8'h3D][5];
        r_112 = _RANDOM[8'h3D][6];
        r_113 = _RANDOM[8'h3D][7];
        r_114 = _RANDOM[8'h3D][8];
        r_115 = _RANDOM[8'h3D][9];
        r_116 = _RANDOM[8'h3D][10];
        r_117 = _RANDOM[8'h3D][11];
        r_118_0 = _RANDOM[8'h3D][18:12];
        r_118_1 = _RANDOM[8'h3D][25:19];
        r_119_0 = {_RANDOM[8'h3D][31:26], _RANDOM[8'h3E][0]};
        r_119_1 = _RANDOM[8'h3E][7:1];
        r_120_0 = _RANDOM[8'h3E][14:8];
        r_120_1 = _RANDOM[8'h3E][21:15];
        io_meta_debug_predBiasIdx_r = _RANDOM[8'h3E][28:22];
        t1_fire = _RANDOM[8'h3E][29];
        t1_train_startPc_addr =
          {_RANDOM[8'h3E][31:30], _RANDOM[8'h3F], _RANDOM[8'h40][14:0]};
        t1_train_branches_0_valid = _RANDOM[8'h40][15];
        t1_train_branches_0_bits_taken = _RANDOM[8'h42][1];
        t1_train_branches_0_bits_cfiPosition = _RANDOM[8'h42][6:2];
        t1_train_branches_0_bits_attribute_branchType = _RANDOM[8'h42][8:7];
        t1_train_branches_1_valid = _RANDOM[8'h43][30];
        t1_train_branches_1_bits_taken = _RANDOM[8'h45][16];
        t1_train_branches_1_bits_cfiPosition = _RANDOM[8'h45][21:17];
        t1_train_branches_1_bits_attribute_branchType = _RANDOM[8'h45][23:22];
        t1_train_branches_2_valid = _RANDOM[8'h47][13];
        t1_train_branches_2_bits_taken = _RANDOM[8'h48][31];
        t1_train_branches_2_bits_cfiPosition = _RANDOM[8'h49][4:0];
        t1_train_branches_2_bits_attribute_branchType = _RANDOM[8'h49][6:5];
        t1_train_branches_3_valid = _RANDOM[8'h4A][28];
        t1_train_branches_3_bits_taken = _RANDOM[8'h4C][14];
        t1_train_branches_3_bits_cfiPosition = _RANDOM[8'h4C][19:15];
        t1_train_branches_3_bits_attribute_branchType = _RANDOM[8'h4C][21:20];
        t1_train_branches_4_valid = _RANDOM[8'h4E][11];
        t1_train_branches_4_bits_taken = _RANDOM[8'h4F][29];
        t1_train_branches_4_bits_cfiPosition =
          {_RANDOM[8'h4F][31:30], _RANDOM[8'h50][2:0]};
        t1_train_branches_4_bits_attribute_branchType = _RANDOM[8'h50][4:3];
        t1_train_branches_5_valid = _RANDOM[8'h51][26];
        t1_train_branches_5_bits_taken = _RANDOM[8'h53][12];
        t1_train_branches_5_bits_cfiPosition = _RANDOM[8'h53][17:13];
        t1_train_branches_5_bits_attribute_branchType = _RANDOM[8'h53][19:18];
        t1_train_branches_6_valid = _RANDOM[8'h55][9];
        t1_train_branches_6_bits_taken = _RANDOM[8'h56][27];
        t1_train_branches_6_bits_cfiPosition = {_RANDOM[8'h56][31:28], _RANDOM[8'h57][0]};
        t1_train_branches_6_bits_attribute_branchType = _RANDOM[8'h57][2:1];
        t1_train_branches_7_valid = _RANDOM[8'h58][24];
        t1_train_branches_7_bits_taken = _RANDOM[8'h5A][10];
        t1_train_branches_7_bits_cfiPosition = _RANDOM[8'h5A][15:11];
        t1_train_branches_7_bits_attribute_branchType = _RANDOM[8'h5A][17:16];
        t1_train_meta_mbtb_entries_0_0_position = _RANDOM[8'h5C][12:8];
        t1_train_meta_mbtb_entries_0_1_position = _RANDOM[8'h5C][24:20];
        t1_train_meta_mbtb_entries_0_2_position = _RANDOM[8'h5D][4:0];
        t1_train_meta_mbtb_entries_0_3_position = _RANDOM[8'h5D][16:12];
        t1_train_meta_mbtb_entries_1_0_position = _RANDOM[8'h5D][28:24];
        t1_train_meta_mbtb_entries_1_1_position = _RANDOM[8'h5E][8:4];
        t1_train_meta_mbtb_entries_1_2_position = _RANDOM[8'h5E][20:16];
        t1_train_meta_mbtb_entries_1_3_position =
          {_RANDOM[8'h5E][31:28], _RANDOM[8'h5F][0]};
        t1_train_meta_sc_scPathResp_0_0 = _RANDOM[8'h62][12:7];
        t1_train_meta_sc_scPathResp_0_1 = _RANDOM[8'h62][18:13];
        t1_train_meta_sc_scPathResp_0_2 = _RANDOM[8'h62][24:19];
        t1_train_meta_sc_scPathResp_0_3 = _RANDOM[8'h62][30:25];
        t1_train_meta_sc_scPathResp_0_4 = {_RANDOM[8'h62][31], _RANDOM[8'h63][4:0]};
        t1_train_meta_sc_scPathResp_0_5 = _RANDOM[8'h63][10:5];
        t1_train_meta_sc_scPathResp_0_6 = _RANDOM[8'h63][16:11];
        t1_train_meta_sc_scPathResp_0_7 = _RANDOM[8'h63][22:17];
        t1_train_meta_sc_scPathResp_1_0 = _RANDOM[8'h63][28:23];
        t1_train_meta_sc_scPathResp_1_1 = {_RANDOM[8'h63][31:29], _RANDOM[8'h64][2:0]};
        t1_train_meta_sc_scPathResp_1_2 = _RANDOM[8'h64][8:3];
        t1_train_meta_sc_scPathResp_1_3 = _RANDOM[8'h64][14:9];
        t1_train_meta_sc_scPathResp_1_4 = _RANDOM[8'h64][20:15];
        t1_train_meta_sc_scPathResp_1_5 = _RANDOM[8'h64][26:21];
        t1_train_meta_sc_scPathResp_1_6 = {_RANDOM[8'h64][31:27], _RANDOM[8'h65][0]};
        t1_train_meta_sc_scPathResp_1_7 = _RANDOM[8'h65][6:1];
        t1_train_meta_sc_scGlobalResp_0_0 = _RANDOM[8'h65][12:7];
        t1_train_meta_sc_scGlobalResp_0_1 = _RANDOM[8'h65][18:13];
        t1_train_meta_sc_scGlobalResp_0_2 = _RANDOM[8'h65][24:19];
        t1_train_meta_sc_scGlobalResp_0_3 = _RANDOM[8'h65][30:25];
        t1_train_meta_sc_scGlobalResp_0_4 = {_RANDOM[8'h65][31], _RANDOM[8'h66][4:0]};
        t1_train_meta_sc_scGlobalResp_0_5 = _RANDOM[8'h66][10:5];
        t1_train_meta_sc_scGlobalResp_0_6 = _RANDOM[8'h66][16:11];
        t1_train_meta_sc_scGlobalResp_0_7 = _RANDOM[8'h66][22:17];
        t1_train_meta_sc_scGlobalResp_1_0 = _RANDOM[8'h66][28:23];
        t1_train_meta_sc_scGlobalResp_1_1 = {_RANDOM[8'h66][31:29], _RANDOM[8'h67][2:0]};
        t1_train_meta_sc_scGlobalResp_1_2 = _RANDOM[8'h67][8:3];
        t1_train_meta_sc_scGlobalResp_1_3 = _RANDOM[8'h67][14:9];
        t1_train_meta_sc_scGlobalResp_1_4 = _RANDOM[8'h67][20:15];
        t1_train_meta_sc_scGlobalResp_1_5 = _RANDOM[8'h67][26:21];
        t1_train_meta_sc_scGlobalResp_1_6 = {_RANDOM[8'h67][31:27], _RANDOM[8'h68][0]};
        t1_train_meta_sc_scGlobalResp_1_7 = _RANDOM[8'h68][6:1];
        t1_train_meta_sc_scBWResp_0_0 = _RANDOM[8'h68][12:7];
        t1_train_meta_sc_scBWResp_0_1 = _RANDOM[8'h68][18:13];
        t1_train_meta_sc_scBWResp_0_2 = _RANDOM[8'h68][24:19];
        t1_train_meta_sc_scBWResp_0_3 = _RANDOM[8'h68][30:25];
        t1_train_meta_sc_scBWResp_0_4 = {_RANDOM[8'h68][31], _RANDOM[8'h69][4:0]};
        t1_train_meta_sc_scBWResp_0_5 = _RANDOM[8'h69][10:5];
        t1_train_meta_sc_scBWResp_0_6 = _RANDOM[8'h69][16:11];
        t1_train_meta_sc_scBWResp_0_7 = _RANDOM[8'h69][22:17];
        t1_train_meta_sc_scBWResp_1_0 = _RANDOM[8'h69][28:23];
        t1_train_meta_sc_scBWResp_1_1 = {_RANDOM[8'h69][31:29], _RANDOM[8'h6A][2:0]};
        t1_train_meta_sc_scBWResp_1_2 = _RANDOM[8'h6A][8:3];
        t1_train_meta_sc_scBWResp_1_3 = _RANDOM[8'h6A][14:9];
        t1_train_meta_sc_scBWResp_1_4 = _RANDOM[8'h6A][20:15];
        t1_train_meta_sc_scBWResp_1_5 = _RANDOM[8'h6A][26:21];
        t1_train_meta_sc_scBWResp_1_6 = {_RANDOM[8'h6A][31:27], _RANDOM[8'h6B][0]};
        t1_train_meta_sc_scBWResp_1_7 = _RANDOM[8'h6B][6:1];
        t1_train_meta_sc_scBiasResp_0 = _RANDOM[8'h6B][12:7];
        t1_train_meta_sc_scBiasResp_1 = _RANDOM[8'h6B][18:13];
        t1_train_meta_sc_scBiasResp_2 = _RANDOM[8'h6B][24:19];
        t1_train_meta_sc_scBiasResp_3 = _RANDOM[8'h6B][30:25];
        t1_train_meta_sc_scBiasResp_4 = {_RANDOM[8'h6B][31], _RANDOM[8'h6C][4:0]};
        t1_train_meta_sc_scBiasResp_5 = _RANDOM[8'h6C][10:5];
        t1_train_meta_sc_scBiasResp_6 = _RANDOM[8'h6C][16:11];
        t1_train_meta_sc_scBiasResp_7 = _RANDOM[8'h6C][22:17];
        t1_train_meta_sc_scBiasResp_8 = _RANDOM[8'h6C][28:23];
        t1_train_meta_sc_scBiasResp_9 = {_RANDOM[8'h6C][31:29], _RANDOM[8'h6D][2:0]};
        t1_train_meta_sc_scBiasResp_10 = _RANDOM[8'h6D][8:3];
        t1_train_meta_sc_scBiasResp_11 = _RANDOM[8'h6D][14:9];
        t1_train_meta_sc_scBiasResp_12 = _RANDOM[8'h6D][20:15];
        t1_train_meta_sc_scBiasResp_13 = _RANDOM[8'h6D][26:21];
        t1_train_meta_sc_scBiasResp_14 = {_RANDOM[8'h6D][31:27], _RANDOM[8'h6E][0]};
        t1_train_meta_sc_scBiasResp_15 = _RANDOM[8'h6E][6:1];
        t1_train_meta_sc_scBiasResp_16 = _RANDOM[8'h6E][12:7];
        t1_train_meta_sc_scBiasResp_17 = _RANDOM[8'h6E][18:13];
        t1_train_meta_sc_scBiasResp_18 = _RANDOM[8'h6E][24:19];
        t1_train_meta_sc_scBiasResp_19 = _RANDOM[8'h6E][30:25];
        t1_train_meta_sc_scBiasResp_20 = {_RANDOM[8'h6E][31], _RANDOM[8'h6F][4:0]};
        t1_train_meta_sc_scBiasResp_21 = _RANDOM[8'h6F][10:5];
        t1_train_meta_sc_scBiasResp_22 = _RANDOM[8'h6F][16:11];
        t1_train_meta_sc_scBiasResp_23 = _RANDOM[8'h6F][22:17];
        t1_train_meta_sc_scBiasResp_24 = _RANDOM[8'h6F][28:23];
        t1_train_meta_sc_scBiasResp_25 = {_RANDOM[8'h6F][31:29], _RANDOM[8'h70][2:0]};
        t1_train_meta_sc_scBiasResp_26 = _RANDOM[8'h70][8:3];
        t1_train_meta_sc_scBiasResp_27 = _RANDOM[8'h70][14:9];
        t1_train_meta_sc_scBiasResp_28 = _RANDOM[8'h70][20:15];
        t1_train_meta_sc_scBiasResp_29 = _RANDOM[8'h70][26:21];
        t1_train_meta_sc_scBiasResp_30 = {_RANDOM[8'h70][31:27], _RANDOM[8'h71][0]};
        t1_train_meta_sc_scBiasResp_31 = _RANDOM[8'h71][6:1];
        t1_train_meta_sc_scBiasLowerBits_0 = _RANDOM[8'h71][8:7];
        t1_train_meta_sc_scBiasLowerBits_1 = _RANDOM[8'h71][10:9];
        t1_train_meta_sc_scBiasLowerBits_2 = _RANDOM[8'h71][12:11];
        t1_train_meta_sc_scBiasLowerBits_3 = _RANDOM[8'h71][14:13];
        t1_train_meta_sc_scBiasLowerBits_4 = _RANDOM[8'h71][16:15];
        t1_train_meta_sc_scBiasLowerBits_5 = _RANDOM[8'h71][18:17];
        t1_train_meta_sc_scBiasLowerBits_6 = _RANDOM[8'h71][20:19];
        t1_train_meta_sc_scBiasLowerBits_7 = _RANDOM[8'h71][22:21];
        t1_train_meta_sc_scCommonHR_valid = _RANDOM[8'h71][23];
        t1_train_meta_sc_scCommonHR_ghr = {_RANDOM[8'h71][31:24], _RANDOM[8'h72][7:0]};
        t1_train_meta_sc_scCommonHR_bw = _RANDOM[8'h72][15:8];
        t1_train_meta_sc_scPred_0 = _RANDOM[8'h72][16];
        t1_train_meta_sc_scPred_1 = _RANDOM[8'h72][17];
        t1_train_meta_sc_scPred_2 = _RANDOM[8'h72][18];
        t1_train_meta_sc_scPred_3 = _RANDOM[8'h72][19];
        t1_train_meta_sc_scPred_4 = _RANDOM[8'h72][20];
        t1_train_meta_sc_scPred_5 = _RANDOM[8'h72][21];
        t1_train_meta_sc_scPred_6 = _RANDOM[8'h72][22];
        t1_train_meta_sc_scPred_7 = _RANDOM[8'h72][23];
        t1_train_meta_sc_tagePred_0 = _RANDOM[8'h72][24];
        t1_train_meta_sc_tagePred_1 = _RANDOM[8'h72][25];
        t1_train_meta_sc_tagePred_2 = _RANDOM[8'h72][26];
        t1_train_meta_sc_tagePred_3 = _RANDOM[8'h72][27];
        t1_train_meta_sc_tagePred_4 = _RANDOM[8'h72][28];
        t1_train_meta_sc_tagePred_5 = _RANDOM[8'h72][29];
        t1_train_meta_sc_tagePred_6 = _RANDOM[8'h72][30];
        t1_train_meta_sc_tagePred_7 = _RANDOM[8'h72][31];
        t1_train_meta_sc_tagePredValid_0 = _RANDOM[8'h73][0];
        t1_train_meta_sc_tagePredValid_1 = _RANDOM[8'h73][1];
        t1_train_meta_sc_tagePredValid_2 = _RANDOM[8'h73][2];
        t1_train_meta_sc_tagePredValid_3 = _RANDOM[8'h73][3];
        t1_train_meta_sc_tagePredValid_4 = _RANDOM[8'h73][4];
        t1_train_meta_sc_tagePredValid_5 = _RANDOM[8'h73][5];
        t1_train_meta_sc_tagePredValid_6 = _RANDOM[8'h73][6];
        t1_train_meta_sc_tagePredValid_7 = _RANDOM[8'h73][7];
        t1_train_meta_sc_useScPred_0 = _RANDOM[8'h73][8];
        t1_train_meta_sc_useScPred_1 = _RANDOM[8'h73][9];
        t1_train_meta_sc_useScPred_2 = _RANDOM[8'h73][10];
        t1_train_meta_sc_useScPred_3 = _RANDOM[8'h73][11];
        t1_train_meta_sc_useScPred_4 = _RANDOM[8'h73][12];
        t1_train_meta_sc_useScPred_5 = _RANDOM[8'h73][13];
        t1_train_meta_sc_useScPred_6 = _RANDOM[8'h73][14];
        t1_train_meta_sc_useScPred_7 = _RANDOM[8'h73][15];
        t1_train_meta_sc_sumAboveThres_0 = _RANDOM[8'h73][16];
        t1_train_meta_sc_sumAboveThres_1 = _RANDOM[8'h73][17];
        t1_train_meta_sc_sumAboveThres_2 = _RANDOM[8'h73][18];
        t1_train_meta_sc_sumAboveThres_3 = _RANDOM[8'h73][19];
        t1_train_meta_sc_sumAboveThres_4 = _RANDOM[8'h73][20];
        t1_train_meta_sc_sumAboveThres_5 = _RANDOM[8'h73][21];
        t1_train_meta_sc_sumAboveThres_6 = _RANDOM[8'h73][22];
        t1_train_meta_sc_sumAboveThres_7 = _RANDOM[8'h73][23];
        t1_train_meta_sc_debug_scPathTakenVec_0 = _RANDOM[8'h73][24];
        t1_train_meta_sc_debug_scPathTakenVec_1 = _RANDOM[8'h73][25];
        t1_train_meta_sc_debug_scPathTakenVec_2 = _RANDOM[8'h73][26];
        t1_train_meta_sc_debug_scPathTakenVec_3 = _RANDOM[8'h73][27];
        t1_train_meta_sc_debug_scPathTakenVec_4 = _RANDOM[8'h73][28];
        t1_train_meta_sc_debug_scPathTakenVec_5 = _RANDOM[8'h73][29];
        t1_train_meta_sc_debug_scPathTakenVec_6 = _RANDOM[8'h73][30];
        t1_train_meta_sc_debug_scPathTakenVec_7 = _RANDOM[8'h73][31];
        t1_train_meta_sc_debug_scGlobalTakenVec_0 = _RANDOM[8'h74][0];
        t1_train_meta_sc_debug_scGlobalTakenVec_1 = _RANDOM[8'h74][1];
        t1_train_meta_sc_debug_scGlobalTakenVec_2 = _RANDOM[8'h74][2];
        t1_train_meta_sc_debug_scGlobalTakenVec_3 = _RANDOM[8'h74][3];
        t1_train_meta_sc_debug_scGlobalTakenVec_4 = _RANDOM[8'h74][4];
        t1_train_meta_sc_debug_scGlobalTakenVec_5 = _RANDOM[8'h74][5];
        t1_train_meta_sc_debug_scGlobalTakenVec_6 = _RANDOM[8'h74][6];
        t1_train_meta_sc_debug_scGlobalTakenVec_7 = _RANDOM[8'h74][7];
        t1_train_meta_sc_debug_scBWTakenVec_0 = _RANDOM[8'h74][8];
        t1_train_meta_sc_debug_scBWTakenVec_1 = _RANDOM[8'h74][9];
        t1_train_meta_sc_debug_scBWTakenVec_2 = _RANDOM[8'h74][10];
        t1_train_meta_sc_debug_scBWTakenVec_3 = _RANDOM[8'h74][11];
        t1_train_meta_sc_debug_scBWTakenVec_4 = _RANDOM[8'h74][12];
        t1_train_meta_sc_debug_scBWTakenVec_5 = _RANDOM[8'h74][13];
        t1_train_meta_sc_debug_scBWTakenVec_6 = _RANDOM[8'h74][14];
        t1_train_meta_sc_debug_scBWTakenVec_7 = _RANDOM[8'h74][15];
        t1_train_meta_sc_debug_scBiasTakenVec_0 = _RANDOM[8'h74][16];
        t1_train_meta_sc_debug_scBiasTakenVec_1 = _RANDOM[8'h74][17];
        t1_train_meta_sc_debug_scBiasTakenVec_2 = _RANDOM[8'h74][18];
        t1_train_meta_sc_debug_scBiasTakenVec_3 = _RANDOM[8'h74][19];
        t1_train_meta_sc_debug_scBiasTakenVec_4 = _RANDOM[8'h74][20];
        t1_train_meta_sc_debug_scBiasTakenVec_5 = _RANDOM[8'h74][21];
        t1_train_meta_sc_debug_scBiasTakenVec_6 = _RANDOM[8'h74][22];
        t1_train_meta_sc_debug_scBiasTakenVec_7 = _RANDOM[8'h74][23];
        t1_train_meta_sc_debug_predPathIdx_0 = _RANDOM[8'h74][30:24];
        t1_train_meta_sc_debug_predPathIdx_1 = {_RANDOM[8'h74][31], _RANDOM[8'h75][5:0]};
        t1_train_meta_sc_debug_predGlobalIdx_0 = _RANDOM[8'h75][12:6];
        t1_train_meta_sc_debug_predGlobalIdx_1 = _RANDOM[8'h75][19:13];
        t1_train_meta_sc_debug_predBWIdx_0 = _RANDOM[8'h75][26:20];
        t1_train_meta_sc_debug_predBWIdx_1 = {_RANDOM[8'h75][31:27], _RANDOM[8'h76][1:0]};
        t1_train_meta_sc_debug_predBiasIdx = _RANDOM[8'h76][8:2];
        t1_pathSetIdx_r_hist_1_foldedHist = _RANDOM[8'h9B][25:19];
        t1_pathSetIdx_r_1_hist_7_foldedHist = _RANDOM[8'hA4][9:3];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        scThreshold_0_value = 12'h2D0;
        scThreshold_1_value = 12'h2D0;
        scThreshold_2_value = 12'h2D0;
        scThreshold_3_value = 12'h2D0;
        scThreshold_4_value = 12'h2D0;
        scThreshold_5_value = 12'h2D0;
        scThreshold_6_value = 12'h2D0;
        scThreshold_7_value = 12'h2D0;
        resetDone = 1'h0;
        ghrStateReg = 2'h0;
        stage2Ghr_valid = 1'h0;
        stage2Ghr_ghr = 16'h0;
        stage2Ghr_bw = 8'h0;
        stage3Ghr_valid = 1'h0;
        stage3Ghr_ghr = 16'h0;
        stage3Ghr_bw = 8'h0;
        t1_fire = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ScTable pathTable_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (s0_fire),
    .io_req_bits_setIdx               (s0_pathIdx_0),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (_pathTable_0_io_resp_0_ctr_value),
    .io_resp_1_ctr_value              (_pathTable_0_io_resp_1_ctr_value),
    .io_resp_2_ctr_value              (_pathTable_0_io_resp_2_ctr_value),
    .io_resp_3_ctr_value              (_pathTable_0_io_resp_3_ctr_value),
    .io_resp_4_ctr_value              (_pathTable_0_io_resp_4_ctr_value),
    .io_resp_5_ctr_value              (_pathTable_0_io_resp_5_ctr_value),
    .io_resp_6_ctr_value              (_pathTable_0_io_resp_6_ctr_value),
    .io_resp_7_ctr_value              (_pathTable_0_io_resp_7_ctr_value),
    .io_update_valid                  (t1_writeValid),
    .io_update_setIdx                 (t1_pathSetIdx_0),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0              (t1_writePathWayMaskVec_0_0),
    .io_update_wayMask_1              (t1_writePathWayMaskVec_0_1),
    .io_update_wayMask_2              (t1_writePathWayMaskVec_0_2),
    .io_update_wayMask_3              (t1_writePathWayMaskVec_0_3),
    .io_update_wayMask_4              (t1_writePathWayMaskVec_0_4),
    .io_update_wayMask_5              (t1_writePathWayMaskVec_0_5),
    .io_update_wayMask_6              (t1_writePathWayMaskVec_0_6),
    .io_update_wayMask_7              (t1_writePathWayMaskVec_0_7),
    .io_update_entryVec_0_ctr_value   (newCtr_value),
    .io_update_entryVec_1_ctr_value   (newCtr_1_value),
    .io_update_entryVec_2_ctr_value   (newCtr_2_value),
    .io_update_entryVec_3_ctr_value   (newCtr_3_value),
    .io_update_entryVec_4_ctr_value   (newCtr_4_value),
    .io_update_entryVec_5_ctr_value   (newCtr_5_value),
    .io_update_entryVec_6_ctr_value   (newCtr_6_value),
    .io_update_entryVec_7_ctr_value   (newCtr_7_value),
    .io_resetDone                     (_pathTable_0_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_1_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_1_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_1_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_1_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_1_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_1_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_1_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_1_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_1_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_1_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_1_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_1_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_1_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_1_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_1_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_1_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_1_cgen)
  );
  ScTable pathTable_1 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (s0_fire),
    .io_req_bits_setIdx               (s0_pathIdx_1),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (_pathTable_1_io_resp_0_ctr_value),
    .io_resp_1_ctr_value              (_pathTable_1_io_resp_1_ctr_value),
    .io_resp_2_ctr_value              (_pathTable_1_io_resp_2_ctr_value),
    .io_resp_3_ctr_value              (_pathTable_1_io_resp_3_ctr_value),
    .io_resp_4_ctr_value              (_pathTable_1_io_resp_4_ctr_value),
    .io_resp_5_ctr_value              (_pathTable_1_io_resp_5_ctr_value),
    .io_resp_6_ctr_value              (_pathTable_1_io_resp_6_ctr_value),
    .io_resp_7_ctr_value              (_pathTable_1_io_resp_7_ctr_value),
    .io_update_valid                  (t1_writeValid),
    .io_update_setIdx                 (t1_pathSetIdx_1),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0              (t1_writePathWayMaskVec_1_0),
    .io_update_wayMask_1              (t1_writePathWayMaskVec_1_1),
    .io_update_wayMask_2              (t1_writePathWayMaskVec_1_2),
    .io_update_wayMask_3              (t1_writePathWayMaskVec_1_3),
    .io_update_wayMask_4              (t1_writePathWayMaskVec_1_4),
    .io_update_wayMask_5              (t1_writePathWayMaskVec_1_5),
    .io_update_wayMask_6              (t1_writePathWayMaskVec_1_6),
    .io_update_wayMask_7              (t1_writePathWayMaskVec_1_7),
    .io_update_entryVec_0_ctr_value   (newCtr_8_value),
    .io_update_entryVec_1_ctr_value   (newCtr_9_value),
    .io_update_entryVec_2_ctr_value   (newCtr_10_value),
    .io_update_entryVec_3_ctr_value   (newCtr_11_value),
    .io_update_entryVec_4_ctr_value   (newCtr_12_value),
    .io_update_entryVec_5_ctr_value   (newCtr_13_value),
    .io_update_entryVec_6_ctr_value   (newCtr_14_value),
    .io_update_entryVec_7_ctr_value   (newCtr_15_value),
    .io_resetDone                     (_pathTable_1_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_2_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_2_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_2_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_2_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_2_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_2_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_2_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_2_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_2_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_2_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_3_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_3_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_3_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_3_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_3_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_3_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_3_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_3_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_3_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_3_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_2_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_2_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_2_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_2_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_2_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_2_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_2_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_3_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_3_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_3_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_3_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_3_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_3_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_3_cgen)
  );
  ScTable globalTable_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (1'h0),
    .io_req_bits_setIdx               (s0_globalIdx_0),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (/* unused */),
    .io_resp_1_ctr_value              (/* unused */),
    .io_resp_2_ctr_value              (/* unused */),
    .io_resp_3_ctr_value              (/* unused */),
    .io_resp_4_ctr_value              (/* unused */),
    .io_resp_5_ctr_value              (/* unused */),
    .io_resp_6_ctr_value              (/* unused */),
    .io_resp_7_ctr_value              (/* unused */),
    .io_update_valid                  (1'h0),
    .io_update_setIdx                 (t1_globalSetIdx_0),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0
      (_t1_writeGlobalEntryWayMaskVec_T_15 & ~(|t1_branchesWayIdxVec_7)
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? ~(|t1_branchesWayIdxVec_6) | _GEN_337 | _GEN_329
            : _GEN_337 | _GEN_329)),
    .io_update_wayMask_1
      (_t1_writeGlobalEntryWayMaskVec_T_15 & _GEN_239
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? _GEN_233 | _GEN_338 | _GEN_330
            : _GEN_338 | _GEN_330)),
    .io_update_wayMask_2
      (_t1_writeGlobalEntryWayMaskVec_T_15 & _GEN_240
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? _GEN_234 | _GEN_339 | _GEN_331
            : _GEN_339 | _GEN_331)),
    .io_update_wayMask_3
      (_t1_writeGlobalEntryWayMaskVec_T_15 & _GEN_241
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? _GEN_235 | _GEN_340 | _GEN_332
            : _GEN_340 | _GEN_332)),
    .io_update_wayMask_4
      (_t1_writeGlobalEntryWayMaskVec_T_15 & _GEN_242
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? _GEN_236 | _GEN_341 | _GEN_333
            : _GEN_341 | _GEN_333)),
    .io_update_wayMask_5
      (_t1_writeGlobalEntryWayMaskVec_T_15 & _GEN_243
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? _GEN_237 | _GEN_342 | _GEN_334
            : _GEN_342 | _GEN_334)),
    .io_update_wayMask_6
      (_t1_writeGlobalEntryWayMaskVec_T_15 & _GEN_244
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? _GEN_238 | _GEN_343 | _GEN_335
            : _GEN_343 | _GEN_335)),
    .io_update_wayMask_7
      (_t1_writeGlobalEntryWayMaskVec_T_15 & (&t1_branchesWayIdxVec_7)
       | (_t1_writeGlobalEntryWayMaskVec_T_13
            ? (&t1_branchesWayIdxVec_6) | _GEN_344 | _GEN_336
            : _GEN_344 | _GEN_336)),
    .io_update_entryVec_0_ctr_value   (newCtr_16_value),
    .io_update_entryVec_1_ctr_value   (newCtr_17_value),
    .io_update_entryVec_2_ctr_value   (newCtr_18_value),
    .io_update_entryVec_3_ctr_value   (newCtr_19_value),
    .io_update_entryVec_4_ctr_value   (newCtr_20_value),
    .io_update_entryVec_5_ctr_value   (newCtr_21_value),
    .io_update_entryVec_6_ctr_value   (newCtr_22_value),
    .io_update_entryVec_7_ctr_value   (newCtr_23_value),
    .io_resetDone                     (_globalTable_0_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_4_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_4_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_4_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_4_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_4_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_4_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_4_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_4_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_4_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_4_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_5_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_5_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_5_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_5_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_5_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_5_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_5_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_5_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_5_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_5_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_4_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_4_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_4_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_4_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_4_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_4_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_4_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_5_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_5_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_5_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_5_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_5_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_5_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_5_cgen)
  );
  ScTable globalTable_1 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (1'h0),
    .io_req_bits_setIdx               (s0_globalIdx_1),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (/* unused */),
    .io_resp_1_ctr_value              (/* unused */),
    .io_resp_2_ctr_value              (/* unused */),
    .io_resp_3_ctr_value              (/* unused */),
    .io_resp_4_ctr_value              (/* unused */),
    .io_resp_5_ctr_value              (/* unused */),
    .io_resp_6_ctr_value              (/* unused */),
    .io_resp_7_ctr_value              (/* unused */),
    .io_update_valid                  (1'h0),
    .io_update_setIdx                 (t1_globalSetIdx_1),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0
      (_t1_writeGlobalEntryWayMaskVec_T_31 & ~(|t1_branchesWayIdxVec_7)
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? ~(|t1_branchesWayIdxVec_6) | _GEN_387 | _GEN_379
            : _GEN_387 | _GEN_379)),
    .io_update_wayMask_1
      (_t1_writeGlobalEntryWayMaskVec_T_31 & _GEN_239
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? _GEN_233 | _GEN_388 | _GEN_380
            : _GEN_388 | _GEN_380)),
    .io_update_wayMask_2
      (_t1_writeGlobalEntryWayMaskVec_T_31 & _GEN_240
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? _GEN_234 | _GEN_389 | _GEN_381
            : _GEN_389 | _GEN_381)),
    .io_update_wayMask_3
      (_t1_writeGlobalEntryWayMaskVec_T_31 & _GEN_241
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? _GEN_235 | _GEN_390 | _GEN_382
            : _GEN_390 | _GEN_382)),
    .io_update_wayMask_4
      (_t1_writeGlobalEntryWayMaskVec_T_31 & _GEN_242
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? _GEN_236 | _GEN_391 | _GEN_383
            : _GEN_391 | _GEN_383)),
    .io_update_wayMask_5
      (_t1_writeGlobalEntryWayMaskVec_T_31 & _GEN_243
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? _GEN_237 | _GEN_392 | _GEN_384
            : _GEN_392 | _GEN_384)),
    .io_update_wayMask_6
      (_t1_writeGlobalEntryWayMaskVec_T_31 & _GEN_244
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? _GEN_238 | _GEN_393 | _GEN_385
            : _GEN_393 | _GEN_385)),
    .io_update_wayMask_7
      (_t1_writeGlobalEntryWayMaskVec_T_31 & (&t1_branchesWayIdxVec_7)
       | (_t1_writeGlobalEntryWayMaskVec_T_29
            ? (&t1_branchesWayIdxVec_6) | _GEN_394 | _GEN_386
            : _GEN_394 | _GEN_386)),
    .io_update_entryVec_0_ctr_value   (newCtr_24_value),
    .io_update_entryVec_1_ctr_value   (newCtr_25_value),
    .io_update_entryVec_2_ctr_value   (newCtr_26_value),
    .io_update_entryVec_3_ctr_value   (newCtr_27_value),
    .io_update_entryVec_4_ctr_value   (newCtr_28_value),
    .io_update_entryVec_5_ctr_value   (newCtr_29_value),
    .io_update_entryVec_6_ctr_value   (newCtr_30_value),
    .io_update_entryVec_7_ctr_value   (newCtr_31_value),
    .io_resetDone                     (_globalTable_1_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_6_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_6_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_6_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_6_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_6_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_6_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_6_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_6_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_6_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_6_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_7_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_7_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_7_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_7_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_7_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_7_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_7_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_7_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_7_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_7_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_6_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_6_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_6_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_6_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_6_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_6_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_6_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_7_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_7_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_7_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_7_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_7_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_7_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_7_cgen)
  );
  ScTable bwTable_0 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (1'h0),
    .io_req_bits_setIdx               (s0_bwIdx_0),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (/* unused */),
    .io_resp_1_ctr_value              (/* unused */),
    .io_resp_2_ctr_value              (/* unused */),
    .io_resp_3_ctr_value              (/* unused */),
    .io_resp_4_ctr_value              (/* unused */),
    .io_resp_5_ctr_value              (/* unused */),
    .io_resp_6_ctr_value              (/* unused */),
    .io_resp_7_ctr_value              (/* unused */),
    .io_update_valid                  (1'h0),
    .io_update_setIdx
      ({t1_train_startPc_addr[10:8],
        t1_train_startPc_addr[7:4] ^ t1_train_meta_sc_scCommonHR_bw[3:0]}),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0
      (_t1_writeBWEntryWayMaskVec_T_15 & ~(|t1_branchesWayIdxVec_7)
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? ~(|t1_branchesWayIdxVec_6) | _GEN_437 | _GEN_429
            : _GEN_437 | _GEN_429)),
    .io_update_wayMask_1
      (_t1_writeBWEntryWayMaskVec_T_15 & _GEN_239
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? _GEN_233 | _GEN_438 | _GEN_430
            : _GEN_438 | _GEN_430)),
    .io_update_wayMask_2
      (_t1_writeBWEntryWayMaskVec_T_15 & _GEN_240
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? _GEN_234 | _GEN_439 | _GEN_431
            : _GEN_439 | _GEN_431)),
    .io_update_wayMask_3
      (_t1_writeBWEntryWayMaskVec_T_15 & _GEN_241
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? _GEN_235 | _GEN_440 | _GEN_432
            : _GEN_440 | _GEN_432)),
    .io_update_wayMask_4
      (_t1_writeBWEntryWayMaskVec_T_15 & _GEN_242
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? _GEN_236 | _GEN_441 | _GEN_433
            : _GEN_441 | _GEN_433)),
    .io_update_wayMask_5
      (_t1_writeBWEntryWayMaskVec_T_15 & _GEN_243
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? _GEN_237 | _GEN_442 | _GEN_434
            : _GEN_442 | _GEN_434)),
    .io_update_wayMask_6
      (_t1_writeBWEntryWayMaskVec_T_15 & _GEN_244
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? _GEN_238 | _GEN_443 | _GEN_435
            : _GEN_443 | _GEN_435)),
    .io_update_wayMask_7
      (_t1_writeBWEntryWayMaskVec_T_15 & (&t1_branchesWayIdxVec_7)
       | (_t1_writeBWEntryWayMaskVec_T_13
            ? (&t1_branchesWayIdxVec_6) | _GEN_444 | _GEN_436
            : _GEN_444 | _GEN_436)),
    .io_update_entryVec_0_ctr_value   (newCtr_32_value),
    .io_update_entryVec_1_ctr_value   (newCtr_33_value),
    .io_update_entryVec_2_ctr_value   (newCtr_34_value),
    .io_update_entryVec_3_ctr_value   (newCtr_35_value),
    .io_update_entryVec_4_ctr_value   (newCtr_36_value),
    .io_update_entryVec_5_ctr_value   (newCtr_37_value),
    .io_update_entryVec_6_ctr_value   (newCtr_38_value),
    .io_update_entryVec_7_ctr_value   (newCtr_39_value),
    .io_resetDone                     (_bwTable_0_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_8_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_8_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_8_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_8_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_8_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_8_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_8_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_8_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_8_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_8_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_9_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_9_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_9_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_9_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_9_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_9_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_9_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_9_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_9_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_9_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_8_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_8_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_8_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_8_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_8_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_8_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_8_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_9_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_9_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_9_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_9_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_9_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_9_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_9_cgen)
  );
  ScTable bwTable_1 (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (1'h0),
    .io_req_bits_setIdx               (s0_bwIdx_1),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (/* unused */),
    .io_resp_1_ctr_value              (/* unused */),
    .io_resp_2_ctr_value              (/* unused */),
    .io_resp_3_ctr_value              (/* unused */),
    .io_resp_4_ctr_value              (/* unused */),
    .io_resp_5_ctr_value              (/* unused */),
    .io_resp_6_ctr_value              (/* unused */),
    .io_resp_7_ctr_value              (/* unused */),
    .io_update_valid                  (1'h0),
    .io_update_setIdx
      (t1_train_startPc_addr[10:4]
       ^ {t1_train_meta_sc_scCommonHR_bw[6:1],
          t1_train_meta_sc_scCommonHR_bw[0] ^ t1_train_meta_sc_scCommonHR_bw[7]}),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0
      (_t1_writeBWEntryWayMaskVec_T_31 & ~(|t1_branchesWayIdxVec_7)
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? ~(|t1_branchesWayIdxVec_6) | _GEN_487 | _GEN_479
            : _GEN_487 | _GEN_479)),
    .io_update_wayMask_1
      (_t1_writeBWEntryWayMaskVec_T_31 & _GEN_239
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? _GEN_233 | _GEN_488 | _GEN_480
            : _GEN_488 | _GEN_480)),
    .io_update_wayMask_2
      (_t1_writeBWEntryWayMaskVec_T_31 & _GEN_240
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? _GEN_234 | _GEN_489 | _GEN_481
            : _GEN_489 | _GEN_481)),
    .io_update_wayMask_3
      (_t1_writeBWEntryWayMaskVec_T_31 & _GEN_241
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? _GEN_235 | _GEN_490 | _GEN_482
            : _GEN_490 | _GEN_482)),
    .io_update_wayMask_4
      (_t1_writeBWEntryWayMaskVec_T_31 & _GEN_242
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? _GEN_236 | _GEN_491 | _GEN_483
            : _GEN_491 | _GEN_483)),
    .io_update_wayMask_5
      (_t1_writeBWEntryWayMaskVec_T_31 & _GEN_243
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? _GEN_237 | _GEN_492 | _GEN_484
            : _GEN_492 | _GEN_484)),
    .io_update_wayMask_6
      (_t1_writeBWEntryWayMaskVec_T_31 & _GEN_244
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? _GEN_238 | _GEN_493 | _GEN_485
            : _GEN_493 | _GEN_485)),
    .io_update_wayMask_7
      (_t1_writeBWEntryWayMaskVec_T_31 & (&t1_branchesWayIdxVec_7)
       | (_t1_writeBWEntryWayMaskVec_T_29
            ? (&t1_branchesWayIdxVec_6) | _GEN_494 | _GEN_486
            : _GEN_494 | _GEN_486)),
    .io_update_entryVec_0_ctr_value   (newCtr_40_value),
    .io_update_entryVec_1_ctr_value   (newCtr_41_value),
    .io_update_entryVec_2_ctr_value   (newCtr_42_value),
    .io_update_entryVec_3_ctr_value   (newCtr_43_value),
    .io_update_entryVec_4_ctr_value   (newCtr_44_value),
    .io_update_entryVec_5_ctr_value   (newCtr_45_value),
    .io_update_entryVec_6_ctr_value   (newCtr_46_value),
    .io_update_entryVec_7_ctr_value   (newCtr_47_value),
    .io_resetDone                     (_bwTable_1_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_10_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_10_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_10_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_10_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_10_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_10_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_10_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_10_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_10_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_10_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_11_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_11_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_11_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_11_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_11_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_11_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_11_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_11_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_11_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_11_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_10_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_10_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_10_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_10_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_10_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_10_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_10_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_11_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_11_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_11_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_11_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_11_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_11_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_11_cgen)
  );
  ScTable_6 biasTable (
    .clock                            (clock),
    .reset                            (reset),
    .io_req_valid                     (s0_fire),
    .io_req_bits_setIdx               (io_startPc_addr[10:4]),
    .io_req_bits_bankMask             (s0_bankMask),
    .io_resp_0_ctr_value              (_biasTable_io_resp_0_ctr_value),
    .io_resp_1_ctr_value              (_biasTable_io_resp_1_ctr_value),
    .io_resp_2_ctr_value              (_biasTable_io_resp_2_ctr_value),
    .io_resp_3_ctr_value              (_biasTable_io_resp_3_ctr_value),
    .io_resp_4_ctr_value              (_biasTable_io_resp_4_ctr_value),
    .io_resp_5_ctr_value              (_biasTable_io_resp_5_ctr_value),
    .io_resp_6_ctr_value              (_biasTable_io_resp_6_ctr_value),
    .io_resp_7_ctr_value              (_biasTable_io_resp_7_ctr_value),
    .io_resp_8_ctr_value              (_biasTable_io_resp_8_ctr_value),
    .io_resp_9_ctr_value              (_biasTable_io_resp_9_ctr_value),
    .io_resp_10_ctr_value             (_biasTable_io_resp_10_ctr_value),
    .io_resp_11_ctr_value             (_biasTable_io_resp_11_ctr_value),
    .io_resp_12_ctr_value             (_biasTable_io_resp_12_ctr_value),
    .io_resp_13_ctr_value             (_biasTable_io_resp_13_ctr_value),
    .io_resp_14_ctr_value             (_biasTable_io_resp_14_ctr_value),
    .io_resp_15_ctr_value             (_biasTable_io_resp_15_ctr_value),
    .io_resp_16_ctr_value             (_biasTable_io_resp_16_ctr_value),
    .io_resp_17_ctr_value             (_biasTable_io_resp_17_ctr_value),
    .io_resp_18_ctr_value             (_biasTable_io_resp_18_ctr_value),
    .io_resp_19_ctr_value             (_biasTable_io_resp_19_ctr_value),
    .io_resp_20_ctr_value             (_biasTable_io_resp_20_ctr_value),
    .io_resp_21_ctr_value             (_biasTable_io_resp_21_ctr_value),
    .io_resp_22_ctr_value             (_biasTable_io_resp_22_ctr_value),
    .io_resp_23_ctr_value             (_biasTable_io_resp_23_ctr_value),
    .io_resp_24_ctr_value             (_biasTable_io_resp_24_ctr_value),
    .io_resp_25_ctr_value             (_biasTable_io_resp_25_ctr_value),
    .io_resp_26_ctr_value             (_biasTable_io_resp_26_ctr_value),
    .io_resp_27_ctr_value             (_biasTable_io_resp_27_ctr_value),
    .io_resp_28_ctr_value             (_biasTable_io_resp_28_ctr_value),
    .io_resp_29_ctr_value             (_biasTable_io_resp_29_ctr_value),
    .io_resp_30_ctr_value             (_biasTable_io_resp_30_ctr_value),
    .io_resp_31_ctr_value             (_biasTable_io_resp_31_ctr_value),
    .io_update_valid                  (t1_writeValid),
    .io_update_setIdx                 (t1_train_startPc_addr[10:4]),
    .io_update_bankMask               (t1_bankMask),
    .io_update_wayMask_0
      (_GEN_697 & ~(|biasWayIdx_7)
       | (_GEN_696 ? ~(|biasWayIdx_6) | _GEN_664 | _GEN_631 : _GEN_664 | _GEN_631)),
    .io_update_wayMask_1
      (_GEN_697 & biasWayIdx_7 == 5'h1
       | (_GEN_696 ? biasWayIdx_6 == 5'h1 | _GEN_665 | _GEN_632 : _GEN_665 | _GEN_632)),
    .io_update_wayMask_2
      (_GEN_697 & biasWayIdx_7 == 5'h2
       | (_GEN_696 ? biasWayIdx_6 == 5'h2 | _GEN_666 | _GEN_633 : _GEN_666 | _GEN_633)),
    .io_update_wayMask_3
      (_GEN_697 & biasWayIdx_7 == 5'h3
       | (_GEN_696 ? biasWayIdx_6 == 5'h3 | _GEN_667 | _GEN_634 : _GEN_667 | _GEN_634)),
    .io_update_wayMask_4
      (_GEN_697 & biasWayIdx_7 == 5'h4
       | (_GEN_696 ? biasWayIdx_6 == 5'h4 | _GEN_668 | _GEN_635 : _GEN_668 | _GEN_635)),
    .io_update_wayMask_5
      (_GEN_697 & biasWayIdx_7 == 5'h5
       | (_GEN_696 ? biasWayIdx_6 == 5'h5 | _GEN_669 | _GEN_636 : _GEN_669 | _GEN_636)),
    .io_update_wayMask_6
      (_GEN_697 & biasWayIdx_7 == 5'h6
       | (_GEN_696 ? biasWayIdx_6 == 5'h6 | _GEN_670 | _GEN_637 : _GEN_670 | _GEN_637)),
    .io_update_wayMask_7
      (_GEN_697 & biasWayIdx_7 == 5'h7
       | (_GEN_696 ? biasWayIdx_6 == 5'h7 | _GEN_671 | _GEN_638 : _GEN_671 | _GEN_638)),
    .io_update_wayMask_8
      (_GEN_697 & biasWayIdx_7 == 5'h8
       | (_GEN_696 ? biasWayIdx_6 == 5'h8 | _GEN_672 | _GEN_639 : _GEN_672 | _GEN_639)),
    .io_update_wayMask_9
      (_GEN_697 & biasWayIdx_7 == 5'h9
       | (_GEN_696 ? biasWayIdx_6 == 5'h9 | _GEN_673 | _GEN_640 : _GEN_673 | _GEN_640)),
    .io_update_wayMask_10
      (_GEN_697 & biasWayIdx_7 == 5'hA
       | (_GEN_696 ? biasWayIdx_6 == 5'hA | _GEN_674 | _GEN_641 : _GEN_674 | _GEN_641)),
    .io_update_wayMask_11
      (_GEN_697 & biasWayIdx_7 == 5'hB
       | (_GEN_696 ? biasWayIdx_6 == 5'hB | _GEN_675 | _GEN_642 : _GEN_675 | _GEN_642)),
    .io_update_wayMask_12
      (_GEN_697 & biasWayIdx_7 == 5'hC
       | (_GEN_696 ? biasWayIdx_6 == 5'hC | _GEN_676 | _GEN_643 : _GEN_676 | _GEN_643)),
    .io_update_wayMask_13
      (_GEN_697 & biasWayIdx_7 == 5'hD
       | (_GEN_696 ? biasWayIdx_6 == 5'hD | _GEN_677 | _GEN_644 : _GEN_677 | _GEN_644)),
    .io_update_wayMask_14
      (_GEN_697 & biasWayIdx_7 == 5'hE
       | (_GEN_696 ? biasWayIdx_6 == 5'hE | _GEN_678 | _GEN_645 : _GEN_678 | _GEN_645)),
    .io_update_wayMask_15
      (_GEN_697 & biasWayIdx_7 == 5'hF
       | (_GEN_696 ? biasWayIdx_6 == 5'hF | _GEN_679 | _GEN_646 : _GEN_679 | _GEN_646)),
    .io_update_wayMask_16
      (_GEN_697 & biasWayIdx_7 == 5'h10
       | (_GEN_696 ? biasWayIdx_6 == 5'h10 | _GEN_680 | _GEN_647 : _GEN_680 | _GEN_647)),
    .io_update_wayMask_17
      (_GEN_697 & biasWayIdx_7 == 5'h11
       | (_GEN_696 ? biasWayIdx_6 == 5'h11 | _GEN_681 | _GEN_648 : _GEN_681 | _GEN_648)),
    .io_update_wayMask_18
      (_GEN_697 & biasWayIdx_7 == 5'h12
       | (_GEN_696 ? biasWayIdx_6 == 5'h12 | _GEN_682 | _GEN_649 : _GEN_682 | _GEN_649)),
    .io_update_wayMask_19
      (_GEN_697 & biasWayIdx_7 == 5'h13
       | (_GEN_696 ? biasWayIdx_6 == 5'h13 | _GEN_683 | _GEN_650 : _GEN_683 | _GEN_650)),
    .io_update_wayMask_20
      (_GEN_697 & biasWayIdx_7 == 5'h14
       | (_GEN_696 ? biasWayIdx_6 == 5'h14 | _GEN_684 | _GEN_651 : _GEN_684 | _GEN_651)),
    .io_update_wayMask_21
      (_GEN_697 & biasWayIdx_7 == 5'h15
       | (_GEN_696 ? biasWayIdx_6 == 5'h15 | _GEN_685 | _GEN_652 : _GEN_685 | _GEN_652)),
    .io_update_wayMask_22
      (_GEN_697 & biasWayIdx_7 == 5'h16
       | (_GEN_696 ? biasWayIdx_6 == 5'h16 | _GEN_686 | _GEN_653 : _GEN_686 | _GEN_653)),
    .io_update_wayMask_23
      (_GEN_697 & biasWayIdx_7 == 5'h17
       | (_GEN_696 ? biasWayIdx_6 == 5'h17 | _GEN_687 | _GEN_654 : _GEN_687 | _GEN_654)),
    .io_update_wayMask_24
      (_GEN_697 & biasWayIdx_7 == 5'h18
       | (_GEN_696 ? biasWayIdx_6 == 5'h18 | _GEN_688 | _GEN_655 : _GEN_688 | _GEN_655)),
    .io_update_wayMask_25
      (_GEN_697 & biasWayIdx_7 == 5'h19
       | (_GEN_696 ? biasWayIdx_6 == 5'h19 | _GEN_689 | _GEN_656 : _GEN_689 | _GEN_656)),
    .io_update_wayMask_26
      (_GEN_697 & biasWayIdx_7 == 5'h1A
       | (_GEN_696 ? biasWayIdx_6 == 5'h1A | _GEN_690 | _GEN_657 : _GEN_690 | _GEN_657)),
    .io_update_wayMask_27
      (_GEN_697 & biasWayIdx_7 == 5'h1B
       | (_GEN_696 ? biasWayIdx_6 == 5'h1B | _GEN_691 | _GEN_658 : _GEN_691 | _GEN_658)),
    .io_update_wayMask_28
      (_GEN_697 & biasWayIdx_7 == 5'h1C
       | (_GEN_696 ? biasWayIdx_6 == 5'h1C | _GEN_692 | _GEN_659 : _GEN_692 | _GEN_659)),
    .io_update_wayMask_29
      (_GEN_697 & biasWayIdx_7 == 5'h1D
       | (_GEN_696 ? biasWayIdx_6 == 5'h1D | _GEN_693 | _GEN_660 : _GEN_693 | _GEN_660)),
    .io_update_wayMask_30
      (_GEN_697 & biasWayIdx_7 == 5'h1E
       | (_GEN_696 ? biasWayIdx_6 == 5'h1E | _GEN_694 | _GEN_661 : _GEN_694 | _GEN_661)),
    .io_update_wayMask_31
      (_GEN_697 & (&biasWayIdx_7)
       | (_GEN_696 ? (&biasWayIdx_6) | _GEN_695 | _GEN_662 : _GEN_695 | _GEN_662)),
    .io_update_entryVec_0_ctr_value   (newCtr_48_value),
    .io_update_entryVec_1_ctr_value   (newCtr_49_value),
    .io_update_entryVec_2_ctr_value   (newCtr_50_value),
    .io_update_entryVec_3_ctr_value   (newCtr_51_value),
    .io_update_entryVec_4_ctr_value   (newCtr_52_value),
    .io_update_entryVec_5_ctr_value   (newCtr_53_value),
    .io_update_entryVec_6_ctr_value   (newCtr_54_value),
    .io_update_entryVec_7_ctr_value   (newCtr_55_value),
    .io_update_entryVec_8_ctr_value   (newCtr_56_value),
    .io_update_entryVec_9_ctr_value   (newCtr_57_value),
    .io_update_entryVec_10_ctr_value  (newCtr_58_value),
    .io_update_entryVec_11_ctr_value  (newCtr_59_value),
    .io_update_entryVec_12_ctr_value  (newCtr_60_value),
    .io_update_entryVec_13_ctr_value  (newCtr_61_value),
    .io_update_entryVec_14_ctr_value  (newCtr_62_value),
    .io_update_entryVec_15_ctr_value  (newCtr_63_value),
    .io_update_entryVec_16_ctr_value  (newCtr_64_value),
    .io_update_entryVec_17_ctr_value  (newCtr_65_value),
    .io_update_entryVec_18_ctr_value  (newCtr_66_value),
    .io_update_entryVec_19_ctr_value  (newCtr_67_value),
    .io_update_entryVec_20_ctr_value  (newCtr_68_value),
    .io_update_entryVec_21_ctr_value  (newCtr_69_value),
    .io_update_entryVec_22_ctr_value  (newCtr_70_value),
    .io_update_entryVec_23_ctr_value  (newCtr_71_value),
    .io_update_entryVec_24_ctr_value  (newCtr_72_value),
    .io_update_entryVec_25_ctr_value  (newCtr_73_value),
    .io_update_entryVec_26_ctr_value  (newCtr_74_value),
    .io_update_entryVec_27_ctr_value  (newCtr_75_value),
    .io_update_entryVec_28_ctr_value  (newCtr_76_value),
    .io_update_entryVec_29_ctr_value  (newCtr_77_value),
    .io_update_entryVec_30_ctr_value  (newCtr_78_value),
    .io_update_entryVec_31_ctr_value  (newCtr_79_value),
    .io_resetDone                     (_biasTable_io_resetDone),
    .boreChildrenBd_bore_addr         (boreChildrenBd_bore_12_addr),
    .boreChildrenBd_bore_addr_rd      (boreChildrenBd_bore_12_addr_rd),
    .boreChildrenBd_bore_wdata        (boreChildrenBd_bore_12_wdata),
    .boreChildrenBd_bore_wmask        (boreChildrenBd_bore_12_wmask),
    .boreChildrenBd_bore_re           (boreChildrenBd_bore_12_re),
    .boreChildrenBd_bore_we           (boreChildrenBd_bore_12_we),
    .boreChildrenBd_bore_rdata        (boreChildrenBd_bore_12_rdata),
    .boreChildrenBd_bore_ack          (boreChildrenBd_bore_12_ack),
    .boreChildrenBd_bore_selectedOH   (boreChildrenBd_bore_12_selectedOH),
    .boreChildrenBd_bore_array        (boreChildrenBd_bore_12_array),
    .boreChildrenBd_bore_1_addr       (boreChildrenBd_bore_13_addr),
    .boreChildrenBd_bore_1_addr_rd    (boreChildrenBd_bore_13_addr_rd),
    .boreChildrenBd_bore_1_wdata      (boreChildrenBd_bore_13_wdata),
    .boreChildrenBd_bore_1_wmask      (boreChildrenBd_bore_13_wmask),
    .boreChildrenBd_bore_1_re         (boreChildrenBd_bore_13_re),
    .boreChildrenBd_bore_1_we         (boreChildrenBd_bore_13_we),
    .boreChildrenBd_bore_1_rdata      (boreChildrenBd_bore_13_rdata),
    .boreChildrenBd_bore_1_ack        (boreChildrenBd_bore_13_ack),
    .boreChildrenBd_bore_1_selectedOH (boreChildrenBd_bore_13_selectedOH),
    .boreChildrenBd_bore_1_array      (boreChildrenBd_bore_13_array),
    .sigFromSrams_bore_ram_hold       (sigFromSrams_bore_12_ram_hold),
    .sigFromSrams_bore_ram_bypass     (sigFromSrams_bore_12_ram_bypass),
    .sigFromSrams_bore_ram_bp_clken   (sigFromSrams_bore_12_ram_bp_clken),
    .sigFromSrams_bore_ram_aux_clk    (sigFromSrams_bore_12_ram_aux_clk),
    .sigFromSrams_bore_ram_aux_ckbp   (sigFromSrams_bore_12_ram_aux_ckbp),
    .sigFromSrams_bore_ram_mcp_hold   (sigFromSrams_bore_12_ram_mcp_hold),
    .sigFromSrams_bore_cgen           (sigFromSrams_bore_12_cgen),
    .sigFromSrams_bore_1_ram_hold     (sigFromSrams_bore_13_ram_hold),
    .sigFromSrams_bore_1_ram_bypass   (sigFromSrams_bore_13_ram_bypass),
    .sigFromSrams_bore_1_ram_bp_clken (sigFromSrams_bore_13_ram_bp_clken),
    .sigFromSrams_bore_1_ram_aux_clk  (sigFromSrams_bore_13_ram_aux_clk),
    .sigFromSrams_bore_1_ram_aux_ckbp (sigFromSrams_bore_13_ram_aux_ckbp),
    .sigFromSrams_bore_1_ram_mcp_hold (sigFromSrams_bore_13_ram_mcp_hold),
    .sigFromSrams_bore_1_cgen         (sigFromSrams_bore_13_cgen)
  );
  assign io_resetDone = resetDone;
  assign io_scTakenMask_0 = s2_scPred_0;
  assign io_scTakenMask_1 = s2_scPred_1;
  assign io_scTakenMask_2 = s2_scPred_2;
  assign io_scTakenMask_3 = s2_scPred_3;
  assign io_scTakenMask_4 = s2_scPred_4;
  assign io_scTakenMask_5 = s2_scPred_5;
  assign io_scTakenMask_6 = s2_scPred_6;
  assign io_scTakenMask_7 = s2_scPred_7;
  assign io_scUsed_0 = s2_useScPred_0;
  assign io_scUsed_1 = s2_useScPred_1;
  assign io_scUsed_2 = s2_useScPred_2;
  assign io_scUsed_3 = s2_useScPred_3;
  assign io_scUsed_4 = s2_useScPred_4;
  assign io_scUsed_5 = s2_useScPred_5;
  assign io_scUsed_6 = s2_useScPred_6;
  assign io_scUsed_7 = s2_useScPred_7;
  assign io_meta_scPathResp_0_0 = r;
  assign io_meta_scPathResp_0_1 = r_1;
  assign io_meta_scPathResp_0_2 = r_2;
  assign io_meta_scPathResp_0_3 = r_3;
  assign io_meta_scPathResp_0_4 = r_4;
  assign io_meta_scPathResp_0_5 = r_5;
  assign io_meta_scPathResp_0_6 = r_6;
  assign io_meta_scPathResp_0_7 = r_7;
  assign io_meta_scPathResp_1_0 = r_8;
  assign io_meta_scPathResp_1_1 = r_9;
  assign io_meta_scPathResp_1_2 = r_10;
  assign io_meta_scPathResp_1_3 = r_11;
  assign io_meta_scPathResp_1_4 = r_12;
  assign io_meta_scPathResp_1_5 = r_13;
  assign io_meta_scPathResp_1_6 = r_14;
  assign io_meta_scPathResp_1_7 = r_15;
  assign io_meta_scBiasResp_0 = r_48;
  assign io_meta_scBiasResp_1 = r_49;
  assign io_meta_scBiasResp_2 = r_50;
  assign io_meta_scBiasResp_3 = r_51;
  assign io_meta_scBiasResp_4 = r_52;
  assign io_meta_scBiasResp_5 = r_53;
  assign io_meta_scBiasResp_6 = r_54;
  assign io_meta_scBiasResp_7 = r_55;
  assign io_meta_scBiasResp_8 = r_56;
  assign io_meta_scBiasResp_9 = r_57;
  assign io_meta_scBiasResp_10 = r_58;
  assign io_meta_scBiasResp_11 = r_59;
  assign io_meta_scBiasResp_12 = r_60;
  assign io_meta_scBiasResp_13 = r_61;
  assign io_meta_scBiasResp_14 = r_62;
  assign io_meta_scBiasResp_15 = r_63;
  assign io_meta_scBiasResp_16 = r_64;
  assign io_meta_scBiasResp_17 = r_65;
  assign io_meta_scBiasResp_18 = r_66;
  assign io_meta_scBiasResp_19 = r_67;
  assign io_meta_scBiasResp_20 = r_68;
  assign io_meta_scBiasResp_21 = r_69;
  assign io_meta_scBiasResp_22 = r_70;
  assign io_meta_scBiasResp_23 = r_71;
  assign io_meta_scBiasResp_24 = r_72;
  assign io_meta_scBiasResp_25 = r_73;
  assign io_meta_scBiasResp_26 = r_74;
  assign io_meta_scBiasResp_27 = r_75;
  assign io_meta_scBiasResp_28 = r_76;
  assign io_meta_scBiasResp_29 = r_77;
  assign io_meta_scBiasResp_30 = r_78;
  assign io_meta_scBiasResp_31 = r_79;
  assign io_meta_scBiasLowerBits_0 = r_80_0;
  assign io_meta_scBiasLowerBits_1 = r_80_1;
  assign io_meta_scBiasLowerBits_2 = r_80_2;
  assign io_meta_scBiasLowerBits_3 = r_80_3;
  assign io_meta_scBiasLowerBits_4 = r_80_4;
  assign io_meta_scBiasLowerBits_5 = r_80_5;
  assign io_meta_scBiasLowerBits_6 = r_80_6;
  assign io_meta_scBiasLowerBits_7 = r_80_7;
  assign io_meta_scCommonHR_valid = io_meta_scCommonHR_r_valid;
  assign io_meta_scCommonHR_ghr = io_meta_scCommonHR_r_ghr;
  assign io_meta_scCommonHR_bw = io_meta_scCommonHR_r_bw;
  assign io_meta_scPred_0 = r_81_0;
  assign io_meta_scPred_1 = r_81_1;
  assign io_meta_scPred_2 = r_81_2;
  assign io_meta_scPred_3 = r_81_3;
  assign io_meta_scPred_4 = r_81_4;
  assign io_meta_scPred_5 = r_81_5;
  assign io_meta_scPred_6 = r_81_6;
  assign io_meta_scPred_7 = r_81_7;
  assign io_meta_tagePred_0 = r_82_0;
  assign io_meta_tagePred_1 = r_82_1;
  assign io_meta_tagePred_2 = r_82_2;
  assign io_meta_tagePred_3 = r_82_3;
  assign io_meta_tagePred_4 = r_82_4;
  assign io_meta_tagePred_5 = r_82_5;
  assign io_meta_tagePred_6 = r_82_6;
  assign io_meta_tagePred_7 = r_82_7;
  assign io_meta_tagePredValid_0 = r_83_0;
  assign io_meta_tagePredValid_1 = r_83_1;
  assign io_meta_tagePredValid_2 = r_83_2;
  assign io_meta_tagePredValid_3 = r_83_3;
  assign io_meta_tagePredValid_4 = r_83_4;
  assign io_meta_tagePredValid_5 = r_83_5;
  assign io_meta_tagePredValid_6 = r_83_6;
  assign io_meta_tagePredValid_7 = r_83_7;
  assign io_meta_useScPred_0 = r_84_0;
  assign io_meta_useScPred_1 = r_84_1;
  assign io_meta_useScPred_2 = r_84_2;
  assign io_meta_useScPred_3 = r_84_3;
  assign io_meta_useScPred_4 = r_84_4;
  assign io_meta_useScPred_5 = r_84_5;
  assign io_meta_useScPred_6 = r_84_6;
  assign io_meta_useScPred_7 = r_84_7;
  assign io_meta_sumAboveThres_0 = r_85_0;
  assign io_meta_sumAboveThres_1 = r_85_1;
  assign io_meta_sumAboveThres_2 = r_85_2;
  assign io_meta_sumAboveThres_3 = r_85_3;
  assign io_meta_sumAboveThres_4 = r_85_4;
  assign io_meta_sumAboveThres_5 = r_85_5;
  assign io_meta_sumAboveThres_6 = r_85_6;
  assign io_meta_sumAboveThres_7 = r_85_7;
  assign io_meta_debug_scPathTakenVec_0 = r_86;
  assign io_meta_debug_scPathTakenVec_1 = r_87;
  assign io_meta_debug_scPathTakenVec_2 = r_88;
  assign io_meta_debug_scPathTakenVec_3 = r_89;
  assign io_meta_debug_scPathTakenVec_4 = r_90;
  assign io_meta_debug_scPathTakenVec_5 = r_91;
  assign io_meta_debug_scPathTakenVec_6 = r_92;
  assign io_meta_debug_scPathTakenVec_7 = r_93;
  assign io_meta_debug_scBiasTakenVec_0 = r_110;
  assign io_meta_debug_scBiasTakenVec_1 = r_111;
  assign io_meta_debug_scBiasTakenVec_2 = r_112;
  assign io_meta_debug_scBiasTakenVec_3 = r_113;
  assign io_meta_debug_scBiasTakenVec_4 = r_114;
  assign io_meta_debug_scBiasTakenVec_5 = r_115;
  assign io_meta_debug_scBiasTakenVec_6 = r_116;
  assign io_meta_debug_scBiasTakenVec_7 = r_117;
  assign io_meta_debug_predPathIdx_0 = r_118_0;
  assign io_meta_debug_predPathIdx_1 = r_118_1;
  assign io_meta_debug_predGlobalIdx_0 = r_119_0;
  assign io_meta_debug_predGlobalIdx_1 = r_119_1;
  assign io_meta_debug_predBWIdx_0 = r_120_0;
  assign io_meta_debug_predBWIdx_1 = r_120_1;
  assign io_meta_debug_predBiasIdx = io_meta_debug_predBiasIdx_r;
endmodule

