

================================================================
== Vitis HLS Report for 'sortList'
================================================================
* Date:           Tue Jul 25 02:51:33 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.937 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    14346|   116746|  0.143 ms|  1.167 ms|  14346|  116746|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86   |sortList_Pipeline_VITIS_LOOP_28_1  |     2049|     2049|  20.490 us|  20.490 us|  2049|  2049|       no|
        |grp_sortList_Pipeline_occurence_loop_fu_94    |sortList_Pipeline_occurence_loop   |     2051|     2051|  20.510 us|  20.510 us|  2051|  2051|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102  |sortList_Pipeline_VITIS_LOOP_55_2  |        2|       52|  20.000 ns|   0.520 us|     2|    52|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1  |    10240|   112640|    5 ~ 55|          -|          -|  2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_V_5 = alloca i32 1"   --->   Operation 10 'alloca' 'i_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 11 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%min_value_V_loc = alloca i64 1"   --->   Operation 12 'alloca' 'min_value_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i16 %data, i64 0, i64 0" [../include/madCpt.hpp:25]   --->   Operation 13 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%count_V = alloca i64 1" [../include/madCpt.hpp:38]   --->   Operation 14 'alloca' 'count_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%count_V_addr = getelementptr i16 %count_V, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'count_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln168 = store i16 0, i11 %count_V_addr"   --->   Operation 16 'store' 'store_ln168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%num_V = load i11 %data_addr" [../include/madCpt.hpp:27]   --->   Operation 17 'load' 'num_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln52 = store i8 0, i8 %index" [../include/madCpt.hpp:52]   --->   Operation 18 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln52 = store i12 0, i12 %i_V_5" [../include/madCpt.hpp:52]   --->   Operation 19 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%num_V = load i11 %data_addr" [../include/madCpt.hpp:27]   --->   Operation 20 'load' 'num_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 21 [2/2] (1.58ns)   --->   "%call_ln27 = call void @sortList_Pipeline_VITIS_LOOP_28_1, i16 %num_V, i16 %data, i16 %min_value_V_loc" [../include/madCpt.hpp:27]   --->   Operation 21 'call' 'call_ln27' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 22 [1/2] (3.57ns)   --->   "%call_ln27 = call void @sortList_Pipeline_VITIS_LOOP_28_1, i16 %num_V, i16 %data, i16 %min_value_V_loc" [../include/madCpt.hpp:27]   --->   Operation 22 'call' 'call_ln27' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%min_value_V_loc_load = load i16 %min_value_V_loc"   --->   Operation 23 'load' 'min_value_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i16 %min_value_V_loc_load" [../include/madCpt.hpp:43]   --->   Operation 24 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln43 = call void @sortList_Pipeline_occurence_loop, i16 %data, i11 %trunc_ln43, i16 %count_V" [../include/madCpt.hpp:43]   --->   Operation 25 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln43 = call void @sortList_Pipeline_occurence_loop, i16 %data, i11 %trunc_ln43, i16 %count_V" [../include/madCpt.hpp:43]   --->   Operation 26 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln52 = br void %.lr.ph14" [../include/madCpt.hpp:52]   --->   Operation 27 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%i_V = load i12 %i_V_5"   --->   Operation 28 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln52 = icmp_eq  i12 %i_V, i12 2048" [../include/madCpt.hpp:52]   --->   Operation 29 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (1.54ns)   --->   "%i_V_7 = add i12 %i_V, i12 1"   --->   Operation 31 'add' 'i_V_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split3, void %._crit_edge15" [../include/madCpt.hpp:52]   --->   Operation 32 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i12 %i_V" [../include/madCpt.hpp:52]   --->   Operation 33 'zext' 'zext_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i24 = zext i12 %i_V"   --->   Operation 34 'zext' 'conv_i24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%count_V_addr_1 = getelementptr i16 %count_V, i64 0, i64 %conv_i24"   --->   Operation 35 'getelementptr' 'count_V_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_7 : Operation 36 [2/2] (3.25ns)   --->   "%count_V_load = load i11 %count_V_addr_1"   --->   Operation 36 'load' 'count_V_load' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 37 [1/1] (2.07ns)   --->   "%conv3_i = add i16 %min_value_V_loc_load, i16 %zext_ln52" [../include/madCpt.hpp:52]   --->   Operation 37 'add' 'conv3_i' <Predicate = (!icmp_ln52)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln885 = store i12 %i_V_7, i12 %i_V_5"   --->   Operation 38 'store' 'store_ln885' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [../include/madCpt.hpp:63]   --->   Operation 39 'ret' 'ret_ln63' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.93>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%index_load = load i8 %index" [../include/madCpt.hpp:49]   --->   Operation 40 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/2] (3.25ns)   --->   "%count_V_load = load i11 %count_V_addr_1"   --->   Operation 41 'load' 'count_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 42 [1/1] (2.42ns)   --->   "%empty = icmp_sgt  i16 %count_V_load, i16 0"   --->   Operation 42 'icmp' 'empty' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%empty_97 = trunc i16 %count_V_load"   --->   Operation 43 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node index_3)   --->   "%empty_98 = select i1 %empty, i8 %empty_97, i8 0"   --->   Operation 44 'select' 'empty_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 45 [1/1] (1.91ns) (out node of the LUT)   --->   "%index_3 = add i8 %empty_98, i8 %index_load" [../include/madCpt.hpp:49]   --->   Operation 45 'add' 'index_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 46 [2/2] (5.68ns)   --->   "%call_ln49 = call void @sortList_Pipeline_VITIS_LOOP_55_2, i8 %index_load, i16 %count_V_load, i16 %sorted_list, i16 %conv3_i" [../include/madCpt.hpp:49]   --->   Operation 46 'call' 'call_ln49' <Predicate = true> <Delay = 5.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.58>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../include/madCpt.hpp:52]   --->   Operation 47 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln49 = call void @sortList_Pipeline_VITIS_LOOP_55_2, i8 %index_load, i16 %count_V_load, i16 %sorted_list, i16 %conv3_i" [../include/madCpt.hpp:49]   --->   Operation 48 'call' 'call_ln49' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln49 = store i8 %index_3, i8 %index" [../include/madCpt.hpp:49]   --->   Operation 49 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph14"   --->   Operation 50 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V_5                 (alloca           ) [ 0111111111]
index                 (alloca           ) [ 0111111111]
min_value_V_loc       (alloca           ) [ 0011110000]
data_addr             (getelementptr    ) [ 0010000000]
count_V               (alloca           ) [ 0011111111]
count_V_addr          (getelementptr    ) [ 0000000000]
store_ln168           (store            ) [ 0000000000]
store_ln52            (store            ) [ 0000000000]
store_ln52            (store            ) [ 0000000000]
num_V                 (load             ) [ 0001100000]
call_ln27             (call             ) [ 0000000000]
min_value_V_loc_load  (load             ) [ 0000001111]
trunc_ln43            (trunc            ) [ 0000001000]
call_ln43             (call             ) [ 0000000000]
br_ln52               (br               ) [ 0000000000]
i_V                   (load             ) [ 0000000000]
icmp_ln52             (icmp             ) [ 0000000111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
i_V_7                 (add              ) [ 0000000000]
br_ln52               (br               ) [ 0000000000]
zext_ln52             (zext             ) [ 0000000000]
conv_i24              (zext             ) [ 0000000000]
count_V_addr_1        (getelementptr    ) [ 0000000010]
conv3_i               (add              ) [ 0000000011]
store_ln885           (store            ) [ 0000000000]
ret_ln63              (ret              ) [ 0000000000]
index_load            (load             ) [ 0000000001]
count_V_load          (load             ) [ 0000000001]
empty                 (icmp             ) [ 0000000000]
empty_97              (trunc            ) [ 0000000000]
empty_98              (select           ) [ 0000000000]
index_3               (add              ) [ 0000000001]
specloopname_ln52     (specloopname     ) [ 0000000000]
call_ln49             (call             ) [ 0000000000]
store_ln49            (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_list"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_VITIS_LOOP_28_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_occurence_loop"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_VITIS_LOOP_55_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_V_5_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_5/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="index_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="min_value_V_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_value_V_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="count_V_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="count_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_V_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln168/1 count_V_load/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="11" slack="0"/>
<pin id="75" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_V/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="count_V_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="12" slack="0"/>
<pin id="83" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_V_addr_1/7 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="1"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="2"/>
<pin id="91" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_sortList_Pipeline_occurence_loop_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="0" index="3" bw="16" slack="0"/>
<pin id="107" dir="0" index="4" bw="16" slack="1"/>
<pin id="108" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln52_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln52_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="12" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="min_value_V_loc_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="4"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_value_V_loc_load/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln43_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="0"/>
<pin id="127" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_V_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="6"/>
<pin id="132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln52_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="12" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_V_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_7/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln52_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="12" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="conv_i24_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i24/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv3_i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="conv3_i/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln885_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="12" slack="6"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="index_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="7"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_load/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_97_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_97/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_98_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="8" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_98/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="index_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_3/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln49_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="0" index="1" bw="8" slack="8"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/9 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_V_5_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V_5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="index_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="210" class="1005" name="min_value_V_loc_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="2"/>
<pin id="212" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="min_value_V_loc "/>
</bind>
</comp>

<comp id="216" class="1005" name="data_addr_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="1"/>
<pin id="218" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="num_V_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="1"/>
<pin id="223" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="num_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="trunc_ln43_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="1"/>
<pin id="231" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln43 "/>
</bind>
</comp>

<comp id="237" class="1005" name="count_V_addr_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="1"/>
<pin id="239" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="count_V_addr_1 "/>
</bind>
</comp>

<comp id="242" class="1005" name="conv3_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="1"/>
<pin id="244" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i "/>
</bind>
</comp>

<comp id="250" class="1005" name="count_V_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="count_V_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="index_3_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="index_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="46" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="50" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="66" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="130" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="130" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="139" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="172"><net_src comp="66" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="66" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="168" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="164" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="199"><net_src comp="34" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="206"><net_src comp="38" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="209"><net_src comp="203" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="213"><net_src comp="42" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="219"><net_src comp="50" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="224"><net_src comp="73" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="232"><net_src comp="125" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="240"><net_src comp="79" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="245"><net_src comp="154" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="253"><net_src comp="66" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="258"><net_src comp="186" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="192" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_list | {8 9 }
 - Input state : 
	Port: sortList : data | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		count_V_addr : 1
		store_ln168 : 2
		num_V : 1
		store_ln52 : 1
		store_ln52 : 1
	State 2
	State 3
	State 4
	State 5
		trunc_ln43 : 1
		call_ln43 : 2
	State 6
	State 7
		icmp_ln52 : 1
		i_V_7 : 1
		br_ln52 : 2
		zext_ln52 : 1
		conv_i24 : 1
		count_V_addr_1 : 2
		count_V_load : 3
		conv3_i : 2
		store_ln885 : 2
	State 8
		empty : 1
		empty_97 : 1
		empty_98 : 2
		index_3 : 3
		call_ln49 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |  grp_sortList_Pipeline_VITIS_LOOP_28_1_fu_86 |  1.588  |    55   |    78   |
|   call   |  grp_sortList_Pipeline_occurence_loop_fu_94  |  3.176  |   127   |   122   |
|          | grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102 |    0    |    23   |    48   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 i_V_7_fu_139                 |    0    |    0    |    12   |
|    add   |                conv3_i_fu_154                |    0    |    0    |    23   |
|          |                index_3_fu_186                |    0    |    0    |    15   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln52_fu_133               |    0    |    0    |    12   |
|          |                 empty_fu_168                 |    0    |    0    |    13   |
|----------|----------------------------------------------|---------|---------|---------|
|  select  |                empty_98_fu_178               |    0    |    0    |    8    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |               trunc_ln43_fu_125              |    0    |    0    |    0    |
|          |                empty_97_fu_174               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   zext   |               zext_ln52_fu_145               |    0    |    0    |    0    |
|          |                conv_i24_fu_149               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  4.764  |   205   |   331   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|count_V|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    conv3_i_reg_242    |   16   |
| count_V_addr_1_reg_237|   11   |
|  count_V_load_reg_250 |   16   |
|   data_addr_reg_216   |   11   |
|     i_V_5_reg_196     |   12   |
|    index_3_reg_255    |    8   |
|     index_reg_203     |    8   |
|min_value_V_loc_reg_210|   16   |
|     num_V_reg_221     |   16   |
|   trunc_ln43_reg_229  |   11   |
+-----------------------+--------+
|         Total         |   125  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_66               |  p0  |   3  |  11  |   33   ||    14   |
|               grp_access_fu_73               |  p0  |   2  |  11  |   22   ||    9    |
|  grp_sortList_Pipeline_occurence_loop_fu_94  |  p2  |   2  |  11  |   22   ||    9    |
| grp_sortList_Pipeline_VITIS_LOOP_55_2_fu_102 |  p2  |   2  |  16  |   32   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   109  ||  6.4713 ||    41   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   205  |   331  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   41   |    -   |
|  Register |    -   |    -   |   125  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   11   |   330  |   372  |    0   |
+-----------+--------+--------+--------+--------+--------+
