CHAPTER 1 

This project aims to create a softcore RISCV CPU using Bluespec and Verilog in FPGAs
