URL: http://www.cs.ucla.edu/~inki/todaes.ps
Refering-URL: http://www.cs.ucla.edu/~inki/publications.html
Root-URL: http://www.cs.ucla.edu
Title: Power Optimization using Divide-and-Conquer Techniques for Minimization of the Number of Operations  
Author: Inki Hong and Miodrag Potkonjak and Ramesh Karri 
Keyword: Categories and Subject Descriptors: D.3.4 [Programming Languages]: Processors|Compilers;Optimization General Terms: Algorithms Additional Key Words and Phrases: Code generation, Transformations  
Address: Los Angeles  Amherst  
Affiliation: University of California at  University of Massachusetts at  
Abstract: We introduce an approach for power optimization using a set of compilation and architectural techniques. The key technical innovation is a novel divide-and-conquer compilation technique to minimize the number of operations for general computations. Our technique optimizes not only a significantly wider set of computations than the previously published techniques, but also outperforms (or performs at least as well as other techniques) on all examples. Along the architectural dimension, we investigate coordinated impact of compilation techniques on the number of processors which provide optimal trade-off between cost and power. We demonstrate that proper compilation techniques can significantly reduce power with bounded hardware cost. The effectiveness of all techniques and algorithms is documented on numerous real-life designs. 
Abstract-found: 1
Intro-found: 1
Reference: <author> Bacon, D., Graham, S., and Sharp, O. </author> <year> 1994. </year> <title> Compiler transformations for high performance computing. </title> <journal> ACM Computing Surveys 26, </journal> <volume> 4, </volume> <pages> 345-420. </pages>
Reference: <author> Banerjee, U., Eigenmann, R., Nicolau, A., and Padua, D. </author> <year> 1993. </year> <title> Automatic program parallelization. </title> <booktitle> Proceedings of the IEEE 81, </booktitle> <volume> 2, </volume> <pages> 211-243. </pages>
Reference: <author> Bhattacharyya, S., Buck, J., Ha, S., and Lee, E. </author> <year> 1993. </year> <title> A scheduling framework for minimizing memory requirements of multirate signal processing algorithms expressed as dataflow graphs. </title> <booktitle> In VLSI Signal Processing VI (1993). </booktitle> <pages> 188-196. </pages>
Reference: <author> Chandrakasan, A. P., Potkonjak, M., Mehra, R., Rabaey, J., and Brodersen, R. </author> <year> 1995. </year> <title> Optimizing power using transformations. </title> <journal> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14, </journal> <volume> 1, </volume> <pages> 12. </pages>
Reference: <author> Chandrakasan, A. P., Sheng, S., and Broderson, R. </author> <year> 1992. </year> <title> Low-power CMOS digital design. </title> <journal> IEEE Journal of Solid-State Circuits 27, </journal> <volume> 4, </volume> <pages> 473-484. </pages>
Reference: <author> Chandrakasan, A. P., Srivastava, M., and Brodersen, R. </author> <year> 1994. </year> <title> Energy efficient programmable computation. </title> <booktitle> In VLSI Design Conference (1994). </booktitle> <pages> 261-264. </pages>
Reference: <author> Chandrakasan, A. P., Yang, I., Vieri, C., and Antoniadis, D. </author> <year> 1996. </year> <title> Design considerations and tools for low-voltage digital system design. </title> <booktitle> In Design Automation Conference (1996). </booktitle> <pages> 113-116. </pages>
Reference: <author> Chatterjee, A. and Roy, R. </author> <year> 1994. </year> <title> Synthesis of low power DSP circuits using activity metrics. </title> <booktitle> In VLSI Design Conference (1994). </booktitle> <pages> 265-270. </pages>
Reference: <author> Dey, S., Potkonjak, M., and Rothweiler, S. </author> <year> 1992. </year> <title> Performance optimization of sequential circuits by eliminating retiming bottlenecks. </title> <booktitle> In International Conference on Computer-Aided Design (1992). </booktitle> <pages> 504-509. </pages>
Reference: <author> El-Kareh, B., Chen, B., and Stanley, T. </author> <year> 1995. </year> <title> Silicon on insulator an emerging high-leverage technology. </title> <journal> IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part A 18, </journal> <volume> 1, </volume> <pages> 187-194. </pages>
Reference: <author> Fox, G. and Koller, J. </author> <year> 1989. </year> <title> Code generation by a generalized neural network. </title> <journal> Journal of Parallel and Distributed Computing 7, </journal> <volume> 2, </volume> <pages> 388-410. </pages>
Reference: <author> Goodby, L., Orailoglu, A., and Chau, P. </author> <year> 1994. </year> <title> Microarchitectural synthesis of performance-constrained, low power vlsi designs. </title> <booktitle> In International Conference of Computer Design (1994). </booktitle> <pages> 323-326. </pages>
Reference: <author> Guerra, L., Potkonjak, M., and Rabaey, J. </author> <year> 1994. </year> <title> System-level design guidance using algorithm properties. </title> <booktitle> In IEEE Workshop on VLSI Signal Processing VII (1994). </booktitle> <pages> 73-82. </pages>
Reference: <author> Hoang, P. and Rabaey, J. </author> <year> 1993. </year> <title> Scheduling of DSP programs onto multiprocessors for maximum throughput. </title> <journal> IEEE Transactions on Signal Processing 41, </journal> <volume> 6, </volume> <pages> 2225-2235. </pages>
Reference: <author> Huang, S.-H. and Rabaey, J. </author> <year> 1994. </year> <title> Maximizing the throughput of high performance DSP applications using behavioral transformations. </title> <booktitle> In EDAC-ETC-EUROASIC (1994). </booktitle> <pages> 25-30. </pages>
Reference: <author> Ipposhi, T., Iwamatsu, T., Yamaguchi, Y., Ueda, K., Morinaka, H., Mashiko, K., Inoue, Y., and Hirao, T. </author> <year> 1995. </year> <title> An advanced 0.5 mu m CMOS/SOI technology for practical ultrahigh-speed and low-power circuits. </title> <booktitle> In International SOI Conference (1995). </booktitle> <pages> 46-47. </pages>
Reference: <author> Iqbal, Z., Potkonjak, M., Dey, S., and Parker, A. </author> <year> 1993. </year> <title> Critical path minimization using retiming and algebraic speedup. </title> <booktitle> In Design Automation Conference (1993). </booktitle> <pages> 573-577. </pages>
Reference: <author> Kam, J. and Ullman, J. </author> <year> 1977. </year> <title> Monotone data flow analysis frameworks. </title> <journal> Acta Informat-ica 7, </journal> <pages> 305-317. </pages>
Reference: <author> Kirkpatrick, S., Gelatt, C., and Vecchi, M. </author> <year> 1983. </year> <title> Optimization by simulated annealing. </title> <booktitle> Science 220, </booktitle> <volume> 4598, </volume> <pages> 671-680. </pages> <note> 23 Ku, </note> <author> D. and Micheli, G. D. </author> <year> 1992. </year> <title> High Level Synthesis of ASICs under Timing and Synchronization Constraints. </title> <publisher> Kluwer, </publisher> <address> Dordrecht, Netherlands. </address>
Reference: <author> Landman, P. and Rabaey, J. </author> <year> 1996. </year> <title> Activity-sensitive architectural power analysis. </title> <journal> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15, </journal> <volume> 6, </volume> <pages> 571-587. </pages>
Reference: <author> Lee, E. and Messerschmitt, D. </author> <year> 1987. </year> <title> Synchronous dataflow. </title> <booktitle> Proceedings of the IEEE 75, </booktitle> <volume> 9, </volume> <pages> 1235-1245. </pages>
Reference: <author> Lee, E. and Parks, T. </author> <year> 1995. </year> <title> Dataflow process networks. </title> <journal> Proceedins of the IEEE 83, </journal> <volume> 5, </volume> <pages> 773-801. </pages>
Reference: <author> Lee, M.-C., Tiwari, V., Malik, S., and Fujita, M. </author> <year> 1996. </year> <title> Power analysis and minimization techniques for embedded dsp software. </title> <journal> IEEE Transactions on VLSI Systems 5, </journal> <volume> 1, </volume> <pages> 123-135. </pages>
Reference: <author> Leiserson, C. and Saxe, J. </author> <year> 1991. </year> <title> Retiming synchronous circuitry. </title> <journal> Algorithmica 6, </journal> <volume> 1, </volume> <pages> 5-35. </pages>
Reference: <author> Massalin, H. </author> <year> 1987. </year> <title> Superoptimizer: A look at the smallest program. </title> <booktitle> In International Conference on Architectural Support for Programming Languages and Operating Systems (1987). </booktitle> <pages> 122-126. </pages>
Reference: <author> Mehra, R. and Rabaey, J. </author> <year> 1996. </year> <title> Exploiting regularity for low-power design. </title> <booktitle> In International Conference on Computer-Aided Design (1996). </booktitle> <pages> 166-172. </pages>
Reference: <author> Parhi, K. </author> <year> 1995. </year> <title> High-level algorithm and architecture transformations for DSP synthesis. </title> <booktitle> Journal of VLSI Signal Processing 9, </booktitle> <pages> 1-2, 121-143. </pages>
Reference: <author> Parhi, K. and Messerschmitt, D. </author> <year> 1991. </year> <title> Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding. </title> <journal> IEEE Transactions on Computers 40, </journal> <volume> 2, </volume> <pages> 178-195. </pages>
Reference: <author> Potkonjak, M. and Rabaey, J. </author> <year> 1992. </year> <title> Maximally fast and arbitrarily fast implementation of linear computations. </title> <booktitle> In International Conference on Computer-Aided Design (1992). </booktitle> <pages> 304-308. </pages>
Reference: <author> Potkonjak, M., Srivastava, M., and Chandrakasan, A. </author> <year> 1996. </year> <title> Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subex-pression elimination. </title> <journal> IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 15, </journal> <volume> 2, </volume> <pages> 151-165. </pages>
Reference: <author> Rabaey, J., Chu, C., Hoang, P., and Potkonjak, M. </author> <year> 1991. </year> <title> Fast prototyping of data path intensive architectures. </title> <journal> IEEE Design & Test of Computers 8, </journal> <volume> 2, </volume> <pages> 40-51. </pages>
Reference: <author> Raghunathan, A. and Jha, N. </author> <year> 1994. </year> <title> Behavioral synthesis for low power. </title> <booktitle> In International Conference on Computer Design (1994). </booktitle> <pages> 318-322. </pages>
Reference: <author> Schneiderman, R. </author> <year> 1994. </year> <title> Wireless Personal Communications. </title> <publisher> IEEE Press, </publisher> <address> New York, NY. </address>
Reference: <author> Sheliga, M. and Sha, E.-M. </author> <year> 1994. </year> <title> Global node reduction of linear systems using ratio analysis. </title> <booktitle> In International Symposium on High-Level Synthesis (1994). </booktitle> <pages> 140-145. </pages>
Reference: <author> Singh, D., Rabaey, J., Pedram, M., Catthoor, F., Rajgopal, S., Sehgal, N., and Mozdzen, T. </author> <year> 1995. </year> <title> Power conscious cad tools and methodologies: A perspective. </title> <booktitle> Proceedings of the IEEE 83, </booktitle> <volume> 4, </volume> <pages> 570-594. </pages>
Reference: <author> Srivastava, M. and Potkonjak, M. </author> <year> 1994. </year> <title> Transforming linear systems for joint latency and throughput optimization. </title> <booktitle> In European Design Automation Conference (1994). </booktitle> <pages> 267-271. </pages>
Reference: <author> Srivastava, M. and Potkonjak, M. </author> <year> 1996. </year> <title> Power optimization in programmable processors and ASIC implementations of linear systems: Transformation-based approach. </title> <booktitle> In Design Automation Conference (1996). </booktitle> <pages> 343-348. </pages>
Reference: <author> Tanenbaum, A., van Straven, H., and Stevenson, J. </author> <year> 1982. </year> <title> Using peephole optimization on intermediate code. </title> <journal> ACM Transactions on Programming Languages and Systems 4, </journal> <volume> 1, </volume> <pages> 21-36. </pages>
Reference: <author> Tarjan, R. </author> <year> 1972. </year> <title> Depth first search and linear graph algorithms. </title> <journal> SIAM Journal on Computing 1, </journal> <volume> 2, </volume> <pages> 146-160. </pages>
Reference: <author> Tiwari, V. and Lee, M. T.-C. </author> <year> 1995. </year> <title> Power analysis of a 32-bit embedded microcontroller. </title> <booktitle> In Asia and South Pacific Design Automation Conference (1995). </booktitle> <pages> 141-148. </pages>
Reference: <author> Tiwari, V., Malik, S., and Wolfe, A. </author> <year> 1994. </year> <title> Power analysis of embedded software: a first step towards software power minimization. </title> <journal> IEEE Transactions on VLSI Systems 2, </journal> <volume> 4, </volume> <pages> 437-445. </pages>
Reference: <author> Ullman, J. </author> <year> 1989. </year> <title> Database and Knowledge-Base Systems, Volume II: The New Technologies. </title> <publisher> Computer Science Press, </publisher> <address> Rockville, MD. </address>
Reference: <author> Walker, R. and Camposano, R. </author> <year> 1991. </year> <title> A Survey of High-level Synthesis Systems. </title> <publisher> Kluwer, Norwell, </publisher> <address> MA. </address> <note> 24 Wegman, </note> <author> M. and Zadeck, F. K. </author> <year> 1991. </year> <title> Constant propagation with conditional branches. </title> <journal> ACM Transactions on Programming Languages 13, </journal> <volume> 2, </volume> <pages> 181-210. </pages>
Reference: <author> Whitfield, D. and Soffa, M. </author> <year> 1990. </year> <title> An approach to ordering optimizing transformations. </title> <booktitle> In ACM Symposium on Principles and Practice of Parallel Programming (1990). </booktitle> <pages> 137-147. </pages>
Reference: <author> Wolf, M. and Lam, M. </author> <year> 1991. </year> <title> A loop transformation theory and an algorithm to maximize parallelism. </title> <journal> IEEE Transactions on Parallel and Distributed Systems 2, </journal> <volume> 4, </volume> <pages> 452-471. </pages>
References-found: 45

