-- VHDL for IBM SMS ALD page 12.13.07.1
-- Title: 1401 INSTRUCT READ OUT CTRL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/2/2020 4:34:12 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_13_07_1_1401_INSTRUCT_READ_OUT_CTRL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_B_CH_NOT_B_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_A_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_8_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_4_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_2_BIT:	 in STD_LOGIC;
		PS_B_CH_NOT_1_BIT:	 in STD_LOGIC;
		PS_CLEAR_OP_CODE:	 in STD_LOGIC;
		PS_1401_POUND_SIGN_OP_CODE:	 in STD_LOGIC;
		PS_1401_COND_TEST_OP_CODE:	 in STD_LOGIC;
		MS_1401_NO_OP_DOT_LIROC:	 in STD_LOGIC;
		PS_I_RING_11_TIME:	 in STD_LOGIC;
		PS_SET_WORD_MARK_OP_CODE:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		PS_C_CYCLE_1:	 in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		PS_C_CYCLE_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_1_OR_1401_AND_3_TIME:	 in STD_LOGIC;
		PS_1401_I_CYCLE_NEXT:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_MPLY_OR_DIV_OP_CODES:	 in STD_LOGIC;
		PS_ADD_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_1401_UNCOND_BRANCH:	 out STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_COND:	 out STD_LOGIC;
		MS_1401_CLEAR_DOT_I_RING_11:	 out STD_LOGIC;
		PS_1401_LAST_I_CYCLE:	 out STD_LOGIC;
		MS_1401_LAST_I_CYCLE:	 out STD_LOGIC);
end ALD_12_13_07_1_1401_INSTRUCT_READ_OUT_CTRL_ACC;

architecture behavioral of ALD_12_13_07_1_1401_INSTRUCT_READ_OUT_CTRL_ACC is 

	signal OUT_5A_C: STD_LOGIC;
	signal OUT_4A_Q: STD_LOGIC;
	signal OUT_5B_D: STD_LOGIC;
	signal OUT_4B_E: STD_LOGIC;
	signal OUT_1B_R: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_E: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_D: STD_LOGIC;
	signal OUT_1C_B: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_3D_K: STD_LOGIC;
	signal OUT_1D_E: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_2E_P: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_4G_NoPin: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_4H_NoPin: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_1D: STD_LOGIC;
	signal OUT_DOT_2E: STD_LOGIC;
	signal OUT_DOT_5A: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;

begin

	OUT_5A_C <= NOT(PS_B_CH_NOT_B_BIT AND PS_B_CH_NOT_A_BIT AND PS_B_CH_NOT_8_BIT );
	OUT_4A_Q <= OUT_DOT_5A;
	OUT_5B_D <= NOT(PS_B_CH_NOT_4_BIT AND PS_B_CH_NOT_2_BIT AND PS_B_CH_NOT_1_BIT );
	OUT_4B_E <= NOT(PS_1401_POUND_SIGN_OP_CODE AND PS_D_CYCLE AND PS_I_RING_1_OR_1401_AND_3_TIME );
	OUT_1B_R <= NOT OUT_DOT_5A;
	OUT_5C_C <= NOT(PS_I_RING_6_OR_1401_AND_8_TIME AND PS_1401_COND_TEST_OP_CODE );
	OUT_4C_E <= NOT(PS_CLEAR_OP_CODE AND PS_I_RING_11_TIME AND PS_1401_MODE_1 );
	OUT_3C_C <= NOT(OUT_4C_E AND OUT_4B_E AND OUT_4D_C );
	OUT_2C_D <= NOT OUT_DOT_3C;
	OUT_1C_B <= NOT OUT_2C_D;
	OUT_4D_C <= NOT(PS_SET_WORD_MARK_OP_CODE AND PS_I_RING_11_TIME AND PS_1401_MODE_1 );
	OUT_3D_K <= NOT(OUT_DOT_1D AND MS_STORAGE_SCAN_ROUTINE );
	OUT_1D_E <= NOT(OUT_4A_Q AND OUT_4F_K AND MS_1401_NO_OP_DOT_LIROC );
	OUT_4E_NoPin <= NOT(PS_I_RING_1_OR_1401_AND_3_TIME AND PS_C_CYCLE_1 AND PS_C_CYCLE_OP_CODES );
	OUT_3E_G <= NOT(OUT_4C_E AND OUT_4D_C );
	OUT_2E_P <= NOT(MS_LOGIC_GATE_C_1 AND MS_LOGIC_GATE_D_1 );
	OUT_4F_K <= NOT(PS_B_CH_WM_BIT_2 AND PS_1401_I_CYCLE_NEXT );
	OUT_4G_NoPin <= NOT(PS_I_RING_6_OR_1401_AND_8_TIME AND PS_MPLY_OR_DIV_OP_CODES AND PS_D_CYCLE );
	OUT_3G_D <= NOT(OUT_4E_NoPin AND OUT_4G_NoPin AND OUT_4H_NoPin );
	OUT_4H_NoPin <= NOT(PS_I_RING_1_OR_1401_AND_3_TIME AND PS_ADD_TYPE_OP_CODES AND PS_D_CYCLE );
	OUT_DOT_1B <= OUT_1B_R OR OUT_1C_B;
	OUT_DOT_1D <= OUT_1D_E OR OUT_3E_G;
	OUT_DOT_2E <= OUT_3D_K OR OUT_2E_P;
	OUT_DOT_5A <= OUT_5A_C OR OUT_5B_D OR OUT_5C_C;
	OUT_DOT_3C <= OUT_3C_C OR OUT_3G_D;

	MS_1401_UNCOND_BRANCH <= OUT_4A_Q;
	MS_1401_CLEAR_DOT_I_RING_11 <= OUT_4C_E;
	PS_LAST_INSN_RO_CYCLE_COND <= OUT_DOT_1B;
	PS_1401_LAST_I_CYCLE <= OUT_DOT_1D;
	MS_1401_LAST_I_CYCLE <= OUT_DOT_2E;


end;
