
*** Running vivado
    with args -log ov7670_top.vds -m64 -mode batch -messageDb vivado.pb -source ov7670_top.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ov7670_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp
# set_property used_in_implementation false [get_files C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp]
# add_files -quiet C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp
# set_property used_in_implementation false [get_files C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp]
# read_verilog -library xil_defaultlib {
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_OV7670_RGB444_Config.v
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_Controller.v
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/vga444.v
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_capture.v
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/debounce.v
#   C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_top.v
# }
# read_xdc C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc
# set_property used_in_implementation false [get_files C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Amanjit/Desktop/Camera/project_1/project_1.cache/wt [current_project]
# set_property parent.project_dir C:/Users/Amanjit/Desktop/Camera/project_1 [current_project]
# synth_design -top ov7670_top -part xc7a100tcsg324-1
Command: synth_design -top ov7670_top -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:01:17 . Memory (MB): peak = 233.027 ; gain = 99.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'vga444' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/vga444.v:25]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga444' (2#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/vga444.v:25]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (3#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/blk_mem_gen_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_capture.v:23]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (4#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_capture.v:23]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_OV7670_RGB444_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (5#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (6#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_Controller.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v:103]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (7#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/I2C_AV_Config.v:16]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (9#1) [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/sources_1/imports/src/ov7670_top.v:23]
WARNING: [Synth 8-3917] design ov7670_top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port reset driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:01:20 . Memory (MB): peak = 265.801 ; gain = 132.629
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/dcp/clk_wiz_0_in_context.xdc] for cell 'u_clock'
Finished Parsing XDC File [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/.Xil/Vivado-1180-AMANJIT/dcp/clk_wiz_0_in_context.xdc] for cell 'u_clock'
Parsing XDC File [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc]
Finished Parsing XDC File [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.srcs/constrs_1/imports/src/nexys4_ov7670.xdc]
Parsing XDC File [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:50 . Memory (MB): peak = 477.148 ; gain = 343.977
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc, line 4).
Applied set_property BUFFER_TYPE = NONE for OV7670_PCLK. (constraint file  C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for OV7670_XCLK. (constraint file  C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc, line 5).
Applied set_property BUFFER_TYPE = NONE for reset. (constraint file  C:/Users/Amanjit/Desktop/Camera/project_1/project_1.runs/synth_1/dont_buffer.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:51 . Memory (MB): peak = 477.148 ; gain = 343.977
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:51 . Memory (MB): peak = 477.148 ; gain = 343.977
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  59 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	  59 Input      1 Bit        Muxes := 14    
	  41 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov7670_top 
Detailed RTL Component Info : 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vga444 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module I2C_OV7670_RGB444_Config 
Detailed RTL Component Info : 
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  59 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	  41 Input      1 Bit        Muxes := 15    
	  59 Input      1 Bit        Muxes := 14    
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\capture/we_reg ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[7] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[6] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[5] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[4] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[3] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[2] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[1] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/u_I2C_Controller/I2C_RDATA_reg[0] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3917] design ov7670_top has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port LED[1] driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port pwdn driven by constant 0
WARNING: [Synth 8-3917] design ov7670_top has port reset driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:02:23 . Memory (MB): peak = 565.383 ; gain = 432.211
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\IIC/mI2C_CLK_DIV_reg[14] )
WARNING: [Synth 8-3332] Sequential element (\IIC/mI2C_CLK_DIV_reg[13] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/mI2C_CLK_DIV_reg[14] ) is unused and will be removed from module ov7670_top.
WARNING: [Synth 8-3332] Sequential element (\IIC/mI2C_CLK_DIV_reg[15] ) is unused and will be removed from module ov7670_top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:02:24 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:02:25 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:02:25 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:26 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |CARRY4        |    19|
|4     |INV           |     1|
|5     |LUT1          |    63|
|6     |LUT2          |    30|
|7     |LUT3          |    16|
|8     |LUT4          |    14|
|9     |LUT5          |    21|
|10    |LUT6          |   123|
|11    |MUXF7         |     8|
|12    |FDCE          |    44|
|13    |FDPE          |     8|
|14    |FDRE          |   145|
|15    |IBUF          |    11|
|16    |IOBUF         |     1|
|17    |OBUF          |    20|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   542|
|2     |  IIC                          |I2C_AV_Config            |   222|
|3     |    u_I2C_Controller           |I2C_Controller           |   141|
|4     |    u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config |     9|
|5     |  Inst_vga                     |vga444                   |   109|
|6     |  btn_debounce                 |debounce                 |    61|
|7     |  capture                      |ov7670_capture           |    99|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:02:27 . Memory (MB): peak = 575.711 ; gain = 442.539
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:02:24 . Memory (MB): peak = 575.711 ; gain = 389.355
# write_checkpoint ov7670_top.dcp
# report_utilization -file ov7670_top_utilization_synth.rpt -pb ov7670_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 575.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 21 11:09:29 2015...
