# do tb.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:33 on Jan 06,2023
# vlog -work work tb.vo 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:38:33 on Jan 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:33 on Jan 06,2023
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module tb_vlg_vec_tst
# 
# Top level modules:
# 	tb_vlg_vec_tst
# End time: 23:38:33 on Jan 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.tb_vlg_vec_tst 
# Start time: 23:38:33 on Jan 06,2023
# Loading work.tb_vlg_vec_tst
# Loading work.tb
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(48)
#    Time: 1 us  Iteration: 0  Instance: /tb_vlg_vec_tst
# End time: 23:38:33 on Jan 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
