// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module EdgeDetect_Top_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st10_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_3FE = 10'b1111111110;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv10_3FF = 10'b1111111111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_1FE = 9'b111111110;
parameter    ap_const_lv9_1FD = 9'b111111101;
parameter    ap_const_lv9_3 = 9'b11;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv19_3A8 = 19'b1110101000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv21_1171 = 21'b1000101110001;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] p_src_rows_V_read;
input  [8:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm = 5'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
reg   [8:0] p_027_0_i_reg_540;
wire   [9:0] rows_cast_cast_fu_551_p1;
wire   [9:0] cols_cast_cast_fu_555_p1;
wire   [1:0] tmp_71_fu_559_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_74;
wire   [1:0] p_neg392_i_cast_fu_574_p2;
wire   [0:0] tmp_72_fu_565_p2;
wire   [9:0] p_anchor_2_1_cast_cast_fu_588_p1;
wire   [0:0] tmp_73_fu_592_p2;
wire   [0:0] tmp_351_2_fu_608_p2;
wire   [10:0] tmp_355_2_cast_fu_626_p1;
wire   [8:0] tmp_46_fu_630_p2;
wire   [8:0] tmp_56_fu_635_p2;
wire   [1:0] tmp_44_fu_640_p2;
wire   [1:0] tmp_50_fu_646_p2;
wire   [0:0] exitcond1_fu_656_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_106;
wire   [8:0] i_V_fu_661_p2;
reg   [8:0] i_V_reg_3250;
wire   [0:0] tmp_77_fu_667_p2;
reg   [0:0] tmp_77_reg_3255;
wire   [0:0] rev_fu_677_p2;
reg   [0:0] rev_reg_3259;
wire   [0:0] icmp_fu_693_p2;
reg   [0:0] icmp_reg_3264;
wire   [0:0] tmp_84_fu_699_p2;
reg   [0:0] tmp_84_reg_3269;
wire   [0:0] tmp_406_0_1_fu_704_p2;
reg   [0:0] tmp_406_0_1_reg_3273;
wire   [0:0] tmp_406_0_2_fu_710_p2;
reg   [0:0] tmp_406_0_2_reg_3277;
wire   [0:0] tmp_85_fu_716_p2;
reg   [0:0] tmp_85_reg_3281;
wire   [1:0] row_assign_8_fu_965_p2;
reg   [1:0] row_assign_8_reg_3294;
wire   [1:0] row_assign_8_0_1_t_fu_1008_p2;
reg   [1:0] row_assign_8_0_1_t_reg_3301;
wire   [1:0] row_assign_8_0_2_t_fu_1051_p2;
reg   [1:0] row_assign_8_0_2_t_reg_3308;
wire   [0:0] exitcond_fu_1060_p2;
reg   [0:0] exitcond_reg_3315;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_bdd_139;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3315_pp0_it1;
reg   [0:0] or_cond_i_i_reg_3324;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1;
reg    ap_sig_bdd_173;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg   [0:0] or_cond_i_reg_3351;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4;
reg    ap_sig_bdd_193;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_3315_pp0_it2;
wire   [8:0] j_V_fu_1065_p2;
wire   [0:0] or_cond_i_i_fu_1112_p2;
wire   [10:0] x_fu_1195_p3;
reg   [10:0] x_reg_3328;
wire   [1:0] tmp_144_fu_1203_p1;
reg   [1:0] tmp_144_reg_3333;
wire   [0:0] brmerge2_fu_1207_p2;
reg   [0:0] brmerge2_reg_3338;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_3338_pp0_it1;
wire   [0:0] or_cond_i_fu_1212_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_3351_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_3351_pp0_it2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_3351_pp0_it3;
reg   [7:0] k_buf_0_val_3_addr_reg_3355;
wire   [1:0] col_assign_1_0_t_fu_1233_p2;
reg   [1:0] col_assign_1_0_t_reg_3361;
reg   [7:0] k_buf_0_val_4_addr_reg_3374;
reg   [7:0] k_buf_0_val_5_addr_reg_3380;
reg   [7:0] k_buf_1_val_3_addr_reg_3386;
reg   [7:0] k_buf_1_val_4_addr_reg_3392;
reg   [7:0] k_buf_1_val_5_addr_reg_3398;
reg   [7:0] k_buf_2_val_3_addr_reg_3404;
reg   [7:0] k_buf_2_val_4_addr_reg_3410;
reg   [7:0] k_buf_2_val_5_addr_reg_3416;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1368_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_3422;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_3422_pp0_it3;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1386_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_3428;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_3428_pp0_it3;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1404_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_3435;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1533_p3;
reg   [7:0] src_kernel_win_1_val_0_0_reg_3441;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_3441_pp0_it3;
wire   [7:0] src_kernel_win_1_val_1_0_fu_1551_p3;
reg   [7:0] src_kernel_win_1_val_1_0_reg_3447;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_3447_pp0_it3;
wire   [7:0] src_kernel_win_1_val_2_0_fu_1569_p3;
reg   [7:0] src_kernel_win_1_val_2_0_reg_3454;
wire   [7:0] src_kernel_win_2_val_0_0_fu_1680_p3;
reg   [7:0] src_kernel_win_2_val_0_0_reg_3460;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_3460_pp0_it3;
wire   [7:0] src_kernel_win_2_val_1_0_fu_1698_p3;
reg   [7:0] src_kernel_win_2_val_1_0_reg_3466;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_3466_pp0_it3;
wire   [7:0] src_kernel_win_2_val_2_0_fu_1716_p3;
reg   [7:0] src_kernel_win_2_val_2_0_reg_3473;
reg   [7:0] src_kernel_win_0_val_0_1_lo_reg_3479;
reg   [7:0] src_kernel_win_0_val_1_1_1_s_reg_3485;
wire   [24:0] p_Val2_65_0_0_2_fu_1789_p2;
reg   [24:0] p_Val2_65_0_0_2_reg_3491;
(* use_dsp48 = "no" *) wire   [20:0] tmp59_fu_1813_p2;
reg   [20:0] tmp59_reg_3496;
reg   [7:0] src_kernel_win_1_val_0_1_lo_reg_3501;
reg   [7:0] src_kernel_win_1_val_1_1_1_s_reg_3507;
wire   [24:0] p_Val2_65_1_0_2_fu_1884_p2;
reg   [24:0] p_Val2_65_1_0_2_reg_3513;
(* use_dsp48 = "no" *) wire   [20:0] tmp69_fu_1908_p2;
reg   [20:0] tmp69_reg_3518;
reg   [7:0] src_kernel_win_2_val_0_1_lo_1_reg_3523;
reg   [7:0] src_kernel_win_2_val_1_1_1_s_reg_3529;
wire   [24:0] p_Val2_65_2_0_2_fu_1979_p2;
reg   [24:0] p_Val2_65_2_0_2_reg_3535;
(* use_dsp48 = "no" *) wire   [20:0] tmp75_fu_2003_p2;
reg   [20:0] tmp75_reg_3540;
reg   [7:0] p_Val2_56_reg_3545;
reg   [0:0] tmp_147_reg_3550;
reg   [0:0] tmp_148_reg_3555;
reg   [4:0] tmp_76_reg_3560;
reg   [7:0] p_Val2_59_reg_3565;
reg   [0:0] tmp_153_reg_3570;
reg   [0:0] tmp_154_reg_3575;
reg   [4:0] tmp_92_reg_3580;
reg   [7:0] p_Val2_63_reg_3585;
reg   [0:0] tmp_159_reg_3590;
reg   [0:0] tmp_160_reg_3595;
reg   [4:0] tmp_99_reg_3600;
wire   [7:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [7:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [7:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [7:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [7:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [7:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [7:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
wire   [7:0] k_buf_1_val_3_address1;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [7:0] k_buf_1_val_3_d1;
wire   [7:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
wire   [7:0] k_buf_1_val_4_address1;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [7:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [7:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [7:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
wire   [7:0] k_buf_2_val_3_address1;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [7:0] k_buf_2_val_3_d1;
wire   [7:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
wire   [7:0] k_buf_2_val_4_address1;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [7:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
wire   [7:0] k_buf_2_val_5_address1;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_s_reg_518;
reg   [8:0] p_014_0_i_reg_529;
reg    ap_sig_cseq_ST_st10_fsm_4;
reg    ap_sig_bdd_449;
wire   [63:0] tmp_91_fu_1220_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_182;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_186;
reg   [7:0] src_kernel_win_0_val_1_1_fu_190;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_194;
reg   [7:0] src_kernel_win_0_val_2_1_fu_198;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_202;
reg   [7:0] src_kernel_win_1_val_0_1_fu_206;
reg   [7:0] src_kernel_win_1_val_0_1_1_fu_210;
reg   [7:0] src_kernel_win_1_val_1_1_fu_214;
reg   [7:0] src_kernel_win_1_val_1_1_1_fu_218;
reg   [7:0] src_kernel_win_1_val_2_1_fu_222;
reg   [7:0] src_kernel_win_1_val_2_1_1_fu_226;
reg   [7:0] src_kernel_win_2_val_0_1_fu_230;
reg   [7:0] src_kernel_win_2_val_0_1_1_fu_234;
reg   [7:0] src_kernel_win_2_val_1_1_fu_238;
reg   [7:0] src_kernel_win_2_val_1_1_1_fu_242;
reg   [7:0] src_kernel_win_2_val_2_1_fu_246;
reg   [7:0] src_kernel_win_2_val_2_1_1_fu_250;
reg   [7:0] right_border_buf_0_val_0_1_fu_254;
wire   [7:0] col_buf_0_val_0_0_fu_1275_p3;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_258;
reg   [7:0] right_border_buf_2_val_2_1_fu_262;
reg   [7:0] right_border_buf_0_val_1_1_fu_266;
wire   [7:0] col_buf_0_val_1_0_fu_1293_p3;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_270;
reg   [7:0] right_border_buf_2_val_2_1_1_fu_274;
wire   [7:0] col_buf_2_val_2_0_fu_1632_p3;
reg   [7:0] right_border_buf_0_val_2_1_fu_278;
wire   [7:0] col_buf_0_val_2_0_fu_1311_p3;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_282;
reg   [7:0] right_border_buf_2_val_1_1_fu_286;
reg   [7:0] right_border_buf_1_val_0_1_fu_290;
wire   [7:0] col_buf_1_val_0_0_fu_1440_p3;
reg   [7:0] right_border_buf_1_val_0_1_1_fu_294;
reg   [7:0] right_border_buf_2_val_1_1_1_fu_298;
wire   [7:0] col_buf_2_val_1_0_fu_1614_p3;
reg   [7:0] right_border_buf_1_val_1_1_fu_302;
wire   [7:0] col_buf_1_val_1_0_fu_1458_p3;
reg   [7:0] right_border_buf_1_val_1_1_1_fu_306;
reg   [7:0] right_border_buf_2_val_0_1_fu_310;
reg   [7:0] right_border_buf_1_val_2_1_fu_314;
wire   [7:0] col_buf_1_val_2_0_fu_1476_p3;
reg   [7:0] right_border_buf_1_val_2_1_1_fu_318;
reg   [7:0] right_border_buf_2_val_0_1_1_fu_322;
wire   [7:0] col_buf_2_val_0_0_fu_1596_p3;
wire   [1:0] tmp_fu_571_p1;
wire   [0:0] not_tmp_s_fu_583_p2;
wire   [0:0] tmp_127_fu_597_p1;
wire   [9:0] tmp_354_2_fu_613_p3;
wire   [9:0] tmp_355_2_fu_620_p2;
wire   [1:0] tmp_40_fu_600_p3;
wire   [1:0] tmp_126_fu_580_p1;
wire   [0:0] ult_fu_672_p2;
wire   [7:0] tmp_128_fu_683_p4;
wire   [9:0] tmp_199_cast_cast_fu_652_p1;
wire   [9:0] tmp_86_fu_721_p2;
wire   [0:0] tmp_129_fu_727_p3;
wire   [0:0] tmp_87_fu_741_p2;
wire   [0:0] rev6_fu_735_p2;
wire   [8:0] p_assign_7_fu_760_p2;
wire   [0:0] tmp_130_fu_752_p3;
wire  signed [9:0] p_assign_7_cast_fu_766_p1;
wire   [9:0] p_p2_i424_i_fu_770_p3;
wire   [8:0] p_assign_6_0_1_fu_787_p2;
wire   [0:0] tmp_132_fu_797_p3;
wire  signed [9:0] p_assign_6_0_1_cast_fu_793_p1;
wire   [0:0] tmp_432_0_1_fu_811_p2;
wire   [0:0] rev3_fu_805_p2;
wire   [0:0] tmp_133_fu_822_p3;
wire   [8:0] p_assign_7_0_1_fu_830_p2;
wire   [8:0] p_p2_i424_i_0_1_fu_836_p3;
wire  signed [9:0] p_p2_i424_i_0_1_cast_fu_844_p1;
wire   [8:0] p_assign_6_0_2_fu_857_p2;
wire   [0:0] tmp_135_fu_867_p3;
wire  signed [9:0] p_assign_6_0_2_cast_fu_863_p1;
wire   [0:0] tmp_432_0_2_fu_881_p2;
wire   [0:0] rev4_fu_875_p2;
wire   [0:0] tmp_136_fu_892_p3;
wire   [8:0] p_assign_7_0_2_fu_900_p2;
wire   [8:0] p_p2_i424_i_0_2_fu_906_p3;
wire  signed [9:0] p_p2_i424_i_0_2_cast_fu_914_p1;
wire   [0:0] or_cond_i423_i_fu_746_p2;
wire   [1:0] tmp_138_fu_932_p1;
wire   [1:0] tmp_131_fu_783_p1;
wire   [0:0] tmp_88_fu_778_p2;
wire   [1:0] tmp_57_fu_944_p2;
wire   [0:0] brmerge_fu_927_p2;
wire   [1:0] tmp_430_0_cast_mux_cast_fu_936_p3;
wire   [1:0] tmp_58_fu_949_p3;
wire   [1:0] y_2_fu_957_p3;
wire   [0:0] or_cond_i423_i_0_1_fu_816_p2;
wire   [1:0] tmp_139_fu_975_p1;
wire   [1:0] tmp_134_fu_853_p1;
wire   [0:0] tmp_442_0_1_fu_848_p2;
wire   [1:0] tmp_62_fu_987_p2;
wire   [0:0] brmerge3_fu_970_p2;
wire   [1:0] p_assign_6_0_1_cast_mux_cast_fu_979_p3;
wire   [1:0] tmp_63_fu_992_p3;
wire   [1:0] y_2_0_1_fu_1000_p3;
wire   [0:0] or_cond_i423_i_0_2_fu_886_p2;
wire   [1:0] tmp_140_fu_1018_p1;
wire   [1:0] tmp_137_fu_923_p1;
wire   [0:0] tmp_442_0_2_fu_918_p2;
wire   [1:0] tmp_67_fu_1030_p2;
wire   [0:0] brmerge4_fu_1013_p2;
wire   [1:0] p_assign_6_0_2_cast_mux_cast_fu_1022_p3;
wire   [1:0] tmp_68_fu_1035_p3;
wire   [1:0] y_2_0_2_fu_1043_p3;
wire   [7:0] tmp_141_fu_1071_p4;
wire   [9:0] tmp_202_cast_cast_fu_1056_p1;
wire   [9:0] ImagLoc_x_fu_1087_p2;
wire   [0:0] tmp_142_fu_1093_p3;
wire   [0:0] tmp_89_fu_1107_p2;
wire   [0:0] rev5_fu_1101_p2;
wire   [9:0] ImagLoc_x_cast_mux_fu_1123_p3;
wire   [8:0] p_assign_1_fu_1143_p2;
wire   [0:0] tmp_143_fu_1135_p3;
wire  signed [9:0] p_assign_1_cast_fu_1149_p1;
wire   [9:0] p_p2_i_i_fu_1153_p3;
wire  signed [10:0] p_p2_i_i_cast_cast_fu_1161_p1;
wire   [0:0] brmerge1_fu_1118_p2;
wire   [10:0] ImagLoc_x_cast_mux_cast_fu_1131_p1;
wire   [10:0] p_assign_2_fu_1170_p2;
wire   [0:0] tmp_90_fu_1165_p2;
wire   [0:0] sel_tmp1_fu_1183_p2;
wire   [0:0] sel_tmp2_fu_1189_p2;
wire   [10:0] sel_tmp_fu_1175_p3;
wire   [0:0] icmp5_fu_1081_p2;
wire  signed [31:0] x_cast_fu_1217_p1;
wire   [7:0] tmp_52_fu_1264_p5;
wire   [7:0] tmp_53_fu_1282_p5;
wire   [7:0] tmp_54_fu_1300_p5;
wire   [7:0] tmp_59_fu_1357_p5;
wire   [7:0] tmp_64_fu_1375_p5;
wire   [7:0] tmp_69_fu_1393_p5;
wire   [7:0] tmp_78_fu_1429_p5;
wire   [7:0] tmp_79_fu_1447_p5;
wire   [7:0] tmp_80_fu_1465_p5;
wire   [7:0] tmp_81_fu_1522_p5;
wire   [7:0] tmp_82_fu_1540_p5;
wire   [7:0] tmp_83_fu_1558_p5;
wire   [7:0] tmp_93_fu_1585_p5;
wire   [7:0] tmp_94_fu_1603_p5;
wire   [7:0] tmp_95_fu_1621_p5;
wire   [7:0] tmp_96_fu_1669_p5;
wire   [7:0] tmp_97_fu_1687_p5;
wire   [7:0] tmp_98_fu_1705_p5;
wire   [18:0] p_shl1_fu_1745_p3;
wire   [9:0] p_shl2_fu_1757_p3;
wire   [19:0] p_shl1_cast_fu_1753_p1;
wire   [19:0] p_shl2_cast_fu_1765_p1;
wire   [19:0] p_Val2_62_0_0_1_fu_1769_p2;
wire  signed [23:0] p_Val2_62_0_0_1_cast_fu_1775_p1;
wire   [18:0] grp_fu_2879_p3;
wire   [24:0] tmp90_cast_fu_1786_p1;
wire   [24:0] tmp_450_0_0_1_cast_fu_1779_p1;
wire   [7:0] p_Val2_62_0_2_fu_1803_p0;
wire   [18:0] p_Val2_62_0_2_fu_1803_p2;
wire   [20:0] p_Val2_62_0_1_1_fu_2872_p2;
wire   [20:0] tmp_450_0_2_cast_cast_fu_1809_p1;
wire   [18:0] p_shl8_fu_1840_p3;
wire   [9:0] p_shl9_fu_1852_p3;
wire   [19:0] p_shl8_cast_fu_1848_p1;
wire   [19:0] p_shl9_cast_fu_1860_p1;
wire   [19:0] p_Val2_62_1_0_1_fu_1864_p2;
wire  signed [23:0] p_Val2_62_1_0_1_cast_fu_1870_p1;
wire   [18:0] grp_fu_2895_p3;
wire   [24:0] tmp95_cast_fu_1881_p1;
wire   [24:0] tmp_450_1_0_1_cast_fu_1874_p1;
wire   [7:0] p_Val2_62_1_2_fu_1898_p0;
wire   [18:0] p_Val2_62_1_2_fu_1898_p2;
wire   [20:0] p_Val2_62_1_1_1_fu_2888_p2;
wire   [20:0] tmp_450_1_2_cast_cast_fu_1904_p1;
wire   [18:0] p_shl16_fu_1935_p3;
wire   [9:0] p_shl17_fu_1947_p3;
wire   [19:0] p_shl16_cast_fu_1943_p1;
wire   [19:0] p_shl17_cast_fu_1955_p1;
wire   [19:0] p_Val2_62_2_0_1_fu_1959_p2;
wire  signed [23:0] p_Val2_62_2_0_1_cast_fu_1965_p1;
wire   [18:0] grp_fu_2911_p3;
wire   [24:0] tmp100_cast_fu_1976_p1;
wire   [24:0] tmp_450_2_0_1_cast_fu_1969_p1;
wire   [7:0] p_Val2_62_2_2_fu_1993_p0;
wire   [18:0] p_Val2_62_2_2_fu_1993_p2;
wire   [20:0] p_Val2_62_2_1_1_fu_2904_p2;
wire   [20:0] tmp_450_2_2_cast_cast_fu_1999_p1;
wire   [18:0] p_shl3_fu_2119_p3;
wire   [9:0] p_shl4_fu_2130_p3;
wire   [19:0] p_shl3_cast_fu_2126_p1;
wire   [19:0] p_shl4_cast_fu_2137_p1;
wire   [19:0] p_Val2_62_0_1_fu_2141_p2;
wire  signed [23:0] p_Val2_62_0_1_cast_fu_2147_p1;
wire   [18:0] p_shl5_fu_2155_p3;
wire   [9:0] p_shl6_fu_2166_p3;
wire   [19:0] p_shl5_cast_fu_2162_p1;
wire   [19:0] p_shl6_cast_fu_2173_p1;
wire   [19:0] p_Val2_62_0_1_2_fu_2177_p2;
wire  signed [23:0] p_Val2_62_0_1_2_cast_fu_2183_p1;
wire   [25:0] p_Val2_65_0_0_2_cast_fu_2116_p1;
wire   [25:0] tmp_450_0_1_cast_fu_2151_p1;
wire   [24:0] tmp93_cast_fu_2197_p1;
wire   [24:0] tmp_450_0_1_2_cast_cast_fu_2187_p1;
wire   [24:0] tmp60_fu_2200_p2;
wire   [25:0] tmp92_cast_fu_2206_p1;
wire   [25:0] tmp58_fu_2191_p2;
wire   [25:0] p_Val2_65_0_2_fu_2210_p2;
wire   [18:0] p_shl_fu_2220_p3;
wire   [9:0] p_shl7_fu_2231_p3;
wire   [19:0] p_shl_cast_fu_2227_p1;
wire   [19:0] p_shl7_cast_fu_2238_p1;
wire   [19:0] p_Val2_62_0_2_1_fu_2242_p2;
wire  signed [23:0] p_Val2_62_0_2_1_cast_fu_2248_p1;
wire   [7:0] p_Val2_62_0_2_2_fu_2259_p0;
wire   [18:0] p_Val2_62_0_2_2_fu_2259_p2;
wire   [24:0] tmp_450_0_2_1_cast_cast_fu_2252_p1;
wire   [24:0] tmp_450_0_2_2_cast_cast_fu_2265_p1;
wire   [24:0] tmp61_fu_2269_p2;
wire   [26:0] tmp94_cast_fu_2275_p1;
wire   [26:0] p_Val2_65_0_2_cast_fu_2216_p1;
wire   [26:0] p_Val2_52_fu_2279_p2;
wire   [18:0] p_shl10_fu_2324_p3;
wire   [9:0] p_shl11_fu_2335_p3;
wire   [19:0] p_shl10_cast_fu_2331_p1;
wire   [19:0] p_shl11_cast_fu_2342_p1;
wire   [19:0] p_Val2_62_1_1_fu_2346_p2;
wire  signed [23:0] p_Val2_62_1_1_cast_fu_2352_p1;
wire   [18:0] p_shl12_fu_2360_p3;
wire   [9:0] p_shl13_fu_2371_p3;
wire   [19:0] p_shl12_cast_fu_2367_p1;
wire   [19:0] p_shl13_cast_fu_2378_p1;
wire   [19:0] p_Val2_62_1_1_2_fu_2382_p2;
wire  signed [23:0] p_Val2_62_1_1_2_cast_fu_2388_p1;
wire   [25:0] p_Val2_65_1_0_2_cast_fu_2321_p1;
wire   [25:0] tmp_450_1_1_cast_fu_2356_p1;
wire   [24:0] tmp98_cast_fu_2402_p1;
wire   [24:0] tmp_450_1_1_2_cast_cast_fu_2392_p1;
wire   [24:0] tmp70_fu_2405_p2;
wire   [25:0] tmp97_cast_fu_2411_p1;
wire   [25:0] tmp68_fu_2396_p2;
wire   [25:0] p_Val2_65_1_2_fu_2415_p2;
wire   [18:0] p_shl14_fu_2425_p3;
wire   [9:0] p_shl15_fu_2436_p3;
wire   [19:0] p_shl14_cast_fu_2432_p1;
wire   [19:0] p_shl15_cast_fu_2443_p1;
wire   [19:0] p_Val2_62_1_2_1_fu_2447_p2;
wire  signed [23:0] p_Val2_62_1_2_1_cast_fu_2453_p1;
wire   [7:0] p_Val2_62_1_2_2_fu_2464_p0;
wire   [18:0] p_Val2_62_1_2_2_fu_2464_p2;
wire   [24:0] tmp_450_1_2_1_cast_cast_fu_2457_p1;
wire   [24:0] tmp_450_1_2_2_cast_cast_fu_2470_p1;
wire   [24:0] tmp71_fu_2474_p2;
wire   [26:0] tmp99_cast_fu_2480_p1;
wire   [26:0] p_Val2_65_1_2_cast_fu_2421_p1;
wire   [26:0] p_Val2_s_fu_2484_p2;
wire   [18:0] p_shl18_fu_2529_p3;
wire   [9:0] p_shl19_fu_2540_p3;
wire   [19:0] p_shl18_cast_fu_2536_p1;
wire   [19:0] p_shl19_cast_fu_2547_p1;
wire   [19:0] p_Val2_62_2_1_fu_2551_p2;
wire  signed [23:0] p_Val2_62_2_1_cast_fu_2557_p1;
wire   [18:0] p_shl20_fu_2565_p3;
wire   [9:0] p_shl21_fu_2576_p3;
wire   [19:0] p_shl20_cast_fu_2572_p1;
wire   [19:0] p_shl21_cast_fu_2583_p1;
wire   [19:0] p_Val2_62_2_1_2_fu_2587_p2;
wire  signed [23:0] p_Val2_62_2_1_2_cast_fu_2593_p1;
wire   [25:0] p_Val2_65_2_0_2_cast_fu_2526_p1;
wire   [25:0] tmp_450_2_1_cast_fu_2561_p1;
wire   [24:0] tmp103_cast_fu_2607_p1;
wire   [24:0] tmp_450_2_1_2_cast_cast_fu_2597_p1;
wire   [24:0] tmp76_fu_2610_p2;
wire   [25:0] tmp102_cast_fu_2616_p1;
wire   [25:0] tmp74_fu_2601_p2;
wire   [25:0] p_Val2_65_2_2_fu_2620_p2;
wire   [18:0] p_shl22_fu_2630_p3;
wire   [9:0] p_shl23_fu_2641_p3;
wire   [19:0] p_shl22_cast_fu_2637_p1;
wire   [19:0] p_shl23_cast_fu_2648_p1;
wire   [19:0] p_Val2_62_2_2_1_fu_2652_p2;
wire  signed [23:0] p_Val2_62_2_2_1_cast_fu_2658_p1;
wire   [7:0] p_Val2_62_2_2_2_fu_2669_p0;
wire   [18:0] p_Val2_62_2_2_2_fu_2669_p2;
wire   [24:0] tmp_450_2_2_1_cast_cast_fu_2662_p1;
wire   [24:0] tmp_450_2_2_2_cast_cast_fu_2675_p1;
wire   [24:0] tmp77_fu_2679_p2;
wire   [26:0] tmp104_cast_fu_2685_p1;
wire   [26:0] p_Val2_65_2_2_cast_fu_2626_p1;
wire   [26:0] p_Val2_62_fu_2689_p2;
wire   [7:0] tmp_7_i_i_fu_2731_p1;
wire   [7:0] p_Val2_57_fu_2734_p2;
wire   [0:0] tmp_149_fu_2739_p3;
wire   [0:0] not_Result_i_i_fu_2747_p2;
wire   [0:0] Range1_all_zeros_fu_2758_p2;
wire   [0:0] carry_i_fu_2752_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2763_p2;
wire   [7:0] tmp_7_i_i1_fu_2778_p1;
wire   [7:0] p_Val2_60_fu_2781_p2;
wire   [0:0] tmp_155_fu_2786_p3;
wire   [0:0] not_Result_i_i1_fu_2794_p2;
wire   [0:0] Range1_all_zeros_1_fu_2805_p2;
wire   [0:0] carry_i1_fu_2799_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2810_p2;
wire   [7:0] tmp_7_i_i2_fu_2825_p1;
wire   [7:0] p_Val2_64_fu_2828_p2;
wire   [0:0] tmp_161_fu_2833_p3;
wire   [0:0] not_Result_i_i2_fu_2841_p2;
wire   [0:0] Range1_all_zeros_2_fu_2852_p2;
wire   [0:0] carry_i2_fu_2846_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2857_p2;
wire   [7:0] p_Val2_62_0_1_1_fu_2872_p0;
wire   [13:0] p_Val2_62_0_1_1_fu_2872_p1;
wire   [7:0] grp_fu_2879_p0;
wire   [7:0] grp_fu_2879_p1;
wire   [10:0] grp_fu_2879_p2;
wire   [7:0] p_Val2_62_1_1_1_fu_2888_p0;
wire   [13:0] p_Val2_62_1_1_1_fu_2888_p1;
wire   [7:0] grp_fu_2895_p0;
wire   [7:0] grp_fu_2895_p1;
wire   [10:0] grp_fu_2895_p2;
wire   [7:0] p_Val2_62_2_1_1_fu_2904_p0;
wire   [13:0] p_Val2_62_2_1_1_fu_2904_p1;
wire   [7:0] grp_fu_2911_p0;
wire   [7:0] grp_fu_2911_p1;
wire   [10:0] grp_fu_2911_p2;
reg   [4:0] ap_NS_fsm;
wire   [8:0] grp_fu_2879_p00;
wire   [8:0] grp_fu_2879_p10;
wire   [8:0] grp_fu_2895_p00;
wire   [8:0] grp_fu_2895_p10;
wire   [8:0] grp_fu_2911_p00;
wire   [8:0] grp_fu_2911_p10;
wire   [20:0] p_Val2_62_0_1_1_fu_2872_p00;
wire   [18:0] p_Val2_62_0_2_2_fu_2259_p00;
wire   [18:0] p_Val2_62_0_2_fu_1803_p00;
wire   [20:0] p_Val2_62_1_1_1_fu_2888_p00;
wire   [18:0] p_Val2_62_1_2_2_fu_2464_p00;
wire   [18:0] p_Val2_62_1_2_fu_1898_p00;
wire   [20:0] p_Val2_62_2_1_1_fu_2904_p00;
wire   [18:0] p_Val2_62_2_2_2_fu_2669_p00;
wire   [18:0] p_Val2_62_2_2_fu_1993_p00;
reg    ap_sig_bdd_2049;
reg    ap_sig_bdd_2051;
reg    ap_sig_bdd_2048;
reg    ap_sig_bdd_2054;


EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_1_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_3_address0 ),
    .ce0( k_buf_1_val_3_ce0 ),
    .q0( k_buf_1_val_3_q0 ),
    .address1( k_buf_1_val_3_address1 ),
    .ce1( k_buf_1_val_3_ce1 ),
    .we1( k_buf_1_val_3_we1 ),
    .d1( k_buf_1_val_3_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_1_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_4_address0 ),
    .ce0( k_buf_1_val_4_ce0 ),
    .q0( k_buf_1_val_4_q0 ),
    .address1( k_buf_1_val_4_address1 ),
    .ce1( k_buf_1_val_4_ce1 ),
    .we1( k_buf_1_val_4_we1 ),
    .d1( k_buf_1_val_4_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_1_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_5_address0 ),
    .ce0( k_buf_1_val_5_ce0 ),
    .q0( k_buf_1_val_5_q0 ),
    .address1( k_buf_1_val_5_address1 ),
    .ce1( k_buf_1_val_5_ce1 ),
    .we1( k_buf_1_val_5_we1 ),
    .d1( k_buf_1_val_5_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_2_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_3_address0 ),
    .ce0( k_buf_2_val_3_ce0 ),
    .q0( k_buf_2_val_3_q0 ),
    .address1( k_buf_2_val_3_address1 ),
    .ce1( k_buf_2_val_3_ce1 ),
    .we1( k_buf_2_val_3_we1 ),
    .d1( k_buf_2_val_3_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_2_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_4_address0 ),
    .ce0( k_buf_2_val_4_ce0 ),
    .q0( k_buf_2_val_4_q0 ),
    .address1( k_buf_2_val_4_address1 ),
    .ce1( k_buf_2_val_4_ce1 ),
    .we1( k_buf_2_val_4_we1 ),
    .d1( k_buf_2_val_4_d1 )
);

EdgeDetect_Top_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
k_buf_2_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_5_address0 ),
    .ce0( k_buf_2_val_5_ce0 ),
    .q0( k_buf_2_val_5_q0 ),
    .address1( k_buf_2_val_5_address1 ),
    .ce1( k_buf_2_val_5_ce1 ),
    .we1( k_buf_2_val_5_we1 ),
    .d1( k_buf_2_val_5_d1 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U14(
    .din1( right_border_buf_0_val_0_1_fu_254 ),
    .din2( right_border_buf_0_val_0_1_1_fu_258 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_52_fu_1264_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U15(
    .din1( right_border_buf_0_val_1_1_fu_266 ),
    .din2( right_border_buf_0_val_1_1_1_fu_270 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_53_fu_1282_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U16(
    .din1( right_border_buf_0_val_2_1_fu_278 ),
    .din2( right_border_buf_0_val_2_1_1_fu_282 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_54_fu_1300_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U17(
    .din1( col_buf_0_val_0_0_fu_1275_p3 ),
    .din2( col_buf_0_val_1_0_fu_1293_p3 ),
    .din3( col_buf_0_val_2_0_fu_1311_p3 ),
    .din4( row_assign_8_reg_3294 ),
    .dout( tmp_59_fu_1357_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U18(
    .din1( col_buf_0_val_0_0_fu_1275_p3 ),
    .din2( col_buf_0_val_1_0_fu_1293_p3 ),
    .din3( col_buf_0_val_2_0_fu_1311_p3 ),
    .din4( row_assign_8_0_1_t_reg_3301 ),
    .dout( tmp_64_fu_1375_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U19(
    .din1( col_buf_0_val_0_0_fu_1275_p3 ),
    .din2( col_buf_0_val_1_0_fu_1293_p3 ),
    .din3( col_buf_0_val_2_0_fu_1311_p3 ),
    .din4( row_assign_8_0_2_t_reg_3308 ),
    .dout( tmp_69_fu_1393_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U20(
    .din1( right_border_buf_1_val_0_1_fu_290 ),
    .din2( right_border_buf_1_val_0_1_1_fu_294 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_78_fu_1429_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U21(
    .din1( right_border_buf_1_val_1_1_fu_302 ),
    .din2( right_border_buf_1_val_1_1_1_fu_306 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_79_fu_1447_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U22(
    .din1( right_border_buf_1_val_2_1_fu_314 ),
    .din2( right_border_buf_1_val_2_1_1_fu_318 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_80_fu_1465_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U23(
    .din1( col_buf_1_val_0_0_fu_1440_p3 ),
    .din2( col_buf_1_val_1_0_fu_1458_p3 ),
    .din3( col_buf_1_val_2_0_fu_1476_p3 ),
    .din4( row_assign_8_reg_3294 ),
    .dout( tmp_81_fu_1522_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U24(
    .din1( col_buf_1_val_0_0_fu_1440_p3 ),
    .din2( col_buf_1_val_1_0_fu_1458_p3 ),
    .din3( col_buf_1_val_2_0_fu_1476_p3 ),
    .din4( row_assign_8_0_1_t_reg_3301 ),
    .dout( tmp_82_fu_1540_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U25(
    .din1( col_buf_1_val_0_0_fu_1440_p3 ),
    .din2( col_buf_1_val_1_0_fu_1458_p3 ),
    .din3( col_buf_1_val_2_0_fu_1476_p3 ),
    .din4( row_assign_8_0_2_t_reg_3308 ),
    .dout( tmp_83_fu_1558_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U26(
    .din1( right_border_buf_2_val_0_1_1_fu_322 ),
    .din2( right_border_buf_2_val_0_1_fu_310 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_93_fu_1585_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U27(
    .din1( right_border_buf_2_val_1_1_1_fu_298 ),
    .din2( right_border_buf_2_val_1_1_fu_286 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_94_fu_1603_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U28(
    .din1( right_border_buf_2_val_2_1_1_fu_274 ),
    .din2( right_border_buf_2_val_2_1_fu_262 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_1_0_t_reg_3361 ),
    .dout( tmp_95_fu_1621_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U29(
    .din1( col_buf_2_val_0_0_fu_1596_p3 ),
    .din2( col_buf_2_val_1_0_fu_1614_p3 ),
    .din3( col_buf_2_val_2_0_fu_1632_p3 ),
    .din4( row_assign_8_reg_3294 ),
    .dout( tmp_96_fu_1669_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U30(
    .din1( col_buf_2_val_0_0_fu_1596_p3 ),
    .din2( col_buf_2_val_1_0_fu_1614_p3 ),
    .din3( col_buf_2_val_2_0_fu_1632_p3 ),
    .din4( row_assign_8_0_1_t_reg_3301 ),
    .dout( tmp_97_fu_1687_p5 )
);

EdgeDetect_Top_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
EdgeDetect_Top_mux_3to1_sel2_8_1_U31(
    .din1( col_buf_2_val_0_0_fu_1596_p3 ),
    .din2( col_buf_2_val_1_0_fu_1614_p3 ),
    .din3( col_buf_2_val_2_0_fu_1632_p3 ),
    .din4( row_assign_8_0_2_t_reg_3308 ),
    .dout( tmp_98_fu_1705_p5 )
);

EdgeDetect_Top_mul_mul_8ns_14ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
EdgeDetect_Top_mul_mul_8ns_14ns_21_1_U32(
    .din0( p_Val2_62_0_1_1_fu_2872_p0 ),
    .din1( p_Val2_62_0_1_1_fu_2872_p1 ),
    .dout( p_Val2_62_0_1_1_fu_2872_p2 )
);

EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1_U33(
    .din0( grp_fu_2879_p0 ),
    .din1( grp_fu_2879_p1 ),
    .din2( grp_fu_2879_p2 ),
    .dout( grp_fu_2879_p3 )
);

EdgeDetect_Top_mul_mul_8ns_14ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
EdgeDetect_Top_mul_mul_8ns_14ns_21_1_U34(
    .din0( p_Val2_62_1_1_1_fu_2888_p0 ),
    .din1( p_Val2_62_1_1_1_fu_2888_p1 ),
    .dout( p_Val2_62_1_1_1_fu_2888_p2 )
);

EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1_U35(
    .din0( grp_fu_2895_p0 ),
    .din1( grp_fu_2895_p1 ),
    .din2( grp_fu_2895_p2 ),
    .dout( grp_fu_2895_p3 )
);

EdgeDetect_Top_mul_mul_8ns_14ns_21_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
EdgeDetect_Top_mul_mul_8ns_14ns_21_1_U36(
    .din0( p_Val2_62_2_1_1_fu_2904_p0 ),
    .din1( p_Val2_62_2_1_1_fu_2904_p1 ),
    .dout( p_Val2_62_2_1_1_fu_2904_p2 )
);

EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
EdgeDetect_Top_am_addmul_8ns_8ns_11ns_19_1_U37(
    .din0( grp_fu_2911_p0 ),
    .din1( grp_fu_2911_p1 ),
    .din2( grp_fu_2911_p2 ),
    .dout( grp_fu_2911_p3 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == exitcond_fu_1060_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_656_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_656_p2))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_656_p2))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_4)) begin
        p_014_0_i_reg_529 <= i_V_reg_3250;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_72_fu_565_p2 == ap_const_lv1_0))) begin
        p_014_0_i_reg_529 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == exitcond_fu_1060_p2))) begin
        p_027_0_i_reg_540 <= j_V_fu_1065_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_656_p2))) begin
        p_027_0_i_reg_540 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_s_reg_518 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_72_fu_565_p2 == ap_const_lv1_0))) begin
        tmp_s_reg_518 <= tmp_71_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        ap_reg_ppstg_brmerge2_reg_3338_pp0_it1 <= brmerge2_reg_3338;
        ap_reg_ppstg_exitcond_reg_3315_pp0_it1 <= exitcond_reg_3315;
        ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 <= or_cond_i_i_reg_3324;
        ap_reg_ppstg_or_cond_i_reg_3351_pp0_it1 <= or_cond_i_reg_3351;
        exitcond_reg_3315 <= exitcond_fu_1060_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) begin
        ap_reg_ppstg_exitcond_reg_3315_pp0_it2 <= ap_reg_ppstg_exitcond_reg_3315_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_3351_pp0_it2 <= ap_reg_ppstg_or_cond_i_reg_3351_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_3351_pp0_it3 <= ap_reg_ppstg_or_cond_i_reg_3351_pp0_it2;
        ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4 <= ap_reg_ppstg_or_cond_i_reg_3351_pp0_it3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_3422_pp0_it3 <= src_kernel_win_0_val_0_0_reg_3422;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_3428_pp0_it3 <= src_kernel_win_0_val_1_0_reg_3428;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_3441_pp0_it3 <= src_kernel_win_1_val_0_0_reg_3441;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_3447_pp0_it3 <= src_kernel_win_1_val_1_0_reg_3447;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_3460_pp0_it3 <= src_kernel_win_2_val_0_0_reg_3460;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_3466_pp0_it3 <= src_kernel_win_2_val_1_0_reg_3466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == exitcond_fu_1060_p2))) begin
        brmerge2_reg_3338 <= brmerge2_fu_1207_p2;
        or_cond_i_i_reg_3324 <= or_cond_i_i_fu_1112_p2;
        or_cond_i_reg_3351 <= or_cond_i_fu_1212_p2;
        tmp_144_reg_3333 <= tmp_144_fu_1203_p1;
        x_reg_3328 <= x_fu_1195_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == exitcond_reg_3315))) begin
        col_assign_1_0_t_reg_3361 <= col_assign_1_0_t_fu_1233_p2;
        k_buf_0_val_3_addr_reg_3355 <= tmp_91_fu_1220_p1;
        k_buf_0_val_4_addr_reg_3374 <= tmp_91_fu_1220_p1;
        k_buf_0_val_5_addr_reg_3380 <= tmp_91_fu_1220_p1;
        k_buf_1_val_3_addr_reg_3386 <= tmp_91_fu_1220_p1;
        k_buf_1_val_4_addr_reg_3392 <= tmp_91_fu_1220_p1;
        k_buf_1_val_5_addr_reg_3398 <= tmp_91_fu_1220_p1;
        k_buf_2_val_3_addr_reg_3404 <= tmp_91_fu_1220_p1;
        k_buf_2_val_4_addr_reg_3410 <= tmp_91_fu_1220_p1;
        k_buf_2_val_5_addr_reg_3416 <= tmp_91_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_3250 <= i_V_fu_661_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_656_p2))) begin
        icmp_reg_3264 <= icmp_fu_693_p2;
        rev_reg_3259 <= rev_fu_677_p2;
        row_assign_8_0_1_t_reg_3301 <= row_assign_8_0_1_t_fu_1008_p2;
        row_assign_8_0_2_t_reg_3308 <= row_assign_8_0_2_t_fu_1051_p2;
        row_assign_8_reg_3294 <= row_assign_8_fu_965_p2;
        tmp_406_0_1_reg_3273 <= tmp_406_0_1_fu_704_p2;
        tmp_406_0_2_reg_3277 <= tmp_406_0_2_fu_710_p2;
        tmp_77_reg_3255 <= tmp_77_fu_667_p2;
        tmp_84_reg_3269 <= tmp_84_fu_699_p2;
        tmp_85_reg_3281 <= tmp_85_fu_716_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it3))) begin
        p_Val2_56_reg_3545 <= {{p_Val2_52_fu_2279_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
        p_Val2_59_reg_3565 <= {{p_Val2_s_fu_2484_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
        p_Val2_63_reg_3585 <= {{p_Val2_62_fu_2689_p2[ap_const_lv32_15 : ap_const_lv32_E]}};
        tmp_147_reg_3550 <= p_Val2_52_fu_2279_p2[ap_const_lv32_D];
        tmp_148_reg_3555 <= p_Val2_52_fu_2279_p2[ap_const_lv32_15];
        tmp_153_reg_3570 <= p_Val2_s_fu_2484_p2[ap_const_lv32_D];
        tmp_154_reg_3575 <= p_Val2_s_fu_2484_p2[ap_const_lv32_15];
        tmp_159_reg_3590 <= p_Val2_62_fu_2689_p2[ap_const_lv32_D];
        tmp_160_reg_3595 <= p_Val2_62_fu_2689_p2[ap_const_lv32_15];
        tmp_76_reg_3560 <= {{p_Val2_52_fu_2279_p2[ap_const_lv32_1A : ap_const_lv32_16]}};
        tmp_92_reg_3580 <= {{p_Val2_s_fu_2484_p2[ap_const_lv32_1A : ap_const_lv32_16]}};
        tmp_99_reg_3600 <= {{p_Val2_62_fu_2689_p2[ap_const_lv32_1A : ap_const_lv32_16]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it2))) begin
        p_Val2_65_0_0_2_reg_3491 <= p_Val2_65_0_0_2_fu_1789_p2;
        p_Val2_65_1_0_2_reg_3513 <= p_Val2_65_1_0_2_fu_1884_p2;
        p_Val2_65_2_0_2_reg_3535 <= p_Val2_65_2_0_2_fu_1979_p2;
        src_kernel_win_0_val_0_1_lo_reg_3479 <= src_kernel_win_0_val_0_1_fu_182;
        src_kernel_win_0_val_1_1_1_s_reg_3485 <= src_kernel_win_0_val_1_1_1_fu_194;
        src_kernel_win_1_val_0_1_lo_reg_3501 <= src_kernel_win_1_val_0_1_fu_206;
        src_kernel_win_1_val_1_1_1_s_reg_3507 <= src_kernel_win_1_val_1_1_1_fu_218;
        src_kernel_win_2_val_0_1_lo_1_reg_3523 <= src_kernel_win_2_val_0_1_fu_230;
        src_kernel_win_2_val_1_1_1_s_reg_3529 <= src_kernel_win_2_val_1_1_1_fu_242;
        tmp59_reg_3496 <= tmp59_fu_1813_p2;
        tmp69_reg_3518 <= tmp69_fu_1908_p2;
        tmp75_reg_3540 <= tmp75_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        right_border_buf_0_val_0_1_1_fu_258 <= right_border_buf_0_val_0_1_fu_254;
        right_border_buf_0_val_0_1_fu_254 <= col_buf_0_val_0_0_fu_1275_p3;
        right_border_buf_0_val_1_1_1_fu_270 <= right_border_buf_0_val_1_1_fu_266;
        right_border_buf_0_val_1_1_fu_266 <= col_buf_0_val_1_0_fu_1293_p3;
        right_border_buf_0_val_2_1_1_fu_282 <= right_border_buf_0_val_2_1_fu_278;
        right_border_buf_0_val_2_1_fu_278 <= col_buf_0_val_2_0_fu_1311_p3;
        right_border_buf_1_val_0_1_1_fu_294 <= right_border_buf_1_val_0_1_fu_290;
        right_border_buf_1_val_0_1_fu_290 <= col_buf_1_val_0_0_fu_1440_p3;
        right_border_buf_1_val_1_1_1_fu_306 <= right_border_buf_1_val_1_1_fu_302;
        right_border_buf_1_val_1_1_fu_302 <= col_buf_1_val_1_0_fu_1458_p3;
        right_border_buf_1_val_2_1_1_fu_318 <= right_border_buf_1_val_2_1_fu_314;
        right_border_buf_1_val_2_1_fu_314 <= col_buf_1_val_2_0_fu_1476_p3;
        right_border_buf_2_val_0_1_1_fu_322 <= col_buf_2_val_0_0_fu_1596_p3;
        right_border_buf_2_val_0_1_fu_310 <= right_border_buf_2_val_0_1_1_fu_322;
        right_border_buf_2_val_1_1_1_fu_298 <= col_buf_2_val_1_0_fu_1614_p3;
        right_border_buf_2_val_1_1_fu_286 <= right_border_buf_2_val_1_1_1_fu_298;
        right_border_buf_2_val_2_1_1_fu_274 <= col_buf_2_val_2_0_fu_1632_p3;
        right_border_buf_2_val_2_1_fu_262 <= right_border_buf_2_val_2_1_1_fu_274;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        src_kernel_win_0_val_0_0_reg_3422 <= src_kernel_win_0_val_0_0_fu_1368_p3;
        src_kernel_win_0_val_1_0_reg_3428 <= src_kernel_win_0_val_1_0_fu_1386_p3;
        src_kernel_win_0_val_2_0_reg_3435 <= src_kernel_win_0_val_2_0_fu_1404_p3;
        src_kernel_win_1_val_0_0_reg_3441 <= src_kernel_win_1_val_0_0_fu_1533_p3;
        src_kernel_win_1_val_1_0_reg_3447 <= src_kernel_win_1_val_1_0_fu_1551_p3;
        src_kernel_win_1_val_2_0_reg_3454 <= src_kernel_win_1_val_2_0_fu_1569_p3;
        src_kernel_win_2_val_0_0_reg_3460 <= src_kernel_win_2_val_0_0_fu_1680_p3;
        src_kernel_win_2_val_1_0_reg_3466 <= src_kernel_win_2_val_1_0_fu_1698_p3;
        src_kernel_win_2_val_2_0_reg_3473 <= src_kernel_win_2_val_2_0_fu_1716_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it2))) begin
        src_kernel_win_0_val_0_1_1_fu_186 <= src_kernel_win_0_val_0_1_fu_182;
        src_kernel_win_0_val_0_1_fu_182 <= src_kernel_win_0_val_0_0_reg_3422;
        src_kernel_win_0_val_1_1_1_fu_194 <= src_kernel_win_0_val_1_1_fu_190;
        src_kernel_win_0_val_1_1_fu_190 <= src_kernel_win_0_val_1_0_reg_3428;
        src_kernel_win_0_val_2_1_1_fu_202 <= src_kernel_win_0_val_2_1_fu_198;
        src_kernel_win_0_val_2_1_fu_198 <= src_kernel_win_0_val_2_0_reg_3435;
        src_kernel_win_1_val_0_1_1_fu_210 <= src_kernel_win_1_val_0_1_fu_206;
        src_kernel_win_1_val_0_1_fu_206 <= src_kernel_win_1_val_0_0_reg_3441;
        src_kernel_win_1_val_1_1_1_fu_218 <= src_kernel_win_1_val_1_1_fu_214;
        src_kernel_win_1_val_1_1_fu_214 <= src_kernel_win_1_val_1_0_reg_3447;
        src_kernel_win_1_val_2_1_1_fu_226 <= src_kernel_win_1_val_2_1_fu_222;
        src_kernel_win_1_val_2_1_fu_222 <= src_kernel_win_1_val_2_0_reg_3454;
        src_kernel_win_2_val_0_1_1_fu_234 <= src_kernel_win_2_val_0_1_fu_230;
        src_kernel_win_2_val_0_1_fu_230 <= src_kernel_win_2_val_0_0_reg_3460;
        src_kernel_win_2_val_1_1_1_fu_242 <= src_kernel_win_2_val_1_1_fu_238;
        src_kernel_win_2_val_1_1_fu_238 <= src_kernel_win_2_val_1_0_reg_3466;
        src_kernel_win_2_val_2_1_1_fu_250 <= src_kernel_win_2_val_2_1_fu_246;
        src_kernel_win_2_val_2_1_fu_246 <= src_kernel_win_2_val_2_0_reg_3473;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or exitcond1_fu_656_p2 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_656_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (exitcond1_fu_656_p2 or ap_sig_cseq_ST_st3_fsm_2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_656_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_139) begin
    if (ap_sig_bdd_139) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_449) begin
    if (ap_sig_bdd_449) begin
        ap_sig_cseq_ST_st10_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_74) begin
    if (ap_sig_bdd_74) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_106) begin
    if (ap_sig_bdd_106) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_2_reg_3277 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_2_reg_3277)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_2_reg_3277 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_2_reg_3277)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_1_reg_3273 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_3_q0 or ap_sig_bdd_2049 or ap_sig_bdd_2051 or ap_sig_bdd_2048) begin
    if (ap_sig_bdd_2048) begin
        if (ap_sig_bdd_2051) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_bdd_2049) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_1_reg_3273 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_84_reg_3269 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_84_reg_3269)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_4_q0 or ap_sig_bdd_2051 or ap_sig_bdd_2048 or ap_sig_bdd_2054) begin
    if (ap_sig_bdd_2048) begin
        if (ap_sig_bdd_2051) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_bdd_2054) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_84_reg_3269 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_84_reg_3269)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_2_reg_3277 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_2_reg_3277)))) begin
        k_buf_1_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_2_reg_3277 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_2_reg_3277)))) begin
        k_buf_1_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_1_reg_3273 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273)))) begin
        k_buf_1_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_3_q0 or ap_sig_bdd_2049 or ap_sig_bdd_2051 or ap_sig_bdd_2048) begin
    if (ap_sig_bdd_2048) begin
        if (ap_sig_bdd_2051) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (ap_sig_bdd_2049) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_1_reg_3273 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273)))) begin
        k_buf_1_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_1_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_84_reg_3269 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_84_reg_3269)))) begin
        k_buf_1_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_4_q0 or ap_sig_bdd_2051 or ap_sig_bdd_2048 or ap_sig_bdd_2054) begin
    if (ap_sig_bdd_2048) begin
        if (ap_sig_bdd_2051) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (ap_sig_bdd_2054) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_84_reg_3269 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_84_reg_3269)))) begin
        k_buf_1_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_2_reg_3277 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_2_reg_3277)))) begin
        k_buf_2_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_2_reg_3277 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_2_reg_3277)))) begin
        k_buf_2_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_1_reg_3273 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273)))) begin
        k_buf_2_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_2_V_dout or k_buf_2_val_3_q0 or ap_sig_bdd_2049 or ap_sig_bdd_2051 or ap_sig_bdd_2048) begin
    if (ap_sig_bdd_2048) begin
        if (ap_sig_bdd_2051) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if (ap_sig_bdd_2049) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_406_0_1_reg_3273 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273)))) begin
        k_buf_2_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_3 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        k_buf_2_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_84_reg_3269 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_84_reg_3269)))) begin
        k_buf_2_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_2_V_dout or k_buf_2_val_4_q0 or ap_sig_bdd_2051 or ap_sig_bdd_2048 or ap_sig_bdd_2054) begin
    if (ap_sig_bdd_2048) begin
        if (ap_sig_bdd_2051) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if (ap_sig_bdd_2054) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or tmp_84_reg_3269 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_lv1_0 == tmp_84_reg_3269)))) begin
        k_buf_2_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

always @ (tmp_77_reg_3255 or icmp_reg_3264 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5)))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_72_fu_565_p2 or exitcond1_fu_656_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_173 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_sig_bdd_193 or ap_reg_ppiten_pp0_it5) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(tmp_72_fu_565_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_656_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_173 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_193 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it5))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st10_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_cast_mux_cast_fu_1131_p1 = ImagLoc_x_cast_mux_fu_1123_p3;

assign ImagLoc_x_cast_mux_fu_1123_p3 = ((or_cond_i_i_fu_1112_p2[0:0] === 1'b1) ? ImagLoc_x_fu_1087_p2 : ap_const_lv10_0);

assign ImagLoc_x_fu_1087_p2 = ($signed(ap_const_lv10_3FF) + $signed(tmp_202_cast_cast_fu_1056_p1));

assign Range1_all_zeros_1_fu_2805_p2 = (tmp_92_reg_3580 == ap_const_lv5_0? 1'b1: 1'b0);

assign Range1_all_zeros_2_fu_2852_p2 = (tmp_99_reg_3600 == ap_const_lv5_0? 1'b1: 1'b0);

assign Range1_all_zeros_fu_2758_p2 = (tmp_76_reg_3560 == ap_const_lv5_0? 1'b1: 1'b0);


always @ (ap_CS_fsm) begin
    ap_sig_bdd_106 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_139 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_77_reg_3255 or icmp_reg_3264 or ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) begin
    ap_sig_bdd_173 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264)) | ((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_lv1_0 == icmp_reg_3264) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end


always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4) begin
    ap_sig_bdd_193 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_3351_pp0_it4) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end


always @ (ap_reg_ppstg_exitcond_reg_3315_pp0_it1 or ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_2048 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_3315_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_i_reg_3324_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (icmp_reg_3264 or tmp_406_0_1_reg_3273) begin
    ap_sig_bdd_2049 = ((ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_406_0_1_reg_3273));
end


always @ (tmp_77_reg_3255 or icmp_reg_3264) begin
    ap_sig_bdd_2051 = (~(ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_77_reg_3255));
end


always @ (icmp_reg_3264 or tmp_84_reg_3269) begin
    ap_sig_bdd_2054 = ((ap_const_lv1_0 == icmp_reg_3264) & ~(ap_const_lv1_0 == tmp_84_reg_3269));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_449 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_74 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign brmerge1_fu_1118_p2 = (or_cond_i_i_fu_1112_p2 | tmp_351_2_fu_608_p2);

assign brmerge2_fu_1207_p2 = (rev_reg_3259 | tmp_89_fu_1107_p2);

assign brmerge3_fu_970_p2 = (or_cond_i423_i_0_1_fu_816_p2 | tmp_73_fu_592_p2);

assign brmerge4_fu_1013_p2 = (or_cond_i423_i_0_2_fu_886_p2 | tmp_73_fu_592_p2);

assign brmerge_fu_927_p2 = (or_cond_i423_i_fu_746_p2 | tmp_73_fu_592_p2);

assign brmerge_i_i_not_i_i1_fu_2810_p2 = (Range1_all_zeros_1_fu_2805_p2 & carry_i1_fu_2799_p2);

assign brmerge_i_i_not_i_i2_fu_2857_p2 = (Range1_all_zeros_2_fu_2852_p2 & carry_i2_fu_2846_p2);

assign brmerge_i_i_not_i_i_fu_2763_p2 = (Range1_all_zeros_fu_2758_p2 & carry_i_fu_2752_p2);

assign carry_i1_fu_2799_p2 = (tmp_155_fu_2786_p3 | not_Result_i_i1_fu_2794_p2);

assign carry_i2_fu_2846_p2 = (tmp_161_fu_2833_p3 | not_Result_i_i2_fu_2841_p2);

assign carry_i_fu_2752_p2 = (tmp_149_fu_2739_p3 | not_Result_i_i_fu_2747_p2);

assign col_assign_1_0_t_fu_1233_p2 = (tmp_50_fu_646_p2 - tmp_144_reg_3333);

assign col_buf_0_val_0_0_fu_1275_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_52_fu_1264_p5);

assign col_buf_0_val_1_0_fu_1293_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_53_fu_1282_p5);

assign col_buf_0_val_2_0_fu_1311_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_54_fu_1300_p5);

assign col_buf_1_val_0_0_fu_1440_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_78_fu_1429_p5);

assign col_buf_1_val_1_0_fu_1458_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_79_fu_1447_p5);

assign col_buf_1_val_2_0_fu_1476_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_80_fu_1465_p5);

assign col_buf_2_val_0_0_fu_1596_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_93_fu_1585_p5);

assign col_buf_2_val_1_0_fu_1614_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_94_fu_1603_p5);

assign col_buf_2_val_2_0_fu_1632_p3 = ((ap_reg_ppstg_brmerge2_reg_3338_pp0_it1[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_95_fu_1621_p5);

assign cols_cast_cast_fu_555_p1 = p_src_cols_V_read;

assign exitcond1_fu_656_p2 = (p_014_0_i_reg_529 == tmp_56_fu_635_p2? 1'b1: 1'b0);

assign exitcond_fu_1060_p2 = (p_027_0_i_reg_540 == tmp_46_fu_630_p2? 1'b1: 1'b0);

assign grp_fu_2879_p0 = grp_fu_2879_p00;

assign grp_fu_2879_p00 = src_kernel_win_0_val_2_1_1_fu_202;

assign grp_fu_2879_p1 = grp_fu_2879_p10;

assign grp_fu_2879_p10 = src_kernel_win_0_val_2_0_reg_3435;

assign grp_fu_2879_p2 = ap_const_lv19_3A8;

assign grp_fu_2895_p0 = grp_fu_2895_p00;

assign grp_fu_2895_p00 = src_kernel_win_1_val_2_1_1_fu_226;

assign grp_fu_2895_p1 = grp_fu_2895_p10;

assign grp_fu_2895_p10 = src_kernel_win_1_val_2_0_reg_3454;

assign grp_fu_2895_p2 = ap_const_lv19_3A8;

assign grp_fu_2911_p0 = grp_fu_2911_p00;

assign grp_fu_2911_p00 = src_kernel_win_2_val_2_1_1_fu_250;

assign grp_fu_2911_p1 = grp_fu_2911_p10;

assign grp_fu_2911_p10 = src_kernel_win_2_val_2_0_reg_3473;

assign grp_fu_2911_p2 = ap_const_lv19_3A8;

assign i_V_fu_661_p2 = (p_014_0_i_reg_529 + ap_const_lv9_1);

assign icmp5_fu_1081_p2 = (tmp_141_fu_1071_p4 != ap_const_lv8_0? 1'b1: 1'b0);

assign icmp_fu_693_p2 = (tmp_128_fu_683_p4 != ap_const_lv8_0? 1'b1: 1'b0);

assign j_V_fu_1065_p2 = (p_027_0_i_reg_540 + ap_const_lv9_1);

assign k_buf_0_val_3_address0 = tmp_91_fu_1220_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_3355;

assign k_buf_0_val_3_d1 = p_src_data_stream_0_V_dout;

assign k_buf_0_val_4_address0 = tmp_91_fu_1220_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_3374;

assign k_buf_0_val_5_address0 = tmp_91_fu_1220_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_3380;

assign k_buf_1_val_3_address0 = tmp_91_fu_1220_p1;

assign k_buf_1_val_3_address1 = k_buf_1_val_3_addr_reg_3386;

assign k_buf_1_val_3_d1 = p_src_data_stream_1_V_dout;

assign k_buf_1_val_4_address0 = tmp_91_fu_1220_p1;

assign k_buf_1_val_4_address1 = k_buf_1_val_4_addr_reg_3392;

assign k_buf_1_val_5_address0 = tmp_91_fu_1220_p1;

assign k_buf_1_val_5_address1 = k_buf_1_val_5_addr_reg_3398;

assign k_buf_2_val_3_address0 = tmp_91_fu_1220_p1;

assign k_buf_2_val_3_address1 = k_buf_2_val_3_addr_reg_3404;

assign k_buf_2_val_3_d1 = p_src_data_stream_2_V_dout;

assign k_buf_2_val_4_address0 = tmp_91_fu_1220_p1;

assign k_buf_2_val_4_address1 = k_buf_2_val_4_addr_reg_3410;

assign k_buf_2_val_5_address0 = tmp_91_fu_1220_p1;

assign k_buf_2_val_5_address1 = k_buf_2_val_5_addr_reg_3416;

assign not_Result_i_i1_fu_2794_p2 = (tmp_154_reg_3575 ^ ap_const_lv1_1);

assign not_Result_i_i2_fu_2841_p2 = (tmp_160_reg_3595 ^ ap_const_lv1_1);

assign not_Result_i_i_fu_2747_p2 = (tmp_148_reg_3555 ^ ap_const_lv1_1);

assign not_tmp_s_fu_583_p2 = (p_src_rows_V_read != ap_const_lv9_1? 1'b1: 1'b0);

assign or_cond_i423_i_0_1_fu_816_p2 = (tmp_432_0_1_fu_811_p2 & rev3_fu_805_p2);

assign or_cond_i423_i_0_2_fu_886_p2 = (tmp_432_0_2_fu_881_p2 & rev4_fu_875_p2);

assign or_cond_i423_i_fu_746_p2 = (tmp_87_fu_741_p2 & rev6_fu_735_p2);

assign or_cond_i_fu_1212_p2 = (icmp_reg_3264 & icmp5_fu_1081_p2);

assign or_cond_i_i_fu_1112_p2 = (tmp_89_fu_1107_p2 & rev5_fu_1101_p2);

assign p_Val2_52_fu_2279_p2 = (tmp94_cast_fu_2275_p1 + p_Val2_65_0_2_cast_fu_2216_p1);

assign p_Val2_57_fu_2734_p2 = (p_Val2_56_reg_3545 + tmp_7_i_i_fu_2731_p1);

assign p_Val2_60_fu_2781_p2 = (p_Val2_59_reg_3565 + tmp_7_i_i1_fu_2778_p1);

assign p_Val2_62_0_0_1_cast_fu_1775_p1 = $signed(p_Val2_62_0_0_1_fu_1769_p2);

assign p_Val2_62_0_0_1_fu_1769_p2 = (p_shl1_cast_fu_1753_p1 - p_shl2_cast_fu_1765_p1);

assign p_Val2_62_0_1_1_fu_2872_p0 = p_Val2_62_0_1_1_fu_2872_p00;

assign p_Val2_62_0_1_1_fu_2872_p00 = src_kernel_win_0_val_1_1_fu_190;

assign p_Val2_62_0_1_1_fu_2872_p1 = ap_const_lv21_1171;

assign p_Val2_62_0_1_2_cast_fu_2183_p1 = $signed(p_Val2_62_0_1_2_fu_2177_p2);

assign p_Val2_62_0_1_2_fu_2177_p2 = (p_shl5_cast_fu_2162_p1 - p_shl6_cast_fu_2173_p1);

assign p_Val2_62_0_1_cast_fu_2147_p1 = $signed(p_Val2_62_0_1_fu_2141_p2);

assign p_Val2_62_0_1_fu_2141_p2 = (p_shl3_cast_fu_2126_p1 - p_shl4_cast_fu_2137_p1);

assign p_Val2_62_0_2_1_cast_fu_2248_p1 = $signed(p_Val2_62_0_2_1_fu_2242_p2);

assign p_Val2_62_0_2_1_fu_2242_p2 = (p_shl_cast_fu_2227_p1 - p_shl7_cast_fu_2238_p1);

assign p_Val2_62_0_2_2_fu_2259_p0 = p_Val2_62_0_2_2_fu_2259_p00;

assign p_Val2_62_0_2_2_fu_2259_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_3422_pp0_it3;

assign p_Val2_62_0_2_2_fu_2259_p2 = (p_Val2_62_0_2_2_fu_2259_p0 * $signed('h3A8));

assign p_Val2_62_0_2_fu_1803_p0 = p_Val2_62_0_2_fu_1803_p00;

assign p_Val2_62_0_2_fu_1803_p00 = src_kernel_win_0_val_0_1_1_fu_186;

assign p_Val2_62_0_2_fu_1803_p2 = (p_Val2_62_0_2_fu_1803_p0 * $signed('h3A8));

assign p_Val2_62_1_0_1_cast_fu_1870_p1 = $signed(p_Val2_62_1_0_1_fu_1864_p2);

assign p_Val2_62_1_0_1_fu_1864_p2 = (p_shl8_cast_fu_1848_p1 - p_shl9_cast_fu_1860_p1);

assign p_Val2_62_1_1_1_fu_2888_p0 = p_Val2_62_1_1_1_fu_2888_p00;

assign p_Val2_62_1_1_1_fu_2888_p00 = src_kernel_win_1_val_1_1_fu_214;

assign p_Val2_62_1_1_1_fu_2888_p1 = ap_const_lv21_1171;

assign p_Val2_62_1_1_2_cast_fu_2388_p1 = $signed(p_Val2_62_1_1_2_fu_2382_p2);

assign p_Val2_62_1_1_2_fu_2382_p2 = (p_shl12_cast_fu_2367_p1 - p_shl13_cast_fu_2378_p1);

assign p_Val2_62_1_1_cast_fu_2352_p1 = $signed(p_Val2_62_1_1_fu_2346_p2);

assign p_Val2_62_1_1_fu_2346_p2 = (p_shl10_cast_fu_2331_p1 - p_shl11_cast_fu_2342_p1);

assign p_Val2_62_1_2_1_cast_fu_2453_p1 = $signed(p_Val2_62_1_2_1_fu_2447_p2);

assign p_Val2_62_1_2_1_fu_2447_p2 = (p_shl14_cast_fu_2432_p1 - p_shl15_cast_fu_2443_p1);

assign p_Val2_62_1_2_2_fu_2464_p0 = p_Val2_62_1_2_2_fu_2464_p00;

assign p_Val2_62_1_2_2_fu_2464_p00 = ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_3441_pp0_it3;

assign p_Val2_62_1_2_2_fu_2464_p2 = (p_Val2_62_1_2_2_fu_2464_p0 * $signed('h3A8));

assign p_Val2_62_1_2_fu_1898_p0 = p_Val2_62_1_2_fu_1898_p00;

assign p_Val2_62_1_2_fu_1898_p00 = src_kernel_win_1_val_0_1_1_fu_210;

assign p_Val2_62_1_2_fu_1898_p2 = (p_Val2_62_1_2_fu_1898_p0 * $signed('h3A8));

assign p_Val2_62_2_0_1_cast_fu_1965_p1 = $signed(p_Val2_62_2_0_1_fu_1959_p2);

assign p_Val2_62_2_0_1_fu_1959_p2 = (p_shl16_cast_fu_1943_p1 - p_shl17_cast_fu_1955_p1);

assign p_Val2_62_2_1_1_fu_2904_p0 = p_Val2_62_2_1_1_fu_2904_p00;

assign p_Val2_62_2_1_1_fu_2904_p00 = src_kernel_win_2_val_1_1_fu_238;

assign p_Val2_62_2_1_1_fu_2904_p1 = ap_const_lv21_1171;

assign p_Val2_62_2_1_2_cast_fu_2593_p1 = $signed(p_Val2_62_2_1_2_fu_2587_p2);

assign p_Val2_62_2_1_2_fu_2587_p2 = (p_shl20_cast_fu_2572_p1 - p_shl21_cast_fu_2583_p1);

assign p_Val2_62_2_1_cast_fu_2557_p1 = $signed(p_Val2_62_2_1_fu_2551_p2);

assign p_Val2_62_2_1_fu_2551_p2 = (p_shl18_cast_fu_2536_p1 - p_shl19_cast_fu_2547_p1);

assign p_Val2_62_2_2_1_cast_fu_2658_p1 = $signed(p_Val2_62_2_2_1_fu_2652_p2);

assign p_Val2_62_2_2_1_fu_2652_p2 = (p_shl22_cast_fu_2637_p1 - p_shl23_cast_fu_2648_p1);

assign p_Val2_62_2_2_2_fu_2669_p0 = p_Val2_62_2_2_2_fu_2669_p00;

assign p_Val2_62_2_2_2_fu_2669_p00 = ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_3460_pp0_it3;

assign p_Val2_62_2_2_2_fu_2669_p2 = (p_Val2_62_2_2_2_fu_2669_p0 * $signed('h3A8));

assign p_Val2_62_2_2_fu_1993_p0 = p_Val2_62_2_2_fu_1993_p00;

assign p_Val2_62_2_2_fu_1993_p00 = src_kernel_win_2_val_0_1_1_fu_234;

assign p_Val2_62_2_2_fu_1993_p2 = (p_Val2_62_2_2_fu_1993_p0 * $signed('h3A8));

assign p_Val2_62_fu_2689_p2 = (tmp104_cast_fu_2685_p1 + p_Val2_65_2_2_cast_fu_2626_p1);

assign p_Val2_64_fu_2828_p2 = (p_Val2_63_reg_3585 + tmp_7_i_i2_fu_2825_p1);

assign p_Val2_65_0_0_2_cast_fu_2116_p1 = p_Val2_65_0_0_2_reg_3491;

assign p_Val2_65_0_0_2_fu_1789_p2 = (tmp90_cast_fu_1786_p1 + tmp_450_0_0_1_cast_fu_1779_p1);

assign p_Val2_65_0_2_cast_fu_2216_p1 = p_Val2_65_0_2_fu_2210_p2;

assign p_Val2_65_0_2_fu_2210_p2 = (tmp92_cast_fu_2206_p1 + tmp58_fu_2191_p2);

assign p_Val2_65_1_0_2_cast_fu_2321_p1 = p_Val2_65_1_0_2_reg_3513;

assign p_Val2_65_1_0_2_fu_1884_p2 = (tmp95_cast_fu_1881_p1 + tmp_450_1_0_1_cast_fu_1874_p1);

assign p_Val2_65_1_2_cast_fu_2421_p1 = p_Val2_65_1_2_fu_2415_p2;

assign p_Val2_65_1_2_fu_2415_p2 = (tmp97_cast_fu_2411_p1 + tmp68_fu_2396_p2);

assign p_Val2_65_2_0_2_cast_fu_2526_p1 = p_Val2_65_2_0_2_reg_3535;

assign p_Val2_65_2_0_2_fu_1979_p2 = (tmp100_cast_fu_1976_p1 + tmp_450_2_0_1_cast_fu_1969_p1);

assign p_Val2_65_2_2_cast_fu_2626_p1 = p_Val2_65_2_2_fu_2620_p2;

assign p_Val2_65_2_2_fu_2620_p2 = (tmp102_cast_fu_2616_p1 + tmp74_fu_2601_p2);

assign p_Val2_s_fu_2484_p2 = (tmp99_cast_fu_2480_p1 + p_Val2_65_1_2_cast_fu_2421_p1);

assign p_anchor_2_1_cast_cast_fu_588_p1 = not_tmp_s_fu_583_p2;

assign p_assign_1_cast_fu_1149_p1 = $signed(p_assign_1_fu_1143_p2);

assign p_assign_1_fu_1143_p2 = (ap_const_lv9_1 - p_027_0_i_reg_540);

assign p_assign_2_fu_1170_p2 = ($signed(tmp_355_2_cast_fu_626_p1) - $signed(p_p2_i_i_cast_cast_fu_1161_p1));

assign p_assign_6_0_1_cast_fu_793_p1 = $signed(p_assign_6_0_1_fu_787_p2);

assign p_assign_6_0_1_cast_mux_cast_fu_979_p3 = ((or_cond_i423_i_0_1_fu_816_p2[0:0] === 1'b1) ? tmp_139_fu_975_p1 : ap_const_lv2_0);

assign p_assign_6_0_1_fu_787_p2 = ($signed(ap_const_lv9_1FE) + $signed(p_014_0_i_reg_529));

assign p_assign_6_0_2_cast_fu_863_p1 = $signed(p_assign_6_0_2_fu_857_p2);

assign p_assign_6_0_2_cast_mux_cast_fu_1022_p3 = ((or_cond_i423_i_0_2_fu_886_p2[0:0] === 1'b1) ? tmp_140_fu_1018_p1 : ap_const_lv2_0);

assign p_assign_6_0_2_fu_857_p2 = ($signed(ap_const_lv9_1FD) + $signed(p_014_0_i_reg_529));

assign p_assign_7_0_1_fu_830_p2 = (ap_const_lv9_2 - p_014_0_i_reg_529);

assign p_assign_7_0_2_fu_900_p2 = (ap_const_lv9_3 - p_014_0_i_reg_529);

assign p_assign_7_cast_fu_766_p1 = $signed(p_assign_7_fu_760_p2);

assign p_assign_7_fu_760_p2 = (ap_const_lv9_1 - p_014_0_i_reg_529);

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_not_i_i_fu_2763_p2[0:0] === 1'b1) ? p_Val2_57_fu_2734_p2 : ap_const_lv8_FF);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i_not_i_i1_fu_2810_p2[0:0] === 1'b1) ? p_Val2_60_fu_2781_p2 : ap_const_lv8_FF);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i_not_i_i2_fu_2857_p2[0:0] === 1'b1) ? p_Val2_64_fu_2828_p2 : ap_const_lv8_FF);

assign p_neg392_i_cast_fu_574_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_571_p1));

assign p_p2_i424_i_0_1_cast_fu_844_p1 = $signed(p_p2_i424_i_0_1_fu_836_p3);

assign p_p2_i424_i_0_1_fu_836_p3 = ((tmp_133_fu_822_p3[0:0] === 1'b1) ? p_assign_7_0_1_fu_830_p2 : p_assign_6_0_1_fu_787_p2);

assign p_p2_i424_i_0_2_cast_fu_914_p1 = $signed(p_p2_i424_i_0_2_fu_906_p3);

assign p_p2_i424_i_0_2_fu_906_p3 = ((tmp_136_fu_892_p3[0:0] === 1'b1) ? p_assign_7_0_2_fu_900_p2 : p_assign_6_0_2_fu_857_p2);

assign p_p2_i424_i_fu_770_p3 = ((tmp_130_fu_752_p3[0:0] === 1'b1) ? p_assign_7_cast_fu_766_p1 : tmp_86_fu_721_p2);

assign p_p2_i_i_cast_cast_fu_1161_p1 = $signed(p_p2_i_i_fu_1153_p3);

assign p_p2_i_i_fu_1153_p3 = ((tmp_143_fu_1135_p3[0:0] === 1'b1) ? p_assign_1_cast_fu_1149_p1 : ImagLoc_x_fu_1087_p2);

assign p_shl10_cast_fu_2331_p1 = p_shl10_fu_2324_p3;

assign p_shl10_fu_2324_p3 = {{src_kernel_win_1_val_1_1_1_s_reg_3507}, {ap_const_lv11_0}};

assign p_shl11_cast_fu_2342_p1 = p_shl11_fu_2335_p3;

assign p_shl11_fu_2335_p3 = {{src_kernel_win_1_val_1_1_1_s_reg_3507}, {ap_const_lv2_0}};

assign p_shl12_cast_fu_2367_p1 = p_shl12_fu_2360_p3;

assign p_shl12_fu_2360_p3 = {{ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_3447_pp0_it3}, {ap_const_lv11_0}};

assign p_shl13_cast_fu_2378_p1 = p_shl13_fu_2371_p3;

assign p_shl13_fu_2371_p3 = {{ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_3447_pp0_it3}, {ap_const_lv2_0}};

assign p_shl14_cast_fu_2432_p1 = p_shl14_fu_2425_p3;

assign p_shl14_fu_2425_p3 = {{src_kernel_win_1_val_0_1_lo_reg_3501}, {ap_const_lv11_0}};

assign p_shl15_cast_fu_2443_p1 = p_shl15_fu_2436_p3;

assign p_shl15_fu_2436_p3 = {{src_kernel_win_1_val_0_1_lo_reg_3501}, {ap_const_lv2_0}};

assign p_shl16_cast_fu_1943_p1 = p_shl16_fu_1935_p3;

assign p_shl16_fu_1935_p3 = {{src_kernel_win_2_val_2_1_fu_246}, {ap_const_lv11_0}};

assign p_shl17_cast_fu_1955_p1 = p_shl17_fu_1947_p3;

assign p_shl17_fu_1947_p3 = {{src_kernel_win_2_val_2_1_fu_246}, {ap_const_lv2_0}};

assign p_shl18_cast_fu_2536_p1 = p_shl18_fu_2529_p3;

assign p_shl18_fu_2529_p3 = {{src_kernel_win_2_val_1_1_1_s_reg_3529}, {ap_const_lv11_0}};

assign p_shl19_cast_fu_2547_p1 = p_shl19_fu_2540_p3;

assign p_shl19_fu_2540_p3 = {{src_kernel_win_2_val_1_1_1_s_reg_3529}, {ap_const_lv2_0}};

assign p_shl1_cast_fu_1753_p1 = p_shl1_fu_1745_p3;

assign p_shl1_fu_1745_p3 = {{src_kernel_win_0_val_2_1_fu_198}, {ap_const_lv11_0}};

assign p_shl20_cast_fu_2572_p1 = p_shl20_fu_2565_p3;

assign p_shl20_fu_2565_p3 = {{ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_3466_pp0_it3}, {ap_const_lv11_0}};

assign p_shl21_cast_fu_2583_p1 = p_shl21_fu_2576_p3;

assign p_shl21_fu_2576_p3 = {{ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_3466_pp0_it3}, {ap_const_lv2_0}};

assign p_shl22_cast_fu_2637_p1 = p_shl22_fu_2630_p3;

assign p_shl22_fu_2630_p3 = {{src_kernel_win_2_val_0_1_lo_1_reg_3523}, {ap_const_lv11_0}};

assign p_shl23_cast_fu_2648_p1 = p_shl23_fu_2641_p3;

assign p_shl23_fu_2641_p3 = {{src_kernel_win_2_val_0_1_lo_1_reg_3523}, {ap_const_lv2_0}};

assign p_shl2_cast_fu_1765_p1 = p_shl2_fu_1757_p3;

assign p_shl2_fu_1757_p3 = {{src_kernel_win_0_val_2_1_fu_198}, {ap_const_lv2_0}};

assign p_shl3_cast_fu_2126_p1 = p_shl3_fu_2119_p3;

assign p_shl3_fu_2119_p3 = {{src_kernel_win_0_val_1_1_1_s_reg_3485}, {ap_const_lv11_0}};

assign p_shl4_cast_fu_2137_p1 = p_shl4_fu_2130_p3;

assign p_shl4_fu_2130_p3 = {{src_kernel_win_0_val_1_1_1_s_reg_3485}, {ap_const_lv2_0}};

assign p_shl5_cast_fu_2162_p1 = p_shl5_fu_2155_p3;

assign p_shl5_fu_2155_p3 = {{ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_3428_pp0_it3}, {ap_const_lv11_0}};

assign p_shl6_cast_fu_2173_p1 = p_shl6_fu_2166_p3;

assign p_shl6_fu_2166_p3 = {{ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_3428_pp0_it3}, {ap_const_lv2_0}};

assign p_shl7_cast_fu_2238_p1 = p_shl7_fu_2231_p3;

assign p_shl7_fu_2231_p3 = {{src_kernel_win_0_val_0_1_lo_reg_3479}, {ap_const_lv2_0}};

assign p_shl8_cast_fu_1848_p1 = p_shl8_fu_1840_p3;

assign p_shl8_fu_1840_p3 = {{src_kernel_win_1_val_2_1_fu_222}, {ap_const_lv11_0}};

assign p_shl9_cast_fu_1860_p1 = p_shl9_fu_1852_p3;

assign p_shl9_fu_1852_p3 = {{src_kernel_win_1_val_2_1_fu_222}, {ap_const_lv2_0}};

assign p_shl_cast_fu_2227_p1 = p_shl_fu_2220_p3;

assign p_shl_fu_2220_p3 = {{src_kernel_win_0_val_0_1_lo_reg_3479}, {ap_const_lv11_0}};

assign rev3_fu_805_p2 = (tmp_132_fu_797_p3 ^ ap_const_lv1_1);

assign rev4_fu_875_p2 = (tmp_135_fu_867_p3 ^ ap_const_lv1_1);

assign rev5_fu_1101_p2 = (tmp_142_fu_1093_p3 ^ ap_const_lv1_1);

assign rev6_fu_735_p2 = (tmp_129_fu_727_p3 ^ ap_const_lv1_1);

assign rev_fu_677_p2 = (ult_fu_672_p2 ^ ap_const_lv1_1);

assign row_assign_8_0_1_t_fu_1008_p2 = (p_neg392_i_cast_fu_574_p2 - y_2_0_1_fu_1000_p3);

assign row_assign_8_0_2_t_fu_1051_p2 = (p_neg392_i_cast_fu_574_p2 - y_2_0_2_fu_1043_p3);

assign row_assign_8_fu_965_p2 = (p_neg392_i_cast_fu_574_p2 - y_2_fu_957_p3);

assign rows_cast_cast_fu_551_p1 = p_src_rows_V_read;

assign sel_tmp1_fu_1183_p2 = (brmerge1_fu_1118_p2 ^ ap_const_lv1_1);

assign sel_tmp2_fu_1189_p2 = (tmp_90_fu_1165_p2 & sel_tmp1_fu_1183_p2);

assign sel_tmp_fu_1175_p3 = ((brmerge1_fu_1118_p2[0:0] === 1'b1) ? ImagLoc_x_cast_mux_cast_fu_1131_p1 : p_assign_2_fu_1170_p2);

assign src_kernel_win_0_val_0_0_fu_1368_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_59_fu_1357_p5 : col_buf_0_val_0_0_fu_1275_p3);

assign src_kernel_win_0_val_1_0_fu_1386_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_64_fu_1375_p5 : col_buf_0_val_1_0_fu_1293_p3);

assign src_kernel_win_0_val_2_0_fu_1404_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_69_fu_1393_p5 : col_buf_0_val_2_0_fu_1311_p3);

assign src_kernel_win_1_val_0_0_fu_1533_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_81_fu_1522_p5 : col_buf_1_val_0_0_fu_1440_p3);

assign src_kernel_win_1_val_1_0_fu_1551_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_82_fu_1540_p5 : col_buf_1_val_1_0_fu_1458_p3);

assign src_kernel_win_1_val_2_0_fu_1569_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_83_fu_1558_p5 : col_buf_1_val_2_0_fu_1476_p3);

assign src_kernel_win_2_val_0_0_fu_1680_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_96_fu_1669_p5 : col_buf_2_val_0_0_fu_1596_p3);

assign src_kernel_win_2_val_1_0_fu_1698_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_97_fu_1687_p5 : col_buf_2_val_1_0_fu_1614_p3);

assign src_kernel_win_2_val_2_0_fu_1716_p3 = ((tmp_85_reg_3281[0:0] === 1'b1) ? tmp_98_fu_1705_p5 : col_buf_2_val_2_0_fu_1632_p3);

assign tmp100_cast_fu_1976_p1 = grp_fu_2911_p3;

assign tmp102_cast_fu_2616_p1 = tmp76_fu_2610_p2;

assign tmp103_cast_fu_2607_p1 = tmp75_reg_3540;

assign tmp104_cast_fu_2685_p1 = tmp77_fu_2679_p2;

assign tmp58_fu_2191_p2 = (p_Val2_65_0_0_2_cast_fu_2116_p1 + tmp_450_0_1_cast_fu_2151_p1);

assign tmp59_fu_1813_p2 = (p_Val2_62_0_1_1_fu_2872_p2 + tmp_450_0_2_cast_cast_fu_1809_p1);

assign tmp60_fu_2200_p2 = (tmp93_cast_fu_2197_p1 + tmp_450_0_1_2_cast_cast_fu_2187_p1);

assign tmp61_fu_2269_p2 = (tmp_450_0_2_1_cast_cast_fu_2252_p1 + tmp_450_0_2_2_cast_cast_fu_2265_p1);

assign tmp68_fu_2396_p2 = (p_Val2_65_1_0_2_cast_fu_2321_p1 + tmp_450_1_1_cast_fu_2356_p1);

assign tmp69_fu_1908_p2 = (p_Val2_62_1_1_1_fu_2888_p2 + tmp_450_1_2_cast_cast_fu_1904_p1);

assign tmp70_fu_2405_p2 = (tmp98_cast_fu_2402_p1 + tmp_450_1_1_2_cast_cast_fu_2392_p1);

assign tmp71_fu_2474_p2 = (tmp_450_1_2_1_cast_cast_fu_2457_p1 + tmp_450_1_2_2_cast_cast_fu_2470_p1);

assign tmp74_fu_2601_p2 = (p_Val2_65_2_0_2_cast_fu_2526_p1 + tmp_450_2_1_cast_fu_2561_p1);

assign tmp75_fu_2003_p2 = (p_Val2_62_2_1_1_fu_2904_p2 + tmp_450_2_2_cast_cast_fu_1999_p1);

assign tmp76_fu_2610_p2 = (tmp103_cast_fu_2607_p1 + tmp_450_2_1_2_cast_cast_fu_2597_p1);

assign tmp77_fu_2679_p2 = (tmp_450_2_2_1_cast_cast_fu_2662_p1 + tmp_450_2_2_2_cast_cast_fu_2675_p1);

assign tmp90_cast_fu_1786_p1 = grp_fu_2879_p3;

assign tmp92_cast_fu_2206_p1 = tmp60_fu_2200_p2;

assign tmp93_cast_fu_2197_p1 = tmp59_reg_3496;

assign tmp94_cast_fu_2275_p1 = tmp61_fu_2269_p2;

assign tmp95_cast_fu_1881_p1 = grp_fu_2895_p3;

assign tmp97_cast_fu_2411_p1 = tmp70_fu_2405_p2;

assign tmp98_cast_fu_2402_p1 = tmp69_reg_3518;

assign tmp99_cast_fu_2480_p1 = tmp71_fu_2474_p2;

assign tmp_126_fu_580_p1 = p_src_cols_V_read[1:0];

assign tmp_127_fu_597_p1 = p_src_rows_V_read[0:0];

assign tmp_128_fu_683_p4 = {{p_014_0_i_reg_529[ap_const_lv32_8 : ap_const_lv32_1]}};

assign tmp_129_fu_727_p3 = tmp_86_fu_721_p2[ap_const_lv32_9];

assign tmp_130_fu_752_p3 = tmp_86_fu_721_p2[ap_const_lv32_9];

assign tmp_131_fu_783_p1 = p_p2_i424_i_fu_770_p3[1:0];

assign tmp_132_fu_797_p3 = p_assign_6_0_1_fu_787_p2[ap_const_lv32_8];

assign tmp_133_fu_822_p3 = p_assign_6_0_1_fu_787_p2[ap_const_lv32_8];

assign tmp_134_fu_853_p1 = p_p2_i424_i_0_1_fu_836_p3[1:0];

assign tmp_135_fu_867_p3 = p_assign_6_0_2_fu_857_p2[ap_const_lv32_8];

assign tmp_136_fu_892_p3 = p_assign_6_0_2_fu_857_p2[ap_const_lv32_8];

assign tmp_137_fu_923_p1 = p_p2_i424_i_0_2_fu_906_p3[1:0];

assign tmp_138_fu_932_p1 = tmp_86_fu_721_p2[1:0];

assign tmp_139_fu_975_p1 = p_assign_6_0_1_fu_787_p2[1:0];

assign tmp_140_fu_1018_p1 = p_assign_6_0_2_fu_857_p2[1:0];

assign tmp_141_fu_1071_p4 = {{p_027_0_i_reg_540[ap_const_lv32_8 : ap_const_lv32_1]}};

assign tmp_142_fu_1093_p3 = ImagLoc_x_fu_1087_p2[ap_const_lv32_9];

assign tmp_143_fu_1135_p3 = ImagLoc_x_fu_1087_p2[ap_const_lv32_9];

assign tmp_144_fu_1203_p1 = x_fu_1195_p3[1:0];

assign tmp_149_fu_2739_p3 = p_Val2_57_fu_2734_p2[ap_const_lv32_7];

assign tmp_155_fu_2786_p3 = p_Val2_60_fu_2781_p2[ap_const_lv32_7];

assign tmp_161_fu_2833_p3 = p_Val2_64_fu_2828_p2[ap_const_lv32_7];

assign tmp_199_cast_cast_fu_652_p1 = p_014_0_i_reg_529;

assign tmp_202_cast_cast_fu_1056_p1 = p_027_0_i_reg_540;

assign tmp_351_2_fu_608_p2 = (p_src_cols_V_read == ap_const_lv9_1? 1'b1: 1'b0);

assign tmp_354_2_fu_613_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};

assign tmp_355_2_cast_fu_626_p1 = tmp_355_2_fu_620_p2;

assign tmp_355_2_fu_620_p2 = ($signed(ap_const_lv10_3FE) + $signed(tmp_354_2_fu_613_p3));

assign tmp_406_0_1_fu_704_p2 = (p_014_0_i_reg_529 == ap_const_lv9_0? 1'b1: 1'b0);

assign tmp_406_0_2_fu_710_p2 = (p_014_0_i_reg_529 == ap_const_lv9_1? 1'b1: 1'b0);

assign tmp_40_fu_600_p3 = {{tmp_127_fu_597_p1}, {ap_const_lv1_0}};

assign tmp_430_0_cast_mux_cast_fu_936_p3 = ((or_cond_i423_i_fu_746_p2[0:0] === 1'b1) ? tmp_138_fu_932_p1 : ap_const_lv2_0);

assign tmp_432_0_1_fu_811_p2 = ($signed(p_assign_6_0_1_cast_fu_793_p1) < $signed(rows_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_432_0_2_fu_881_p2 = ($signed(p_assign_6_0_2_cast_fu_863_p1) < $signed(rows_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_442_0_1_fu_848_p2 = ($signed(p_p2_i424_i_0_1_cast_fu_844_p1) < $signed(rows_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_442_0_2_fu_918_p2 = ($signed(p_p2_i424_i_0_2_cast_fu_914_p1) < $signed(rows_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_44_fu_640_p2 = (tmp_40_fu_600_p3 ^ ap_const_lv2_2);

assign tmp_450_0_0_1_cast_fu_1779_p1 = $unsigned(p_Val2_62_0_0_1_cast_fu_1775_p1);

assign tmp_450_0_1_2_cast_cast_fu_2187_p1 = $unsigned(p_Val2_62_0_1_2_cast_fu_2183_p1);

assign tmp_450_0_1_cast_fu_2151_p1 = $unsigned(p_Val2_62_0_1_cast_fu_2147_p1);

assign tmp_450_0_2_1_cast_cast_fu_2252_p1 = $unsigned(p_Val2_62_0_2_1_cast_fu_2248_p1);

assign tmp_450_0_2_2_cast_cast_fu_2265_p1 = p_Val2_62_0_2_2_fu_2259_p2;

assign tmp_450_0_2_cast_cast_fu_1809_p1 = p_Val2_62_0_2_fu_1803_p2;

assign tmp_450_1_0_1_cast_fu_1874_p1 = $unsigned(p_Val2_62_1_0_1_cast_fu_1870_p1);

assign tmp_450_1_1_2_cast_cast_fu_2392_p1 = $unsigned(p_Val2_62_1_1_2_cast_fu_2388_p1);

assign tmp_450_1_1_cast_fu_2356_p1 = $unsigned(p_Val2_62_1_1_cast_fu_2352_p1);

assign tmp_450_1_2_1_cast_cast_fu_2457_p1 = $unsigned(p_Val2_62_1_2_1_cast_fu_2453_p1);

assign tmp_450_1_2_2_cast_cast_fu_2470_p1 = p_Val2_62_1_2_2_fu_2464_p2;

assign tmp_450_1_2_cast_cast_fu_1904_p1 = p_Val2_62_1_2_fu_1898_p2;

assign tmp_450_2_0_1_cast_fu_1969_p1 = $unsigned(p_Val2_62_2_0_1_cast_fu_1965_p1);

assign tmp_450_2_1_2_cast_cast_fu_2597_p1 = $unsigned(p_Val2_62_2_1_2_cast_fu_2593_p1);

assign tmp_450_2_1_cast_fu_2561_p1 = $unsigned(p_Val2_62_2_1_cast_fu_2557_p1);

assign tmp_450_2_2_1_cast_cast_fu_2662_p1 = $unsigned(p_Val2_62_2_2_1_cast_fu_2658_p1);

assign tmp_450_2_2_2_cast_cast_fu_2675_p1 = p_Val2_62_2_2_2_fu_2669_p2;

assign tmp_450_2_2_cast_cast_fu_1999_p1 = p_Val2_62_2_2_fu_1993_p2;

assign tmp_46_fu_630_p2 = (ap_const_lv9_2 + p_src_cols_V_read);

assign tmp_50_fu_646_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_126_fu_580_p1));

assign tmp_56_fu_635_p2 = (ap_const_lv9_2 + p_src_rows_V_read);

assign tmp_57_fu_944_p2 = (tmp_44_fu_640_p2 - tmp_131_fu_783_p1);

assign tmp_58_fu_949_p3 = ((tmp_88_fu_778_p2[0:0] === 1'b1) ? tmp_131_fu_783_p1 : tmp_57_fu_944_p2);

assign tmp_62_fu_987_p2 = (tmp_44_fu_640_p2 - tmp_134_fu_853_p1);

assign tmp_63_fu_992_p3 = ((tmp_442_0_1_fu_848_p2[0:0] === 1'b1) ? tmp_134_fu_853_p1 : tmp_62_fu_987_p2);

assign tmp_67_fu_1030_p2 = (tmp_44_fu_640_p2 - tmp_137_fu_923_p1);

assign tmp_68_fu_1035_p3 = ((tmp_442_0_2_fu_918_p2[0:0] === 1'b1) ? tmp_137_fu_923_p1 : tmp_67_fu_1030_p2);

assign tmp_71_fu_559_p2 = (tmp_s_reg_518 + ap_const_lv2_1);

assign tmp_72_fu_565_p2 = (tmp_s_reg_518 == ap_const_lv2_2? 1'b1: 1'b0);

assign tmp_73_fu_592_p2 = (p_src_rows_V_read == ap_const_lv9_1? 1'b1: 1'b0);

assign tmp_77_fu_667_p2 = (p_014_0_i_reg_529 < p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_7_i_i1_fu_2778_p1 = tmp_153_reg_3570;

assign tmp_7_i_i2_fu_2825_p1 = tmp_159_reg_3590;

assign tmp_7_i_i_fu_2731_p1 = tmp_147_reg_3550;

assign tmp_84_fu_699_p2 = (p_anchor_2_1_cast_cast_fu_588_p1 == tmp_199_cast_cast_fu_652_p1? 1'b1: 1'b0);

assign tmp_85_fu_716_p2 = (p_014_0_i_reg_529 > p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_86_fu_721_p2 = ($signed(ap_const_lv10_3FF) + $signed(tmp_199_cast_cast_fu_652_p1));

assign tmp_87_fu_741_p2 = ($signed(tmp_86_fu_721_p2) < $signed(rows_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_88_fu_778_p2 = ($signed(p_p2_i424_i_fu_770_p3) < $signed(rows_cast_cast_fu_551_p1)? 1'b1: 1'b0);

assign tmp_89_fu_1107_p2 = ($signed(ImagLoc_x_fu_1087_p2) < $signed(cols_cast_cast_fu_555_p1)? 1'b1: 1'b0);

assign tmp_90_fu_1165_p2 = ($signed(p_p2_i_i_fu_1153_p3) < $signed(cols_cast_cast_fu_555_p1)? 1'b1: 1'b0);

assign tmp_91_fu_1220_p1 = $unsigned(x_cast_fu_1217_p1);

assign tmp_fu_571_p1 = p_src_rows_V_read[1:0];

assign ult_fu_672_p2 = (p_014_0_i_reg_529 < p_src_rows_V_read? 1'b1: 1'b0);

assign x_cast_fu_1217_p1 = $signed(x_reg_3328);

assign x_fu_1195_p3 = ((sel_tmp2_fu_1189_p2[0:0] === 1'b1) ? p_p2_i_i_cast_cast_fu_1161_p1 : sel_tmp_fu_1175_p3);

assign y_2_0_1_fu_1000_p3 = ((brmerge3_fu_970_p2[0:0] === 1'b1) ? p_assign_6_0_1_cast_mux_cast_fu_979_p3 : tmp_63_fu_992_p3);

assign y_2_0_2_fu_1043_p3 = ((brmerge4_fu_1013_p2[0:0] === 1'b1) ? p_assign_6_0_2_cast_mux_cast_fu_1022_p3 : tmp_68_fu_1035_p3);

assign y_2_fu_957_p3 = ((brmerge_fu_927_p2[0:0] === 1'b1) ? tmp_430_0_cast_mux_cast_fu_936_p3 : tmp_58_fu_949_p3);


endmodule //EdgeDetect_Top_Filter2D

