module zfoblock_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfoblock/zfoblock.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfocrouch_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfocrouch/zfocrouch.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfocrouchpunch_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfocrouchpunch/zfocrouchpunch.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfodead_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfodead/zfodead.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfojump_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfojump/zfojump.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfokick_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfokick/zfokick.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfomove_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfomove/zfomove.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfopunch_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfopunch/zfopunch.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule

module zfostand_rom (
	input logic clock,
	input logic [11:0] address,
	output logic [3:0] q
);

logic [3:0] memory [0:4095] /* synthesis ram_init_file = "./zfostand/zfostand.mif" */;

always_ff @ (posedge clock) begin
	q <= memory[address];
end

endmodule



