xpm_memory.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../FEB_test.gen/sources_1/ip/uC_ILA/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../FEB_test.gen/sources_1/ip/uC_ILA/hdl/verilog"
uC_ILA.vhd,vhdl,xil_defaultlib,../../../../FEB_test.gen/sources_1/ip/uC_ILA/sim/uC_ILA.vhd,incdir="../../../../FEB_test.gen/sources_1/ip/uC_ILA/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
