0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.sim/sim_1/behav/xsim/glbl.v,1525107329,verilog,,,,glbl,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sim_1/new/divider_tb.v,1525107329,verilog,,,,divider_tb,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/CU.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/DP.v,,CU,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/DP.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/Y_shift_register.v,,DP,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/Y_shift_register.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/comparator.v,,Y_shift_register,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/comparator.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider.v,,comparator,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/divider.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v,,divider,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/mux2.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v,,mux2,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/shift_register.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/subtractor.v,,shift_register,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/subtractor.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/ud_counter.v,,subtractor,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sources_1/new/ud_counter.v,1525107329,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab8/Divider/Divider.srcs/sim_1/new/divider_tb.v,,ud_counter,,,,,,,,
