[["A Performance Study of Memory Consistency Models.", ["Richard N. Zucker", "Jean-Loup Baer"], "https://doi.org/10.1145/139669.139674", 11], ["Lazy Release Consistency for Software Distributed Shared Memory.", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", 9], ["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors.", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", 12], ["Effects of Building Blocks on the Performance of Super-Scalar Architectures.", ["Edil S. Tavares Fernandes", "Fernando M. B. Barbosa"], "https://doi.org/10.1145/139669.139681", 10], ["Limits of Control Flow on Parallelism.", ["Monica S. Lam", "Robert P. Wilson"], "https://doi.org/10.1145/139669.139702", 12], ["The Expandable Split Window Paradigm for Exploiting Fine-Grain Parallelism.", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.139703", 10], ["Towards a Shared-Memory Massively Parallel Multiprocessor.", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", 10], ["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures.", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", 12], ["The DASH Prototype: Implementation and Performance.", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", 12], ["Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers.", ["Gideon D. Intrater", "Ilan Y. Spillinger"], "https://doi.org/10.1145/139669.139707", 8], ["A Simulation Based Study of TLB Performance.", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", 10], ["Alternative Implementations of Two-Level Adaptive Branch Prediction.", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/139669.139709", 11], ["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads.", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", 10], ["Thread-based Programming for the EM-4 Hybrid Dataflow Machine.", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", 10], ["*T: A Multithreaded Massively Parallel Architecture.", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", 12], ["Adjustable Block Size Coherent Caches.", ["Cezary Dubnicki", "Thomas J. LeBlanc"], "https://doi.org/10.1145/139669.139725", 11], ["Performance Optimization of Pipelined Primary Caches.", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", 10], ["Cache Replacement with Dynamic Exclusion.", ["Scott McFarling"], "https://doi.org/10.1145/139669.139727", 10], ["Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism.", ["Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/139669.139728", 12], ["Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors.", ["Bob Boothe", "Abhiram G. Ranade"], "https://doi.org/10.1145/139669.139729", 10], ["Instruction-level Parallelism in Prolog: Analysis and Architectural Support.", ["Alessandro De Gloria", "Paolo Faraboschi"], "https://doi.org/10.1145/139669.139730", 10], ["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module.", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", 10], ["Interleaved Parallel Schemes: Improving Memory Throughput on Supercomputers.", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/139669.140381", 10], ["Active Messages: A Mechanism for Integrated Communication and Computation.", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", 11], ["Planar-Adaptive Routing: Low-cost Adaptive Networks for Multiprocessors.", ["Andrew A. Chien", "Jae H. Kim"], "https://doi.org/10.1145/139669.140383", 10], ["The Turn Model for Adaptive Routing.", ["Christopher J. Glass", "Lionel M. Ni"], "https://doi.org/10.1145/139669.140384", 10], ["Low-Latency Message Communication Support for the AP1000.", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", 10], ["Futurebus+ as an I/O Bus: Profile B.", ["Barbara P. Aichinger"], "https://doi.org/10.1145/139669.140386", 8], ["A Study of I/O System Organizations.", ["A. L. Narasimha Reddy"], "https://doi.org/10.1145/139669.140387", 10], ["Comparison of Sparing Alternatives for Disk Arrays.", ["Jai Menon", "Dick Mattson"], "https://doi.org/10.1145/139669.140392", 12], ["Monitoring Program Behaviour on SUPRENUM.", ["Markus Siegle", "Richard Hofmann"], "https://doi.org/10.1145/139669.140394", 10], ["Dynamic Dependency Analysis of Ordinary Programs.", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.140395", 10], ["An Analysis of Loop Latency in Dataflow Execution.", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", 9], ["A Novel Cache Design for Vector Processing.", ["Qing Yang", "Liping Wu Yang"], "https://doi.org/10.1145/139669.140398", 10], ["Increasing the Number of Strides for Conflict-Free Vector Access.", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", 10], ["Evaluation of the WM Architecture.", ["William A. Wulf"], "https://doi.org/10.1145/139669.140402", 9], ["The Impact of Communication Locality on Large-Scale Multiprocessor Performance.", ["Kirk L. Johnson"], "https://doi.org/10.1145/139669.140403", 11], ["Performance of the SCI Ring.", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", 12], ["Tradeoffs in Supporting Two Page Sizes.", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", 10], ["OPAC: A floating-point coprocessor dedicated to compute-bound kernels.", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1145/146628.140408", 0], ["Parallel electro-optical rule-based system for fast execution of expert systems.", ["Ahmed Louri", "Jongwhoa Na"], "https://doi.org/10.1145/146628.140418", 0], ["A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation.", ["Ahmed Louri", "Hongki Sung"], "https://doi.org/10.1145/146628.140426", 0], ["The time-constrained barrier synchronizer and its applications in parallel systems.", ["Der-Chung Cheng", "Kanad Ghose"], "https://doi.org/10.1145/146628.140436", 0], ["Performance evaluation of disk subsystems.", ["Ruben Yomtov"], "https://doi.org/10.1145/146628.140479", 0], ["Architecture of a graphics processor.", ["Gautam B. Singh"], "https://doi.org/10.1145/146628.140441", 0], ["Enhancing boosting with semantic register in a superscalar processor.", ["Feipei Lai", "Meng-chou Chang"], "https://doi.org/10.1145/146628.140496", 0], ["Prefetch unit for vector operations on scalar computers.", ["Ivan Sklenar"], "https://doi.org/10.1145/146628.140495", 0], ["Memory management support for tiled array organization.", ["Gary Newman"], "https://doi.org/10.1145/146628.140498", 0], ["Data path issues in a highly concurrent machine.", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1145/146628.140497", 0], ["Seamless - a latency-tolerant RISC-based multiprocessor architecture.", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", 0], ["Performance of multiple-bus multiprocssor under non-uniform memory reference model.", ["Mohammed Azhar Sayeed", "Mohammed Atiquzzaman"], "https://doi.org/10.1145/146628.140507", 0], ["A class of prefetch schemes for on-chip data caches.", ["Anujan Varma", "Gunjan Sinha"], "https://doi.org/10.1145/146628.140515", 0], ["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model.", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", 0], ["Pipelining and bypassing in a VLIW processor.", ["Arthur Abnous", "Nader Bagherzadeh"], "https://doi.org/10.1145/146628.140527", 0], ["Synthesis of application-specific heterogeneous multiprocessor systems.", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/146628.140538", 0], ["A partitioned translation lookaside buffer approach to reducing address bandwith.", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", 0], ["Architectural and implementation tradeoffs in the design of multiple-context processors.", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", 0], ["Implications of hierarchical N-body methods for multiprocessor architecture.", ["Jaswinder Pal Singh"], "https://doi.org/10.1145/146628.140653", 0], ["Expanded delta networks for very large parallel computers.", ["Brian D. Alleyne", "Isaac D. Scherson"], "https://doi.org/10.1145/146628.140895", 0], ["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches.", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", 0], ["Directory-based cache coherency protocol for a ring-connected multiprocessor-array.", ["Wisam Michael"], "https://doi.org/10.1145/146628.140896", 0], ["Cache write generate for high performance parallel processing.", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", 0], ["Analysis of multithreaded microprocessors under multiprogramming.", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", 0], ["Integrated computer architecture development system.", ["Walter H. Burkhardt", "Stefan Rust"], "https://doi.org/10.1145/146628.140900", 0]]