AArch64 MP+poll+addraa
"PodWWLL RfeLA DpAddrdRAA FreAL"
Cycle=RfeLA DpAddrdRAA FreAL PodWWLL
Relax=
Safe=PodWW DpAddrdR FreAL RfeLA
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=PodWWLL RfeLA DpAddrdRAA FreAL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X4=x;
}
 P0           | P1                ;
 MOV W0,#1    | LDAR W0,[X1]      ;
 STLR W0,[X1] | EOR W2,W0,W0      ;
 MOV W2,#1    | ADD X5,X4,W2,SXTW ;
 STLR W2,[X3] | LDAR W3,[X5]      ;
exists
(1:X0=1 /\ 1:X3=0)
