This folder contains the VHDL model of cells from an example standard cell library. The example library is insipired by examples for SIS synthesis software. 
The example library contains basic logic cells, there are no latches or flip-flops. It is usefull to synthesize combinational logic.
