// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "Vtop__Syms.h"
#include "Vtop.h"
#include "Vtop___024root.h"
#include "Vtop_pcie_phy_pkg.h"
#include "Vtop_pcie_datalink_pkg.h"

// FUNCTIONS
Vtop__Syms::~Vtop__Syms()
{

    // Tear down scope hierarchy
    __Vhier.remove(0, &__Vscope_pcie_datalink_layer);
    __Vhier.remove(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__arbiter_mux_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__dllp_receive_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__dllp_transmit_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__pcie_datalink_init_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__arbiter_mux_inst, &__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2);
    __Vhier.remove(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3);

}

Vtop__Syms::Vtop__Syms(VerilatedContext* contextp, const char* namep, Vtop* modelp)
    : VerilatedSyms{contextp}
    // Setup internal state of the Syms class
    , __Vm_modelp{modelp}
    // Setup module instances
    , TOP{this, namep}
    , TOP__pcie_datalink_pkg{this, Verilated::catName(namep, "pcie_datalink_pkg")}
    , TOP__pcie_phy_pkg{this, Verilated::catName(namep, "pcie_phy_pkg")}
{
    // Configure time unit / time precision
    _vm_contextp__->timeunit(-9);
    _vm_contextp__->timeprecision(-12);
    // Setup each module's pointers to their submodules
    TOP.__PVT__pcie_datalink_pkg = &TOP__pcie_datalink_pkg;
    TOP.__PVT__pcie_phy_pkg = &TOP__pcie_phy_pkg;
    // Setup each module's pointer back to symbol table (for public functions)
    TOP.__Vconfigure(true);
    TOP__pcie_datalink_pkg.__Vconfigure(true);
    TOP__pcie_phy_pkg.__Vconfigure(true);
    // Setup scopes
    __Vscope_TOP.configure(this, name(), "TOP", "TOP", 0, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer.configure(this, name(), "pcie_datalink_layer", "pcie_datalink_layer", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__arbiter_mux_inst.configure(this, name(), "pcie_datalink_layer.arbiter_mux_inst", "arbiter_mux_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.configure(this, name(), "pcie_datalink_layer.arbiter_mux_inst.arb_inst", "arb_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.configure(this, name(), "pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_inst", "priority_encoder_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.configure(this, name(), "pcie_datalink_layer.arbiter_mux_inst.arb_inst.priority_encoder_masked", "priority_encoder_masked", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst", "dllp_receive_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.axis_user_demux_inst", "axis_user_demux_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.axis_user_demux_inst.dllp_axis_register_inst", "dllp_axis_register_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.axis_user_demux_inst.dllp_axis_register_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.axis_user_demux_inst.tlp_axis_register_inst", "tlp_axis_register_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.axis_user_demux_inst.tlp_axis_register_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst", "dllp2tlp_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.axis_register_inst", "axis_register_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.axis_register_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.axis_register_pipeline_inst", "axis_register_pipeline_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.axis_register_pipeline_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.axis_register_pipeline_stage_2_inst", "axis_register_pipeline_stage_2_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.axis_register_pipeline_stage_2_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__byteswap.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.byteswap", "byteswap", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__byteswap__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.byteswap.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.dllp2tlp_fifo_inst", "dllp2tlp_fifo_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.tlp_crc16_inst", "tlp_crc16_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.tlp_crc16_inst.pcie_crc8_inst0", "pcie_crc8_inst0", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.tlp_crc16_inst.pcie_crc8_inst1", "pcie_crc8_inst1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.tlp_crc16_inst.pcie_crc8_inst2", "pcie_crc8_inst2", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp2tlp_inst.tlp_crc16_inst.pcie_crc8_inst3", "pcie_crc8_inst3", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst", "dllp_fc_update_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.axis_register_pipeline_inst", "axis_register_pipeline_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.axis_register_pipeline_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__byteswap.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.byteswap", "byteswap", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__byteswap__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.byteswap.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.dllp_crc_inst", "dllp_crc_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.dllp_crc_inst.crc_inst_0", "crc_inst_0", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.dllp_crc_inst.crc_inst_1", "crc_inst_1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.dllp_crc_inst.crc_inst_2", "crc_inst_2", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.dllp_crc_inst.crc_inst_3", "crc_inst_3", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_fc_update_inst.dllp_crc_inst.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst", "dllp_handler_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.axis_register_inst", "axis_register_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.axis_register_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__byteswap.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.byteswap", "byteswap", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__byteswap__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.byteswap.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.pcie_datalink_crc_inst", "pcie_datalink_crc_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.pcie_datalink_crc_inst.crc_inst_0", "crc_inst_0", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.pcie_datalink_crc_inst.crc_inst_1", "crc_inst_1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.pcie_datalink_crc_inst.crc_inst_2", "crc_inst_2", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.pcie_datalink_crc_inst.crc_inst_3", "crc_inst_3", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_receive_inst.dllp_handler_inst.pcie_datalink_crc_inst.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst", "dllp_transmit_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.arbiter_mux_inst", "arbiter_mux_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.arbiter_mux_inst.arb_inst", "arb_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.arbiter_mux_inst.arb_inst.priority_encoder_inst", "priority_encoder_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.arbiter_mux_inst.arb_inst.priority_encoder_masked", "priority_encoder_masked", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst", "retry_management_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.gen_retry_counters[0]", "gen_retry_counters[0]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.gen_retry_counters[1]", "gen_retry_counters[1]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.gen_retry_counters[2]", "gen_retry_counters[2]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.retry_tracking_combo", "retry_tracking_combo", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.retry_tracking_combo.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk2.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.retry_tracking_combo.unnamedblk2", "unnamedblk2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk3.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.retry_tracking_combo.unnamedblk3", "unnamedblk3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk3__unnamedblk4.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_management_inst.retry_tracking_combo.unnamedblk3.unnamedblk4", "unnamedblk4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst", "retry_transmit_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET__.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.gen_retry_axis_fifo[0]", "gen_retry_axis_fifo[0]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.gen_retry_axis_fifo[0].axis_retry_fifo_inst", "axis_retry_fifo_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET__.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.gen_retry_axis_fifo[1]", "gen_retry_axis_fifo[1]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.gen_retry_axis_fifo[1].axis_retry_fifo_inst", "axis_retry_fifo_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET__.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.gen_retry_axis_fifo[2]", "gen_retry_axis_fifo[2]", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.gen_retry_axis_fifo[2].axis_retry_fifo_inst", "axis_retry_fifo_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.transmit_tlp_combo", "transmit_tlp_combo", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.transmit_tlp_combo.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo__unnamedblk1__unnamedblk2.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.retry_transmit_inst.transmit_tlp_combo.unnamedblk1.unnamedblk2", "unnamedblk2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst", "tlp2dllp_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.axis_input_flow_inst", "axis_input_flow_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.axis_input_flow_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.axis_input_skid_inst", "axis_input_skid_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.axis_input_skid_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.axis_output_register_inst", "axis_output_register_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.axis_output_register_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__byteswap.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.byteswap", "byteswap", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__byteswap__unnamedblk1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.byteswap.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq", "main_seq", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk2.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq.unnamedblk2", "unnamedblk2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk3.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq.unnamedblk3", "unnamedblk3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk4.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq.unnamedblk4", "unnamedblk4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk5.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq.unnamedblk5", "unnamedblk5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk6.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq.unnamedblk6", "unnamedblk6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk7.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.main_seq.unnamedblk7", "unnamedblk7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.tlp_crc16_inst", "tlp_crc16_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.tlp_crc16_inst.pcie_crc8_inst0", "pcie_crc8_inst0", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.tlp_crc16_inst.pcie_crc8_inst1", "pcie_crc8_inst1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.tlp_crc16_inst.pcie_crc8_inst2", "pcie_crc8_inst2", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3.configure(this, name(), "pcie_datalink_layer.dllp_transmit_inst.tlp2dllp_inst.tlp_crc16_inst.pcie_crc8_inst3", "pcie_crc8_inst3", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.configure(this, name(), "pcie_datalink_layer.pcie_datalink_init_inst", "pcie_datalink_init_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst", "pcie_flow_ctrl_init_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.axis_register_pipeline_inst", "axis_register_pipeline_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.axis_register_pipeline_inst.genblk1", "genblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__byteswap.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.byteswap", "byteswap", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__byteswap__unnamedblk1.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.byteswap.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.dllp_crc_inst", "dllp_crc_inst", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.dllp_crc_inst.crc_inst_0", "crc_inst_0", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.dllp_crc_inst.crc_inst_1", "crc_inst_1", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.dllp_crc_inst.crc_inst_2", "crc_inst_2", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.dllp_crc_inst.crc_inst_3", "crc_inst_3", -9, VerilatedScope::SCOPE_MODULE);
    __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__unnamedblk1.configure(this, name(), "pcie_datalink_layer.pcie_flow_ctrl_init_inst.dllp_crc_inst.unnamedblk1", "unnamedblk1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_datalink_pkg.configure(this, name(), "pcie_datalink_pkg", "pcie_datalink_pkg", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_pcie_phy_pkg.configure(this, name(), "pcie_phy_pkg", "pcie_phy_pkg", -9, VerilatedScope::SCOPE_OTHER);

    // Set up scope hierarchy
    __Vhier.add(0, &__Vscope_pcie_datalink_layer);
    __Vhier.add(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__arbiter_mux_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__dllp_receive_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__dllp_transmit_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__pcie_datalink_init_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__arbiter_mux_inst, &__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst, &__Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2);
    __Vhier.add(&__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst, &__Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3);
    __Vhier.add(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst);
    __Vhier.add(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0);
    __Vhier.add(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1);
    __Vhier.add(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2);
    __Vhier.add(&__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst, &__Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3);

    // Setup export functions
    for (int __Vfinal = 0; __Vfinal < 2; ++__Vfinal) {
        __Vscope_TOP.varInsert(__Vfinal,"bus_num_o", &(TOP.bus_num_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,7,0);
        __Vscope_TOP.varInsert(__Vfinal,"clk_i", &(TOP.clk_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"ext_tag_enable_o", &(TOP.ext_tag_enable_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"fc_initialized_o", &(TOP.fc_initialized_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_phy_axis_tdata", &(TOP.m_phy_axis_tdata), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_phy_axis_tkeep", &(TOP.m_phy_axis_tkeep), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_phy_axis_tlast", &(TOP.m_phy_axis_tlast), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_phy_axis_tready", &(TOP.m_phy_axis_tready), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_phy_axis_tuser", &(TOP.m_phy_axis_tuser), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_phy_axis_tvalid", &(TOP.m_phy_axis_tvalid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_tlp_axis_tdata", &(TOP.m_tlp_axis_tdata), false, VLVT_UINT32,VLVD_OUT|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_tlp_axis_tkeep", &(TOP.m_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_tlp_axis_tlast", &(TOP.m_tlp_axis_tlast), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_tlp_axis_tready", &(TOP.m_tlp_axis_tready), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_tlp_axis_tuser", &(TOP.m_tlp_axis_tuser), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"m_tlp_axis_tvalid", &(TOP.m_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"max_payload_size_o", &(TOP.max_payload_size_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"max_read_request_size_o", &(TOP.max_read_request_size_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"msix_enable_o", &(TOP.msix_enable_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"msix_mask_o", &(TOP.msix_mask_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"phy_link_up_i", &(TOP.phy_link_up_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"rcb_128b_o", &(TOP.rcb_128b_o), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"rst_i", &(TOP.rst_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"rx_cpl_stall_i", &(TOP.rx_cpl_stall_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_phy_axis_tdata", &(TOP.s_phy_axis_tdata), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_phy_axis_tkeep", &(TOP.s_phy_axis_tkeep), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_phy_axis_tlast", &(TOP.s_phy_axis_tlast), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_phy_axis_tready", &(TOP.s_phy_axis_tready), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_phy_axis_tuser", &(TOP.s_phy_axis_tuser), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_phy_axis_tvalid", &(TOP.s_phy_axis_tvalid), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_tlp_axis_tdata", &(TOP.s_tlp_axis_tdata), false, VLVT_UINT32,VLVD_IN|VLVF_PUB_RW,1 ,31,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_tlp_axis_tkeep", &(TOP.s_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,3,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_tlp_axis_tlast", &(TOP.s_tlp_axis_tlast), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_tlp_axis_tready", &(TOP.s_tlp_axis_tready), false, VLVT_UINT8,VLVD_OUT|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_tlp_axis_tuser", &(TOP.s_tlp_axis_tuser), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,1 ,2,0);
        __Vscope_TOP.varInsert(__Vfinal,"s_tlp_axis_tvalid", &(TOP.s_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"status_error_cor_i", &(TOP.status_error_cor_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_TOP.varInsert(__Vfinal,"status_error_uncor_i", &(TOP.status_error_uncor_i), false, VLVT_UINT8,VLVD_IN|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ARB_LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__ARB_LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ARB_TYPE_ROUND_ROBIN", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__ARB_TYPE_ROUND_ROBIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__DEST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__ID_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__KEEP_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__LAST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"M_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__M_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"RETRY_TLP_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__RETRY_TLP_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"RX_FIFO_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__RX_FIFO_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__USER_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ack_nack", &(TOP.pcie_datalink_layer__DOT__ack_nack), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ack_nack_vld", &(TOP.pcie_datalink_layer__DOT__ack_nack_vld), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ack_seq_num", &(TOP.pcie_datalink_layer__DOT__ack_seq_num), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"bus_num_o", &(TOP.pcie_datalink_layer__DOT__bus_num_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"ext_tag_enable_o", &(TOP.pcie_datalink_layer__DOT__ext_tag_enable_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"fc1_values_stored", &(TOP.pcie_datalink_layer__DOT__fc1_values_stored), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"fc2_values_sent", &(TOP.pcie_datalink_layer__DOT__fc2_values_sent), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"fc2_values_stored", &(TOP.pcie_datalink_layer__DOT__fc2_values_stored), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"fc_initialized_o", &(TOP.pcie_datalink_layer__DOT__fc_initialized_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"init_ack", &(TOP.pcie_datalink_layer__DOT__init_ack), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"init_flow_control", &(TOP.pcie_datalink_layer__DOT__init_flow_control), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"link_status", &(TOP.pcie_datalink_layer__DOT__link_status), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_phy_axis_tdata", &(TOP.pcie_datalink_layer__DOT__m_phy_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_phy_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__m_phy_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_phy_axis_tlast", &(TOP.pcie_datalink_layer__DOT__m_phy_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_phy_axis_tready", &(TOP.pcie_datalink_layer__DOT__m_phy_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_phy_axis_tuser", &(TOP.pcie_datalink_layer__DOT__m_phy_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_phy_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__m_phy_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__m_tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__m_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__m_tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__m_tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__m_tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"m_tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__m_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"max_payload_size_o", &(TOP.pcie_datalink_layer__DOT__max_payload_size_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"max_read_request_size_o", &(TOP.pcie_datalink_layer__DOT__max_read_request_size_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"msix_enable_o", &(TOP.pcie_datalink_layer__DOT__msix_enable_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"msix_mask_o", &(TOP.pcie_datalink_layer__DOT__msix_mask_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_fc_axis_tdata", &(TOP.pcie_datalink_layer__DOT__phy_fc_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_fc_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__phy_fc_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_fc_axis_tlast", &(TOP.pcie_datalink_layer__DOT__phy_fc_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_fc_axis_tready", &(TOP.pcie_datalink_layer__DOT__phy_fc_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_fc_axis_tuser", &(TOP.pcie_datalink_layer__DOT__phy_fc_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_fc_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__phy_fc_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_link_up_i", &(TOP.pcie_datalink_layer__DOT__phy_link_up_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_rx_axis_tdata", &(TOP.pcie_datalink_layer__DOT__phy_rx_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_rx_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__phy_rx_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_rx_axis_tlast", &(TOP.pcie_datalink_layer__DOT__phy_rx_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_rx_axis_tready", &(TOP.pcie_datalink_layer__DOT__phy_rx_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_rx_axis_tuser", &(TOP.pcie_datalink_layer__DOT__phy_rx_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_rx_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__phy_rx_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__phy_tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__phy_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__phy_tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__phy_tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__phy_tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"phy_tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__phy_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"rcb_128b_o", &(TOP.pcie_datalink_layer__DOT__rcb_128b_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"rx_cpl_stall_i", &(TOP.pcie_datalink_layer__DOT__rx_cpl_stall_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_phy_axis_tdata", &(TOP.pcie_datalink_layer__DOT__s_phy_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_phy_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__s_phy_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_phy_axis_tlast", &(TOP.pcie_datalink_layer__DOT__s_phy_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_phy_axis_tready", &(TOP.pcie_datalink_layer__DOT__s_phy_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_phy_axis_tuser", &(TOP.pcie_datalink_layer__DOT__s_phy_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_phy_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__s_phy_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__s_tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__s_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__s_tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__s_tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__s_tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"s_tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__s_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"seq_num", &(TOP.pcie_datalink_layer__DOT__seq_num), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"seq_num_acknack", &(TOP.pcie_datalink_layer__DOT__seq_num_acknack), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"seq_num_vld", &(TOP.pcie_datalink_layer__DOT__seq_num_vld), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"soft_reset", &(TOP.pcie_datalink_layer__DOT__soft_reset), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"status_error_cor_i", &(TOP.pcie_datalink_layer__DOT__status_error_cor_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"status_error_uncor_i", &(TOP.pcie_datalink_layer__DOT__status_error_uncor_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"tx_fc_cpld", &(TOP.pcie_datalink_layer__DOT__tx_fc_cpld), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"tx_fc_cplh", &(TOP.pcie_datalink_layer__DOT__tx_fc_cplh), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"tx_fc_npd", &(TOP.pcie_datalink_layer__DOT__tx_fc_npd), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"tx_fc_nph", &(TOP.pcie_datalink_layer__DOT__tx_fc_nph), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"tx_fc_pd", &(TOP.pcie_datalink_layer__DOT__tx_fc_pd), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"tx_fc_ph", &(TOP.pcie_datalink_layer__DOT__tx_fc_ph), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer.varInsert(__Vfinal,"update_fc", &(TOP.pcie_datalink_layer__DOT__update_fc), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"ARB_LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__ARB_LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"ARB_TYPE_ROUND_ROBIN", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__ARB_TYPE_ROUND_ROBIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"CL_S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__CL_S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__DEST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__ID_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__LAST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"M_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__M_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"S_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"S_ID_WIDTH_INT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH_INT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"UPDATE_TID", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__UPDATE_TID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__USER_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"acknowledge", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__acknowledge), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tdata", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tdest", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tkeep", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tlast", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tready", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tuser", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tvalid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__current_s_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"grant", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"grant_encoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"grant_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__grant_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdata_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdest_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,9,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tid_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_int), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,9,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,9,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tkeep_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tlast_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tready_int_early", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tready_int_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tuser_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid_int", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"request", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__request), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,95,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,95,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,23,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"store_axis_int_to_output", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"store_axis_int_to_temp", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,9,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_BLOCK", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_BLOCK_ACK", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK_ACK))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_TYPE_ROUND_ROBIN", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_TYPE_ROUND_ROBIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"PORTS", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__PORTS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"acknowledge", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_encoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_encoded_next", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_encoded_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_next", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_valid_next", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_valid_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"mask_next", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"mask_reg", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"masked_request_index", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"masked_request_mask", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"masked_request_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request_index", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request_mask", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"LEVELS", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LEVELS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"W", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__W))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"input_padded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"input_unencoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"output_encoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"output_unencoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"output_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"stage_enc", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,1,0 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"stage_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,1,0 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"LEVELS", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LEVELS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"W", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__W))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"input_padded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"input_unencoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"output_encoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"output_unencoded", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"output_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"stage_enc", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,1,0 ,1,0);
        __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"stage_valid", &(TOP.pcie_datalink_layer__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,1,0 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"RX_FIFO_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__RX_FIFO_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"UserIsDllp", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__UserIsDllp))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"UserIsTlp", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__UserIsTlp))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"dllp_ready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"fc1_values_stored_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc1_values_stored_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"fc2_values_stored_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__fc2_values_stored_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"link_status_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__link_status_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2phy_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2phy_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2phy_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2phy_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2phy_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2phy_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2phy_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2tlp_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2tlp_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2tlp_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2tlp_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2tlp_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"m_axis_dllp2tlp_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__m_axis_dllp2tlp_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"next_transmit_seq", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__next_transmit_seq), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"npd_credits_consumed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__npd_credits_consumed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"nph_credits_consumed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__nph_credits_consumed), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"pd_credits_consumed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__pd_credits_consumed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"ph_credits_consumed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__ph_credits_consumed), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"phy_link_up_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__phy_link_up_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"seq_num_acknack_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_acknack_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"seq_num_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"seq_num_vld_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__seq_num_vld_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"start_flow_control", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"start_flow_control_ack", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__start_flow_control_ack), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_nullified", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_nullified), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tlp_ready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tlp_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tx_fc_cpld_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cpld_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tx_fc_cplh_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_cplh_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tx_fc_npd_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_npd_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tx_fc_nph_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_nph_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tx_fc_pd_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_pd_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"tx_fc_ph_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__tx_fc_ph_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst.varInsert(__Vfinal,"update_fc_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__update_fc_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"RX_FIFO_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__RX_FIFO_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"UserIsDllp", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__UserIsDllp))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"UserIsTlp", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__UserIsTlp))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"dllp_valid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"link_status_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__link_status_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_dllp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_dllp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_dllp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_dllp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_dllp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_dllp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_dllp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"m_tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__m_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst.varInsert(__Vfinal,"tlp_valid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__dllp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__axis_user_demux_inst__DOT__tlp_axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"FcWaitPeriod", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__FcWaitPeriod))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"MaxTlpHdrSizeDW", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MaxTlpHdrSizeDW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"MaxTlpTotalSizeDW", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MaxTlpTotalSizeDW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"MinRxBufferSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__MinRxBufferSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"PdMinCredits", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__PdMinCredits))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"RX_FIFO_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__RX_FIFO_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"RamAddrWidth", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__RamAddrWidth))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"RamDataWidth", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__RamDataWidth))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"TlpAxis", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__TlpAxis))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"UserIsTlp", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__UserIsTlp))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"ackd_transmit_seq_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"ackd_transmit_seq_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ackd_transmit_seq_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"cpld_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"cpld_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cpld_credits_consumed_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"cplh_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"cplh_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__cplh_credits_consumed_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_byte_select", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_byte_select), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_calculated_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_calculated_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_calculated_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_from_tlp_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_from_tlp_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_from_tlp_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_output), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"crc_reversed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__crc_reversed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"dll_packet", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dll_packet), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"dllp_crc_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_out), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"dllp_crc_reversed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_crc_reversed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"dllp_lcrc_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"dllp_lcrc_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp_lcrc_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"fc_start_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"fc_start_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__fc_start_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"link_status_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__link_status_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"m_tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"m_tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"m_tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"m_tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"m_tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"m_tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__m_tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"next_expected_seq_num_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"next_expected_seq_num_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_expected_seq_num_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"next_transmit_seq_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"next_transmit_seq_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"next_transmit_seq_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__next_transmit_seq_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"npd_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"npd_credits_consumed_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"npd_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__npd_credits_consumed_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"nph_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"nph_credits_consumed_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"nph_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__nph_credits_consumed_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pd_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pd_credits_consumed_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pd_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pd_credits_consumed_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"ph_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"ph_credits_consumed_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"ph_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__ph_credits_consumed_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"phy_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"phy_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"phy_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"phy_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"phy_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"phy_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__phy_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_stg2_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_stg2_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_stg2_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_stg2_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_stg2_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"pipeline_stg2_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__pipeline_stg2_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"skid_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"skid_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"skid_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"skid_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"skid_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"skid_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__skid_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"start_flow_control_ack_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_ack_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"start_flow_control_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__start_flow_control_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_dw0", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_dw0), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_header_offset", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_header_offset), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_cpld_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_cpld_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cpld_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_cplh_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_cplh_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_cplh_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_npd_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_npd_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_npd_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_nph_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_nph_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_nph_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_pd_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_pd_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_pd_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_ph_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_is_ph_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_is_ph_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_nullified_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_nullified_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"tlp_nullified_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_nullified_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"word_count_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst.varInsert(__Vfinal,"word_count_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__word_count_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__axis_register_pipeline_stage_2_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__byteswap__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DEPTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEPTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DEST_OFFSET", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEST_OFFSET))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DROP_BAD_FRAME", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DROP_BAD_FRAME))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DROP_OVERSIZE_FRAME", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DROP_OVERSIZE_FRAME))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"DROP_WHEN_FULL", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__DROP_WHEN_FULL))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"FRAME_FIFO", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__FRAME_FIFO))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"FRAME_PAUSE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__FRAME_PAUSE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ID_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"ID_OFFSET", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ID_OFFSET))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"KEEP_OFFSET", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__KEEP_OFFSET))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__LAST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"LAST_OFFSET", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__LAST_OFFSET))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"MARK_WHEN_FULL", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__MARK_WHEN_FULL))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"OUTPUT_FIFO_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__OUTPUT_FIFO_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"OUTPUT_FIFO_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__OUTPUT_FIFO_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"PAUSE_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__PAUSE_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"RAM_PIPELINE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__RAM_PIPELINE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"USER_BAD_FRAME_MASK", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_BAD_FRAME_MASK))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"USER_BAD_FRAME_VALUE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_BAD_FRAME_VALUE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"USER_OFFSET", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_OFFSET))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"bad_frame_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__bad_frame_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"depth_commit_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_commit_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"depth_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__depth_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"drop_frame_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__drop_frame_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"empty", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__empty), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"full", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"full_wr", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__full_wr), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"good_frame_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__good_frame_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"j", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__j), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_pipe_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_pipe_reg), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,39,0 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tdata_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_out), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tdata_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdata_pipe), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tdest_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tdest_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tdest_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tid_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tid_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tid_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tkeep_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tkeep_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tkeep_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tlast_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tlast_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tlast_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tready_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tready_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tready_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tuser_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tuser_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tuser_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_out), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid_pipe", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid_pipe_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__m_axis_tvalid_pipe_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"mark_frame_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mark_frame_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"mem", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,39,0 ,255,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"mem_read_data_valid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__mem_read_data_valid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"overflow_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__overflow_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"pause_ack", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_ack), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"pause_req", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pause_req), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"pipe_ready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__pipe_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"rd_ptr_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rd_ptr_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,39,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"s_frame_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__s_frame_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"send_frame_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__send_frame_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"status_bad_frame", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_bad_frame), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"status_depth", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,10,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"status_depth_commit", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_depth_commit), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,10,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"status_good_frame", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_good_frame), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"status_overflow", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__status_overflow), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"wr_ptr_commit_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_commit_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst.varInsert(__Vfinal,"wr_ptr_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__dllp2tlp_fifo_inst__DOT__wr_ptr_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out16", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out16), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out24", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out24), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out32", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out32), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out8", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__crc_out8), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst.varInsert(__Vfinal,"select", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__select), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp2tlp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"CLK_RATE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__CLK_RATE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"ClockPeriodNs", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ClockPeriodNs))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"FcWaitPeriod", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__FcWaitPeriod))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"PdMinCredits", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__PdMinCredits))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"TwoMsTimeOut", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__TwoMsTimeOut))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"crc_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_out), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"crc_reversed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__crc_reversed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"dll_packet_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"dll_packet_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dll_packet_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"dllp_lcrc_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"dllp_lcrc_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_lcrc_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"fc_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"fc_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"fc_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"fc_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"fc_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"fc_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__fc_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"link_status_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__link_status_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"next_transmit_seq_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__next_transmit_seq_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"npd_credits_consumed_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__npd_credits_consumed_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"nph_credits_consumed_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__nph_credits_consumed_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"pd_credits_consumed_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__pd_credits_consumed_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"ph_credits_consumed_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__ph_credits_consumed_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"start_ack_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"start_ack_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_ack_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"start_flow_control_ack_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_ack_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"start_flow_control_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__start_flow_control_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"timer_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"timer_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__timer_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst.varInsert(__Vfinal,"tlp_nullified_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__tlp_nullified_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__byteswap__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crc0", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc0), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crc1", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc1), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crc2", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc2), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crc3", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc3), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crc4", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc4), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_fc_update_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"UserIsDllp", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__UserIsDllp))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"ackd_transmit_seq_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"ackd_transmit_seq_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__ackd_transmit_seq_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"crc_in_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"crc_in_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_in_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"crc_out", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_out), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"crc_reversed", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__crc_reversed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"dll_packet_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"dll_packet_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__dll_packet_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_c_stored_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_c_stored_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_c_stored_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_np_stored_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_np_stored_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_np_stored_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_p_stored_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_p_stored_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_p_stored_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc1_values_stored_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc1_values_stored_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_c_stored_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_c_stored_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_c_stored_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_np_stored_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_np_stored_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_np_stored_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_p_stored_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_p_stored_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_p_stored_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"fc2_values_stored_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__fc2_values_stored_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"next_transmit_seq_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"next_transmit_seq_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__next_transmit_seq_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"phy_link_up_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__phy_link_up_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"seq_num_acknack_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_acknack_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"seq_num_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"seq_num_vld_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__seq_num_vld_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"skid_s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"skid_s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"skid_s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"skid_s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"skid_s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"skid_s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__skid_s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tlp_nullified_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tlp_nullified_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tlp_nullified_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_cpld_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_cpld_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_cpld_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cpld_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_cplh_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_cplh_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_cplh_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_cplh_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_npd_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_npd_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_npd_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_npd_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_nph_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_nph_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_nph_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_nph_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_pd_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_pd_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_pd_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_pd_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_ph_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_ph_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_fc_ph_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_fc_ph_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_tlp_ready_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"tx_tlp_ready_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__tx_tlp_ready_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"update_fc_c", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"update_fc_o", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst.varInsert(__Vfinal,"update_fc_r", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__update_fc_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__axis_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__byteswap__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crc0", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc0), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crc1", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc1), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crc2", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc2), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crc3", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc3), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crc4", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc4), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_0__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_1__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_2__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__crc_inst_3__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_receive_inst__DOT__dllp_handler_inst__DOT__pcie_datalink_crc_inst__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ARB_LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ARB_LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ARB_TYPE_ROUND_ROBIN", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ARB_TYPE_ROUND_ROBIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__DEST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ID_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__LAST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"MaxTlpHdrSizeDW", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MaxTlpHdrSizeDW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"MaxTlpTotalSizeDW", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MaxTlpTotalSizeDW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"MinRxBufferSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__MinRxBufferSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"RAM_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__RAM_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"RAM_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__RAM_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"RETRY_TLP_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__RETRY_TLP_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__USER_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ack_nack_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ack_nack_vld_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_nack_vld_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ack_seq_num_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ack_seq_num_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"ackd_transmit_seq", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__ackd_transmit_seq), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"dllp_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__dllp_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_retry_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_retry_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_retry_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_retry_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_retry_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_retry_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_retry_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlp2dllp_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlp2dllp_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlp2dllp_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlp2dllp_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlp2dllp_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tlp2dllp_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tlp2dllp_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"retry_ack", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_ack), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"retry_available", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_available), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"retry_complete", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_complete), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"retry_err", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_err), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"retry_index", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_index), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"retry_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"tx_fc_cpld_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cpld_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"tx_fc_cplh_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_cplh_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"tx_fc_npd_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_npd_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"tx_fc_nph_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_nph_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"tx_fc_pd_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_pd_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"tx_fc_ph_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tx_fc_ph_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst.varInsert(__Vfinal,"update_fc_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__update_fc_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"ARB_LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__ARB_LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"ARB_TYPE_ROUND_ROBIN", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__ARB_TYPE_ROUND_ROBIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"CL_S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__CL_S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__DEST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__ID_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__LAST_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"M_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__M_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"S_ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"S_ID_WIDTH_INT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__S_ID_WIDTH_INT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"UPDATE_TID", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__UPDATE_TID))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__USER_ENABLE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"acknowledge", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__acknowledge), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"current_s_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__current_s_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"grant", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"grant_encoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"grant_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__grant_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdata_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_int), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdest_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tid_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_int), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tid_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tkeep_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tlast_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tready_int_early", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tready_int_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tready_int_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tuser_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid_int", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_int), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"request", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__request), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdata_reg), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,63,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tdest_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tid_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,5,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,5,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"s_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__s_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"store_axis_int_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"store_axis_int_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_int_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tid_reg), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,8,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_BLOCK", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_BLOCK_ACK", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_BLOCK_ACK))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"ARB_TYPE_ROUND_ROBIN", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__ARB_TYPE_ROUND_ROBIN))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"PORTS", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__PORTS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"acknowledge", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__acknowledge), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_encoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_encoded_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_encoded_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_encoded_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_valid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"grant_valid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__grant_valid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"mask_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"mask_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__mask_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"masked_request_index", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_index), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"masked_request_mask", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_mask), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"masked_request_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__masked_request_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request_index", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_index), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request_mask", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_mask), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"request_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__request_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"LEVELS", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LEVELS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"W", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__W))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"input_padded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_padded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"input_unencoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__input_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"output_encoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"output_unencoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"output_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__output_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"stage_enc", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_enc), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,0,0 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst.varInsert(__Vfinal,"stage_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_inst__DOT__stage_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,0,0 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"LEVELS", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LEVELS))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"LSB_HIGH_PRIORITY", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__LSB_HIGH_PRIORITY))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"W", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__W))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"input_padded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_padded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"input_unencoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__input_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"output_encoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_encoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"output_unencoded", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_unencoded), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"output_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__output_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"stage_enc", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_enc), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,0,0 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked.varInsert(__Vfinal,"stage_valid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__arbiter_mux_inst__DOT__arb_inst__DOT__priority_encoder_masked__DOT__stage_valid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,0,0 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"MaxBytesPerTLP", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MaxBytesPerTLP))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"MaxTlpHdrSizeDW", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MaxTlpHdrSizeDW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"MaxTlpTotalSizeDW", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__MaxTlpTotalSizeDW))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"RAM_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RAM_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"RAM_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RAM_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"RETRY_TLP_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RETRY_TLP_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"RetryTimer", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__RetryTimer))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"ack_nack_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"ack_nack_vld_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_nack_vld_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"ack_seq_mem_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1, 35,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"ack_seq_mem_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_mem_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1, 35,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"ack_seq_num_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__ack_seq_num_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"error_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"error_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__error_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"free_retry_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"free_retry_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__free_retry_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"next_retry_index_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"next_retry_index_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__next_retry_index_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_ack_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_ack_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_available_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_available_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_complete_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_complete_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_err_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_err_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_index_flag", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_flag), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_index_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_index_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_valid_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_valid_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retry_valid_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_valid_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retrys_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"retrys_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retrys_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"seq_num_out", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__seq_num_out), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"store_seq_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"store_seq_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__store_seq_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"tx_seq_num_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_seq_num_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst.varInsert(__Vfinal,"tx_valid_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__tx_valid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.varInsert(__Vfinal,"replay_cnt_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.varInsert(__Vfinal,"replay_cnt_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__replay_cnt_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.varInsert(__Vfinal,"retry_timer_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__.varInsert(__Vfinal,"retry_timer_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__0__KET____DOT__retry_timer_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.varInsert(__Vfinal,"replay_cnt_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.varInsert(__Vfinal,"replay_cnt_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__replay_cnt_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.varInsert(__Vfinal,"retry_timer_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__.varInsert(__Vfinal,"retry_timer_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__1__KET____DOT__retry_timer_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.varInsert(__Vfinal,"replay_cnt_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.varInsert(__Vfinal,"replay_cnt_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__replay_cnt_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.varInsert(__Vfinal,"retry_timer_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__.varInsert(__Vfinal,"retry_timer_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__gen_retry_counters__BRA__2__KET____DOT__retry_timer_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk2.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk2__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk3.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk3__unnamedblk4.varInsert(__Vfinal,"j", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_management_inst__DOT__retry_tracking_combo__DOT__unnamedblk3__DOT__unnamedblk4__DOT__j), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"RAM_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__RAM_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"RAM_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__RAM_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"RETRY_TLP_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__RETRY_TLP_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"mutex_flag", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__mutex_flag), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_ack_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_ack_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_ack_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ack_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_available_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_available_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,31,0 ,0,2);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,3,0 ,0,2);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,2);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,2);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,2 ,2,0 ,0,2);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,2);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_complete_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_complete_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_index_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_index_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_index_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_index_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_ready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_ready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"retry_valid_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__retry_valid_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"tlp_curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst.varInsert(__Vfinal,"tlp_next_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__tlp_next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MaxHdrSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__MaxHdrSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MaxPktSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__MaxPktSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"axis_mem_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,40,0 ,0,67);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"axis_mem_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,40,0 ,0,67);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"frame_available_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"frame_available_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rd_ptr_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rd_ptr_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"wr_ptr_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"wr_ptr_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__0__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MaxHdrSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__MaxHdrSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MaxPktSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__MaxPktSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"axis_mem_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,40,0 ,0,67);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"axis_mem_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,40,0 ,0,67);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"frame_available_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"frame_available_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rd_ptr_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rd_ptr_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"wr_ptr_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"wr_ptr_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__1__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MaxHdrSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__MaxHdrSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"MaxPktSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__MaxPktSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"axis_mem_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,40,0 ,0,67);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"axis_mem_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__axis_mem_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,40,0 ,0,67);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"frame_available_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"frame_available_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__frame_available_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rd_ptr_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rd_ptr_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rd_ptr_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"wr_ptr_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst.varInsert(__Vfinal,"wr_ptr_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__gen_retry_axis_fifo__BRA__2__KET____DOT__axis_retry_fifo_inst__DOT__wr_ptr_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo__unnamedblk1__unnamedblk2.varInsert(__Vfinal,"j", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__retry_transmit_inst__DOT__transmit_tlp_combo__DOT__unnamedblk1__DOT__unnamedblk2__DOT__j), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"FCDataFieldSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FCDataFieldSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"FCDataFieldSizeDiv2", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FCDataFieldSizeDiv2))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"FcHeaderFieldSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FcHeaderFieldSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"FcHeaderFieldSizeDiv2", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FcHeaderFieldSizeDiv2))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"FcPldSize", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__FcPldSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"MaxBytesPerTLP", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MaxBytesPerTLP))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"MaxNumWordsPerHdr", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MaxNumWordsPerHdr))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"MaxNumWordsPerTLP", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__MaxNumWordsPerTLP))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"RAM_ADDR_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__RAM_ADDR_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"RAM_DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__RAM_DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"S_COUNT", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__S_COUNT))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cpld_credit_limit_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cpld_credit_limit_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credit_limit_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cpld_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cpld_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cpld_credits_consumed_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cplh_credit_limit_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cplh_credit_limit_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credit_limit_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cplh_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"cplh_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__cplh_credits_consumed_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"crc_in_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"crc_in_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_in_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"crc_out", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"crc_out16", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_out16), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"crc_reversed", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_reversed), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"crc_select", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__crc_select), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"dllp_crc_out", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_out), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"dllp_crc_reversed", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_crc_reversed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"dllp_lcrc_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_c), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"dllp_lcrc_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_lcrc_r), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"dllp_valid_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__dllp_valid_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"next_transmit_seq_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"next_transmit_seq_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__next_transmit_seq_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"npd_credit_limit_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"npd_credit_limit_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credit_limit_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"npd_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"npd_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__npd_credits_consumed_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"nph_credit_limit_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"nph_credit_limit_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credit_limit_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"nph_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"nph_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__nph_credits_consumed_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pd_credit_limit_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pd_credit_limit_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credit_limit_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pd_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pd_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pd_credits_consumed_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"ph_credit_limit_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"ph_credit_limit_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credit_limit_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"ph_credits_consumed_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"ph_credits_consumed_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__ph_credits_consumed_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pipeline_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pipeline_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pipeline_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pipeline_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pipeline_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"pipeline_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__pipeline_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"retry_available_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_available_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"retry_index_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__retry_index_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"seq_num_o", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__seq_num_o), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"skid_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"skid_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"skid_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"skid_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"skid_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"skid_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__skid_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_dw0", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_dw0), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_nullified_c", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tlp_nullified_r", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_nullified_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tx_fc_cpld_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cpld_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tx_fc_cplh_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_cplh_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tx_fc_npd_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_npd_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tx_fc_nph_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_nph_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tx_fc_pd_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_pd_i), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,11,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"tx_fc_ph_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tx_fc_ph_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst.varInsert(__Vfinal,"update_fc_i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__update_fc_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_flow_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_input_skid_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__axis_output_register_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__byteswap__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk2.varInsert(__Vfinal,"has_nph_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk2__DOT__has_nph_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk3.varInsert(__Vfinal,"data_credits_required", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__data_credits_required), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk3.varInsert(__Vfinal,"has_npd_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_npd_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk3.varInsert(__Vfinal,"has_nph_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk3__DOT__has_nph_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk4.varInsert(__Vfinal,"has_ph_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk4__DOT__has_ph_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk5.varInsert(__Vfinal,"data_credits_required", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_credits_required), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk5.varInsert(__Vfinal,"data_length", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__data_length), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk5.varInsert(__Vfinal,"has_pd_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_pd_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk5.varInsert(__Vfinal,"has_ph_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk5__DOT__has_ph_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk6.varInsert(__Vfinal,"has_cplh_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk6__DOT__has_cplh_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk7.varInsert(__Vfinal,"data_credits_required", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_credits_required), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk7.varInsert(__Vfinal,"data_length", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__data_length), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk7.varInsert(__Vfinal,"has_cpld_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cpld_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk7.varInsert(__Vfinal,"has_cplh_credit", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__main_seq__DOT__unnamedblk7__DOT__has_cplh_credit), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out16", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out16), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out24", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out24), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out32", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out32), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"crc_out8", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__crc_out8), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst.varInsert(__Vfinal,"select", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__select), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst0__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst1__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst2__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcIn), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__crcOut), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__dllp_transmit_inst__DOT__tlp2dllp_inst__DOT__tlp_crc16_inst__DOT__pcie_crc8_inst3__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"fc1_values_stored_i", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc1_values_stored_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"fc2_values_stored_i", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__fc2_values_stored_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"init_ack_i", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_ack_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"init_flow_control_c", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"init_flow_control_o", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"init_flow_control_r", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__init_flow_control_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"link_state", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,6,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"link_status_c", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"link_status_o", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"link_status_r", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__link_status_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,1,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"phy_link_up_i", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__phy_link_up_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"soft_reset_c", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_c), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"soft_reset_o", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_datalink_init_inst.varInsert(__Vfinal,"soft_reset_r", &(TOP.pcie_datalink_layer__DOT__pcie_datalink_init_inst__DOT__soft_reset_r), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"FcWaitPeriod", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__FcWaitPeriod))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"MAX_PAYLOAD_SIZE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__MAX_PAYLOAD_SIZE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"PdMinCredits", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__PdMinCredits))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"STRB_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__STRB_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"clk_i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__clk_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"crc_out", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_out), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"crc_reversed", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__crc_reversed), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"curr_state", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__curr_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"dll_packet_c", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_c), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"dll_packet_r", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dll_packet_r), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,1 ,47,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"dllp_lcrc_c", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"dllp_lcrc_r", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_lcrc_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc1_values_stored_i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc1_values_stored_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc2_values_sent_o", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_sent_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc2_values_stored_i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc2_values_stored_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc_axis_tdata", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc_axis_tlast", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc_axis_tready", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc_axis_tuser", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"fc_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__fc_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"init_ack_o", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__init_ack_o), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"next_state", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__next_state), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,4,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"rst_i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__rst_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"seq_count_c", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_c), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"seq_count_r", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__seq_count_r), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst.varInsert(__Vfinal,"start_flow_control_i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__start_flow_control_i), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DATA_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__DATA_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DEST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__DEST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"DEST_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__DEST_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"ID_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__ID_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"ID_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__ID_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"KEEP_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"KEEP_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__KEEP_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"LAST_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__LAST_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"REG_TYPE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__REG_TYPE))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"USER_ENABLE", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__USER_ENABLE))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"USER_WIDTH", const_cast<void*>(static_cast<const void*>(&(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__USER_WIDTH))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"clk", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__clk), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tdata", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tdest", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tid", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tlast", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tready", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tuser", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"m_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__m_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"rst", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__rst), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tdata", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdata), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tdest", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tdest), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tid", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tkeep", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tkeep), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tlast", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tlast), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tready", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tready), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tuser", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tuser), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst.varInsert(__Vfinal,"s_axis_tvalid", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__s_axis_tvalid), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_early", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_early), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"s_axis_tready_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__s_axis_tready_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_output", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_input_to_temp", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_input_to_temp), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"store_axis_temp_to_output", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__store_axis_temp_to_output), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdata_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdata_reg), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tdest_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tdest_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tid_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,0,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tkeep_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tkeep_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,3,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tlast_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tlast_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tuser_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tuser_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,2,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_next", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_next), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1.varInsert(__Vfinal,"temp_m_axis_tvalid_reg", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__axis_register_pipeline_inst__DOT__genblk1__DOT__temp_m_axis_tvalid_reg), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__byteswap__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__byteswap__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crc0", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc0), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crc1", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc1), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crc2", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc2), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crc3", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc3), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crc4", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc4), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__data), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,1 ,31,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_0__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_1__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_2__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3.varInsert(__Vfinal,"crcIn", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcIn), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3.varInsert(__Vfinal,"crcOut", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__crcOut), false, VLVT_UINT16,VLVD_NODIR|VLVF_PUB_RW,1 ,15,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3.varInsert(__Vfinal,"data", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__crc_inst_3__DOT__data), false, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW,1 ,7,0);
        __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__unnamedblk1.varInsert(__Vfinal,"i", &(TOP.pcie_datalink_layer__DOT__pcie_flow_ctrl_init_inst__DOT__dllp_crc_inst__DOT__unnamedblk1__DOT__i), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"DataFc", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.DataFc))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,7,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"DllpHdrByteSize", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.DllpHdrByteSize))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"FcClpData", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.FcClpData))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"FcCplHdr", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.FcCplHdr))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,7,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"FcNpData", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.FcNpData))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"FcNpHdr", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.FcNpHdr))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,7,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"FcPData", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.FcPData))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"FcPHdr", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.FcPHdr))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,7,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"HdrFc", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.HdrFc))), true, VLVT_UINT8,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,7,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"HdrMinCredits", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.HdrMinCredits))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"LtssmDetect", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.LtssmDetect))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"ReplayNum", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.ReplayNum))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"ReplayTimer", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.ReplayTimer))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_datalink_pkg.varInsert(__Vfinal,"SkidBuffer", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_datalink_pkg.SkidBuffer))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_phy_pkg.varInsert(__Vfinal,"GEN3_SDS", &(TOP__pcie_phy_pkg.GEN3_SDS), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_pcie_phy_pkg.varInsert(__Vfinal,"SkidBuffer", const_cast<void*>(static_cast<const void*>(&(TOP__pcie_phy_pkg.SkidBuffer))), true, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW|VLVF_DPI_CLAY,1 ,31,0);
        __Vscope_pcie_phy_pkg.varInsert(__Vfinal,"gen3_seed_values", &(TOP__pcie_phy_pkg.gen3_seed_values), false, VLVT_UINT32,VLVD_NODIR|VLVF_PUB_RW,2 ,23,0 ,0,7);
        __Vscope_pcie_phy_pkg.varInsert(__Vfinal,"gen_eq_tsos__Vstatic__temp_os", &(TOP__pcie_phy_pkg.gen_eq_tsos__Vstatic__temp_os), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_pcie_phy_pkg.varInsert(__Vfinal,"gen_idle__Vstatic__temp_os", &(TOP__pcie_phy_pkg.gen_idle__Vstatic__temp_os), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
        __Vscope_pcie_phy_pkg.varInsert(__Vfinal,"gen_tsos__Vstatic__temp_os", &(TOP__pcie_phy_pkg.gen_tsos__Vstatic__temp_os), false, VLVT_WDATA,VLVD_NODIR|VLVF_PUB_RW,1 ,127,0);
    }
}
