// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_fp2div2_503 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        c_0_address0,
        c_0_ce0,
        c_0_we0,
        c_0_d0,
        c_0_q0,
        c_0_address1,
        c_0_ce1,
        c_0_q1,
        c_1_address0,
        c_1_ce0,
        c_1_we0,
        c_1_d0,
        c_1_q0,
        c_1_address1,
        c_1_ce1,
        c_1_q1
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] c_0_address0;
output   c_0_ce0;
output   c_0_we0;
output  [63:0] c_0_d0;
input  [63:0] c_0_q0;
output  [2:0] c_0_address1;
output   c_0_ce1;
input  [63:0] c_0_q1;
output  [2:0] c_1_address0;
output   c_1_ce0;
output   c_1_we0;
output  [63:0] c_1_d0;
input  [63:0] c_1_q0;
output  [2:0] c_1_address1;
output   c_1_ce1;
input  [63:0] c_1_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[2:0] c_0_address0;
reg c_0_ce0;
reg c_0_we0;
reg[63:0] c_0_d0;
reg[2:0] c_0_address1;
reg c_0_ce1;
reg[2:0] c_1_address0;
reg c_1_ce0;
reg c_1_we0;
reg[63:0] c_1_d0;
reg[2:0] c_1_address1;
reg c_1_ce1;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] mask_fu_122_p1;
reg   [0:0] mask_reg_145;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
wire   [2:0] c_1_addr_reg_155;
wire   [0:0] mask_1_fu_131_p1;
reg   [0:0] mask_1_reg_160;
wire    ap_CS_fsm_state8;
wire   [2:0] c_1_addr_3_reg_165;
wire    ap_CS_fsm_state13;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_idle;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_ready;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_idle;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_ready;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_idle;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_ready;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_idle;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_ready;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0;
wire   [63:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0;
wire   [2:0] grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1;
wire    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1;
reg    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    c_1_we0_out;
reg    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    c_0_ce0_local;
reg   [2:0] c_0_address0_local;
reg    c_1_ce0_local;
reg   [2:0] c_1_address0_local;
reg    c_1_we0_local;
reg   [63:0] c_1_d0_local;
wire   [63:0] zext_ln385_fu_126_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln385_1_fu_135_p1;
wire   [62:0] grp_fu_112_p4;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg = 1'b0;
#0 grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg = 1'b0;
#0 grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg = 1'b0;
#0 grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg = 1'b0;
end

sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1 grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start),
    .ap_done(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done),
    .ap_idle(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_idle),
    .ap_ready(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_ready),
    .c_0_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0),
    .c_0_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0),
    .c_0_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0),
    .c_0_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0),
    .c_0_q0(c_0_q0),
    .c_1_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0),
    .c_1_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0),
    .c_1_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0),
    .c_1_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0),
    .c_1_q0(c_1_q0),
    .sext_ln75(mask_reg_145)
);

sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_382_1 grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start),
    .ap_done(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done),
    .ap_idle(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_idle),
    .ap_ready(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_ready),
    .c_1_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0),
    .c_1_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0),
    .c_1_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0),
    .c_1_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0),
    .c_1_q0(c_1_q0),
    .c_1_address1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1),
    .c_1_ce1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1),
    .c_1_q1(c_1_q1),
    .c_0_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0),
    .c_0_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0),
    .c_0_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0),
    .c_0_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0),
    .c_0_q0(c_0_q0),
    .c_0_address1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1),
    .c_0_ce1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1),
    .c_0_q1(c_0_q1)
);

sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_78_1212 grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start),
    .ap_done(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done),
    .ap_idle(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_idle),
    .ap_ready(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_ready),
    .c_0_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0),
    .c_0_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0),
    .c_0_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0),
    .c_0_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0),
    .c_0_q0(c_0_q0),
    .c_1_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0),
    .c_1_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0),
    .c_1_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0),
    .c_1_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0),
    .c_1_q0(c_1_q0),
    .sext_ln75_1(mask_1_reg_160)
);

sikep503_kem_enc_hw_fp2div2_503_Pipeline_VITIS_LOOP_382_1213 grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start),
    .ap_done(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done),
    .ap_idle(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_idle),
    .ap_ready(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_ready),
    .c_1_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0),
    .c_1_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0),
    .c_1_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0),
    .c_1_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0),
    .c_1_q0(c_1_q0),
    .c_1_address1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1),
    .c_1_ce1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1),
    .c_1_q1(c_1_q1),
    .c_0_address0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0),
    .c_0_ce0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0),
    .c_0_we0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0),
    .c_0_d0(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0),
    .c_0_q0(c_0_q0),
    .c_0_address1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1),
    .c_0_ce1(grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1),
    .c_0_q1(c_0_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg <= 1'b1;
        end else if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_ready == 1'b1)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg <= 1'b1;
        end else if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_ready == 1'b1)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg <= 1'b1;
        end else if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_ready == 1'b1)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg <= 1'b1;
        end else if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_ready == 1'b1)) begin
            grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mask_1_reg_160 <= mask_1_fu_131_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mask_reg_145 <= mask_fu_122_p1;
    end
end

always @ (*) begin
    if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_0_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_0_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_0_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_0_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_address0;
    end else begin
        c_0_address0 = c_0_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        c_0_address0_local = 32'd4;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        c_0_address0_local = 32'd0;
    end else begin
        c_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_0_address1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_0_address1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_address1;
    end else begin
        c_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_0_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_0_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_0_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_0_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_ce0;
    end else begin
        c_0_ce0 = c_0_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        c_0_ce0_local = 1'b1;
    end else begin
        c_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_0_ce1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_0_ce1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_ce1;
    end else begin
        c_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_0_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_0_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_0_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_0_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_d0;
    end else begin
        c_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_0_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_0_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_0_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_0_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_0_we0;
    end else begin
        c_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_1_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_1_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_1_address0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_address0;
    end else begin
        c_1_address0 = c_1_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c_1_address0_local = c_1_addr_3_reg_165;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        c_1_address0_local = 32'd7;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        c_1_address0_local = c_1_addr_reg_155;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        c_1_address0_local = 32'd3;
    end else begin
        c_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_1_address1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_address1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_address1;
    end else begin
        c_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_1_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_1_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_1_ce0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_ce0;
    end else begin
        c_1_ce0 = c_1_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state14))) begin
        c_1_ce0_local = 1'b1;
    end else begin
        c_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_1_ce1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_ce1 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_ce1;
    end else begin
        c_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_1_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_1_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_1_d0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_d0;
    end else begin
        c_1_d0 = c_1_d0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        c_1_d0_local = zext_ln385_1_fu_135_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        c_1_d0_local = zext_ln385_fu_126_p1;
    end else begin
        c_1_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        c_1_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_c_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        c_1_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_c_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        c_1_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_c_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        c_1_we0 = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_c_1_we0;
    end else begin
        c_1_we0 = (c_1_we0_out | 1'b0);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state14))) begin
        c_1_we0_local = 1'b1;
    end else begin
        c_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign c_1_addr_3_reg_165 = 32'd7;

assign c_1_addr_reg_155 = 32'd3;

assign c_1_we0_out = c_1_we0_local;

assign grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1213_fu_104_ap_start_reg;

assign grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start = grp_fp2div2_503_Pipeline_VITIS_LOOP_382_1_fu_85_ap_start_reg;

assign grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1212_fu_93_ap_start_reg;

assign grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start = grp_fp2div2_503_Pipeline_VITIS_LOOP_78_1_fu_74_ap_start_reg;

assign grp_fu_112_p4 = {{c_1_q0[63:1]}};

assign mask_1_fu_131_p1 = c_0_q0[0:0];

assign mask_fu_122_p1 = c_0_q0[0:0];

assign zext_ln385_1_fu_135_p1 = grp_fu_112_p4;

assign zext_ln385_fu_126_p1 = grp_fu_112_p4;

endmodule //sikep503_kem_enc_hw_fp2div2_503
