<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="UART" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/BAUD_GEN - rtl C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|BAUD_GEN.vhd</ClosedNode>
         <ClosedNode>/DESERIALIZER - STRUCT C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DESERIALIZER.vhd</ClosedNode>
         <ClosedNode>/UART - STRUCT C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|UART.vhd/DES - DESERIALIZER - STRUCT</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>BG - BAUD_GEN - rtl (C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001b5000000020000000000000000000000000200000064ffffffff000000810000000300000002000001b50000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>BG - BAUD_GEN - rtl (C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design/Map</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000004e3000000040101000100000000000000000000000064ffffffff000000810000000000000004000000420000000100000000000000240000000100000000000000660000000100000000000004170000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>REG_PS_9_BIT.vhd</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>work</ClosedNode>
      </ClosedNodes>
      <SelectedItems/>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000109000000010001000100000000000000000000000064ffffffff000000810000000000000001000001090000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>work</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/BAUD_GEN_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|BAUD_GEN_TEST.vhd</ClosedNode>
         <ClosedNode>/CLk_DELAYER_4_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|CLk_DELAYER_4_TEST.vhd</ClosedNode>
         <ClosedNode>/COUNTER_MOD_8_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|COUNTER_MOD_8_TEST.vhd</ClosedNode>
         <ClosedNode>/DESERIALIZER_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DESERIALIZER_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_BAUD_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_BAUD_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd/UART_1 - UART - STRUCT/BG - BAUD_GEN - rtl</ClosedNode>
         <ClosedNode>/DUAL_UART_BAUD_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd/UART_1 - UART - STRUCT/DES - DESERIALIZER - STRUCT</ClosedNode>
         <ClosedNode>/DUAL_UART_BAUD_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd/UART_1 - UART - STRUCT/SER - SERIALIZER - rtl</ClosedNode>
         <ClosedNode>/DUAL_UART_BAUD_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd/UART_2 - UART - STRUCT</ClosedNode>
         <ClosedNode>/DUAL_UART_BURST_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BURST_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_TEST.vhd/UART_1 - UART - STRUCT/BG - BAUD_GEN - rtl</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_TEST.vhd/UART_1 - UART - STRUCT/DES - DESERIALIZER - STRUCT</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_TEST.vhd/UART_1 - UART - STRUCT/SER - SERIALIZER - rtl</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_TEST.vhd/UART_2 - UART - STRUCT</ClosedNode>
         <ClosedNode>/REG_PP_8_BIT_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|REG_PP_8_BIT_TEST.vhd</ClosedNode>
         <ClosedNode>/REG_PS_9_BIT_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|REG_PS_9_BIT_TEST.vhd</ClosedNode>
         <ClosedNode>/REG_Sp_8_BIT_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|REG_Sp_8_BIT_TEST.vhd</ClosedNode>
         <ClosedNode>/SERIALIZER_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|SERIALIZER_TEST.vhd</ClosedNode>
         <ClosedNode>/UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|UART_TEST.vhd</ClosedNode>
         <ClosedNode>/UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|UART_TEST.vhd/uut - UART - STRUCT/BG - BAUD_GEN - rtl</ClosedNode>
         <ClosedNode>/UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|UART_TEST.vhd/uut - UART - STRUCT/DES - DESERIALIZER - STRUCT</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>CLk_DELAYER_4_TEST - behavior (C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/CLk_DELAYER_4_TEST.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >1</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001a7000000020000000000000000000000000200000064ffffffff000000810000000300000002000001a70000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>CLk_DELAYER_4_TEST - behavior (C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/CLk_DELAYER_4_TEST.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design/Map</ClosedNode>
         <ClosedNode>Implement Design/Place &amp; Route</ClosedNode>
         <ClosedNode>Implement Design/Translate</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Implementation</CurrentView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/BAUD_GEN_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|BAUD_GEN_TEST.vhd</ClosedNode>
         <ClosedNode>/CLk_DELAYER_4_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|CLk_DELAYER_4_TEST.vhd</ClosedNode>
         <ClosedNode>/COUNTER_MOD_8_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|COUNTER_MOD_8_TEST.vhd</ClosedNode>
         <ClosedNode>/DESERIALIZER_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DESERIALIZER_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_BAUD_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BAUD_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_BURST_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_BURST_TEST.vhd</ClosedNode>
         <ClosedNode>/DUAL_UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|DUAL_UART_TEST.vhd</ClosedNode>
         <ClosedNode>/REG_PP_8_BIT_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|REG_PP_8_BIT_TEST.vhd</ClosedNode>
         <ClosedNode>/REG_PS_9_BIT_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|REG_PS_9_BIT_TEST.vhd</ClosedNode>
         <ClosedNode>/REG_Sp_8_BIT_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|REG_Sp_8_BIT_TEST.vhd</ClosedNode>
         <ClosedNode>/SERIALIZER_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|SERIALIZER_TEST.vhd</ClosedNode>
         <ClosedNode>/UART_TEST - behavior C:|Users|Flavio|OneDrive - Politecnico di Milano|06_Prog_RL|UART_Project|VHDL|UART_TEST.vhd</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>DUAL_UART_TEST - behavior (C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DUAL_UART_TEST.vhd)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >1</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001a7000000020000000000000000000000000200000064ffffffff000000810000000300000002000001a70000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>DUAL_UART_TEST - behavior (C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/DUAL_UART_TEST.vhd)</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView engineview="PostRouteSim" sourcetype="DESUT_VHDL_ARCHITECTURE" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Post-Place &amp; Route Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000100000000000000000000000000000000000000000000000166000000010000000100000000000000000000000064ffffffff000000810000000000000001000001660000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Post-Place &amp; Route Model</CurrentItem>
   </ItemView>
</Project>
