#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x100b21d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100b143f0 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0xc20cb14a0_0 .var "btnC", 0 0;
v0xc20cb1540_0 .var "clk", 0 0;
v0xc20cb15e0_0 .net "led", 7 0, L_0xc20c682a0;  1 drivers
S_0x100b14570 .scope module, "uut" "FPGA_Top" 3 10, 4 13 0, S_0x100b143f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btnC";
    .port_info 2 /OUTPUT 8 "led";
L_0xc20c68230 .functor BUFZ 1, v0xc20cb14a0_0, C4<0>, C4<0>, C4<0>;
L_0xc20c682a0 .functor BUFZ 8, L_0xc20c74320, C4<00000000>, C4<00000000>, C4<00000000>;
v0xc20cb0be0_0 .net "btnC", 0 0, v0xc20cb14a0_0;  1 drivers
v0xc20cb0c80_0 .net "carry", 0 0, v0xc20cb0000_0;  1 drivers
v0xc20cb0d20_0 .net "clk", 0 0, v0xc20cb1540_0;  1 drivers
v0xc20cb0dc0_0 .net "equal", 0 0, L_0xc21028000;  1 drivers
v0xc20cb0e60_0 .net "flow", 0 0, v0xc20cb03c0_0;  1 drivers
v0xc20cb0f00_0 .net "great", 0 0, L_0xc21028140;  1 drivers
v0xc20cb0fa0_0 .net "led", 7 0, L_0xc20c682a0;  alias, 1 drivers
v0xc20cb1040_0 .net "less", 0 0, L_0xc210280a0;  1 drivers
v0xc20cb10e0_0 .net "neg", 0 0, L_0xc20c743c0;  1 drivers
v0xc20cb1180_0 .net "opcode", 4 0, v0xc20cb0a00_0;  1 drivers
v0xc20cb1220_0 .net "reset", 0 0, L_0xc20c68230;  1 drivers
v0xc20cb12c0_0 .net "result", 7 0, L_0xc20c74320;  1 drivers
v0xc20cb1360_0 .net "tick", 0 0, v0xc20cb0820_0;  1 drivers
v0xc20cb1400_0 .net "zero", 0 0, L_0x100b1c6e0;  1 drivers
S_0x100b16cb0 .scope module, "alu_inst" "ALU" 4 54, 5 40 0, S_0x100b14570;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 5 "Opcode";
    .port_info 3 /OUTPUT 8 "Result";
    .port_info 4 /OUTPUT 1 "CarryOut";
    .port_info 5 /OUTPUT 1 "Zero";
    .port_info 6 /OUTPUT 1 "Negative";
    .port_info 7 /OUTPUT 1 "Overflow";
    .port_info 8 /OUTPUT 1 "Equal";
    .port_info 9 /OUTPUT 1 "Great";
    .port_info 10 /OUTPUT 1 "Less";
P_0xc20c64a40 .param/l "WIDTH" 0 5 41, +C4<00000000000000000000000000001000>;
L_0xc21454058 .functor BUFT 1, C4<00101010>, C4<0>, C4<0>, C4<0>;
v0x100b20bd0_0 .net "A", 7 0, L_0xc21454058;  1 drivers
L_0xc214540a0 .functor BUFT 1, C4<00010111>, C4<0>, C4<0>, C4<0>;
v0x100b18020_0 .net "B", 7 0, L_0xc214540a0;  1 drivers
v0xc20cb0000_0 .var "CarryOut", 0 0;
v0xc20cb00a0_0 .net "Equal", 0 0, L_0xc21028000;  alias, 1 drivers
v0xc20cb0140_0 .net "Great", 0 0, L_0xc21028140;  alias, 1 drivers
v0xc20cb01e0_0 .net "Less", 0 0, L_0xc210280a0;  alias, 1 drivers
v0xc20cb0280_0 .net "Negative", 0 0, L_0xc20c743c0;  alias, 1 drivers
v0xc20cb0320_0 .net "Opcode", 4 0, v0xc20cb0a00_0;  alias, 1 drivers
v0xc20cb03c0_0 .var "Overflow", 0 0;
v0xc20cb0460_0 .net "Result", 7 0, L_0xc20c74320;  alias, 1 drivers
v0xc20cb0500_0 .net "Zero", 0 0, L_0x100b1c6e0;  alias, 1 drivers
L_0xc21454010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xc20cb05a0_0 .net/2u *"_ivl_2", 7 0, L_0xc21454010;  1 drivers
v0xc20cb0640_0 .var "temp_result", 8 0;
E_0xc20c7b140/0 .event anyedge, v0xc20cb0320_0, v0x100b20bd0_0, v0x100b18020_0, v0xc20cb0640_0;
E_0xc20c7b140/1 .event anyedge, v0xc20cb0000_0;
E_0xc20c7b140 .event/or E_0xc20c7b140/0, E_0xc20c7b140/1;
L_0xc20c74320 .part v0xc20cb0640_0, 0, 8;
L_0x100b1c6e0 .cmp/eq 8, L_0xc20c74320, L_0xc21454010;
L_0xc20c743c0 .part L_0xc20c74320, 7, 1;
L_0xc21028000 .cmp/eq 8, L_0xc21454058, L_0xc214540a0;
L_0xc210280a0 .cmp/gt 8, L_0xc214540a0, L_0xc21454058;
L_0xc21028140 .cmp/gt 8, L_0xc21454058, L_0xc214540a0;
S_0x100b1cdd0 .scope begin, "$unm_blk_10" "$unm_blk_10" 5 117, 5 117 0, S_0x100b16cb0;
 .timescale -9 -12;
v0x100b21ec0_0 .var/i "i", 31 0;
S_0x100b1cf50 .scope module, "clk_div" "ClockDivider" 4 34, 6 13 0, S_0x100b14570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 1 "Tick";
P_0x100b1c460 .param/l "CLOCK_FREQ" 0 6 14, +C4<00000101111101011110000100000000>;
P_0x100b1c4a0 .param/l "MAX_COUNT" 1 6 23, +C4<000000101111101011110000011111111>;
P_0x100b1c4e0 .param/l "TARGET_FREQ" 0 6 15, +C4<00000000000000000000000000000001>;
P_0x100b1c520 .param/l "WIDTH" 1 6 24, +C4<00000000000000000000000000011011>;
v0xc20cb06e0_0 .net "Clock", 0 0, v0xc20cb1540_0;  alias, 1 drivers
v0xc20cb0780_0 .net "Reset", 0 0, L_0xc20c68230;  alias, 1 drivers
v0xc20cb0820_0 .var "Tick", 0 0;
v0xc20cb08c0_0 .var "counter", 26 0;
E_0xc20c7b280 .event posedge, v0xc20cb0780_0, v0xc20cb06e0_0;
S_0x100b1c560 .scope module, "op_counter" "Counter" 4 44, 7 11 0, S_0x100b14570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Enable";
    .port_info 3 /OUTPUT 5 "Count";
P_0xc20c84900 .param/l "MAX_VAL" 0 7 13, C4<11111>;
P_0xc20c84940 .param/l "WIDTH" 0 7 12, +C4<00000000000000000000000000000101>;
v0xc20cb0960_0 .net "Clock", 0 0, v0xc20cb1540_0;  alias, 1 drivers
v0xc20cb0a00_0 .var "Count", 4 0;
v0xc20cb0aa0_0 .net "Enable", 0 0, v0xc20cb0820_0;  alias, 1 drivers
v0xc20cb0b40_0 .net "Reset", 0 0, L_0xc20c68230;  alias, 1 drivers
    .scope S_0x100b1cf50;
T_0 ;
    %wait E_0xc20c7b280;
    %load/vec4 v0xc20cb0780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0xc20cb08c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc20cb0820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xc20cb08c0_0;
    %pad/u 33;
    %cmpi/u 99999999, 0, 33;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v0xc20cb08c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc20cb0820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xc20cb08c0_0;
    %addi 1, 0, 27;
    %assign/vec4 v0xc20cb08c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc20cb0820_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x100b1c560;
T_1 ;
    %wait E_0xc20c7b280;
    %load/vec4 v0xc20cb0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xc20cb0a00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xc20cb0aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xc20cb0a00_0;
    %cmpi/u 31, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.4, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0xc20cb0a00_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0xc20cb0a00_0;
    %addi 1, 0, 5;
    %assign/vec4 v0xc20cb0a00_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x100b16cb0;
T_2 ;
    %wait E_0xc20c7b140;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc20cb03c0_0, 0, 1;
    %load/vec4 v0xc20cb0320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %jmp T_2.20;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b20bd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b18020_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %load/vec4 v0xc20cb0640_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b20bd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b18020_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %load/vec4 v0xc20cb0640_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b20bd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 9;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %load/vec4 v0xc20cb0640_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b20bd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 255, 0, 9;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %load/vec4 v0xc20cb0640_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.4 ;
    %load/vec4 v0x100b20bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %load/vec4 v0x100b20bd0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %load/vec4 v0xc20cb0000_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 1;
    %jmp T_2.20;
T_2.5 ;
    %load/vec4 v0x100b20bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %load/vec4 v0x100b20bd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.6 ;
    %load/vec4 v0x100b20bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %load/vec4 v0x100b20bd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.7 ;
    %load/vec4 v0x100b20bd0_0;
    %load/vec4 v0x100b18020_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.8 ;
    %load/vec4 v0x100b20bd0_0;
    %load/vec4 v0x100b18020_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.9 ;
    %load/vec4 v0x100b20bd0_0;
    %load/vec4 v0x100b18020_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.10 ;
    %load/vec4 v0x100b20bd0_0;
    %load/vec4 v0x100b18020_0;
    %and;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.11 ;
    %load/vec4 v0x100b20bd0_0;
    %load/vec4 v0x100b18020_0;
    %or;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.12 ;
    %load/vec4 v0x100b20bd0_0;
    %load/vec4 v0x100b18020_0;
    %xor;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.13 ;
    %load/vec4 v0x100b20bd0_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.14 ;
    %load/vec4 v0x100b18020_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.15 ;
    %load/vec4 v0x100b20bd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.16 ;
    %load/vec4 v0x100b18020_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc20cb0640_0, 4, 8;
    %jmp T_2.20;
T_2.17 ;
    %fork t_1, S_0x100b1cdd0;
    %jmp t_0;
    .scope S_0x100b1cdd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x100b21ec0_0, 0, 32;
T_2.21 ;
    %load/vec4 v0x100b21ec0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.22, 5;
    %load/vec4 v0x100b20bd0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x100b21ec0_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v0x100b21ec0_0;
    %store/vec4 v0xc20cb0640_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x100b21ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x100b21ec0_0, 0, 32;
    %jmp T_2.21;
T_2.22 ;
    %end;
    .scope S_0x100b16cb0;
t_0 %join;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b20bd0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x100b18020_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %add;
    %addi 1, 0, 9;
    %store/vec4 v0xc20cb0640_0, 0, 9;
    %load/vec4 v0xc20cb0640_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0xc20cb0000_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x100b143f0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0xc20cb1540_0;
    %inv;
    %store/vec4 v0xc20cb1540_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x100b143f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc20cb1540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc20cb14a0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc20cb14a0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call/w 3 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "testbench/top_tb.v";
    "src/FPGA_Top.sv";
    "src/ALU.sv";
    "src/ClockDivider.sv";
    "src/Counter.sv";
