// Seed: 3280872466
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    input tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    input wor id_8
);
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    input uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    output tri1 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output uwire id_14,
    output tri1 id_15,
    input supply1 id_16,
    input tri1 id_17,
    input wor id_18,
    output tri id_19
    , id_22,
    input tri0 id_20
);
  wire id_23;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_19,
      id_10,
      id_1,
      id_2,
      id_13,
      id_17,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_24;
  assign id_22[(1)] = 1 ? 1 : 1;
endmodule
