# 0 "arch/arm64/boot/dts/freescale/fsl-ls1046a-rdb.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/fsl-ls1046a-rdb.dts"
# 11 "arch/arm64/boot/dts/freescale/fsl-ls1046a-rdb.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 1
# 11 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/fsl,qoriq-clockgen.h" 1
# 12 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 14 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 15 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 2

/ {
 compatible = "fsl,ls1046a";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  crypto = &crypto;
  fman0 = &fman0;
  ethernet0 = &enet0;
  ethernet1 = &enet1;
  ethernet2 = &enet2;
  ethernet3 = &enet3;
  ethernet4 = &enet4;
  ethernet5 = &enet5;
  ethernet6 = &enet6;
  ethernet7 = &enet7;
  rtc1 = &ftm_alarm0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0>;
   clocks = <&clockgen 1 0>;
   next-level-cache = <&l2>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x1>;
   clocks = <&clockgen 1 0>;
   next-level-cache = <&l2>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x2>;
   clocks = <&clockgen 1 0>;
   next-level-cache = <&l2>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x3>;
   clocks = <&clockgen 1 0>;
   next-level-cache = <&l2>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  l2: l2-cache {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 idle-states {




  entry-method = "psci";

  CPU_PH20: cpu-ph20 {
   compatible = "arm,idle-state";
   idle-state-name = "PH20";
   arm,psci-suspend-param = <0x0>;
   entry-latency-us = <1000>;
   exit-latency-us = <1000>;
   min-residency-us = <3000>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 sysclk: sysclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "sysclk";
 };

 reboot {
  compatible = "syscon-reboot";
  regmap = <&dcfg>;
  offset = <0xb0>;
  mask = <0x02>;
 };

 thermal-zones {
  ddr-controller {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 0>;

   trips {
    ddr-ctrler-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    ddr-ctrler-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  serdes {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 1>;

   trips {
    serdes-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    serdes-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  fman {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 2>;

   trips {
    fman-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    fman-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  core-cluster {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 3>;

   trips {
    core_cluster_alert: core-cluster-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    core_cluster_crit: core-cluster-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&core_cluster_alert>;
     cooling-device =
      <&cpu0 (~0) (~0)>,
      <&cpu1 (~0) (~0)>,
      <&cpu2 (~0) (~0)>,
      <&cpu3 (~0) (~0)>;
    };
   };
  };

  sec {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 4>;

   trips {
    sec-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    sec-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 (((0xf) << 8) |
       8)>,
        <1 14 (((0xf) << 8) |
       8)>,
        <1 11 (((0xf) << 8) |
       8)>,
        <1 10 (((0xf) << 8) |
       8)>;
 };

 pmu {
  compatible = "arm,cortex-a72-pmu";
  interrupts = <0 106 4>,
        <0 107 4>,
        <0 95 4>,
        <0 97 4>;
  interrupt-affinity = <&cpu0>,
         <&cpu1>,
         <&cpu2>,
         <&cpu3>;
 };

 gic: interrupt-controller@1400000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x1410000 0 0x10000>,
        <0x0 0x1420000 0 0x20000>,
        <0x0 0x1440000 0 0x20000>,
        <0x0 0x1460000 0 0x20000>;
  interrupts = <1 9 (((0xf) << 8) |
      8)>;
 };

 soc: soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  dma-ranges = <0x0 0x0 0x0 0x0 0x10000 0x00000000>;
  dma-coherent;

  ddr: memory-controller@1080000 {
   compatible = "fsl,qoriq-memory-controller";
   reg = <0x0 0x1080000 0x0 0x1000>;
   interrupts = <0 144 4>;
   big-endian;
  };

  ifc: memory-controller@1530000 {
   compatible = "fsl,ifc";
   reg = <0x0 0x1530000 0x0 0x10000>;
   interrupts = <0 43 4>;
   status = "disabled";
  };

  qspi: spi@1550000 {
   compatible = "fsl,ls1021a-qspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x1550000 0x0 0x10000>,
    <0x0 0x40000000 0x0 0x10000000>;
   reg-names = "QuadSPI", "QuadSPI-memory";
   interrupts = <0 99 4>;
   clock-names = "qspi_en", "qspi";
   clocks = <&clockgen 4
         ((2) - 1)>,
     <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  esdhc: esdhc@1560000 {
   compatible = "fsl,ls1046a-esdhc", "fsl,esdhc";
   reg = <0x0 0x1560000 0x0 0x10000>;
   interrupts = <0 62 4>;
   clocks = <&clockgen 2 1>;
   voltage-ranges = <1800 1800 3300 3300>;
   sdhci,auto-cmd12;
   big-endian;
   bus-width = <4>;
  };

  scfg: scfg@1570000 {
   compatible = "fsl,ls1046a-scfg", "syscon";
   reg = <0x0 0x1570000 0x0 0x10000>;
   big-endian;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1570000 0x10000>;

   extirq: interrupt-controller@1ac {
    compatible = "fsl,ls1046a-extirq", "fsl,ls1043a-extirq";
    #interrupt-cells = <2>;
    #address-cells = <0>;
    interrupt-controller;
    reg = <0x1ac 4>;
    interrupt-map =
     <0 0 &gic 0 131 4>,
     <1 0 &gic 0 132 4>,
     <2 0 &gic 0 133 4>,
     <3 0 &gic 0 135 4>,
     <4 0 &gic 0 136 4>,
     <5 0 &gic 0 137 4>,
     <6 0 &gic 0 145 4>,
     <7 0 &gic 0 146 4>,
     <8 0 &gic 0 147 4>,
     <9 0 &gic 0 149 4>,
     <10 0 &gic 0 150 4>,
     <11 0 &gic 0 151 4>;
    interrupt-map-mask = <0xf 0x0>;
   };
  };

  crypto: crypto@1700000 {
   compatible = "fsl,sec-v5.4", "fsl,sec-v5.0",
         "fsl,sec-v4.0";
   fsl,sec-era = <8>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x00 0x1700000 0x100000>;
   reg = <0x00 0x1700000 0x0 0x100000>;
   interrupts = <0 75 4>;

   sec_jr0: jr@10000 {
    compatible = "fsl,sec-v5.4-job-ring",
          "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x10000 0x10000>;
    interrupts = <0 71 4>;
   };

   sec_jr1: jr@20000 {
    compatible = "fsl,sec-v5.4-job-ring",
          "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x20000 0x10000>;
    interrupts = <0 72 4>;
   };

   sec_jr2: jr@30000 {
    compatible = "fsl,sec-v5.4-job-ring",
          "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x30000 0x10000>;
    interrupts = <0 73 4>;
   };

   sec_jr3: jr@40000 {
    compatible = "fsl,sec-v5.4-job-ring",
          "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x40000 0x10000>;
    interrupts = <0 74 4>;
   };
  };

  qman: qman@1880000 {
   compatible = "fsl,qman";
   reg = <0x0 0x1880000 0x0 0x10000>;
   interrupts = <0 45 4>;
   memory-region = <&qman_fqd &qman_pfdr>;

  };

  bman: bman@1890000 {
   compatible = "fsl,bman";
   reg = <0x0 0x1890000 0x0 0x10000>;
   interrupts = <0 45 4>;
   memory-region = <&bman_fbpr>;

  };

  qportals: qman-portals@500000000 {
   ranges = <0x0 0x5 0x00000000 0x8000000>;
  };

  bportals: bman-portals@508000000 {
   ranges = <0x0 0x5 0x08000000 0x8000000>;
  };

  sfp: efuse@1e80000 {
   compatible = "fsl,ls1021a-sfp";
   reg = <0x0 0x1e80000 0x0 0x10000>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   clock-names = "sfp";
  };

  dcfg: dcfg@1ee0000 {
   compatible = "fsl,ls1046a-dcfg", "syscon";
   reg = <0x0 0x1ee0000 0x0 0x1000>;
   big-endian;
  };

  clockgen: clocking@1ee1000 {
   compatible = "fsl,ls1046a-clockgen";
   reg = <0x0 0x1ee1000 0x0 0x1000>;
   #clock-cells = <2>;
   clocks = <&sysclk>;
  };

  tmu: tmu@1f00000 {
   compatible = "fsl,qoriq-tmu";
   reg = <0x0 0x1f00000 0x0 0x10000>;
   interrupts = <0 33 0x4>;
   fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x70062>;
   fsl,tmu-calibration =

    <0x00000000 0x00000023
    0x00000001 0x00000029
    0x00000002 0x0000002f
    0x00000003 0x00000036
    0x00000004 0x0000003c
    0x00000005 0x00000042
    0x00000006 0x00000049
    0x00000007 0x0000004f
    0x00000008 0x00000055
    0x00000009 0x0000005c
    0x0000000a 0x00000062
    0x0000000b 0x00000068

    0x00010000 0x00000022
    0x00010001 0x0000002a
    0x00010002 0x00000032
    0x00010003 0x0000003a
    0x00010004 0x00000042
    0x00010005 0x0000004a
    0x00010006 0x00000052
    0x00010007 0x0000005a
    0x00010008 0x00000062
    0x00010009 0x0000006a

    0x00020000 0x00000021
    0x00020001 0x0000002b
    0x00020002 0x00000035
    0x00020003 0x0000003e
    0x00020004 0x00000048
    0x00020005 0x00000052
    0x00020006 0x0000005c

    0x00030000 0x00000011
    0x00030001 0x0000001a
    0x00030002 0x00000024
    0x00030003 0x0000002e
    0x00030004 0x00000038
    0x00030005 0x00000042
    0x00030006 0x0000004c
    0x00030007 0x00000056>;
   big-endian;
   #thermal-sensor-cells = <1>;
  };

  dspi: spi@2100000 {
   compatible = "fsl,ls1021a-v1.0-dspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2100000 0x0 0x10000>;
   interrupts = <0 64 4>;
   clock-names = "dspi";
   clocks = <&clockgen 4
         ((2) - 1)>;
   spi-num-chipselects = <5>;
   big-endian;
   status = "disabled";
  };

  i2c0: i2c@2180000 {
   compatible = "fsl,ls1046a-i2c", "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2180000 0x0 0x10000>;
   interrupts = <0 56 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   dmas = <&edma0 1 38>,
          <&edma0 1 39>;
   dma-names = "rx", "tx";
   status = "disabled";
  };

  i2c1: i2c@2190000 {
   compatible = "fsl,ls1046a-i2c", "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2190000 0x0 0x10000>;
   interrupts = <0 57 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   scl-gpios = <&gpio3 2 (0 | (2 | 4))>;
   status = "disabled";
  };

  i2c2: i2c@21a0000 {
   compatible = "fsl,ls1046a-i2c", "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x21a0000 0x0 0x10000>;
   interrupts = <0 58 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   scl-gpios = <&gpio3 10 (0 | (2 | 4))>;
   status = "disabled";
  };

  i2c3: i2c@21b0000 {
   compatible = "fsl,ls1046a-i2c", "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x21b0000 0x0 0x10000>;
   interrupts = <0 59 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   scl-gpios = <&gpio3 12 (0 | (2 | 4))>;
   status = "disabled";
  };

  duart0: serial@21c0500 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x00 0x21c0500 0x0 0x100>;
   interrupts = <0 54 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  duart1: serial@21c0600 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x00 0x21c0600 0x0 0x100>;
   interrupts = <0 54 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  duart2: serial@21d0500 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x0 0x21d0500 0x0 0x100>;
   interrupts = <0 55 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  duart3: serial@21d0600 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x0 0x21d0600 0x0 0x100>;
   interrupts = <0 55 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  gpio0: gpio@2300000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2300000 0x0 0x10000>;
   interrupts = <0 66 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@2310000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2310000 0x0 0x10000>;
   interrupts = <0 67 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@2320000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2320000 0x0 0x10000>;
   interrupts = <0 68 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@2330000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2330000 0x0 0x10000>;
   interrupts = <0 134 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  lpuart0: serial@2950000 {
   compatible = "fsl,ls1021a-lpuart";
   reg = <0x0 0x2950000 0x0 0x1000>;
   interrupts = <0 48 4>;
   clocks = <&clockgen 4
         ((1) - 1)>;
   clock-names = "ipg";
   status = "disabled";
  };

  lpuart1: serial@2960000 {
   compatible = "fsl,ls1021a-lpuart";
   reg = <0x0 0x2960000 0x0 0x1000>;
   interrupts = <0 49 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   clock-names = "ipg";
   status = "disabled";
  };

  lpuart2: serial@2970000 {
   compatible = "fsl,ls1021a-lpuart";
   reg = <0x0 0x2970000 0x0 0x1000>;
   interrupts = <0 50 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   clock-names = "ipg";
   status = "disabled";
  };

  lpuart3: serial@2980000 {
   compatible = "fsl,ls1021a-lpuart";
   reg = <0x0 0x2980000 0x0 0x1000>;
   interrupts = <0 51 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   clock-names = "ipg";
   status = "disabled";
  };

  lpuart4: serial@2990000 {
   compatible = "fsl,ls1021a-lpuart";
   reg = <0x0 0x2990000 0x0 0x1000>;
   interrupts = <0 52 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   clock-names = "ipg";
   status = "disabled";
  };

  lpuart5: serial@29a0000 {
   compatible = "fsl,ls1021a-lpuart";
   reg = <0x0 0x29a0000 0x0 0x1000>;
   interrupts = <0 53 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   clock-names = "ipg";
   status = "disabled";
  };

  wdog0: watchdog@2ad0000 {
   compatible = "fsl,imx21-wdt";
   reg = <0x0 0x2ad0000 0x0 0x10000>;
   interrupts = <0 83 4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   big-endian;
  };

  edma0: dma-controller@2c00000 {
   #dma-cells = <2>;
   compatible = "fsl,vf610-edma";
   reg = <0x0 0x2c00000 0x0 0x10000>,
         <0x0 0x2c10000 0x0 0x10000>,
         <0x0 0x2c20000 0x0 0x10000>;
   interrupts = <0 103 4>,
         <0 103 4>;
   interrupt-names = "edma-tx", "edma-err";
   dma-channels = <32>;
   big-endian;
   clock-names = "dmamux0", "dmamux1";
   clocks = <&clockgen 4
         ((2) - 1)>,
     <&clockgen 4
         ((2) - 1)>;
  };

  aux_bus: aux_bus {
   #address-cells = <2>;
   #size-cells = <2>;
   compatible = "simple-bus";
   ranges;
   dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x00000000>;

   usb0: usb@2f00000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x2f00000 0x0 0x10000>;
    interrupts = <0 60 4>;
    dr_mode = "host";
    snps,quirk-frame-length-adjustment = <0x20>;
    snps,dis_rxdet_inp3_quirk;
    snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
    usb3-lpm-capable;
   };

   usb1: usb@3000000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x3000000 0x0 0x10000>;
    interrupts = <0 61 4>;
    dr_mode = "host";
    snps,quirk-frame-length-adjustment = <0x20>;
    snps,dis_rxdet_inp3_quirk;
    snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
    usb3-lpm-capable;
   };

   usb2: usb@3100000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x3100000 0x0 0x10000>;
    interrupts = <0 63 4>;
    dr_mode = "host";
    snps,quirk-frame-length-adjustment = <0x20>;
    snps,dis_rxdet_inp3_quirk;
    snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
    usb3-lpm-capable;
   };

   sata: sata@3200000 {
    compatible = "fsl,ls1046a-ahci";
    reg = <0x0 0x3200000 0x0 0x10000>,
     <0x0 0x20140520 0x0 0x4>;
    reg-names = "ahci", "sata-ecc";
    interrupts = <0 69 4>;
    clocks = <&clockgen 4
          ((2) - 1)>;
   };
  };

  msi1: msi-controller@1580000 {
   compatible = "fsl,ls1046a-msi";
   msi-controller;
   reg = <0x0 0x1580000 0x0 0x10000>;
   interrupts = <0 116 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>;
  };

  msi2: msi-controller@1590000 {
   compatible = "fsl,ls1046a-msi";
   msi-controller;
   reg = <0x0 0x1590000 0x0 0x10000>;
   interrupts = <0 126 4>,
         <0 121 4>,
         <0 122 4>,
         <0 123 4>;
  };

  msi3: msi-controller@15a0000 {
   compatible = "fsl,ls1046a-msi";
   msi-controller;
   reg = <0x0 0x15a0000 0x0 0x10000>;
   interrupts = <0 160 4>,
         <0 155 4>,
         <0 156 4>,
         <0 157 4>;
  };

  pcie1: pcie@3400000 {
   compatible = "fsl,ls1046a-pcie";
   reg = <0x00 0x03400000 0x0 0x00100000>,
         <0x40 0x00000000 0x0 0x00002000>;
   reg-names = "regs", "config";
   interrupts = <0 118 4>,
         <0 117 4>;
   interrupt-names = "aer", "pme";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-viewport = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000
      0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>;
   msi-parent = <&msi1>, <&msi2>, <&msi3>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 110 4>,
     <0000 0 0 2 &gic 0 110 4>,
     <0000 0 0 3 &gic 0 110 4>,
     <0000 0 0 4 &gic 0 110 4>;
   big-endian;
   status = "disabled";
  };

  pcie_ep1: pcie_ep@3400000 {
   compatible = "fsl,ls1046a-pcie-ep","fsl,ls-pcie-ep";
   reg = <0x00 0x03400000 0x0 0x00100000>,
         <0x40 0x00000000 0x8 0x00000000>;
   reg-names = "regs", "addr_space";
   interrupts = <0 117 4>;
   interrupt-names = "pme";
   num-ib-windows = <6>;
   num-ob-windows = <8>;
   big-endian;
   status = "disabled";
  };

  pcie2: pcie@3500000 {
   compatible = "fsl,ls1046a-pcie";
   reg = <0x00 0x03500000 0x0 0x00100000>,
         <0x48 0x00000000 0x0 0x00002000>;
   reg-names = "regs", "config";
   interrupts = <0 128 4>,
         <0 127 4>;
   interrupt-names = "aer", "pme";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-viewport = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x81000000 0x0 0x00000000 0x48 0x00010000 0x0 0x00010000
      0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>;
   msi-parent = <&msi2>, <&msi3>, <&msi1>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 120 4>,
     <0000 0 0 2 &gic 0 120 4>,
     <0000 0 0 3 &gic 0 120 4>,
     <0000 0 0 4 &gic 0 120 4>;
   big-endian;
   status = "disabled";
  };

  pcie_ep2: pcie_ep@3500000 {
   compatible = "fsl,ls1046a-pcie-ep","fsl,ls-pcie-ep";
   reg = <0x00 0x03500000 0x0 0x00100000>,
         <0x48 0x00000000 0x8 0x00000000>;
   reg-names = "regs", "addr_space";
   interrupts = <0 127 4>;
   interrupt-names = "pme";
   num-ib-windows = <6>;
   num-ob-windows = <8>;
   big-endian;
   status = "disabled";
  };

  pcie3: pcie@3600000 {
   compatible = "fsl,ls1046a-pcie";
   reg = <0x00 0x03600000 0x0 0x00100000>,
         <0x50 0x00000000 0x0 0x00002000>;
   reg-names = "regs", "config";
   interrupts = <0 162 4>,
         <0 161 4>;
   interrupt-names = "aer", "pme";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   num-viewport = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x81000000 0x0 0x00000000 0x50 0x00010000 0x0 0x00010000
      0x82000000 0x0 0x40000000 0x50 0x40000000 0x0 0x40000000>;
   msi-parent = <&msi3>, <&msi1>, <&msi2>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 154 4>,
     <0000 0 0 2 &gic 0 154 4>,
     <0000 0 0 3 &gic 0 154 4>,
     <0000 0 0 4 &gic 0 154 4>;
   big-endian;
   status = "disabled";
  };

  pcie_ep3: pcie_ep@3600000 {
   compatible = "fsl,ls1046a-pcie-ep", "fsl,ls-pcie-ep";
   reg = <0x00 0x03600000 0x0 0x00100000>,
         <0x50 0x00000000 0x8 0x00000000>;
   reg-names = "regs", "addr_space";
   interrupts = <0 161 4>;
   interrupt-names = "pme";
   num-ib-windows = <6>;
   num-ob-windows = <8>;
   big-endian;
   status = "disabled";
  };

  qdma: dma-controller@8380000 {
   compatible = "fsl,ls1046a-qdma", "fsl,ls1021a-qdma";
   reg = <0x0 0x8380000 0x0 0x1000>,
         <0x0 0x8390000 0x0 0x10000>,
         <0x0 0x83a0000 0x0 0x40000>;
   interrupts = <0 153 4>,
         <0 39 4>,
         <0 40 4>,
         <0 41 4>,
         <0 42 4>;
   interrupt-names = "qdma-error", "qdma-queue0",
    "qdma-queue1", "qdma-queue2", "qdma-queue3";
   dma-channels = <8>;
   block-number = <1>;
   block-offset = <0x10000>;
   fsl,dma-queues = <2>;
   status-sizes = <64>;
   queue-sizes = <64 64>;
   big-endian;
  };

  rcpm: power-controller@1ee2140 {
   compatible = "fsl,ls1046a-rcpm", "fsl,qoriq-rcpm-2.1+";
   reg = <0x0 0x1ee2140 0x0 0x4>;
   #fsl,rcpm-wakeup-cells = <1>;
  };

  ftm_alarm0: timer@29d0000 {
   compatible = "fsl,ls1046a-ftm-alarm";
   reg = <0x0 0x29d0000 0x0 0x10000>;
   fsl,rcpm-wakeup = <&rcpm 0x20000>;
   interrupts = <0 86 4>;
   big-endian;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  bman_fbpr: bman-fbpr {
   compatible = "shared-dma-pool";
   size = <0 0x1000000>;
   alignment = <0 0x1000000>;
   no-map;
  };

  qman_fqd: qman-fqd {
   compatible = "shared-dma-pool";
   size = <0 0x800000>;
   alignment = <0 0x800000>;
   no-map;
  };

  qman_pfdr: qman-pfdr {
   compatible = "shared-dma-pool";
   size = <0 0x2000000>;
   alignment = <0 0x2000000>;
   no-map;
  };
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };
};

# 1 "arch/arm64/boot/dts/freescale/qoriq-qman-portals.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-qman-portals.dtsi"
&qportals {
 #address-cells = <1>;
 #size-cells = <1>;
 compatible = "simple-bus";

 qportal0: qman-portal@0 {




  compatible = "fsl,qman-portal";
  reg = <0x0 0x4000>, <0x4000000 0x4000>;
  interrupts = <0 172 4>;
  cell-index = <0>;
 };

 qportal1: qman-portal@10000 {
  compatible = "fsl,qman-portal";
  reg = <0x10000 0x4000>, <0x4010000 0x4000>;
  interrupts = <0 174 4>;
  cell-index = <1>;
 };

 qportal2: qman-portal@20000 {
  compatible = "fsl,qman-portal";
  reg = <0x20000 0x4000>, <0x4020000 0x4000>;
  interrupts = <0 176 4>;
  cell-index = <2>;
 };

 qportal3: qman-portal@30000 {
  compatible = "fsl,qman-portal";
  reg = <0x30000 0x4000>, <0x4030000 0x4000>;
  interrupts = <0 178 4>;
  cell-index = <3>;
 };

 qportal4: qman-portal@40000 {
  compatible = "fsl,qman-portal";
  reg = <0x40000 0x4000>, <0x4040000 0x4000>;
  interrupts = <0 180 4>;
  cell-index = <4>;
 };

 qportal5: qman-portal@50000 {
  compatible = "fsl,qman-portal";
  reg = <0x50000 0x4000>, <0x4050000 0x4000>;
  interrupts = <0 182 4>;
  cell-index = <5>;
 };

 qportal6: qman-portal@60000 {
  compatible = "fsl,qman-portal";
  reg = <0x60000 0x4000>, <0x4060000 0x4000>;
  interrupts = <0 184 4>;
  cell-index = <6>;
 };

 qportal7: qman-portal@70000 {
  compatible = "fsl,qman-portal";
  reg = <0x70000 0x4000>, <0x4070000 0x4000>;
  interrupts = <0 186 4>;
  cell-index = <7>;
 };

 qportal8: qman-portal@80000 {
  compatible = "fsl,qman-portal";
  reg = <0x80000 0x4000>, <0x4080000 0x4000>;
  interrupts = <0 188 4>;
  cell-index = <8>;
 };

 qportal9: qman-portal@90000 {
  compatible = "fsl,qman-portal";
  reg = <0x90000 0x4000>, <0x4090000 0x4000>;
  interrupts = <0 190 4>;
  cell-index = <9>;
 };
};
# 988 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-bman-portals.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-bman-portals.dtsi"
&bportals {
 #address-cells = <1>;
 #size-cells = <1>;
 compatible = "simple-bus";

 bman-portal@0 {




  compatible = "fsl,bman-portal";
  reg = <0x0 0x4000>, <0x4000000 0x4000>;
  interrupts = <0 173 4>;
 };

 bman-portal@10000 {
  compatible = "fsl,bman-portal";
  reg = <0x10000 0x4000>, <0x4010000 0x4000>;
  interrupts = <0 175 4>;
 };

 bman-portal@20000 {
  compatible = "fsl,bman-portal";
  reg = <0x20000 0x4000>, <0x4020000 0x4000>;
  interrupts = <0 177 4>;
 };

 bman-portal@30000 {
  compatible = "fsl,bman-portal";
  reg = <0x30000 0x4000>, <0x4030000 0x4000>;
  interrupts = <0 179 4>;
 };

 bman-portal@40000 {
  compatible = "fsl,bman-portal";
  reg = <0x40000 0x4000>, <0x4040000 0x4000>;
  interrupts = <0 181 4>;
 };

 bman-portal@50000 {
  compatible = "fsl,bman-portal";
  reg = <0x50000 0x4000>, <0x4050000 0x4000>;
  interrupts = <0 183 4>;
 };

 bman-portal@60000 {
  compatible = "fsl,bman-portal";
  reg = <0x60000 0x4000>, <0x4060000 0x4000>;
  interrupts = <0 185 4>;
 };

 bman-portal@70000 {
  compatible = "fsl,bman-portal";
  reg = <0x70000 0x4000>, <0x4070000 0x4000>;
  interrupts = <0 187 4>;
 };

 bman-portal@80000 {
  compatible = "fsl,bman-portal";
  reg = <0x80000 0x4000>, <0x4080000 0x4000>;
  interrupts = <0 189 4>;
 };

 bman-portal@90000 {
  compatible = "fsl,bman-portal";
  reg = <0x90000 0x4000>, <0x4090000 0x4000>;
  interrupts = <0 191 4>;
 };
};
# 989 "arch/arm64/boot/dts/freescale/fsl-ls1046a.dtsi" 2
# 14 "arch/arm64/boot/dts/freescale/fsl-ls1046a-rdb.dts" 2

/ {
 model = "LS1046A RDB Board";
 compatible = "fsl,ls1046a-rdb", "fsl,ls1046a";

 aliases {
  serial0 = &duart0;
  serial1 = &duart1;
  serial2 = &duart2;
  serial3 = &duart3;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&duart0 {
 status = "okay";
};

&duart1 {
 status = "okay";
};

&esdhc {
 mmc-hs200-1_8v;
 sd-uhs-sdr104;
 sd-uhs-sdr50;
 sd-uhs-sdr25;
 sd-uhs-sdr12;
};

&i2c0 {
 status = "okay";

 ina220@40 {
  compatible = "ti,ina220";
  reg = <0x40>;
  shunt-resistor = <1000>;
 };

 temp-sensor@4c {
  compatible = "adi,adt7461";
  reg = <0x4c>;
 };

 eeprom@52 {
  compatible = "onnn,cat24c05", "atmel,24c04";
  reg = <0x52>;
 };
};

&i2c3 {
 status = "okay";

 rtc@51 {
  compatible = "nxp,pcf2129";
  reg = <0x51>;

  interrupts-extended = <&extirq 5 8>;
 };
};

&ifc {
 #address-cells = <2>;
 #size-cells = <1>;

 ranges = <0x0 0x0 0x0 0x7e800000 0x00010000
    0x2 0x0 0x0 0x7fb00000 0x00000100>;
 status = "okay";

 nand@0,0 {
  compatible = "fsl,ifc-nand";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x0 0x0 0x10000>;
 };

 cpld: board-control@2,0 {
  compatible = "fsl,ls1046ardb-cpld";
  reg = <0x2 0x0 0x0000100>;
 };
};

&qspi {
 status = "okay";

 s25fs512s0: flash@0 {
  compatible = "jedec,spi-nor";
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <50000000>;
  spi-rx-bus-width = <4>;
  spi-tx-bus-width = <1>;
  reg = <0>;
 };

 s25fs512s1: flash@1 {
  compatible = "jedec,spi-nor";
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <50000000>;
  spi-rx-bus-width = <4>;
  spi-tx-bus-width = <1>;
  reg = <1>;
 };
};

&usb1 {
 dr_mode = "otg";
};

# 1 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi"
&soc {


# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0.dtsi" 1
# 11 "arch/arm64/boot/dts/freescale/qoriq-fman3-0.dtsi"
fman0: fman@1a00000 {
 #address-cells = <1>;
 #size-cells = <1>;
 cell-index = <0>;
 compatible = "fsl,fman";
 ranges = <0x0 0x0 0x1a00000 0xfe000>;
 reg = <0x0 0x1a00000 0x0 0xfe000>;
 interrupts = <0 44 4>,
       <0 45 4>;
 clocks = <&clockgen 3 0>;
 clock-names = "fmanclk";
 fsl,qman-channel-range = <0x800 0x10>;
 ptimer-handle = <&ptp_timer0>;
 dma-coherent;

 muram@0 {
  compatible = "fsl,fman-muram";
  reg = <0x0 0x60000>;
 };

 fman0_oh_0x2: port@82000 {
  cell-index = <0x2>;
  compatible = "fsl,fman-v3-port-oh";
  reg = <0x82000 0x1000>;
 };

 fman0_oh_0x3: port@83000 {
  cell-index = <0x3>;
  compatible = "fsl,fman-v3-port-oh";
  reg = <0x83000 0x1000>;
 };

 fman0_oh_0x4: port@84000 {
  cell-index = <0x4>;
  compatible = "fsl,fman-v3-port-oh";
  reg = <0x84000 0x1000>;
 };

 fman0_oh_0x5: port@85000 {
  cell-index = <0x5>;
  compatible = "fsl,fman-v3-port-oh";
  reg = <0x85000 0x1000>;
 };

 fman0_oh_0x6: port@86000 {
  cell-index = <0x6>;
  compatible = "fsl,fman-v3-port-oh";
  reg = <0x86000 0x1000>;
 };

 fman0_oh_0x7: port@87000 {
  cell-index = <0x7>;
  compatible = "fsl,fman-v3-port-oh";
  reg = <0x87000 0x1000>;
 };

 mdio0: mdio@fc000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xfc000 0x1000>;
 };

 xmdio0: mdio@fd000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xfd000 0x1000>;
 };
};

ptp_timer0: ptp-timer@1afe000 {
 compatible = "fsl,fman-ptp-timer";
 reg = <0x0 0x1afe000 0x0 0x1000>;
 interrupts = <0 44 4>;
 clocks = <&clockgen 3 0>;
 fsl,extts-fifo;
};
# 13 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-0.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-0.dtsi"
fman@1a00000 {
 fman0_rx_0x08: port@88000 {
  cell-index = <0x8>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x88000 0x1000>;
 };

 fman0_tx_0x28: port@a8000 {
  cell-index = <0x28>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xa8000 0x1000>;
 };

 ethernet@e0000 {
  cell-index = <0>;
  compatible = "fsl,fman-memac";
  reg = <0xe0000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x08 &fman0_tx_0x28>;
  ptp-timer = <&ptp_timer0>;
  pcsphy-handle = <&pcsphy0>;
 };

 mdio@e1000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xe1000 0x1000>;

  pcsphy0: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 14 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-1.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-1.dtsi"
fman@1a00000 {
 fman0_rx_0x09: port@89000 {
  cell-index = <0x9>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x89000 0x1000>;
 };

 fman0_tx_0x29: port@a9000 {
  cell-index = <0x29>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xa9000 0x1000>;
 };

 ethernet@e2000 {
  cell-index = <1>;
  compatible = "fsl,fman-memac";
  reg = <0xe2000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x09 &fman0_tx_0x29>;
  ptp-timer = <&ptp_timer0>;
  pcsphy-handle = <&pcsphy1>;
 };

 mdio@e3000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xe3000 0x1000>;

  pcsphy1: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 15 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-2.dtsi"
fman@1a00000 {
 fman0_rx_0x0a: port@8a000 {
  cell-index = <0xa>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x8a000 0x1000>;
 };

 fman0_tx_0x2a: port@aa000 {
  cell-index = <0x2a>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xaa000 0x1000>;
 };

 ethernet@e4000 {
  cell-index = <2>;
  compatible = "fsl,fman-memac";
  reg = <0xe4000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x0a &fman0_tx_0x2a>;
  ptp-timer = <&ptp_timer0>;
  pcsphy-handle = <&pcsphy2>;
 };

 mdio@e5000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xe5000 0x1000>;

  pcsphy2: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 16 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-3.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-3.dtsi"
fman@1a00000 {
 fman0_rx_0x0b: port@8b000 {
  cell-index = <0xb>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x8b000 0x1000>;
 };

 fman0_tx_0x2b: port@ab000 {
  cell-index = <0x2b>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xab000 0x1000>;
 };

 ethernet@e6000 {
  cell-index = <3>;
  compatible = "fsl,fman-memac";
  reg = <0xe6000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x0b &fman0_tx_0x2b>;
  ptp-timer = <&ptp_timer0>;
  pcsphy-handle = <&pcsphy3>;
 };

 mdio@e7000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xe7000 0x1000>;

  pcsphy3: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 17 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-4.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-4.dtsi"
fman@1a00000 {
 fman0_rx_0x0c: port@8c000 {
  cell-index = <0xc>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x8c000 0x1000>;
 };

 fman0_tx_0x2c: port@ac000 {
  cell-index = <0x2c>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xac000 0x1000>;
 };

 ethernet@e8000 {
  cell-index = <4>;
  compatible = "fsl,fman-memac";
  reg = <0xe8000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x0c &fman0_tx_0x2c>;
  ptp-timer = <&ptp_timer0>;
  pcsphy-handle = <&pcsphy4>;
 };

 mdio@e9000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xe9000 0x1000>;

  pcsphy4: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 18 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-1g-5.dtsi"
fman@1a00000 {
 fman0_rx_0x0d: port@8d000 {
  cell-index = <0xd>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x8d000 0x1000>;
 };

 fman0_tx_0x2d: port@ad000 {
  cell-index = <0x2d>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xad000 0x1000>;
 };

 ethernet@ea000 {
  cell-index = <5>;
  compatible = "fsl,fman-memac";
  reg = <0xea000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x0d &fman0_tx_0x2d>;
  ptp-timer = <&ptp_timer0>;
  pcsphy-handle = <&pcsphy5>;
 };

 mdio@eb000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xeb000 0x1000>;

  pcsphy5: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 19 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-10g-0.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-10g-0.dtsi"
fman@1a00000 {
 fman0_rx_0x10: port@90000 {
  cell-index = <0x10>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x90000 0x1000>;
  fsl,fman-10g-port;
 };

 fman0_tx_0x30: port@b0000 {
  cell-index = <0x30>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xb0000 0x1000>;
  fsl,fman-10g-port;
 };

 ethernet@f0000 {
  cell-index = <0x8>;
  compatible = "fsl,fman-memac";
  reg = <0xf0000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x10 &fman0_tx_0x30>;
  pcsphy-handle = <&pcsphy6>;
 };

 mdio@f1000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xf1000 0x1000>;

  pcsphy6: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 20 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
# 1 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-10g-1.dtsi" 1
# 9 "arch/arm64/boot/dts/freescale/qoriq-fman3-0-10g-1.dtsi"
fman@1a00000 {
 fman0_rx_0x11: port@91000 {
  cell-index = <0x11>;
  compatible = "fsl,fman-v3-port-rx";
  reg = <0x91000 0x1000>;
  fsl,fman-10g-port;
 };

 fman0_tx_0x31: port@b1000 {
  cell-index = <0x31>;
  compatible = "fsl,fman-v3-port-tx";
  reg = <0xb1000 0x1000>;
  fsl,fman-10g-port;
 };

 ethernet@f2000 {
  cell-index = <0x9>;
  compatible = "fsl,fman-memac";
  reg = <0xf2000 0x1000>;
  fsl,fman-ports = <&fman0_rx_0x11 &fman0_tx_0x31>;
  pcsphy-handle = <&pcsphy7>;
 };

 mdio@f3000 {
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
  reg = <0xf3000 0x1000>;

  pcsphy7: ethernet-phy@0 {
   reg = <0x0>;
  };
 };
};
# 21 "arch/arm64/boot/dts/freescale/fsl-ls1046-post.dtsi" 2
};

&fman0 {

 enet0: ethernet@e0000 {
  pcsphy-handle = <&qsgmiib_pcs3>;
  pcs-handle-names = "qsgmii";
 };

 enet1: ethernet@e2000 {
 };

 enet2: ethernet@e4000 {
 };

 enet3: ethernet@e6000 {
 };

 enet4: ethernet@e8000 {
  pcsphy-handle = <&pcsphy4>, <&qsgmiib_pcs1>;
  pcs-handle-names = "sgmii", "qsgmii";
 };

 enet5: ethernet@ea000 {
  pcsphy-handle = <&pcsphy5>, <&pcsphy5>;
  pcs-handle-names = "sgmii", "qsgmii";
 };

 enet6: ethernet@f0000 {
 };

 enet7: ethernet@f2000 {
  pcsphy-handle = <&pcsphy7>, <&qsgmiib_pcs2>, <&pcsphy7>;
  pcs-handle-names = "sgmii", "qsgmii", "xfi";
 };

 mdio@eb000 {
  qsgmiib_pcs1: ethernet-pcs@1 {
   compatible = "fsl,lynx-pcs";
   reg = <0x1>;
  };

  qsgmiib_pcs2: ethernet-pcs@2 {
   compatible = "fsl,lynx-pcs";
   reg = <0x2>;
  };

  qsgmiib_pcs3: ethernet-pcs@3 {
   compatible = "fsl,lynx-pcs";
   reg = <0x3>;
  };
 };
};
# 128 "arch/arm64/boot/dts/freescale/fsl-ls1046a-rdb.dts" 2

&fman0 {
 ethernet@e4000 {
  phy-handle = <&rgmii_phy1>;
  phy-connection-type = "rgmii-id";
 };

 ethernet@e6000 {
  phy-handle = <&rgmii_phy2>;
  phy-connection-type = "rgmii-id";
 };

 ethernet@e8000 {
  phy-handle = <&sgmii_phy1>;
  phy-connection-type = "sgmii";
 };

 ethernet@ea000 {
  phy-handle = <&sgmii_phy2>;
  phy-connection-type = "sgmii";
 };

 ethernet@f0000 {
  phy-handle = <&aqr106_phy>;
  phy-connection-type = "xgmii";
 };

 ethernet@f2000 {
  phy-connection-type = "10gbase-r";
  managed = "in-band-status";
 };

 mdio@fc000 {
  rgmii_phy1: ethernet-phy@1 {
   reg = <0x1>;
  };

  rgmii_phy2: ethernet-phy@2 {
   reg = <0x2>;
  };

  sgmii_phy1: ethernet-phy@3 {
   reg = <0x3>;
  };

  sgmii_phy2: ethernet-phy@4 {
   reg = <0x4>;
  };
 };

 mdio@fd000 {
  aqr106_phy: ethernet-phy@0 {
   compatible = "ethernet-phy-ieee802.3-c45";
   interrupts = <0 131 4>;
   reg = <0x0>;
  };
 };
};
