/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/stm32u5xx/registers/ramcfg.hpp>

namespace stm32::stm32u5xx {

namespace ramcfgx {
  using ram1cr_tt = regs::ramcfg_ram1cr_v1_tt;
  using ram1isr_tt = regs::ramcfg_ram1isr_v1_tt;
  using ram1erkeyr_tt = regs::ramcfg_ram1erkeyr_v1_tt;
  using ram2cr_tt = regs::ramcfg_ram2cr_v1_tt;
  using ram2ier_tt = regs::ramcfg_ram2ier_v1_tt;
  using ram2isr_tt = regs::ramcfg_ram2isr_v1_tt;
  using ram2sear_tt = regs::ramcfg_ram2sear_v1_tt;
  using ram2dear_tt = regs::ramcfg_ram2dear_v1_tt;
  using ram2icr_tt = regs::ramcfg_ram2icr_v1_tt;
  using ram2wpr1_tt = regs::ramcfg_ram2wpr1_v1_tt;
  using ram2wpr2_tt = regs::ramcfg_ram2wpr2_v1_tt;
  using ram2ecckeyr_tt = regs::ramcfg_ram2ecckeyr_v1_tt;
  using ram2erkeyr_tt = regs::ramcfg_ram2erkeyr_v1_tt;
  using ram3cr_tt = regs::ramcfg_ram3cr_v1_tt;
  using ram3ier_tt = regs::ramcfg_ram3ier_v1_tt;
  using ram3isr_tt = regs::ramcfg_ram3isr_v1_tt;
  using ram3sear_tt = regs::ramcfg_ram3sear_v1_tt;
  using ram3dear_tt = regs::ramcfg_ram3dear_v1_tt;
  using ram3icr_tt = regs::ramcfg_ram3icr_v1_tt;
  using ram3ecckeyr_tt = regs::ramcfg_ram3ecckeyr_v1_tt;
  using ram3erkeyr_tt = regs::ramcfg_ram3erkeyr_v1_tt;
  using ram4cr_tt = regs::ramcfg_ram4cr_v1_tt;
  using ram4isr_tt = regs::ramcfg_ram4isr_v1_tt;
  using ram4erkeyr_tt = regs::ramcfg_ram4erkeyr_v1_tt;
  using ram5cr_tt = regs::ramcfg_ram5cr_v1_tt;
  using ram5ier_tt = regs::ramcfg_ram5ier_v1_tt;
  using ram5isr_tt = regs::ramcfg_ram5isr_v1_tt;
  using ram5sear_tt = regs::ramcfg_ram5sear_v1_tt;
  using ram5dear_tt = regs::ramcfg_ram5dear_v1_tt;
  using ram5icr_tt = regs::ramcfg_ram5icr_v1_tt;

  template <stdx::ct_string name, std::uint32_t baseaddress>
  using ramcfgx_t =
    groov::group<name,
                 groov::mmio_bus<>,
                 ram1cr_tt<"ram1cr", baseaddress, 0x0>,
                 ram1isr_tt<"ram1isr", baseaddress, 0x8>,
                 ram1erkeyr_tt<"ram1erkeyr", baseaddress, 0x28>,
                 ram2cr_tt<"ram2cr", baseaddress, 0x40>,
                 ram2ier_tt<"ram2ier", baseaddress, 0x44>,
                 ram2isr_tt<"ram2isr", baseaddress, 0x48>,
                 ram2sear_tt<"ram2sear", baseaddress, 0x4c>,
                 ram2dear_tt<"ram2dear", baseaddress, 0x50>,
                 ram2icr_tt<"ram2icr", baseaddress, 0x54>,
                 ram2wpr1_tt<"ram2wpr1", baseaddress, 0x58>,
                 ram2wpr2_tt<"ram2wpr2", baseaddress, 0x5c>,
                 ram2ecckeyr_tt<"ram2ecckeyr", baseaddress, 0x64>,
                 ram2erkeyr_tt<"ram2erkeyr", baseaddress, 0x68>,
                 ram3cr_tt<"ram3cr", baseaddress, 0x80>,
                 ram3ier_tt<"ram3ier", baseaddress, 0x84>,
                 ram3isr_tt<"ram3isr", baseaddress, 0x88>,
                 ram3sear_tt<"ram3sear", baseaddress, 0x8c>,
                 ram3dear_tt<"ram3dear", baseaddress, 0x90>,
                 ram3icr_tt<"ram3icr", baseaddress, 0x94>,
                 ram3ecckeyr_tt<"ram3ecckeyr", baseaddress, 0xa4>,
                 ram3erkeyr_tt<"ram3erkeyr", baseaddress, 0xa8>,
                 ram4cr_tt<"ram4cr", baseaddress, 0xc0>,
                 ram4isr_tt<"ram4isr", baseaddress, 0xc8>,
                 ram4erkeyr_tt<"ram4erkeyr", baseaddress, 0xe8>,
                 ram5cr_tt<"ram5cr", baseaddress, 0x100>,
                 ram5ier_tt<"ram5ier", baseaddress, 0x104>,
                 ram5isr_tt<"ram5isr", baseaddress, 0x108>,
                 ram5sear_tt<"ram5sear", baseaddress, 0x10c>,
                 ram5dear_tt<"ram5dear", baseaddress, 0x110>,
                 ram5icr_tt<"ram5icr", baseaddress, 0x114>>;

} // namespace ramcfgx

} // namespace stm32::stm32u5xx
