<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Mar 10 07:52:38 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     registro
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets outdiv0_c]
            32 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.311ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Q__i0  (from outdiv0_c +)
   Destination:    FD1S3IX    D              Q__i0  (to outdiv0_c +)

   Delay:                   3.529ns  (33.2% logic, 66.8% route), 3 logic levels.

 Constraint Details:

      3.529ns data_path Q__i0 to Q__i0 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.311ns

 Path Details: Q__i0 to Q__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q__i0 (from outdiv0_c)
Route         4   e 1.398                                  Q[0]
LUT4        ---     0.493              A to Z              i303_3_lut
Route         1   e 0.020                                  n456
MUXL5       ---     0.233           BLUT to Z              i304
Route         1   e 0.941                                  n457
                  --------
                    3.529  (33.2% logic, 66.8% route), 3 logic levels.


Passed:  The following path meets requirements by 996.311ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Q__i0  (from outdiv0_c +)
   Destination:    FD1S3IX    D              Q__i1  (to outdiv0_c +)

   Delay:                   3.529ns  (33.2% logic, 66.8% route), 3 logic levels.

 Constraint Details:

      3.529ns data_path Q__i0 to Q__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.311ns

 Path Details: Q__i0 to Q__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q__i0 (from outdiv0_c)
Route         4   e 1.398                                  Q[0]
LUT4        ---     0.493              B to Z              mux_28_Mux_1_i2_3_lut
Route         1   e 0.020                                  n2_adj_212
MUXL5       ---     0.233           ALUT to Z              i302
Route         1   e 0.941                                  n455
                  --------
                    3.529  (33.2% logic, 66.8% route), 3 logic levels.


Passed:  The following path meets requirements by 996.311ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             Q__i0  (from outdiv0_c +)
   Destination:    FD1S3IX    D              Q__i7  (to outdiv0_c +)

   Delay:                   3.529ns  (33.2% logic, 66.8% route), 3 logic levels.

 Constraint Details:

      3.529ns data_path Q__i0 to Q__i7 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.311ns

 Path Details: Q__i0 to Q__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              Q__i0 (from outdiv0_c)
Route         4   e 1.398                                  Q[0]
LUT4        ---     0.493              A to Z              mux_28_Mux_7_i2_3_lut
Route         1   e 0.020                                  n2_adj_217
MUXL5       ---     0.233           ALUT to Z              i309
Route         1   e 0.941                                  n463
                  --------
                    3.529  (33.2% logic, 66.8% route), 3 logic levels.

Report: 3.689 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sclk]
            3408 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 982.969ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \UD01/sdiv_87__i6  (from sclk +)
   Destination:    FD1P3IX    CD             \UD01/sdiv_87__i6  (to sclk +)

   Delay:                  16.871ns  (30.3% logic, 69.7% route), 11 logic levels.

 Constraint Details:

     16.871ns data_path \UD01/sdiv_87__i6 to \UD01/sdiv_87__i6 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 982.969ns

 Path Details: \UD01/sdiv_87__i6 to \UD01/sdiv_87__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \UD01/sdiv_87__i6 (from sclk)
Route         2   e 1.198                                  \UD01/sdiv[6]
LUT4        ---     0.493              B to Z              \UD01/i3_2_lut
Route         1   e 0.941                                  \UD01/n16
LUT4        ---     0.493              C to Z              \UD01/i11_4_lut
Route         1   e 0.941                                  \UD01/n24
LUT4        ---     0.493              B to Z              \UD01/i12_4_lut
Route         4   e 1.340                                  \UD01/n989
LUT4        ---     0.493              B to Z              \UD01/i1_2_lut_rep_17
Route         3   e 1.258                                  \UD01/n1123
LUT4        ---     0.493              B to Z              \UD01/i151_2_lut_rep_13_3_lut_4_lut
Route         5   e 1.405                                  \UD01/n1119
LUT4        ---     0.493              C to Z              \UD01/i874_3_lut_4_lut
Route         1   e 0.941                                  \UD01/n1041
LUT4        ---     0.493              C to Z              \UD01/i1_4_lut
Route         1   e 0.020                                  \UD01/n61
MUXL5       ---     0.233           ALUT to Z              \UD01/i83
Route         1   e 0.941                                  \UD01/n82
LUT4        ---     0.493              B to Z              \UD01/i2_4_lut
Route         1   e 0.941                                  \UD01/n6
LUT4        ---     0.493              B to Z              \UD01/i908_4_lut
Route        21   e 1.831                                  \UD01/n476
                  --------
                   16.871  (30.3% logic, 69.7% route), 11 logic levels.


Passed:  The following path meets requirements by 982.969ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \UD01/sdiv_87__i6  (from sclk +)
   Destination:    FD1P3IX    CD             \UD01/sdiv_87__i7  (to sclk +)

   Delay:                  16.871ns  (30.3% logic, 69.7% route), 11 logic levels.

 Constraint Details:

     16.871ns data_path \UD01/sdiv_87__i6 to \UD01/sdiv_87__i7 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 982.969ns

 Path Details: \UD01/sdiv_87__i6 to \UD01/sdiv_87__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \UD01/sdiv_87__i6 (from sclk)
Route         2   e 1.198                                  \UD01/sdiv[6]
LUT4        ---     0.493              B to Z              \UD01/i3_2_lut
Route         1   e 0.941                                  \UD01/n16
LUT4        ---     0.493              C to Z              \UD01/i11_4_lut
Route         1   e 0.941                                  \UD01/n24
LUT4        ---     0.493              B to Z              \UD01/i12_4_lut
Route         4   e 1.340                                  \UD01/n989
LUT4        ---     0.493              B to Z              \UD01/i1_2_lut_rep_17
Route         3   e 1.258                                  \UD01/n1123
LUT4        ---     0.493              B to Z              \UD01/i151_2_lut_rep_13_3_lut_4_lut
Route         5   e 1.405                                  \UD01/n1119
LUT4        ---     0.493              C to Z              \UD01/i874_3_lut_4_lut
Route         1   e 0.941                                  \UD01/n1041
LUT4        ---     0.493              C to Z              \UD01/i1_4_lut
Route         1   e 0.020                                  \UD01/n61
MUXL5       ---     0.233           ALUT to Z              \UD01/i83
Route         1   e 0.941                                  \UD01/n82
LUT4        ---     0.493              B to Z              \UD01/i2_4_lut
Route         1   e 0.941                                  \UD01/n6
LUT4        ---     0.493              B to Z              \UD01/i908_4_lut
Route        21   e 1.831                                  \UD01/n476
                  --------
                   16.871  (30.3% logic, 69.7% route), 11 logic levels.


Passed:  The following path meets requirements by 982.969ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \UD01/sdiv_87__i6  (from sclk +)
   Destination:    FD1P3IX    CD             \UD01/sdiv_87__i8  (to sclk +)

   Delay:                  16.871ns  (30.3% logic, 69.7% route), 11 logic levels.

 Constraint Details:

     16.871ns data_path \UD01/sdiv_87__i6 to \UD01/sdiv_87__i8 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 982.969ns

 Path Details: \UD01/sdiv_87__i6 to \UD01/sdiv_87__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \UD01/sdiv_87__i6 (from sclk)
Route         2   e 1.198                                  \UD01/sdiv[6]
LUT4        ---     0.493              B to Z              \UD01/i3_2_lut
Route         1   e 0.941                                  \UD01/n16
LUT4        ---     0.493              C to Z              \UD01/i11_4_lut
Route         1   e 0.941                                  \UD01/n24
LUT4        ---     0.493              B to Z              \UD01/i12_4_lut
Route         4   e 1.340                                  \UD01/n989
LUT4        ---     0.493              B to Z              \UD01/i1_2_lut_rep_17
Route         3   e 1.258                                  \UD01/n1123
LUT4        ---     0.493              B to Z              \UD01/i151_2_lut_rep_13_3_lut_4_lut
Route         5   e 1.405                                  \UD01/n1119
LUT4        ---     0.493              C to Z              \UD01/i874_3_lut_4_lut
Route         1   e 0.941                                  \UD01/n1041
LUT4        ---     0.493              C to Z              \UD01/i1_4_lut
Route         1   e 0.020                                  \UD01/n61
MUXL5       ---     0.233           ALUT to Z              \UD01/i83
Route         1   e 0.941                                  \UD01/n82
LUT4        ---     0.493              B to Z              \UD01/i2_4_lut
Route         1   e 0.941                                  \UD01/n6
LUT4        ---     0.493              B to Z              \UD01/i908_4_lut
Route        21   e 1.831                                  \UD01/n476
                  --------
                   16.871  (30.3% logic, 69.7% route), 11 logic levels.

Report: 17.031 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets outdiv0_c]               |  1000.000 ns|     3.689 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sclk]                    |  1000.000 ns|    17.031 ns|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  3440 paths, 126 nets, and 288 connections (72.2% coverage)


Peak memory: 84283392 bytes, TRCE: 3698688 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
