read -sv run_verilog_mid/adder_32b_8_87_243e146db0593ae2a62adc0527c734e4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_243e146db0593ae2a62adc0527c734e4_yosys.v
