load("@stdlib/interfaces.zen", "Power", "Ground", "NotConnected")

Resistor = Module("@stdlib/generics/Resistor.zen")

# Regular nets
vcc = Power("VCC")
gnd = Ground("GND")

# NotConnected net - treated as a regular net in layout sync
nc = NotConnected("NC_PIN")

# R1: one pin to VCC, one pin to NotConnected
Resistor(
    name = "R1",
    value = "10kohms",
    P1 = vcc,
    P2 = nc,
)

# R2: one pin to GND, one pin to same NotConnected net
Resistor(
    name = "R2",
    value = "10kohms",
    P1 = gnd,
    P2 = nc,
)

# HACK: Put the layout in build/ so that the snapshot ends up there, which
# is what the test expects.
add_property("layout_path", "build/")
