#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Mar 13 11:58:23 2022
# Process ID: 4028
# Current directory: D:/intelight/intelight
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4320 D:\intelight\intelight\intelight.xpr
# Log file: D:/intelight/intelight/vivado.log
# Journal file: D:/intelight/intelight\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/intelight/intelight/intelight.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild
set_property  ip_repo_paths  {d:/intelight/ip_repo/intelight_mem_1.0 D:/intelight/ip_repo d:/intelight/ip_repo/intelight_ip_1.0} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:intelight_mem:1.0 intelight_mem_0
endgroup
set_property location {0.5 -364 629} [get_bd_cells intelight_mem_0]
set_property location {0.5 -536 590} [get_bd_cells intelight_mem_0]
delete_bd_objs [get_bd_nets delta_t_0_1] [get_bd_ports delta_t]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins EV/delta_t]
delete_bd_objs [get_bd_nets seed_0_1] [get_bd_ports seed]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]
undo
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]
undo
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/seed]
undo
connect_bd_net [get_bd_pins intelight_mem_0/seed] [get_bd_pins CU_0/seed]
delete_bd_objs [get_bd_nets max_step_0_1] [get_bd_ports max_step]
connect_bd_net [get_bd_pins intelight_mem_0/max_step] [get_bd_pins CU_0/max_step]
delete_bd_objs [get_bd_nets max_episode_0_1] [get_bd_ports max_episode]
connect_bd_net [get_bd_pins intelight_mem_0/max_episode] [get_bd_pins CU_0/max_episode]
delete_bd_objs [get_bd_nets debit_r0_0_1] [get_bd_ports debit_r0]
delete_bd_objs [get_bd_nets debit_r1_0_1] [get_bd_ports debit_r1]
delete_bd_objs [get_bd_nets debit_r2_0_1] [get_bd_ports debit_r2]
delete_bd_objs [get_bd_nets debit_r3_0_1] [get_bd_ports debit_r3]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r0] [get_bd_pins EV/debit_r0]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r1] [get_bd_pins EV/debit_r1]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r2] [get_bd_pins EV/debit_r2]
connect_bd_net [get_bd_pins intelight_mem_0/debit_r3] [get_bd_pins EV/debit_r3]
delete_bd_objs [get_bd_nets init_panjang_r0_0_1] [get_bd_ports init_panjang_r0]
delete_bd_objs [get_bd_nets init_panjang_r1_0_1] [get_bd_ports init_panjang_r1]
delete_bd_objs [get_bd_nets init_panjang_r2_0_1] [get_bd_ports init_panjang_r2]
delete_bd_objs [get_bd_nets init_panjang_r3_0_1] [get_bd_ports init_panjang_r3]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r0] [get_bd_pins EV/init_panjang_r0]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r1] [get_bd_pins EV/init_panjang_r1]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r2] [get_bd_pins EV/init_panjang_r2]
connect_bd_net [get_bd_pins intelight_mem_0/init_trafic_r3] [get_bd_pins EV/init_panjang_r3]
delete_bd_objs [get_bd_nets batas_0_0_1] [get_bd_ports batas_0]
delete_bd_objs [get_bd_nets batas_1_0_1] [get_bd_ports batas_1]
delete_bd_objs [get_bd_nets batas_2_0_1] [get_bd_ports batas_2]
connect_bd_net [get_bd_pins intelight_mem_0/limit_level_0] [get_bd_pins EV/batas_0]
connect_bd_net [get_bd_pins intelight_mem_0/limit_level_1] [get_bd_pins EV/batas_1]
connect_bd_net [get_bd_pins intelight_mem_0/limit_level_2] [get_bd_pins EV/batas_2]
delete_bd_objs [get_bd_nets reward_0_0_1] [get_bd_ports reward_0]
delete_bd_objs [get_bd_nets reward_1_0_1] [get_bd_ports reward_1]
delete_bd_objs [get_bd_nets reward_2_0_1] [get_bd_ports reward_2]
delete_bd_objs [get_bd_nets reward_3_0_1] [get_bd_ports reward_3]
connect_bd_net [get_bd_pins intelight_mem_0/reward_0] [get_bd_pins EV/reward_0]
connect_bd_net [get_bd_pins intelight_mem_0/reward_1] [get_bd_pins EV/reward_1]
connect_bd_net [get_bd_pins intelight_mem_0/reward_2] [get_bd_pins EV/reward_2]
connect_bd_net [get_bd_pins intelight_mem_0/reward_3] [get_bd_pins EV/reward_3]
delete_bd_objs [get_bd_nets alpha_1] [get_bd_ports alpha]
connect_bd_net [get_bd_pins intelight_mem_0/alpha] [get_bd_pins AGENT/alpha]
delete_bd_objs [get_bd_nets gamma_1] [get_bd_ports gamma]
connect_bd_net [get_bd_pins intelight_mem_0/gamma] [get_bd_pins AGENT/gamma]
delete_bd_objs [get_bd_nets start_0_1] [get_bd_ports start]
delete_bd_objs [get_bd_nets intelight_mem_0_start]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins CU_0/start]
connect_bd_net [get_bd_pins intelight_mem_0/start] [get_bd_pins EV/delta_t]
undo
connect_bd_net [get_bd_pins intelight_mem_0/delta_t] [get_bd_pins EV/delta_t]
delete_bd_objs [get_bd_nets AGENT/Action_RAM_curr_act]
connect_bd_net [get_bd_pins AGENT/QA_0/act] [get_bd_pins AGENT/PG_0/act]
delete_bd_objs [get_bd_pins AGENT/act1]
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
delete_bd_objs [get_bd_ports next_state]
delete_bd_objs [get_bd_ports q_next_0]
delete_bd_objs [get_bd_ports q_next_2]
delete_bd_objs [get_bd_ports q_next_1]
delete_bd_objs [get_bd_ports q_next_3]
delete_bd_objs [get_bd_ports sel_act]
delete_bd_objs [get_bd_ports act_rand]
undo
delete_bd_objs [get_bd_ports act_rand]
delete_bd_objs [get_bd_ports new_qA]
delete_bd_objs [get_bd_ports act]
delete_bd_objs [get_bd_nets AGENT_act_greed] [get_bd_ports act_greed]
delete_bd_objs [get_bd_nets AGENT/PG_0_act_greed]
delete_bd_objs [get_bd_pins AGENT/act_greed]
delete_bd_objs [get_bd_nets CU_0_wire_sc] [get_bd_ports wire_sc]
delete_bd_objs [get_bd_nets CU_0_wire_ec] [get_bd_ports wire_ec]
regenerate_bd_layout
delete_bd_objs [get_bd_nets CU_0_finish] [get_bd_ports finish]
regenerate_bd_layout
set_property location {1 37 865} [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/intelight_mem_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins intelight_mem_0/S00_AXI]
undo
undo
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_1]
endgroup
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_0]
endgroup
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_3]
endgroup
startgroup
set_property -dict [list CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_2]
endgroup
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/intelight_mem_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins intelight_mem_0/S00_AXI]
regenerate_bd_layout
delete_bd_objs [get_bd_ports rst]
connect_bd_net [get_bd_pins EV/rst] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
delete_bd_objs [get_bd_ports clk]
connect_bd_net [get_bd_pins EV/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
group_bd_cells PS [get_bd_cells rst_ps7_0_50M] [get_bd_cells processing_system7_0] [get_bd_cells ps7_0_axi_periph]
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {3 721 27} [get_bd_cells axi_bram_ctrl_0]
set_property location {5 1939 640} [get_bd_cells axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM] [get_bd_cells axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells Action_RAM/axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells Action_RAM/BRAM_Block/axi_bram_ctrl_0]
regenerate_bd_layout
save_bd_design
undo
regenerate_bd_layout
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 Action_RAM/BRAM_Block/blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells Action_RAM/BRAM_Block/blk_mem_gen_0]
set_property name PL_RAM [get_bd_cells Action_RAM/BRAM_Block/blk_mem_gen_0]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/addra]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/clka]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/dina]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/rsta]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
disconnect_bd_net /Action_RAM/BRAM_Block/reg_32bit_0_out0 [get_bd_pins Action_RAM/BRAM_Block/PL_RAM/addra]
set_property name PL_RAM_1 [get_bd_cells Action_RAM/BRAM_Block/PL_RAM]
set_property location {2.5 3011 1173} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
set_property location {2.5 2990 1152} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
set_property location {2.5 2962 1377} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
set_property location {2.5 2929 1062} [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_1/addra]
regenerate_bd_layout
move_bd_cells [get_bd_cells Action_RAM] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells Action_RAM/PL_RAM_1]
copy_bd_objs /  [get_bd_cells {Action_RAM/BRAM_Block/PL_RAM_1}]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_1]
copy_bd_objs /  [get_bd_cells {Action_RAM/BRAM_Block/PL_RAM_2}]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_2]
copy_bd_objs /  [get_bd_cells {Action_RAM/BRAM_Block/PL_RAM_3}]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_3]
set_property name PL_RAM_0 [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_4]
regenerate_bd_layout
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/addra]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/clka]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/dina]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/rsta]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea3] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_2/wea]
move_bd_cells [get_bd_cells /] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block] [get_bd_cells PL_RAM_0]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/addra]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/clka]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/dina]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/rsta]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea1] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_0/wea]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea2] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_1/wea]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/addra] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/addra]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/clka]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/q_new] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/dina]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/ena] [get_bd_pins Action_RAM/BRAM_Block/cnst_1_1bit/dout]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/rsta]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/wea] [get_bd_pins Action_RAM/BRAM_Block/PL_RAM_3/wea]
regenerate_bd_layout
group_bd_cells RAM_2 [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_2] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_2]
group_bd_cells RAM_1 [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_1] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_1]
group_bd_cells RAM_3 [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_3] [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_3]
group_bd_cells RAM_0 [get_bd_cells Action_RAM/BRAM_Block/PL_RAM_0] [get_bd_cells Action_RAM/BRAM_Block/Action_RAM_0]
regenerate_bd_layout
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/BRAM_PORTB]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells PS/ps7_0_axi_periph]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1] [get_bd_intf_ports BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_1_1] [get_bd_intf_ports BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_2_1] [get_bd_intf_ports BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_3_1] [get_bd_intf_ports BRAM_PORTB_3]
delete_bd_objs [get_bd_intf_nets PS/ps7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
connect_bd_intf_net [get_bd_intf_pins intelight_mem_0/S00_AXI] -boundary_type upper [get_bd_intf_pins PS/ps7_0_axi_periph/M04_AXI]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M00_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M01_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M02_AXI]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins PS/ps7_0_axi_periph/M03_AXI]
endgroup
delete_bd_objs [get_bd_intf_nets PS_M00_AXI_0] [get_bd_intf_ports M00_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_M01_AXI_0] [get_bd_intf_ports M01_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_M02_AXI_0] [get_bd_intf_ports M02_AXI_0]
delete_bd_objs [get_bd_intf_nets PS_M03_AXI_0] [get_bd_intf_ports M03_AXI_0]
delete_bd_objs [get_bd_intf_pins PS/M00_AXI]
set_property name M00_AXI [get_bd_intf_pins PS/M00_AXI_0]
set_property name M01_AXI [get_bd_intf_pins PS/M01_AXI_0]
set_property name M02_AXI [get_bd_intf_pins PS/M02_AXI_0]
set_property name M03_AXI [get_bd_intf_pins PS/M03_AXI_0]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn1]
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn1]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/PS/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins PS/ps7_0_axi_periph/M04_ACLK]
endgroup
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn2]
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn3]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn2]
delete_bd_objs [get_bd_intf_nets Action_RAM/Conn4]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn3]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/Conn4]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/BRAM_PORTB_3]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_PORTB_3]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_3/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/BRAM_PORTB_2]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_1/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/BRAM_PORTB_1]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_0/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/BRAM_PORTB_0]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_2/Conn1]
delete_bd_objs [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/BRAM_PORTB_3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0
endgroup
move_bd_cells [get_bd_cells /] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block/RAM_3] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/BRAM_PORTB] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/BRAM_PORTA]
delete_bd_objs [get_bd_intf_nets Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/BRAM_PORTB] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/BRAM_PORTA]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0/s_axi_aresetn]
set_property name axi_bram_ctrl_3 [get_bd_cells Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/S_AXI]
endgroup
set_property name S_AXI_3 [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_3/S_AXI_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0]
move_bd_cells [get_bd_cells /] [get_bd_cells Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0]
move_bd_cells [get_bd_cells Action_RAM/BRAM_Block/RAM_1] [get_bd_cells axi_bram_ctrl_0]
set_property name axi_bram_ctrl_1 [get_bd_cells Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/BRAM_PORTB]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/s_axi_aclk]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/s_axi_aresetn]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/S_AXI]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/BRAM_PORTB]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/s_axi_aclk]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/S_AXI]
endgroup
set_property name S_AXI_0 [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_0/S_AXI_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/BRAM_PORTB]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/s_axi_aresetn]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/S_AXI]
endgroup
set_property name S_AXI_5 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_0]
set_property name S_AXI_2 [get_bd_intf_pins Action_RAM/BRAM_Block/RAM_2/S_AXI_3]
set_property name S_AXI_0 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_2]
set_property name S_AXI_2 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_3]
set_property name S_AXI_3 [get_bd_intf_pins Action_RAM/BRAM_Block/S_AXI_5]
set_property name S_AXI_5 [get_bd_intf_pins Action_RAM/S_AXI_0]
set_property name S_AXI_6 [get_bd_intf_pins Action_RAM/S_AXI_3]
set_property name S_AXI_0 [get_bd_intf_pins Action_RAM/S_AXI_2]
set_property name S_AXI_3 [get_bd_intf_pins Action_RAM/S_AXI_5]
set_property name S_AXI_2 [get_bd_intf_pins Action_RAM/S_AXI_6]
delete_bd_objs [get_bd_intf_nets S_AXI_1_1] [get_bd_intf_ports S_AXI_1]
delete_bd_objs [get_bd_intf_nets S_AXI_2_1] [get_bd_intf_ports S_AXI_2]
delete_bd_objs [get_bd_intf_nets S_AXI_3_1] [get_bd_intf_ports S_AXI_3]
delete_bd_objs [get_bd_intf_nets S_AXI_0_1] [get_bd_intf_ports S_AXI_0]
regenerate_bd_layout
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_3] [get_bd_intf_pins PS/M03_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_1] [get_bd_intf_pins PS/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_0] [get_bd_intf_pins PS/M02_AXI]
delete_bd_objs [get_bd_intf_nets S_AXI_1_1]
delete_bd_objs [get_bd_intf_nets S_AXI_0_1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_1] [get_bd_intf_pins PS/M01_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_0] [get_bd_intf_pins PS/M00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Action_RAM/S_AXI_2] [get_bd_intf_pins PS/M02_AXI]
regenerate_bd_layout
regenerate_bd_layout
update_module_reference system_CU_0_0
update_module_reference system_CU_0_0
regenerate_bd_layout
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_0/axi_bram_ctrl_0/S_AXI/Mem0] -force
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_1/axi_bram_ctrl_1/S_AXI/Mem0] -force
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_3/axi_bram_ctrl_3/S_AXI/Mem0] -force
assign_bd_address -target_address_space /PS/processing_system7_0/Data [get_bd_addr_segs Action_RAM/BRAM_Block/RAM_2/axi_bram_ctrl_0/S_AXI/Mem0] -force
set_property offset 0x44000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/clkb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_3/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_3/PL_RAM_3/rstb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/clkb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_0/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_0/PL_RAM_0/rstb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/clkb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_1/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_1/PL_RAM_1/rstb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/clk_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/clkb]
connect_bd_net [get_bd_pins Action_RAM/BRAM_Block/RAM_2/rst_bram] [get_bd_pins Action_RAM/BRAM_Block/RAM_2/PL_RAM_2/rstb]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property offset 0x48000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0_1}]
set_property offset 0x46000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_3_Mem0}]
set_property offset 0x44000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0_1}]
set_property offset 0x48000000 [get_bd_addr_segs {PS/processing_system7_0/Data/SEG_intelight_mem_0_S00_AXI_reg}]
save_bd_design
reset_run system_Action_RAM_0_0_synth_1
reset_run system_Action_RAM_2_0_synth_1
reset_run system_Action_RAM_3_0_synth_1
reset_run system_Action_RAM_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference system_PG_0_0
update_module_reference system_QA_0_0
update_module_reference system_RD_0_0
update_module_reference system_bram_interface_0_0
reset_run system_intelight_mem_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
regenerate_bd_layout
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intelight_mem:1.0 [get_ips  system_intelight_mem_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_intelight_mem_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_bram_interface_0_0] }
catch { config_ip_cache -export [get_ips -all system_intelight_mem_0_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd]
launch_runs system_bram_interface_0_0_synth_1 system_intelight_mem_0_0_synth_1 -jobs 8
wait_on_run system_bram_interface_0_0_synth_1
wait_on_run system_intelight_mem_0_0_synth_1
export_simulation -of_objects [get_files D:/intelight/intelight/intelight.srcs/sources_1/bd/system/system.bd] -directory D:/intelight/intelight/intelight.ip_user_files/sim_scripts -ip_user_files_dir D:/intelight/intelight/intelight.ip_user_files -ipstatic_source_dir D:/intelight/intelight/intelight.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelight/intelight/intelight.cache/compile_simlib/modelsim} {questa=D:/intelight/intelight/intelight.cache/compile_simlib/questa} {riviera=D:/intelight/intelight/intelight.cache/compile_simlib/riviera} {activehdl=D:/intelight/intelight/intelight.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_module_reference system_PG_0_0
update_module_reference system_QA_0_0
update_module_reference system_RD_0_0
update_module_reference system_bram_interface_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
