<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r600_cp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r600_cp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2009 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *     Dave Airlie &lt;airlied@redhat.com&gt;</span>
<span class="cm"> *     Alex Deucher &lt;alexander.deucher@amd.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drv.h&quot;</span>

<span class="cp">#define PFP_UCODE_SIZE 576</span>
<span class="cp">#define PM4_UCODE_SIZE 1792</span>
<span class="cp">#define R700_PFP_UCODE_SIZE 848</span>
<span class="cp">#define R700_PM4_UCODE_SIZE 1360</span>

<span class="cm">/* Firmware Names */</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/R600_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/R600_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV610_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV610_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV630_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV630_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV620_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV620_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV635_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV635_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV670_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV670_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RS780_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RS780_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV770_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV770_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV730_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV730_me.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV710_pfp.bin&quot;</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="s">&quot;radeon/RV710_me.bin&quot;</span><span class="p">);</span>


<span class="kt">int</span> <span class="n">r600_cs_legacy</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">family</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">l</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">r600_cs_legacy_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>


<span class="cp"># define ATI_PCIGART_PAGE_SIZE		4096	</span><span class="cm">/**&lt; PCI GART page size */</span><span class="cp"></span>
<span class="cp"># define ATI_PCIGART_PAGE_MASK		(~(ATI_PCIGART_PAGE_SIZE-1))</span>

<span class="cp">#define R600_PTE_VALID     (1 &lt;&lt; 0)</span>
<span class="cp">#define R600_PTE_SYSTEM    (1 &lt;&lt; 1)</span>
<span class="cp">#define R600_PTE_SNOOPED   (1 &lt;&lt; 2)</span>
<span class="cp">#define R600_PTE_READABLE  (1 &lt;&lt; 5)</span>
<span class="cp">#define R600_PTE_WRITEABLE (1 &lt;&lt; 6)</span>

<span class="cm">/* MAX values used for gfx init */</span>
<span class="cp">#define R6XX_MAX_SH_GPRS           256</span>
<span class="cp">#define R6XX_MAX_TEMP_GPRS         16</span>
<span class="cp">#define R6XX_MAX_SH_THREADS        256</span>
<span class="cp">#define R6XX_MAX_SH_STACK_ENTRIES  4096</span>
<span class="cp">#define R6XX_MAX_BACKENDS          8</span>
<span class="cp">#define R6XX_MAX_BACKENDS_MASK     0xff</span>
<span class="cp">#define R6XX_MAX_SIMDS             8</span>
<span class="cp">#define R6XX_MAX_SIMDS_MASK        0xff</span>
<span class="cp">#define R6XX_MAX_PIPES             8</span>
<span class="cp">#define R6XX_MAX_PIPES_MASK        0xff</span>

<span class="cp">#define R7XX_MAX_SH_GPRS           256</span>
<span class="cp">#define R7XX_MAX_TEMP_GPRS         16</span>
<span class="cp">#define R7XX_MAX_SH_THREADS        256</span>
<span class="cp">#define R7XX_MAX_SH_STACK_ENTRIES  4096</span>
<span class="cp">#define R7XX_MAX_BACKENDS          8</span>
<span class="cp">#define R7XX_MAX_BACKENDS_MASK     0xff</span>
<span class="cp">#define R7XX_MAX_SIMDS             16</span>
<span class="cp">#define R7XX_MAX_SIMDS_MASK        0xffff</span>
<span class="cp">#define R7XX_MAX_PIPES             8</span>
<span class="cp">#define R7XX_MAX_PIPES_MASK        0xff</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_do_wait_for_fifo</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">entries</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">boxes</span> <span class="o">|=</span> <span class="n">RADEON_BOX_WAIT_IDLE</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">slots</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
			<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS</span><span class="p">)</span>
				 <span class="o">&amp;</span> <span class="n">R700_CMDFIFO_AVAIL_MASK</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">slots</span> <span class="o">=</span> <span class="p">(</span><span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS</span><span class="p">)</span>
				 <span class="o">&amp;</span> <span class="n">R600_CMDFIFO_AVAIL_MASK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">slots</span> <span class="o">&gt;=</span> <span class="n">entries</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;wait for fifo failed status : 0x%08X 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS</span><span class="p">),</span>
		 <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS2</span><span class="p">));</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_do_wait_for_idle</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">boxes</span> <span class="o">|=</span> <span class="n">RADEON_BOX_WAIT_IDLE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r600_do_wait_for_fifo</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r600_do_wait_for_fifo</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_GUI_ACTIVE</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;wait idle failed status : 0x%08X 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS</span><span class="p">),</span>
		 <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_STATUS2</span><span class="p">));</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_page_table_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_ati_pcigart_info</span> <span class="o">*</span><span class="n">gart_info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_sg_mem</span> <span class="o">*</span><span class="n">entry</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">entry</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gart_info</span><span class="o">-&gt;</span><span class="n">bus_addr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">max_pages</span> <span class="o">=</span> <span class="p">(</span><span class="n">gart_info</span><span class="o">-&gt;</span><span class="n">table_size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">));</span>
		<span class="n">pages</span> <span class="o">=</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">pages</span> <span class="o">&lt;=</span> <span class="n">max_pages</span><span class="p">)</span>
		  <span class="o">?</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">pages</span> <span class="o">:</span> <span class="n">max_pages</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pages</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">busaddr</span><span class="p">[</span><span class="n">i</span><span class="p">])</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="n">pci_unmap_page</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">busaddr</span><span class="p">[</span><span class="n">i</span><span class="p">],</span>
				       <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="n">PCI_DMA_BIDIRECTIONAL</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gart_info</span><span class="o">-&gt;</span><span class="n">gart_table_location</span> <span class="o">==</span> <span class="n">DRM_ATI_GART_MAIN</span><span class="p">)</span>
			<span class="n">gart_info</span><span class="o">-&gt;</span><span class="n">bus_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* R600 has page table setup */</span>
<span class="kt">int</span> <span class="nf">r600_page_table_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_ati_pcigart_info</span> <span class="o">*</span><span class="n">gart_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_local_map</span> <span class="o">*</span><span class="n">map</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">gart_info</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_sg_mem</span> <span class="o">*</span><span class="n">entry</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pages</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">page_base</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">entry_addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_ati_pages</span><span class="p">,</span> <span class="n">max_real_pages</span><span class="p">,</span> <span class="n">gart_idx</span><span class="p">;</span>

	<span class="cm">/* okay page table is available - lets rock */</span>
	<span class="n">max_ati_pages</span> <span class="o">=</span> <span class="p">(</span><span class="n">gart_info</span><span class="o">-&gt;</span><span class="n">table_size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">));</span>
	<span class="n">max_real_pages</span> <span class="o">=</span> <span class="n">max_ati_pages</span> <span class="o">/</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="n">ATI_PCIGART_PAGE_SIZE</span><span class="p">);</span>

	<span class="n">pages</span> <span class="o">=</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">pages</span> <span class="o">&lt;=</span> <span class="n">max_real_pages</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">entry</span><span class="o">-&gt;</span><span class="n">pages</span> <span class="o">:</span> <span class="n">max_real_pages</span><span class="p">;</span>

	<span class="n">memset_io</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">map</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">max_ati_pages</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">));</span>

	<span class="n">gart_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">pages</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">entry</span><span class="o">-&gt;</span><span class="n">busaddr</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">pci_map_page</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span>
						 <span class="n">entry</span><span class="o">-&gt;</span><span class="n">pagelist</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span>
						 <span class="n">PAGE_SIZE</span><span class="p">,</span>
						 <span class="n">PCI_DMA_BIDIRECTIONAL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pci_dma_mapping_error</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">busaddr</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;unable to map PCIGART pages!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_page_table_cleanup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">gart_info</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">done</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">entry_addr</span> <span class="o">=</span> <span class="n">entry</span><span class="o">-&gt;</span><span class="n">busaddr</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="n">ATI_PCIGART_PAGE_SIZE</span><span class="p">);</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">page_base</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">entry_addr</span> <span class="o">&amp;</span> <span class="n">ATI_PCIGART_PAGE_MASK</span><span class="p">;</span>
			<span class="n">page_base</span> <span class="o">|=</span> <span class="n">R600_PTE_VALID</span> <span class="o">|</span> <span class="n">R600_PTE_SYSTEM</span> <span class="o">|</span> <span class="n">R600_PTE_SNOOPED</span><span class="p">;</span>
			<span class="n">page_base</span> <span class="o">|=</span> <span class="n">R600_PTE_READABLE</span> <span class="o">|</span> <span class="n">R600_PTE_WRITEABLE</span><span class="p">;</span>

			<span class="n">DRM_WRITE64</span><span class="p">(</span><span class="n">map</span><span class="p">,</span> <span class="n">gart_idx</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">),</span> <span class="n">page_base</span><span class="p">);</span>

			<span class="n">gart_idx</span><span class="o">++</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">i</span> <span class="o">%</span> <span class="mi">128</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;page entry %d: 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				    <span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">page_base</span><span class="p">);</span>
			<span class="n">entry_addr</span> <span class="o">+=</span> <span class="n">ATI_PCIGART_PAGE_SIZE</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="nl">done:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_vm_flush_gart_range</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">resp</span><span class="p">,</span> <span class="n">countdown</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_INVALIDATION_LOW_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_INVALIDATION_HIGH_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_REQUEST_RESPONSE</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">resp</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_REQUEST_RESPONSE</span><span class="p">);</span>
		<span class="n">countdown</span><span class="o">--</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(((</span><span class="n">resp</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">countdown</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_vm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="cm">/* initialise the VM to use the page table we constructed up there */</span>
	<span class="n">u32</span> <span class="n">vm_c0</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_rd_a</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vm_l2_cntl</span><span class="p">,</span> <span class="n">vm_l2_cntl3</span><span class="p">;</span>
	<span class="cm">/* okay set up the PCIE aperture type thingo */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* setup MC RD a */</span>
	<span class="n">mc_rd_a</span> <span class="o">=</span> <span class="n">R600_MCD_L1_TLB</span> <span class="o">|</span> <span class="n">R600_MCD_L1_FRAG_PROC</span> <span class="o">|</span> <span class="n">R600_MCD_SYSTEM_ACCESS_MODE_IN_SYS</span> <span class="o">|</span>
		<span class="n">R600_MCD_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span> <span class="o">|</span> <span class="n">R600_MCD_EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">R600_MCD_EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span> <span class="n">R600_MCD_WAIT_L2_QUERY</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_A_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_B_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_A_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_B_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_GFX_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_GFX_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_SYS_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_SYS_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_HDP_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span> <span class="o">|</span> <span class="n">R600_MCD_L1_STRICT_ORDERING</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_HDP_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span> <span class="cm">/*| R600_MCD_L1_STRICT_ORDERING*/</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_PDMA_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_PDMA_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_RD_SEM_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span> <span class="o">|</span> <span class="n">R600_MCD_SEMAPHORE_MODE</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_MCD_WR_SEM_CNTL</span><span class="p">,</span> <span class="n">mc_rd_a</span><span class="p">);</span>

	<span class="n">vm_l2_cntl</span> <span class="o">=</span> <span class="n">R600_VM_L2_CACHE_EN</span> <span class="o">|</span> <span class="n">R600_VM_L2_FRAG_PROC</span> <span class="o">|</span> <span class="n">R600_VM_ENABLE_PTE_CACHE_LRU_W</span><span class="p">;</span>
	<span class="n">vm_l2_cntl</span> <span class="o">|=</span> <span class="n">R600_VM_L2_CNTL_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_L2_CNTL</span><span class="p">,</span> <span class="n">vm_l2_cntl</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">vm_l2_cntl3</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_VM_L2_CNTL3_BANK_SELECT_0</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_VM_L2_CNTL3_BANK_SELECT_1</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_VM_L2_CNTL3_CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_L2_CNTL3</span><span class="p">,</span> <span class="n">vm_l2_cntl3</span><span class="p">);</span>

	<span class="n">vm_c0</span> <span class="o">=</span> <span class="n">R600_VM_ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">R600_VM_PAGE_TABLE_DEPTH_FLAT</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="n">vm_c0</span><span class="p">);</span>

	<span class="n">vm_c0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R600_VM_ENABLE_CONTEXT</span><span class="p">;</span>

	<span class="cm">/* disable all other contexts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">vm_c0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">r600_vm_flush_gart_range</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_cp_init_microcode</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">chip_name</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">pfp_req_size</span><span class="p">,</span> <span class="n">me_req_size</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">fw_name</span><span class="p">[</span><span class="mi">30</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;r600_cp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;r600_cp: Failed to register firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:  <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;R600&quot;</span><span class="p">;</span>  <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV610&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV630&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV620</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV620&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV635</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV635&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV670&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RS780&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV770&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV730&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>: <span class="n">chip_name</span> <span class="o">=</span> <span class="s">&quot;RV710&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>         <span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">R700_PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">R700_PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pfp_req_size</span> <span class="o">=</span> <span class="n">PFP_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">me_req_size</span> <span class="o">=</span> <span class="n">PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading %s CP Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_pfp.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">pfp_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;r600_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">fw_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">fw_name</span><span class="p">),</span> <span class="s">&quot;radeon/%s_me.bin&quot;</span><span class="p">,</span> <span class="n">chip_name</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="n">me_req_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;r600_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">out:</span>
	<span class="n">platform_device_unregister</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">!=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			       <span class="s">&quot;r600_cp: Failed to load firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_cp_load_microcode</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">r600_do_cp_stop</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		     <span class="n">R600_BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
		     <span class="n">R600_RB_NO_UPDATE</span> <span class="o">|</span>
		     <span class="n">R600_RB_BLKSZ</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">R600_RB_BUFSZ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">R600_SOFT_RESET_CP</span><span class="p">);</span>
	<span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PM4_UCODE_SIZE</span> <span class="o">*</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_DATA</span><span class="p">,</span>
			     <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_DATA</span><span class="p">,</span>
			     <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r700_vm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="cm">/* initialise the VM to use the page table we constructed up there */</span>
	<span class="n">u32</span> <span class="n">vm_c0</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_vm_md_l1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vm_l2_cntl</span><span class="p">,</span> <span class="n">vm_l2_cntl3</span><span class="p">;</span>
	<span class="cm">/* okay set up the PCIE aperture type thingo */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_SYSTEM_APERTURE_LOW_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_SYSTEM_APERTURE_HIGH_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">mc_vm_md_l1</span> <span class="o">=</span> <span class="n">R700_ENABLE_L1_TLB</span> <span class="o">|</span>
	    <span class="n">R700_ENABLE_L1_FRAGMENT_PROCESSING</span> <span class="o">|</span>
	    <span class="n">R700_SYSTEM_ACCESS_MODE_IN_SYS</span> <span class="o">|</span>
	    <span class="n">R700_SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU</span> <span class="o">|</span>
	    <span class="n">R700_EFFECTIVE_L1_TLB_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
	    <span class="n">R700_EFFECTIVE_L1_QUEUE_SIZE</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MD_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MD_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MD_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MB_L1_TLB0_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MB_L1_TLB1_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MB_L1_TLB2_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_MC_VM_MB_L1_TLB3_CNTL</span><span class="p">,</span> <span class="n">mc_vm_md_l1</span><span class="p">);</span>

	<span class="n">vm_l2_cntl</span> <span class="o">=</span> <span class="n">R600_VM_L2_CACHE_EN</span> <span class="o">|</span> <span class="n">R600_VM_L2_FRAG_PROC</span> <span class="o">|</span> <span class="n">R600_VM_ENABLE_PTE_CACHE_LRU_W</span><span class="p">;</span>
	<span class="n">vm_l2_cntl</span> <span class="o">|=</span> <span class="n">R700_VM_L2_CNTL_QUEUE_SIZE</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_L2_CNTL</span><span class="p">,</span> <span class="n">vm_l2_cntl</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_L2_CNTL2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">vm_l2_cntl3</span> <span class="o">=</span> <span class="n">R700_VM_L2_CNTL3_BANK_SELECT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">R700_VM_L2_CNTL3_CACHE_UPDATE_MODE</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_L2_CNTL3</span><span class="p">,</span> <span class="n">vm_l2_cntl3</span><span class="p">);</span>

	<span class="n">vm_c0</span> <span class="o">=</span> <span class="n">R600_VM_ENABLE_CONTEXT</span> <span class="o">|</span> <span class="n">R600_VM_PAGE_TABLE_DEPTH_FLAT</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_CNTL</span><span class="p">,</span> <span class="n">vm_c0</span><span class="p">);</span>

	<span class="n">vm_c0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R600_VM_ENABLE_CONTEXT</span><span class="p">;</span>

	<span class="cm">/* disable all other contexts */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VM_CONTEXT0_CNTL</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="mi">4</span><span class="p">),</span> <span class="n">vm_c0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_VM_CONTEXT0_PAGE_TABLE_START_ADDR</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_VM_CONTEXT0_PAGE_TABLE_END_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">r600_vm_flush_gart_range</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r700_cp_load_microcode</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">r600_do_cp_stop</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		     <span class="n">R600_BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
		     <span class="n">R600_RB_NO_UPDATE</span> <span class="o">|</span>
		     <span class="n">R600_RB_BLKSZ</span><span class="p">(</span><span class="mi">15</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">R600_RB_BUFSZ</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">R600_SOFT_RESET_CP</span><span class="p">);</span>
	<span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R700_PFP_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R700_PM4_UCODE_SIZE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_DATA</span><span class="p">,</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">fw_data</span><span class="o">++</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PFP_UCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_WADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_RAM_RADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_test_writeback</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Start with assuming that writeback doesn&#39;t work */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">writeback_works</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Writeback doesn&#39;t seem to work everywhere, test it here and possibly</span>
<span class="cm">	 * enable it if it appears to work</span>
<span class="cm">	 */</span>
	<span class="n">radeon_write_ring_rptr</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">R600_SCRATCHOFF</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SCRATCH_REG1</span><span class="p">,</span> <span class="mh">0xdeadbeef</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">tmp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

		<span class="n">val</span> <span class="o">=</span> <span class="n">radeon_read_ring_rptr</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">R600_SCRATCHOFF</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mh">0xdeadbeef</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">writeback_works</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;writeback test succeeded in %d usecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">writeback_works</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;writeback test failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_no_wb</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">writeback_works</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;writeback forced off</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">writeback_works</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Disable writeback to avoid unnecessary bus master transfer */</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
			     <span class="n">R600_BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
			     <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">)</span> <span class="o">|</span>
			     <span class="n">R600_RB_NO_UPDATE</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_do_engine_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cp_ptr</span><span class="p">,</span> <span class="n">cp_me_cntl</span><span class="p">,</span> <span class="n">cp_rb_cntl</span><span class="p">;</span>

	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Resetting GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">cp_ptr</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_RB_WPTR</span><span class="p">);</span>
	<span class="n">cp_me_cntl</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_ME_CNTL</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_CNTL</span><span class="p">,</span> <span class="n">R600_CP_ME_HALT</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mh">0x7fff</span><span class="p">);</span>
	<span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cp_rb_cntl</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
		     <span class="n">R600_BUF_SWAP_32BIT</span> <span class="o">|</span>
<span class="cp">#endif</span>
		     <span class="n">R600_RB_RPTR_WR_ENA</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR_WR</span><span class="p">,</span> <span class="n">cp_ptr</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_WPTR</span><span class="p">,</span> <span class="n">cp_ptr</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span> <span class="n">cp_rb_cntl</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_CNTL</span><span class="p">,</span> <span class="n">cp_me_cntl</span><span class="p">);</span>

	<span class="cm">/* Reset the CP ring */</span>
	<span class="n">r600_do_cp_reset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* The CP is no longer running after an engine reset */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Reset any pending vertex, indirect buffers */</span>
	<span class="n">radeon_freelist_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">r600_get_tile_pipe_to_backend_map</span><span class="p">(</span><span class="n">u32</span> <span class="n">num_tile_pipes</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="n">num_backends</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="n">backend_disable_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">backend_map</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enabled_backends_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enabled_backends_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_pipe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">swizzle_pipe</span><span class="p">[</span><span class="n">R6XX_MAX_PIPES</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cur_backend</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_tile_pipes</span> <span class="o">&gt;</span> <span class="n">R6XX_MAX_PIPES</span><span class="p">)</span>
		<span class="n">num_tile_pipes</span> <span class="o">=</span> <span class="n">R6XX_MAX_PIPES</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_tile_pipes</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">num_tile_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_backends</span> <span class="o">&gt;</span> <span class="n">R6XX_MAX_BACKENDS</span><span class="p">)</span>
		<span class="n">num_backends</span> <span class="o">=</span> <span class="n">R6XX_MAX_BACKENDS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_backends</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">num_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">enabled_backends_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">enabled_backends_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R6XX_MAX_BACKENDS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">backend_disable_mask</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">enabled_backends_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
			<span class="o">++</span><span class="n">enabled_backends_count</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">enabled_backends_count</span> <span class="o">==</span> <span class="n">num_backends</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enabled_backends_count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">enabled_backends_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">enabled_backends_count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enabled_backends_count</span> <span class="o">!=</span> <span class="n">num_backends</span><span class="p">)</span>
		<span class="n">num_backends</span> <span class="o">=</span> <span class="n">enabled_backends_count</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">((</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">R6XX_MAX_PIPES</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">num_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cur_backend</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cur_pipe</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cur_pipe</span> <span class="o">&lt;</span> <span class="n">num_tile_pipes</span><span class="p">;</span> <span class="o">++</span><span class="n">cur_pipe</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cur_backend</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">enabled_backends_mask</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">cur_backend</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_backend</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">R6XX_MAX_BACKENDS</span><span class="p">;</span>

		<span class="n">backend_map</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)(((</span><span class="n">cur_backend</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">swizzle_pipe</span><span class="p">[</span><span class="n">cur_pipe</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)));</span>

		<span class="n">cur_backend</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_backend</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">R6XX_MAX_BACKENDS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">backend_map</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_count_pipe_bits</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">+=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_gfx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			  <span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">num_qd_pipes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sx_debug_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tc_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arb_pop</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_gs_verts_per_thread</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vgt_gs_per_es</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_ms_fifo_sizes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_host_path_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">backend_map</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_rb_backend_disable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_gc_shader_pipe_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ramcfg</span><span class="p">;</span>

	<span class="cm">/* setup chip specs */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_CNTL</span><span class="p">,</span> <span class="n">R600_GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="cm">/* setup tiling, simd, pipe config */</span>
	<span class="n">ramcfg</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_RAMCFG</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BANK_TILING</span><span class="p">((</span><span class="n">ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R600_NOOFBANK_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_NOOFBANK_MASK</span><span class="p">);</span>

	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_GROUP_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R600_NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_NOOFROWS_MASK</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_ROW_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_SAMPLE_SPLIT</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span>
			<span class="n">R600_ROW_TILING</span><span class="p">(((</span><span class="n">ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R600_NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_NOOFROWS_MASK</span><span class="p">));</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span>
			<span class="n">R600_SAMPLE_SPLIT</span><span class="p">(((</span><span class="n">ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R600_NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_NOOFROWS_MASK</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BANK_SWAPS</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">cc_rb_backend_disable</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">;</span>
	<span class="n">cc_rb_backend_disable</span> <span class="o">|=</span>
		<span class="n">R600_BACKEND_DISABLE</span><span class="p">((</span><span class="n">R6XX_MAX_BACKENDS_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_BACKENDS_MASK</span><span class="p">);</span>

	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CC_GC_SHADER_PIPE_CONFIG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">;</span>
	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">|=</span>
		<span class="n">R600_INACTIVE_QD_PIPES</span><span class="p">((</span><span class="n">R6XX_MAX_PIPES_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_PIPES_MASK</span><span class="p">);</span>
	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">|=</span>
		<span class="n">R600_INACTIVE_SIMDS</span><span class="p">((</span><span class="n">R6XX_MAX_SIMDS_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R6XX_MAX_SIMDS_MASK</span><span class="p">);</span>

	<span class="n">backend_map</span> <span class="o">=</span> <span class="n">r600_get_tile_pipe_to_backend_map</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span><span class="p">,</span>
							<span class="p">(</span><span class="n">R6XX_MAX_BACKENDS</span> <span class="o">-</span>
							 <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_rb_backend_disable</span> <span class="o">&amp;</span>
									       <span class="n">R6XX_MAX_BACKENDS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)),</span>
							<span class="p">(</span><span class="n">cc_rb_backend_disable</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BACKEND_MAP</span><span class="p">(</span><span class="n">backend_map</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GB_TILING_CONFIG</span><span class="p">,</span>      <span class="n">gb_tiling_config</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_DCP_TILING_CONFIG</span><span class="p">,</span>    <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_HDP_TILING_CONFIG</span><span class="p">,</span>    <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xc0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_group_size</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_group_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_npipes</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">gb_tiling_config</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_nbanks</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_nbanks</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CC_RB_BACKEND_DISABLE</span><span class="p">,</span>      <span class="n">cc_rb_backend_disable</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CC_GC_SHADER_PIPE_CONFIG</span><span class="p">,</span>   <span class="n">cc_gc_shader_pipe_config</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GC_USER_SHADER_PIPE_CONFIG</span><span class="p">,</span> <span class="n">cc_gc_shader_pipe_config</span><span class="p">);</span>

	<span class="n">num_qd_pipes</span> <span class="o">=</span>
		<span class="n">R6XX_MAX_PIPES</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&amp;</span> <span class="n">R600_INACTIVE_QD_PIPES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_OUT_DEALLOC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">num_qd_pipes</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_DEALLOC_DIST_MASK</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_VERTEX_REUSE_BLOCK_CNTL</span><span class="p">,</span> <span class="p">((</span><span class="n">num_qd_pipes</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_VTX_REUSE_DEPTH_MASK</span><span class="p">);</span>

	<span class="cm">/* set HW defaults for 3D engine */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_QUEUE_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_ROQ_IB1_START</span><span class="p">(</span><span class="mh">0x16</span><span class="p">)</span> <span class="o">|</span>
						<span class="n">R600_ROQ_IB2_START</span><span class="p">(</span><span class="mh">0x2b</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_MEQ_END</span><span class="p">(</span><span class="mh">0x40</span><span class="p">)</span> <span class="o">|</span>
					      <span class="n">R600_ROQ_END</span><span class="p">(</span><span class="mh">0x40</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_TA_CNTL_AUX</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_DISABLE_CUBE_ANISO</span> <span class="o">|</span>
					<span class="n">R600_SYNC_GRADIENT</span> <span class="o">|</span>
					<span class="n">R600_SYNC_WALKER</span> <span class="o">|</span>
					<span class="n">R600_SYNC_ALIGNER</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_ARB_GDEC_RD_CNTL</span><span class="p">,</span> <span class="mh">0x00000021</span><span class="p">);</span>

	<span class="n">sx_debug_1</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">sx_debug_1</span> <span class="o">|=</span> <span class="n">R600_SMX_EVENT_RELEASE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">CHIP_R600</span><span class="p">))</span>
		<span class="n">sx_debug_1</span> <span class="o">|=</span> <span class="n">R600_ENABLE_NEW_SMX_ADDRESS</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SX_DEBUG_1</span><span class="p">,</span> <span class="n">sx_debug_1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV630</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_DB_DEBUG</span><span class="p">,</span> <span class="n">R600_PREZ_MUST_WAIT_FOR_POSTZ_DONE</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_DB_DEBUG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_DB_WATERMARKS</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_DEPTH_FREE</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_DEPTH_FLUSH</span><span class="p">(</span><span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_DEPTH_PENDING_FREE</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_DEPTH_CACHELINE_FREE</span><span class="p">(</span><span class="mi">16</span><span class="p">)));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_CONFIG_CNTL</span><span class="p">,</span> <span class="n">R600_GPR_WRITE_PRIORITY</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">R600_VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="n">sq_ms_fifo_sizes</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_SQ_MS_FIFO_SIZES</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_CACHE_FIFO_SIZE</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span>
				    <span class="n">R600_FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span>
				    <span class="n">R600_DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">)</span> <span class="o">|</span>
				    <span class="n">R600_ALU_UPDATE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x8</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV630</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R600_DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xff</span><span class="p">);</span>
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">|=</span> <span class="n">R600_DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x4</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_MS_FIFO_SIZES</span><span class="p">,</span> <span class="n">sq_ms_fifo_sizes</span><span class="p">);</span>

	<span class="cm">/* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT</span>
<span class="cm">	 * should be adjusted as needed by the 2D/3D drivers.  This just sets default values</span>
<span class="cm">	 */</span>
	<span class="n">sq_config</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_SQ_CONFIG</span><span class="p">);</span>
	<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R600_PS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_VS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_GS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R600_DX9_CONSTS</span> <span class="o">|</span>
		      <span class="n">R600_VC_ENABLE</span> <span class="o">|</span>
		      <span class="n">R600_PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_GPRS</span><span class="p">(</span><span class="mi">124</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_VS_GPRS</span><span class="p">(</span><span class="mi">124</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_GPRS</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_ES_GPRS</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_THREADS</span><span class="p">(</span><span class="mi">136</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_VS_THREADS</span><span class="p">(</span><span class="mi">48</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_ES_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">128</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">128</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* no vertex cache */</span>
		<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R600_VC_ENABLE</span><span class="p">;</span>

		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_VS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_ES_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_THREADS</span><span class="p">(</span><span class="mi">79</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_VS_THREADS</span><span class="p">(</span><span class="mi">78</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_ES_THREADS</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">32</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">16</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV630</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV635</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_VS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_GPRS</span><span class="p">(</span><span class="mi">18</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_ES_GPRS</span><span class="p">(</span><span class="mi">18</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_THREADS</span><span class="p">(</span><span class="mi">79</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_VS_THREADS</span><span class="p">(</span><span class="mi">78</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_ES_THREADS</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">40</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">32</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">16</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV670</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sq_gpr_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_VS_GPRS</span><span class="p">(</span><span class="mi">44</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_CLAUSE_TEMP_GPRS</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
		<span class="n">sq_gpr_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R600_NUM_ES_GPRS</span><span class="p">(</span><span class="mi">17</span><span class="p">));</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_THREADS</span><span class="p">(</span><span class="mi">79</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_VS_THREADS</span><span class="p">(</span><span class="mi">78</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_GS_THREADS</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
					   <span class="n">R600_NUM_ES_THREADS</span><span class="p">(</span><span class="mi">31</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_1</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_VS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">));</span>
		<span class="n">sq_stack_resource_mgmt_2</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_GS_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
					    <span class="n">R600_NUM_ES_STACK_ENTRIES</span><span class="p">(</span><span class="mi">64</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_CONFIG</span><span class="p">,</span> <span class="n">sq_config</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_GPR_RESOURCE_MGMT_1</span><span class="p">,</span>  <span class="n">sq_gpr_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_GPR_RESOURCE_MGMT_2</span><span class="p">,</span>  <span class="n">sq_gpr_resource_mgmt_2</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_THREAD_RESOURCE_MGMT</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_STACK_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_STACK_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="n">sq_stack_resource_mgmt_2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV610</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV620</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS780</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RS880</span><span class="p">))</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">R600_CACHE_INVALIDATION</span><span class="p">(</span><span class="n">R600_TC_ONLY</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="n">R600_CACHE_INVALIDATION</span><span class="p">(</span><span class="n">R600_VC_AND_TC</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_AA_SAMPLE_LOCS_2S</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_S0_X</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S0_Y</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S1_X</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S1_Y</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_AA_SAMPLE_LOCS_4S</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_S0_X</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S0_Y</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S1_X</span><span class="p">(</span><span class="mh">0x2</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S1_Y</span><span class="p">(</span><span class="mh">0x2</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S2_X</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S2_Y</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S3_X</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_S3_Y</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_AA_SAMPLE_LOCS_8S_WD0</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_S0_X</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S0_Y</span><span class="p">(</span><span class="mh">0xb</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S1_X</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S1_Y</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S2_X</span><span class="p">(</span><span class="mh">0x1</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S2_Y</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S3_X</span><span class="p">(</span><span class="mh">0xa</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S3_Y</span><span class="p">(</span><span class="mh">0xe</span><span class="p">)));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_AA_SAMPLE_LOCS_8S_WD1</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_S4_X</span><span class="p">(</span><span class="mh">0x6</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S4_Y</span><span class="p">(</span><span class="mh">0x1</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S5_X</span><span class="p">(</span><span class="mh">0x0</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S5_Y</span><span class="p">(</span><span class="mh">0x0</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S6_X</span><span class="p">(</span><span class="mh">0xb</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S6_Y</span><span class="p">(</span><span class="mh">0x4</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S7_X</span><span class="p">(</span><span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span>
							<span class="n">R600_S7_Y</span><span class="p">(</span><span class="mh">0x8</span><span class="p">)));</span>


	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV670</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">num_gs_verts_per_thread</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">vgt_gs_per_es</span> <span class="o">=</span> <span class="n">gs_prim_buffer_depth</span> <span class="o">+</span> <span class="n">num_gs_verts_per_thread</span><span class="p">;</span>
	<span class="cm">/* Max value for this is 256 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vgt_gs_per_es</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span>
		<span class="n">vgt_gs_per_es</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_ES_PER_GS</span><span class="p">,</span> <span class="mi">128</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_GS_PER_ES</span><span class="p">,</span> <span class="n">vgt_gs_per_es</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_GS_PER_VS</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/* more default values. 2D/3D driver should adjust as needed */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_STRMOUT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SX_MISC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_MODE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_AA_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_LINE_STIPPLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_INPUT_Z</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_PS_IN_CONTROL_0</span><span class="p">,</span> <span class="n">R600_NUM_INTERP</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR7_FRAG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* clear render buffer base addresses */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR0_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR1_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR2_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR3_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR4_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR5_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR6_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR7_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV610</span>:
	<span class="k">case</span> <span class="n">CHIP_RS780</span>:
	<span class="k">case</span> <span class="n">CHIP_RS880</span>:
	<span class="k">case</span> <span class="n">CHIP_RV620</span>:
		<span class="n">tc_cntl</span> <span class="o">=</span> <span class="n">R600_TC_L2_SIZE</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV630</span>:
	<span class="k">case</span> <span class="n">CHIP_RV635</span>:
		<span class="n">tc_cntl</span> <span class="o">=</span> <span class="n">R600_TC_L2_SIZE</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_R600</span>:
		<span class="n">tc_cntl</span> <span class="o">=</span> <span class="n">R600_TC_L2_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">R600_L2_DISABLE_LATE_HIT</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">tc_cntl</span> <span class="o">=</span> <span class="n">R600_TC_L2_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_TC_CNTL</span><span class="p">,</span> <span class="n">tc_cntl</span><span class="p">);</span>

	<span class="n">hdp_host_path_cntl</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">hdp_host_path_cntl</span><span class="p">);</span>

	<span class="n">arb_pop</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_ARB_POP</span><span class="p">);</span>
	<span class="n">arb_pop</span> <span class="o">|=</span> <span class="n">R600_ENABLE_TC128</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_ARB_POP</span><span class="p">,</span> <span class="n">arb_pop</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_CL_ENHANCE</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_CLIP_VTX_REORDER_ENA</span> <span class="o">|</span>
					  <span class="n">R600_NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_ENHANCE</span><span class="p">,</span> <span class="n">R600_FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">));</span>

<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">r700_get_tile_pipe_to_backend_map</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="n">num_tile_pipes</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="n">num_backends</span><span class="p">,</span>
					     <span class="n">u32</span> <span class="n">backend_disable_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">backend_map</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enabled_backends_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">enabled_backends_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cur_pipe</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">swizzle_pipe</span><span class="p">[</span><span class="n">R7XX_MAX_PIPES</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">cur_backend</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">force_no_swizzle</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_tile_pipes</span> <span class="o">&gt;</span> <span class="n">R7XX_MAX_PIPES</span><span class="p">)</span>
		<span class="n">num_tile_pipes</span> <span class="o">=</span> <span class="n">R7XX_MAX_PIPES</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_tile_pipes</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">num_tile_pipes</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_backends</span> <span class="o">&gt;</span> <span class="n">R7XX_MAX_BACKENDS</span><span class="p">)</span>
		<span class="n">num_backends</span> <span class="o">=</span> <span class="n">R7XX_MAX_BACKENDS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">num_backends</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">num_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">enabled_backends_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">enabled_backends_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">R7XX_MAX_BACKENDS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">backend_disable_mask</span> <span class="o">&gt;&gt;</span> <span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">enabled_backends_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
			<span class="o">++</span><span class="n">enabled_backends_count</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">enabled_backends_count</span> <span class="o">==</span> <span class="n">num_backends</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enabled_backends_count</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">enabled_backends_mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">enabled_backends_count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enabled_backends_count</span> <span class="o">!=</span> <span class="n">num_backends</span><span class="p">)</span>
		<span class="n">num_backends</span> <span class="o">=</span> <span class="n">enabled_backends_count</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
		<span class="n">force_no_swizzle</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
	<span class="nl">default:</span>
		<span class="n">force_no_swizzle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">((</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">*</span> <span class="n">R7XX_MAX_PIPES</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">num_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">force_no_swizzle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">force_no_swizzle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">force_no_swizzle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">force_no_swizzle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">7</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">force_no_swizzle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">force_no_swizzle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
			<span class="n">swizzle_pipe</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cur_backend</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cur_pipe</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cur_pipe</span> <span class="o">&lt;</span> <span class="n">num_tile_pipes</span><span class="p">;</span> <span class="o">++</span><span class="n">cur_pipe</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cur_backend</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">enabled_backends_mask</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">cur_backend</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_backend</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">R7XX_MAX_BACKENDS</span><span class="p">;</span>

		<span class="n">backend_map</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)(((</span><span class="n">cur_backend</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">swizzle_pipe</span><span class="p">[</span><span class="n">cur_pipe</span><span class="p">]</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)));</span>

		<span class="n">cur_backend</span> <span class="o">=</span> <span class="p">(</span><span class="n">cur_backend</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">%</span> <span class="n">R7XX_MAX_BACKENDS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">backend_map</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r700_gfx_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			  <span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">num_qd_pipes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ta_aux_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sx_debug_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">smx_dc_ctl0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">db_debug3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_gs_verts_per_thread</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vgt_gs_per_es</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_ms_fifo_sizes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hdp_host_path_cntl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">backend_map</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gb_tiling_config</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_rb_backend_disable</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cc_gc_shader_pipe_config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_arb_ramcfg</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">db_debug4</span><span class="p">;</span>

	<span class="cm">/* setup chip specs */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0xF9</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">224</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0xf9</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">112</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">=</span> <span class="mi">248</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">=</span> <span class="mi">224</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sx_num_of_sets</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_prim_fifo_size</span> <span class="o">=</span> <span class="mh">0x100</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_hiz_tile_fifo_size</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_earlyz_tile_fifo_fize</span> <span class="o">=</span> <span class="mh">0x130</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">-=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">+=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize HDP */</span>
	<span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c14</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c18</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c1c</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c20</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">RADEON_WRITE</span><span class="p">((</span><span class="mh">0x2c24</span> <span class="o">+</span> <span class="n">j</span><span class="p">),</span> <span class="mh">0x00000000</span><span class="p">);</span>
		<span class="n">j</span> <span class="o">+=</span> <span class="mh">0x18</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_CNTL</span><span class="p">,</span> <span class="n">R600_GRBM_READ_TIMEOUT</span><span class="p">(</span><span class="mh">0xff</span><span class="p">));</span>

	<span class="cm">/* setup tiling, simd, pipe config */</span>
	<span class="n">mc_arb_ramcfg</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R700_MC_ARB_RAMCFG</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_PIPE_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV770</span><span class="p">)</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BANK_TILING</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BANK_TILING</span><span class="p">((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R700_NOOFBANK_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R700_NOOFBANK_MASK</span><span class="p">);</span>

	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_GROUP_SIZE</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R700_NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R700_NOOFROWS_MASK</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_ROW_TILING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_SAMPLE_SPLIT</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span>
			<span class="n">R600_ROW_TILING</span><span class="p">(((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R700_NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R700_NOOFROWS_MASK</span><span class="p">));</span>
		<span class="n">gb_tiling_config</span> <span class="o">|=</span>
			<span class="n">R600_SAMPLE_SPLIT</span><span class="p">(((</span><span class="n">mc_arb_ramcfg</span> <span class="o">&gt;&gt;</span> <span class="n">R700_NOOFROWS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R700_NOOFROWS_MASK</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BANK_SWAPS</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">cc_rb_backend_disable</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CC_RB_BACKEND_DISABLE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff0000</span><span class="p">;</span>
	<span class="n">cc_rb_backend_disable</span> <span class="o">|=</span>
		<span class="n">R600_BACKEND_DISABLE</span><span class="p">((</span><span class="n">R7XX_MAX_BACKENDS_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_backends</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R7XX_MAX_BACKENDS_MASK</span><span class="p">);</span>

	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CC_GC_SHADER_PIPE_CONFIG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffff00</span><span class="p">;</span>
	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">|=</span>
		<span class="n">R600_INACTIVE_QD_PIPES</span><span class="p">((</span><span class="n">R7XX_MAX_PIPES_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R7XX_MAX_PIPES_MASK</span><span class="p">);</span>
	<span class="n">cc_gc_shader_pipe_config</span> <span class="o">|=</span>
		<span class="n">R600_INACTIVE_SIMDS</span><span class="p">((</span><span class="n">R7XX_MAX_SIMDS_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_simds</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R7XX_MAX_SIMDS_MASK</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV740</span><span class="p">)</span>
		<span class="n">backend_map</span> <span class="o">=</span> <span class="mh">0x28</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">backend_map</span> <span class="o">=</span> <span class="n">r700_get_tile_pipe_to_backend_map</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
								<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_tile_pipes</span><span class="p">,</span>
								<span class="p">(</span><span class="n">R7XX_MAX_BACKENDS</span> <span class="o">-</span>
								 <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_rb_backend_disable</span> <span class="o">&amp;</span>
										       <span class="n">R7XX_MAX_BACKENDS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)),</span>
								<span class="p">(</span><span class="n">cc_rb_backend_disable</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">gb_tiling_config</span> <span class="o">|=</span> <span class="n">R600_BACKEND_MAP</span><span class="p">(</span><span class="n">backend_map</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GB_TILING_CONFIG</span><span class="p">,</span>      <span class="n">gb_tiling_config</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_DCP_TILING_CONFIG</span><span class="p">,</span>    <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_HDP_TILING_CONFIG</span><span class="p">,</span>    <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0xc0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_group_size</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_group_size</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_npipes</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">gb_tiling_config</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gb_tiling_config</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_nbanks</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_nbanks</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CC_RB_BACKEND_DISABLE</span><span class="p">,</span>      <span class="n">cc_rb_backend_disable</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CC_GC_SHADER_PIPE_CONFIG</span><span class="p">,</span>   <span class="n">cc_gc_shader_pipe_config</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GC_USER_SHADER_PIPE_CONFIG</span><span class="p">,</span> <span class="n">cc_gc_shader_pipe_config</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_CC_SYS_RB_BACKEND_DISABLE</span><span class="p">,</span> <span class="n">cc_rb_backend_disable</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_CGTS_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_CGTS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_CGTS_USER_SYS_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_CGTS_USER_TCC_DISABLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">num_qd_pipes</span> <span class="o">=</span>
		<span class="n">R7XX_MAX_PIPES</span> <span class="o">-</span> <span class="n">r600_count_pipe_bits</span><span class="p">((</span><span class="n">cc_gc_shader_pipe_config</span> <span class="o">&amp;</span> <span class="n">R600_INACTIVE_QD_PIPES_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_OUT_DEALLOC_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">num_qd_pipes</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_DEALLOC_DIST_MASK</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_VERTEX_REUSE_BLOCK_CNTL</span><span class="p">,</span> <span class="p">((</span><span class="n">num_qd_pipes</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R600_VTX_REUSE_DEPTH_MASK</span><span class="p">);</span>

	<span class="cm">/* set HW defaults for 3D engine */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_QUEUE_THRESHOLDS</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_ROQ_IB1_START</span><span class="p">(</span><span class="mh">0x16</span><span class="p">)</span> <span class="o">|</span>
						<span class="n">R600_ROQ_IB2_START</span><span class="p">(</span><span class="mh">0x2b</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_MEQ_THRESHOLDS</span><span class="p">,</span> <span class="n">R700_STQ_SPLIT</span><span class="p">(</span><span class="mh">0x30</span><span class="p">));</span>

	<span class="n">ta_aux_cntl</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_TA_CNTL_AUX</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_TA_CNTL_AUX</span><span class="p">,</span> <span class="n">ta_aux_cntl</span> <span class="o">|</span> <span class="n">R600_DISABLE_CUBE_ANISO</span><span class="p">);</span>

	<span class="n">sx_debug_1</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R700_SX_DEBUG_1</span><span class="p">);</span>
	<span class="n">sx_debug_1</span> <span class="o">|=</span> <span class="n">R700_ENABLE_NEW_SMX_ADDRESS</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SX_DEBUG_1</span><span class="p">,</span> <span class="n">sx_debug_1</span><span class="p">);</span>

	<span class="n">smx_dc_ctl0</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_SMX_DC_CTL0</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R700_CACHE_DEPTH</span><span class="p">(</span><span class="mh">0x1ff</span><span class="p">);</span>
	<span class="n">smx_dc_ctl0</span> <span class="o">|=</span> <span class="n">R700_CACHE_DEPTH</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sx_num_of_sets</span> <span class="o">*</span> <span class="mi">64</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SMX_DC_CTL0</span><span class="p">,</span> <span class="n">smx_dc_ctl0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="n">CHIP_RV740</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SMX_EVENT_CTL</span><span class="p">,</span> <span class="p">(</span><span class="n">R700_ES_FLUSH_CTL</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
						  <span class="n">R700_GS_FLUSH_CTL</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
						  <span class="n">R700_ACK_FLUSH_CTL</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
						  <span class="n">R700_SYNC_FLUSH_CTL</span><span class="p">));</span>

	<span class="n">db_debug3</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R700_DB_DEBUG3</span><span class="p">);</span>
	<span class="n">db_debug3</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R700_DB_CLK_OFF_DELAY</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">db_debug3</span> <span class="o">|=</span> <span class="n">R700_DB_CLK_OFF_DELAY</span><span class="p">(</span><span class="mh">0x1f</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="nl">default:</span>
		<span class="n">db_debug3</span> <span class="o">|=</span> <span class="n">R700_DB_CLK_OFF_DELAY</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_DB_DEBUG3</span><span class="p">,</span> <span class="n">db_debug3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="n">CHIP_RV770</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">db_debug4</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">RV700_DB_DEBUG4</span><span class="p">);</span>
		<span class="n">db_debug4</span> <span class="o">|=</span> <span class="n">RV700_DISABLE_TILE_COVERED_FOR_PS_ITER</span><span class="p">;</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">RV700_DB_DEBUG4</span><span class="p">,</span> <span class="n">db_debug4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SX_EXPORT_BUFFER_SIZES</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_COLOR_BUFFER_SIZE</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
						   <span class="n">R600_POSITION_BUFFER_SIZE</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_pos_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
						   <span class="n">R600_SMX_BUFFER_SIZE</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sx_max_export_smx_size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_PA_SC_FIFO_SIZE_R7XX</span><span class="p">,</span> <span class="p">(</span><span class="n">R700_SC_PRIM_FIFO_SIZE</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_prim_fifo_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">R700_SC_HIZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_hiz_tile_fifo_size</span><span class="p">)</span> <span class="o">|</span>
						 <span class="n">R700_SC_EARLYZ_TILE_FIFO_SIZE</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r700_sc_earlyz_tile_fifo_fize</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_NUM_INSTANCES</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_CONFIG_CNTL</span><span class="p">,</span> <span class="n">R600_GPR_WRITE_PRIORITY</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_CONFIG_CNTL_1</span><span class="p">,</span> <span class="n">R600_VTX_DONE_DELAY</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_PERFMON_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">sq_ms_fifo_sizes</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_CACHE_FIFO_SIZE</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_sq_num_cf_insts</span><span class="p">)</span> <span class="o">|</span>
			    <span class="n">R600_DONE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0xe0</span><span class="p">)</span> <span class="o">|</span>
			    <span class="n">R600_ALU_UPDATE_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x8</span><span class="p">));</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">|=</span> <span class="n">R600_FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
	<span class="nl">default:</span>
		<span class="n">sq_ms_fifo_sizes</span> <span class="o">|=</span> <span class="n">R600_FETCH_FIFO_HIWATER</span><span class="p">(</span><span class="mh">0x4</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_MS_FIFO_SIZES</span><span class="p">,</span> <span class="n">sq_ms_fifo_sizes</span><span class="p">);</span>

	<span class="cm">/* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT</span>
<span class="cm">	 * should be adjusted as needed by the 2D/3D drivers.  This just sets default values</span>
<span class="cm">	 */</span>
	<span class="n">sq_config</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_SQ_CONFIG</span><span class="p">);</span>
	<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R600_PS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_VS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_GS_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span> <span class="o">|</span>
		       <span class="n">R600_ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="n">sq_config</span> <span class="o">|=</span> <span class="p">(</span><span class="n">R600_DX9_CONSTS</span> <span class="o">|</span>
		      <span class="n">R600_VC_ENABLE</span> <span class="o">|</span>
		      <span class="n">R600_EXPORT_SRC_C</span> <span class="o">|</span>
		      <span class="n">R600_PS_PRIO</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_VS_PRIO</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_GS_PRIO</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
		      <span class="n">R600_ES_PRIO</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV710</span><span class="p">)</span>
		<span class="cm">/* no vertex cache */</span>
		<span class="n">sq_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R600_VC_ENABLE</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_CONFIG</span><span class="p">,</span> <span class="n">sq_config</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_GPR_RESOURCE_MGMT_1</span><span class="p">,</span>  <span class="p">(</span><span class="n">R600_NUM_PS_GPRS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">24</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_NUM_VS_GPRS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">24</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_NUM_CLAUSE_TEMP_GPRS</span><span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">24</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span><span class="o">/</span><span class="mi">2</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_GPR_RESOURCE_MGMT_2</span><span class="p">,</span>  <span class="p">(</span><span class="n">R600_NUM_GS_GPRS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">7</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
						    <span class="n">R600_NUM_ES_GPRS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">7</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)));</span>

	<span class="n">sq_thread_resource_mgmt</span> <span class="o">=</span> <span class="p">(</span><span class="n">R600_NUM_PS_THREADS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">*</span> <span class="mi">4</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">R600_NUM_VS_THREADS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				   <span class="n">R600_NUM_ES_THREADS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_threads</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span><span class="p">)</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">R600_NUM_GS_THREADS</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sq_thread_resource_mgmt</span> <span class="o">|=</span> <span class="n">R600_NUM_GS_THREADS</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gs_threads</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_THREAD_RESOURCE_MGMT</span><span class="p">,</span> <span class="n">sq_thread_resource_mgmt</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_STACK_RESOURCE_MGMT_1</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_NUM_PS_STACK_ENTRIES</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
						     <span class="n">R600_NUM_VS_STACK_ENTRIES</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SQ_STACK_RESOURCE_MGMT_2</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_NUM_GS_STACK_ENTRIES</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)</span> <span class="o">|</span>
						     <span class="n">R600_NUM_ES_STACK_ENTRIES</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_stack_entries</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span><span class="p">)));</span>

	<span class="n">sq_dyn_gpr_size_simd_ab_0</span> <span class="o">=</span> <span class="p">(</span><span class="n">R700_SIMDA_RING0</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">R700_SIMDA_RING1</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">R700_SIMDB_RING0</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">)</span> <span class="o">|</span>
				     <span class="n">R700_SIMDB_RING1</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_gprs</span> <span class="o">*</span> <span class="mi">38</span><span class="p">)</span><span class="o">/</span><span class="mi">64</span><span class="p">));</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_0</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_1</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_2</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_3</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_4</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_5</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_6</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_SQ_DYN_GPR_SIZE_SIMD_AB_7</span><span class="p">,</span> <span class="n">sq_dyn_gpr_size_simd_ab_0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_PA_SC_FORCE_EOV_MAX_CNTS</span><span class="p">,</span> <span class="p">(</span><span class="n">R700_FORCE_EOV_MAX_CLK_CNT</span><span class="p">(</span><span class="mi">4095</span><span class="p">)</span> <span class="o">|</span>
						     <span class="n">R700_FORCE_EOV_MAX_REZ_CNT</span><span class="p">(</span><span class="mi">255</span><span class="p">)));</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">==</span> <span class="n">CHIP_RV710</span><span class="p">)</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_CACHE_INVALIDATION</span><span class="p">(</span><span class="n">R600_TC_ONLY</span><span class="p">)</span> <span class="o">|</span>
							   <span class="n">R700_AUTO_INVLD_EN</span><span class="p">(</span><span class="n">R700_ES_AND_GS_AUTO</span><span class="p">)));</span>
	<span class="k">else</span>
		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_CACHE_INVALIDATION</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_CACHE_INVALIDATION</span><span class="p">(</span><span class="n">R600_VC_AND_TC</span><span class="p">)</span> <span class="o">|</span>
							   <span class="n">R700_AUTO_INVLD_EN</span><span class="p">(</span><span class="n">R700_ES_AND_GS_AUTO</span><span class="p">)));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CHIP_RV770</span>:
	<span class="k">case</span> <span class="n">CHIP_RV730</span>:
	<span class="k">case</span> <span class="n">CHIP_RV740</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">384</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CHIP_RV710</span>:
		<span class="n">gs_prim_buffer_depth</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">num_gs_verts_per_thread</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_pipes</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">vgt_gs_per_es</span> <span class="o">=</span> <span class="n">gs_prim_buffer_depth</span> <span class="o">+</span> <span class="n">num_gs_verts_per_thread</span><span class="p">;</span>
	<span class="cm">/* Max value for this is 256 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vgt_gs_per_es</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span>
		<span class="n">vgt_gs_per_es</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_ES_PER_GS</span><span class="p">,</span> <span class="mi">128</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_GS_PER_ES</span><span class="p">,</span> <span class="n">vgt_gs_per_es</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_GS_PER_VS</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* more default values. 2D/3D driver should adjust as needed */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_GS_VERTEX_REUSE</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_LINE_STIPPLE_STATE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_VGT_STRMOUT_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SX_MISC</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_MODE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_PA_SC_EDGERULE</span><span class="p">,</span> <span class="mh">0xaaaaaaaa</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_AA_CONFIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_CLIPRECT_RULE</span><span class="p">,</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_LINE_STIPPLE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_INPUT_Z</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SPI_PS_IN_CONTROL_0</span><span class="p">,</span> <span class="n">R600_NUM_INTERP</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR7_FRAG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* clear render buffer base addresses */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR0_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR1_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR2_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR3_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR4_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR5_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR6_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CB_COLOR7_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R700_TCP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">hdp_host_path_cntl</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_HDP_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_HDP_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">hdp_host_path_cntl</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_SC_MULTI_CHIP_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_PA_CL_ENHANCE</span><span class="p">,</span> <span class="p">(</span><span class="n">R600_CLIP_VTX_REORDER_ENA</span> <span class="o">|</span>
					  <span class="n">R600_NUM_CLIP_SEQ</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_cp_init_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				       <span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_radeon_master_private</span> <span class="o">*</span><span class="n">master_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ring_start</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rptr_addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">))</span>
		<span class="n">r700_gfx_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">r600_gfx_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="n">R600_SOFT_RESET_CP</span><span class="p">);</span>
	<span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_GRBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>


	<span class="cm">/* Set ring buffer size */</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
		     <span class="n">R600_BUF_SWAP_32BIT</span> <span class="o">|</span>
		     <span class="n">R600_RB_NO_UPDATE</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
		     <span class="n">RADEON_RB_NO_UPDATE</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_SEM_WAIT_TIMER</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set the write pointer delay */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
		     <span class="n">R600_BUF_SWAP_32BIT</span> <span class="o">|</span>
		     <span class="n">R600_RB_NO_UPDATE</span> <span class="o">|</span>
		     <span class="n">R600_RB_RPTR_WR_ENA</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
		     <span class="n">R600_RB_NO_UPDATE</span> <span class="o">|</span>
		     <span class="n">R600_RB_RPTR_WR_ENA</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="cm">/* Initialize the ring buffer&#39;s read and write pointers */</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">SET_RING_HEAD</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rptr_addr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">offset</span>
			<span class="o">-</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>
		<span class="n">rptr_addr</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">offset</span>
			<span class="o">-</span> <span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="k">virtual</span><span class="p">)</span>
			<span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="n">rptr_addr</span> <span class="o">&amp;</span> <span class="mh">0xfffffffc</span><span class="p">));</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR_ADDR_HI</span><span class="p">,</span> <span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rptr_addr</span><span class="p">));</span>

<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
		     <span class="n">RADEON_BUF_SWAP_32BIT</span> <span class="o">|</span>
		     <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_CNTL</span><span class="p">,</span>
		     <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* XXX */</span>
		<span class="n">radeon_write_agp_base</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

		<span class="cm">/* XXX */</span>
		<span class="n">radeon_write_agp_location</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span>
			     <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">+</span>
				<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff0000</span><span class="p">)</span> <span class="o">|</span>
			      <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)));</span>

		<span class="n">ring_start</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">offset</span>
			      <span class="o">-</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span>
			      <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
		<span class="n">ring_start</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">offset</span>
			      <span class="o">-</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="k">virtual</span>
			      <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_BASE</span><span class="p">,</span> <span class="n">ring_start</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_CNTL</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_DEBUG</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>

	<span class="cm">/* Initialize the scratch register pointer.  This will cause</span>
<span class="cm">	 * the scratch register values to be written out to memory</span>
<span class="cm">	 * whenever they are updated.</span>
<span class="cm">	 *</span>
<span class="cm">	 * We simply put this behind the ring read pointer, this works</span>
<span class="cm">	 * with PCI GART as well as (whatever kind of) AGP GART</span>
<span class="cm">	 */</span>
	<span class="p">{</span>
		<span class="n">u64</span> <span class="n">scratch_addr</span><span class="p">;</span>

		<span class="n">scratch_addr</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR_ADDR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFC</span><span class="p">;</span>
		<span class="n">scratch_addr</span> <span class="o">|=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR_ADDR_HI</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">scratch_addr</span> <span class="o">+=</span> <span class="n">R600_SCRATCH_REG_OFFSET</span><span class="p">;</span>
		<span class="n">scratch_addr</span> <span class="o">&gt;&gt;=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">scratch_addr</span> <span class="o">&amp;=</span> <span class="mh">0xffffffff</span><span class="p">;</span>

		<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SCRATCH_ADDR</span><span class="p">,</span> <span class="p">(</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">scratch_addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_SCRATCH_UMSK</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">);</span>

	<span class="cm">/* Turn on bus mastering */</span>
	<span class="n">radeon_enable_bm</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">radeon_write_ring_rptr</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">R600_SCRATCHOFF</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_LAST_FRAME_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">radeon_write_ring_rptr</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">R600_SCRATCHOFF</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_LAST_DISPATCH_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">radeon_write_ring_rptr</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">R600_SCRATCHOFF</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_LAST_CLEAR_REG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* reset sarea copies of these */</span>
	<span class="n">master_priv</span> <span class="o">=</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">driver_priv</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_frame</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_dispatch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_clear</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r600_do_wait_for_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_do_cleanup_cp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Make sure interrupts are disabled here because the uninstall ioctl</span>
<span class="cm">	 * may not have been called from userspace and after dev_private</span>
<span class="cm">	 * is freed, it&#39;s too late.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq_enabled</span><span class="p">)</span>
		<span class="n">drm_irq_uninstall</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span><span class="p">)</span>
			<span class="n">r600_page_table_cleanup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">gart_table_location</span> <span class="o">==</span> <span class="n">DRM_ATI_GART_FB</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">mapping</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* only clear to the start of flags */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">offsetof</span><span class="p">(</span><span class="n">drm_radeon_private_t</span><span class="p">,</span> <span class="n">flags</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_do_init_cp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">drm_radeon_init_t</span> <span class="o">*</span><span class="n">init</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_radeon_master_private</span> <span class="o">*</span><span class="n">master_priv</span> <span class="o">=</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">driver_priv</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cs_mutex</span><span class="p">);</span>
	<span class="n">r600_cs_legacy_init</span><span class="p">();</span>
	<span class="cm">/* if we require new memory map but we don&#39;t have it fail */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_NEW_MEMMAP</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">new_memmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Cannot initialise DRM on this card</span><span class="se">\n</span><span class="s">This card requires a new X.org DDX for 3D</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">is_pci</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Forcing AGP card to PCI mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_IS_AGP</span><span class="p">;</span>
		<span class="cm">/* The writeback test succeeds, but when writeback is enabled,</span>
<span class="cm">		 * the ring buffer read ptr update fails after first 128 bytes.</span>
<span class="cm">		 */</span>
		<span class="n">radeon_no_wb</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RADEON_IS_AGP</span> <span class="o">|</span> <span class="n">RADEON_IS_PCI</span> <span class="o">|</span> <span class="n">RADEON_IS_PCIE</span><span class="p">))</span>
		 <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Restoring AGP flag</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_IS_AGP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span> <span class="o">&lt;</span> <span class="mi">1</span> <span class="o">||</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span> <span class="o">&gt;</span> <span class="n">RADEON_MAX_USEC_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;TIMEOUT problem!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable vblank on CRTC1 for older X servers</span>
<span class="cm">	 */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">vblank_crtc</span> <span class="o">=</span> <span class="n">DRM_RADEON_VBLANK_CRTC1</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">do_boxes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_mode</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">cp_mode</span><span class="p">;</span>

	<span class="cm">/* We don&#39;t support anything other than bus-mastering ring mode,</span>
<span class="cm">	 * but the ring can be in either AGP or PCI space for the ring</span>
<span class="cm">	 * read pointer.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cp_mode</span> <span class="o">!=</span> <span class="n">RADEON_CSQ_PRIBM_INDDIS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cp_mode</span> <span class="o">!=</span> <span class="n">RADEON_CSQ_PRIBM_INDBM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;BAD cp_mode (%x)!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">cp_mode</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">fb_bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">color_fmt</span> <span class="o">=</span> <span class="n">RADEON_COLOR_FORMAT_RGB565</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
	<span class="nl">default:</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">color_fmt</span> <span class="o">=</span> <span class="n">RADEON_COLOR_FORMAT_ARGB8888</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">front_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">front_pitch</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">back_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">back_pitch</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_rptr_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">buffers_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">buffers_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_textures_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">gart_textures_offset</span><span class="p">;</span>

	<span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea</span> <span class="o">=</span> <span class="n">drm_getsarea</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find sarea!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find cp ring region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_rptr_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find ring read pointer!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_token</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">buffers_offset</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">buffers_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find dma buffer region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">gart_textures_offset</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_textures</span> <span class="o">=</span>
		    <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">gart_textures_offset</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_textures</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find GART texture region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="cm">/* XXX */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find ioremap agp regions!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dev_priv-&gt;cp_ring-&gt;handle %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">);</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dev_priv-&gt;ring_rptr-&gt;handle %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">);</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dev-&gt;agp_buffer_map-&gt;handle %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span> <span class="o">=</span> <span class="p">(</span><span class="n">radeon_read_fb_location</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_size</span> <span class="o">=</span>
		<span class="p">(((</span><span class="n">radeon_read_fb_location</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff0000u</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="mh">0x1000000</span><span class="p">)</span>
		<span class="o">-</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch_offset</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_offset</span>
					  <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">));</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch_offset</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span>
				       <span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_offset</span>
					 <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">));</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_pitch_offset</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_pitch</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_offset</span>
					  <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">));</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">gart_size</span><span class="p">;</span>

	<span class="cm">/* New let&#39;s set the memory map ... */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">new_memmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Setting GART location based on new memory map</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* If using AGP, try to locate the AGP aperture at the same</span>
<span class="cm">		 * location in the card and on the bus, though we have to</span>
<span class="cm">		 * align it down.</span>
<span class="cm">		 */</span>
<span class="cp">#if __OS_HAS_AGP</span>
		<span class="cm">/* XXX */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">base</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
			<span class="cm">/* Check if valid */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">base</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span> <span class="o">&amp;&amp;</span>
			    <span class="n">base</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Can&#39;t use AGP base @0x%08lx, won&#39;t fit</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
				<span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
<span class="cp">#endif</span>
		<span class="cm">/* If not or if AGP is at 0 (Macs), try to put it elsewhere */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">base</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_size</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span> <span class="o">||</span>
			    <span class="p">((</span><span class="n">base</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfffffffful</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">base</span><span class="p">)</span>
				<span class="n">base</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span>
					<span class="o">-</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">=</span> <span class="n">base</span> <span class="o">&amp;</span> <span class="mh">0xffc00000u</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span> <span class="o">!=</span> <span class="n">base</span><span class="p">)</span>
			<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GART aligned down from 0x%08x to 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">base</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">);</span>
	<span class="p">}</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="cm">/* XXX */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">offset</span>
						 <span class="o">-</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span>
						 <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">);</span>
	<span class="k">else</span>
<span class="cp">#endif</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">offset</span>
						 <span class="o">-</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="k">virtual</span>
						 <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">);</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;fb 0x%08x size %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_size</span><span class="p">);</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dev_priv-&gt;gart_size %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_size</span><span class="p">);</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dev_priv-&gt;gart_vm_start 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_vm_start</span><span class="p">);</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dev_priv-&gt;gart_buffers_offset 0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_ring</span><span class="o">-&gt;</span><span class="n">handle</span>
			      <span class="o">+</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update</span> <span class="o">=</span> <span class="cm">/* init-&gt;rptr_update */</span> <span class="mi">4096</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">rptr_update_l2qw</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="cm">/* init-&gt;rptr_update */</span> <span class="mi">4096</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">fetch_size</span> <span class="o">=</span> <span class="cm">/* init-&gt;fetch_size */</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">fetch_size_l2ow</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="cm">/* init-&gt;fetch_size */</span> <span class="mi">32</span> <span class="o">/</span> <span class="mi">16</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">tail_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">high_mark</span> <span class="o">=</span> <span class="n">RADEON_RING_HIGH_MARK</span><span class="p">;</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* XXX turn off pcie gart */</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">table_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
		<span class="cm">/* if we have an offset set from userspace */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pcigart_offset_set</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Need gart offset from userspace</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Using gart offset 0x%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pcigart_offset</span><span class="p">);</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span> <span class="o">=</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pcigart_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">mapping</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pcigart_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_aper_offset</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">mapping</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">table_size</span><span class="p">;</span>

		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">mapping</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">mapping</span><span class="p">.</span><span class="n">handle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;ioremap failed.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span>
			<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">mapping</span><span class="p">.</span><span class="n">handle</span><span class="p">;</span>

		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Setting phys_pci_gart to %p %08lX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">addr</span><span class="p">,</span>
			  <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pcigart_offset</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r600_page_table_init</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to init GART table</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">))</span>
			<span class="n">r700_vm_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">r600_vm_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">||</span> <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">pfp_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="n">r600_cp_init_microcode</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">r600_do_cleanup_cp</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">))</span>
		<span class="n">r700_cp_load_microcode</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">r600_cp_load_microcode</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">r600_cp_init_ring_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_buf</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">r600_do_engine_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">r600_test_writeback</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_do_resume_cp</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV770</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">r700_vm_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">r700_cp_load_microcode</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r600_vm_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">r600_cp_load_microcode</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">r600_cp_init_ring_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>
	<span class="n">r600_do_engine_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Wait for the CP to go idle.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r600_do_cp_idle</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_EVENT_WRITE</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R600_CACHE_FLUSH_AND_INV_EVENT</span><span class="p">);</span>
	<span class="cm">/* wait for 3D idle clean */</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_SET_CONFIG_REG</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">R600_WAIT_UNTIL</span> <span class="o">-</span> <span class="n">R600_SET_CONFIG_REG_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">RADEON_WAIT_3D_IDLE</span> <span class="o">|</span> <span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>

	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">COMMIT_RING</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">r600_do_wait_for_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Start the Command Processor.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r600_do_cp_start</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cp_me</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_ME_INITIALIZE</span><span class="p">,</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mh">0x00000001</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">CHIP_RV770</span><span class="p">))</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="mh">0x00000003</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_max_hw_contexts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="n">R600_ME_INITIALIZE_DEVICE_ID</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">OUT_RING</span><span class="p">(</span><span class="mh">0x00000000</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">COMMIT_RING</span><span class="p">();</span>

	<span class="cm">/* set the mux and reset the halt bit */</span>
	<span class="n">cp_me</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_CNTL</span><span class="p">,</span> <span class="n">cp_me</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_running</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_do_cp_reset</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cur_read_ptr</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">cur_read_ptr</span> <span class="o">=</span> <span class="n">RADEON_READ</span><span class="p">(</span><span class="n">R600_CP_RB_RPTR</span><span class="p">);</span>
	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_RB_WPTR</span><span class="p">,</span> <span class="n">cur_read_ptr</span><span class="p">);</span>
	<span class="n">SET_RING_HEAD</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">cur_read_ptr</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">tail</span> <span class="o">=</span> <span class="n">cur_read_ptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_do_cp_stop</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">cp_me</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">cp_me</span> <span class="o">=</span> <span class="mh">0xff</span> <span class="o">|</span> <span class="n">R600_CP_ME_HALT</span><span class="p">;</span>

	<span class="n">RADEON_WRITE</span><span class="p">(</span><span class="n">R600_CP_ME_CNTL</span><span class="p">,</span> <span class="n">cp_me</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cp_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_cp_dispatch_indirect</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">start</span><span class="p">,</span> <span class="kt">int</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">!=</span> <span class="n">end</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">offset</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span>
					<span class="o">+</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">start</span><span class="p">);</span>
		<span class="kt">int</span> <span class="n">dwords</span> <span class="o">=</span> <span class="p">(</span><span class="n">end</span> <span class="o">-</span> <span class="n">start</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">);</span>

		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;dwords:%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dwords</span><span class="p">);</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;offset 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>


		<span class="cm">/* Indirect buffer data must be a multiple of 16 dwords.</span>
<span class="cm">		 * pad the data with a Type-2 CP packet.</span>
<span class="cm">		 */</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">dwords</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span>
			    <span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span>
			     <span class="o">+</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">start</span><span class="p">);</span>
			<span class="n">data</span><span class="p">[</span><span class="n">dwords</span><span class="o">++</span><span class="p">]</span> <span class="o">=</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Fire off the indirect buffer */</span>
		<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">CP_PACKET3</span><span class="p">(</span><span class="n">R600_IT_INDIRECT_BUFFER</span><span class="p">,</span> <span class="mi">2</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">((</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0xfffffffc</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">((</span><span class="n">upper_32_bits</span><span class="p">(</span><span class="n">offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>
		<span class="n">OUT_RING</span><span class="p">(</span><span class="n">dwords</span><span class="p">);</span>
		<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_cp_dispatch_swap</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_radeon_master_private</span> <span class="o">*</span><span class="n">master_priv</span> <span class="o">=</span> <span class="n">master</span><span class="o">-&gt;</span><span class="n">driver_priv</span><span class="p">;</span>
	<span class="n">drm_radeon_sarea_t</span> <span class="o">*</span><span class="n">sarea_priv</span> <span class="o">=</span> <span class="n">master_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nbox</span> <span class="o">=</span> <span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">nbox</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_clip_rect</span> <span class="o">*</span><span class="n">pbox</span> <span class="o">=</span> <span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">boxes</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpp</span><span class="p">,</span> <span class="n">src_pitch</span><span class="p">,</span> <span class="n">dst_pitch</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">src</span><span class="p">,</span> <span class="n">dst</span><span class="p">;</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">color_fmt</span> <span class="o">==</span> <span class="n">RADEON_COLOR_FORMAT_ARGB8888</span><span class="p">)</span>
		<span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">pfCurrentPage</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">src_pitch</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch</span><span class="p">;</span>
		<span class="n">dst_pitch</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch</span><span class="p">;</span>
		<span class="n">src</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">src_pitch</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch</span><span class="p">;</span>
		<span class="n">dst_pitch</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch</span><span class="p">;</span>
		<span class="n">src</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">;</span>
		<span class="n">dst</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_offset</span> <span class="o">+</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fb_location</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r600_prepare_blit_copy</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;unable to allocate vertex buffer for swap buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nbox</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">x</span> <span class="o">=</span> <span class="n">pbox</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">x1</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">y</span> <span class="o">=</span> <span class="n">pbox</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">y1</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">w</span> <span class="o">=</span> <span class="n">pbox</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">x2</span> <span class="o">-</span> <span class="n">x</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">h</span> <span class="o">=</span> <span class="n">pbox</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">y2</span> <span class="o">-</span> <span class="n">y</span><span class="p">;</span>

		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;%d,%d-%d,%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">h</span><span class="p">);</span>

		<span class="n">r600_blit_swap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			       <span class="n">src</span><span class="p">,</span> <span class="n">dst</span><span class="p">,</span>
			       <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">x</span><span class="p">,</span> <span class="n">y</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">h</span><span class="p">,</span>
			       <span class="n">src_pitch</span><span class="p">,</span> <span class="n">dst_pitch</span><span class="p">,</span> <span class="n">cpp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">r600_done_blit_copy</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Increment the frame counter.  The client-side 3D driver must</span>
<span class="cm">	 * throttle the framerate by waiting for this value before</span>
<span class="cm">	 * performing the swapbuffer ioctl.</span>
<span class="cm">	 */</span>
	<span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_frame</span><span class="o">++</span><span class="p">;</span>

	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">R600_FRAME_AGE</span><span class="p">(</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_frame</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_cp_dispatch_texture</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">,</span>
			     <span class="n">drm_radeon_texture_t</span> <span class="o">*</span><span class="n">tex</span><span class="p">,</span>
			     <span class="n">drm_radeon_tex_image_t</span> <span class="o">*</span><span class="n">image</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">buffer</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">__user</span> <span class="o">*</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">pass_size</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">src_offset</span><span class="p">,</span> <span class="n">dst_offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid destination offset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* this might fail for zero-sized uploads - are those illegal? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_check_offset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">+</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">height</span> <span class="o">*</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">pitch</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid final destination offset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">size</span> <span class="o">=</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">height</span> <span class="o">*</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dst_offset</span> <span class="o">=</span> <span class="n">tex</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r600_prepare_blit_copy</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;unable to allocate vertex buffer for swap buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">u8</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">image</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
		<span class="n">pass_size</span> <span class="o">=</span> <span class="n">size</span><span class="p">;</span>

		<span class="n">buf</span> <span class="o">=</span> <span class="n">radeon_freelist_get</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">buf</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;EAGAIN</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_TO_USER</span><span class="p">(</span><span class="n">tex</span><span class="o">-&gt;</span><span class="n">image</span><span class="p">,</span> <span class="n">image</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">image</span><span class="p">)))</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pass_size</span> <span class="o">&gt;</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">)</span>
			<span class="n">pass_size</span> <span class="o">=</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">;</span>

		<span class="cm">/* Dispatch the indirect buffer.</span>
<span class="cm">		 */</span>
		<span class="n">buffer</span> <span class="o">=</span>
		    <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">+</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_FROM_USER</span><span class="p">(</span><span class="n">buffer</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">pass_size</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;EFAULT on pad, %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pass_size</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">buf</span><span class="o">-&gt;</span><span class="n">file_priv</span> <span class="o">=</span> <span class="n">file_priv</span><span class="p">;</span>
		<span class="n">buf</span><span class="o">-&gt;</span><span class="n">used</span> <span class="o">=</span> <span class="n">pass_size</span><span class="p">;</span>
		<span class="n">src_offset</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_buffers_offset</span> <span class="o">+</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>

		<span class="n">r600_blit_copy</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">src_offset</span><span class="p">,</span> <span class="n">dst_offset</span><span class="p">,</span> <span class="n">pass_size</span><span class="p">);</span>

		<span class="n">radeon_cp_discard_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>

		<span class="cm">/* Update the input parameters for next time */</span>
		<span class="n">image</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">u8</span> <span class="n">__user</span> <span class="o">*</span><span class="p">)</span><span class="n">image</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">+</span> <span class="n">pass_size</span><span class="p">;</span>
		<span class="n">dst_offset</span> <span class="o">+=</span> <span class="n">pass_size</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">-=</span> <span class="n">pass_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">r600_done_blit_copy</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Legacy cs ioctl</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">radeon_cs_id_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_radeon_private</span> <span class="o">*</span><span class="n">radeon</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME: check if wrap affect last reported wrap &amp; sequence */</span>
	<span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_scnt</span> <span class="o">=</span> <span class="p">(</span><span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_scnt</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00FFFFFF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_scnt</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* increment wrap counter */</span>
		<span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_wcnt</span> <span class="o">+=</span> <span class="mh">0x01000000</span><span class="p">;</span>
		<span class="cm">/* valid sequence counter start at 1 */</span>
		<span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_scnt</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_scnt</span> <span class="o">|</span> <span class="n">radeon</span><span class="o">-&gt;</span><span class="n">cs_id_wcnt</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_cs_id_emit</span><span class="p">(</span><span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">RING_LOCALS</span><span class="p">;</span>

	<span class="o">*</span><span class="n">id</span> <span class="o">=</span> <span class="n">radeon_cs_id_get</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* SCRATCH 2 */</span>
	<span class="n">BEGIN_RING</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">R600_CLEAR_AGE</span><span class="p">(</span><span class="o">*</span><span class="n">id</span><span class="p">);</span>
	<span class="n">ADVANCE_RING</span><span class="p">();</span>
	<span class="n">COMMIT_RING</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r600_ib_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">fpriv</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">**</span><span class="n">buffer</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>

	<span class="o">*</span><span class="n">buffer</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">buf</span> <span class="o">=</span> <span class="n">radeon_freelist_get</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">buf</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">buf</span><span class="o">-&gt;</span><span class="n">file_priv</span> <span class="o">=</span> <span class="n">fpriv</span><span class="p">;</span>
	<span class="o">*</span><span class="n">buffer</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r600_ib_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">fpriv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">l</span><span class="p">,</span> <span class="kt">int</span> <span class="n">r</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_radeon_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">buf</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r</span><span class="p">)</span>
			<span class="n">r600_cp_dispatch_indirect</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">l</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">radeon_cp_discard_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fpriv</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">,</span> <span class="n">buf</span><span class="p">);</span>
		<span class="n">COMMIT_RING</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r600_cs_legacy_ioctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">fpriv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_radeon_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_radeon_cs</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">family</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">l</span><span class="p">,</span> <span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">ib</span><span class="p">,</span> <span class="n">cs_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;called with no initialization</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">family</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_FAMILY_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_R600</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;cs ioctl valid only for R6XX &amp; R7XX in legacy mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cs_mutex</span><span class="p">);</span>
	<span class="cm">/* get ib */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_ib_get</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">fpriv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">buf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;ib_get failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ib</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">+</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
	<span class="cm">/* now parse command stream */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r600_cs_legacy</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span>  <span class="n">fpriv</span><span class="p">,</span> <span class="n">family</span><span class="p">,</span> <span class="n">ib</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">l</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">r600_ib_free</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">fpriv</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="cm">/* emit cs id sequence */</span>
	<span class="n">r600_cs_id_emit</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cs_id</span><span class="p">);</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">cs_id</span> <span class="o">=</span> <span class="n">cs_id</span><span class="p">;</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cs_mutex</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r600_cs_legacy_get_tiling_conf</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">npipes</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">nbanks</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">group_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_radeon_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="o">*</span><span class="n">npipes</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_npipes</span><span class="p">;</span>
	<span class="o">*</span><span class="n">nbanks</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_nbanks</span><span class="p">;</span>
	<span class="o">*</span><span class="n">group_size</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">r600_group_size</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
