// Seed: 4195033891
module module_0 (
    output wand id_0
);
  logic [7:0] id_3;
  assign id_2 = 1;
  assign id_0 = -1'b0;
  parameter id_4 = id_4;
  assign id_3 = id_3;
  assign id_2 = id_3[1];
endmodule : SymbolIdentifier
module module_1 (
    input  wire id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  if (id_4) wor id_5, id_6 = -1'b0;
  else wire id_7;
  parameter id_8 = 1;
  module_0 modCall_1 (id_1);
  assign id_6 = -1'h0;
  id_9(
      id_9, -1, 1
  );
endmodule
