#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 18:30:01 2025
# Process ID: 11208
# Current directory: C:/Users/parkj/Desktop/Verilog_Class2/250402
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21020 C:\Users\parkj\Desktop\Verilog_Class2\250402\project_1.xpr
# Log file: C:/Users/parkj/Desktop/Verilog_Class2/250402/vivado.log
# Journal file: C:/Users/parkj/Desktop/Verilog_Class2/250402\vivado.jou
#-----------------------------------------------------------
start_gopeopen_project C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/migtell/Vivado/2020.2/data/ipupdupdate_compile_order -fileset sourcesupdate_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1548.926 ; gain = 235.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:166]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:166]
WARNING: [Synth 8-689] width (1) of port connection 'current_state' does not match port width (3) of module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:129]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:129]
INupdate_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1587.469 ; gain = 39.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:49]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:49]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:175]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:175]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:330]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:330]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_controller' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:279]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_controller' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:279]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:196]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:196]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:83]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:159]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:159]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:118]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:118]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:83]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (19#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1634.852 ; gain = 87.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1634.852 ; gain = 87.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1634.852 ; gain = 87.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1634.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.477 ; gain = 274.891
41 Infos, 15 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.477 ; gain = 274.891
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 20:32:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 20:32:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1855.684 ; gain = 14.660
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 20:38:19 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 20:38:19 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3512.121 ; gain = 78.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:5]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:290]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:290]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:174]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:174]
INFO: [Synth 8-6157] synthesizing module 'simple_command_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:265]
INFO: [Synth 8-6155] done synthesizing module 'simple_command_decoder' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:253]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:201]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:201]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:88]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:164]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:123]
INFO: [Synth 8-6155] done synthesizing module 'counter' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:123]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:194]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:194]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:88]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3555.059 ; gain = 121.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3573.945 ; gain = 139.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3573.945 ; gain = 139.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3585.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3601.078 ; gain = 167.129
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 20:44:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 20:44:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3621.742 ; gain = 14.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:49]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:49]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:174]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:174]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:290]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:290]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'simple_command_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:265]
INFO: [Synth 8-6155] done synthesizing module 'simple_command_decoder' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:253]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:197]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:197]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:84]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:160]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:160]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:119]
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:119]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:190]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:190]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:84]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (19#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3621.742 ; gain = 14.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3644.000 ; gain = 36.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3644.000 ; gain = 36.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3660.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3660.836 ; gain = 53.250
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 20:49:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 20:49:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3660.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:79]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:79]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:204]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:204]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:283]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:283]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:57]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:152]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:152]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:111]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:111]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:182]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:182]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3660.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3660.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3660.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3668.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3668.043 ; gain = 7.207
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 20:53:12 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 20:53:12 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.930 ; gain = 19.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:95]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:95]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:220]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:220]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:299]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:299]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:152]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:152]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:111]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:111]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:182]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:182]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3722.984 ; gain = 19.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3743.711 ; gain = 40.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3743.711 ; gain = 40.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3760.738 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3760.738 ; gain = 57.594
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 20:59:51 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 20:59:51 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 21:06:33 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 21:06:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 21:12:06 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 21:12:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3760.738 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:189]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:152]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:152]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:111]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:111]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:182]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:182]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.738 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3760.738 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3768.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3768.559 ; gain = 7.820
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3768.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:186]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:186]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:73]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:108]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:108]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:179]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:179]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:73]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3768.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3768.559 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3768.559 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3778.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3778.457 ; gain = 9.898
set_property top uart [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3827.121 ; gain = 2.547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3827.121 ; gain = 2.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3827.121 ; gain = 2.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3827.121 ; gain = 2.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3844.508 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/verilog/Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [C:/verilog/Basys-3-Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [C:/verilog/Basys-3-Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [C:/verilog/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [C:/verilog/Basys-3-Master.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [C:/verilog/Basys-3-Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [C:/verilog/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [C:/verilog/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [C:/verilog/Basys-3-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [C:/verilog/Basys-3-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [C:/verilog/Basys-3-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [C:/verilog/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [C:/verilog/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [C:/verilog/Basys-3-Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [C:/verilog/Basys-3-Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [C:/verilog/Basys-3-Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [C:/verilog/Basys-3-Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [C:/verilog/Basys-3-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [C:/verilog/Basys-3-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [C:/verilog/Basys-3-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [C:/verilog/Basys-3-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [C:/verilog/Basys-3-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [C:/verilog/Basys-3-Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [C:/verilog/Basys-3-Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [C:/verilog/Basys-3-Master.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3844.508 ; gain = 19.934
set_property IOSTANDARD LVCMOS33 [get_ports [list tx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]'
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[6]}]]'
set_property IOSTANDARD c [get_ports [list {rx_data_out[5]}]]
ERROR: [Common 17-69] Command failed: Invalid I/O Standard 'c'. Default I/O Standard is used instead
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rx_data_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sw[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[7]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {tx_data_in[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rx_done]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list btn_start]]
place_ports btn_start A14
place_ports btn_start B15
place_ports rst G2
place_ports rx_done C15
place_ports tx_done G18
place_ports {rx_data_out[6]} E18
place_ports {rx_data_out[7]} J18
place_ports {rx_data_out[5]} K2
set_property package_pin "" [get_ports [list  {rx_data_out[4]}]]
place_ports {rx_data_out[4]} M19
place_ports {rx_data_out[3]} M3
place_ports {rx_data_out[1]} M1
place_ports {rx_data_out[2]} L18
place_ports {rx_data_out[0]} L3
place_ports {sw[2]} L1
place_ports {sw[1]} K18
place_ports {sw[0]} K17
place_ports {tx_data_in[6]} J19
place_ports {tx_data_in[5]} J17
place_ports {tx_data_in[7]} J2
place_ports {tx_data_in[4]} K3
set_property package_pin "" [get_ports [list  {tx_data_in[3]}]]
place_ports {tx_data_in[4]} J1
place_ports {tx_data_in[3]} J3
place_ports {tx_data_in[2]} H19
place_ports {tx_data_in[1]} G19
place_ports {tx_data_in[0]} D19
set_property target_constrs_file C:/verilog/Basys-3-Master.xdc [current_fileset -constrset]
save_constraints -force
set_property top top_counter_up_down [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3844.508 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:186]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:186]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:73]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:108]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:108]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:179]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:179]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:73]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3844.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3844.508 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3844.508 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3857.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/verilog/Basys-3-Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[7]'. [C:/verilog/Basys-3-Master.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[5]'. [C:/verilog/Basys-3-Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[6]'. [C:/verilog/Basys-3-Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[4]'. [C:/verilog/Basys-3-Master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[3]'. [C:/verilog/Basys-3-Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[2]'. [C:/verilog/Basys-3-Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[1]'. [C:/verilog/Basys-3-Master.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[0]'. [C:/verilog/Basys-3-Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/verilog/Basys-3-Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/verilog/Basys-3-Master.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/verilog/Basys-3-Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[7]'. [C:/verilog/Basys-3-Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[5]'. [C:/verilog/Basys-3-Master.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[4]'. [C:/verilog/Basys-3-Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[3]'. [C:/verilog/Basys-3-Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[2]'. [C:/verilog/Basys-3-Master.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[1]'. [C:/verilog/Basys-3-Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[0]'. [C:/verilog/Basys-3-Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[6]'. [C:/verilog/Basys-3-Master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_done'. [C:/verilog/Basys-3-Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/verilog/Basys-3-Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [C:/verilog/Basys-3-Master.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [C:/verilog/Basys-3-Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/verilog/Basys-3-Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_done'. [C:/verilog/Basys-3-Master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/verilog/Basys-3-Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[6]'. [C:/verilog/Basys-3-Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[7]'. [C:/verilog/Basys-3-Master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[5]'. [C:/verilog/Basys-3-Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[4]'. [C:/verilog/Basys-3-Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[3]'. [C:/verilog/Basys-3-Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[1]'. [C:/verilog/Basys-3-Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[2]'. [C:/verilog/Basys-3-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[0]'. [C:/verilog/Basys-3-Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/verilog/Basys-3-Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/verilog/Basys-3-Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/verilog/Basys-3-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[6]'. [C:/verilog/Basys-3-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[5]'. [C:/verilog/Basys-3-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[7]'. [C:/verilog/Basys-3-Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[4]'. [C:/verilog/Basys-3-Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[3]'. [C:/verilog/Basys-3-Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[2]'. [C:/verilog/Basys-3-Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[1]'. [C:/verilog/Basys-3-Master.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[0]'. [C:/verilog/Basys-3-Master.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3857.562 ; gain = 13.055
set_property top uart [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 21:29:37 2025] Launched synth_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/synth_1/runme.log
[Wed Apr  2 21:29:37 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3914.203 ; gain = 14.980
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3914.203 ; gain = 14.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3914.203 ; gain = 14.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3914.203 ; gain = 14.980
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3934.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/verilog/Basys-3-Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [C:/verilog/Basys-3-Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [C:/verilog/Basys-3-Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [C:/verilog/Basys-3-Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [C:/verilog/Basys-3-Master.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [C:/verilog/Basys-3-Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [C:/verilog/Basys-3-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [C:/verilog/Basys-3-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [C:/verilog/Basys-3-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [C:/verilog/Basys-3-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [C:/verilog/Basys-3-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [C:/verilog/Basys-3-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [C:/verilog/Basys-3-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[0]'. [C:/verilog/Basys-3-Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[1]'. [C:/verilog/Basys-3-Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[2]'. [C:/verilog/Basys-3-Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndCom[3]'. [C:/verilog/Basys-3-Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[0]'. [C:/verilog/Basys-3-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[1]'. [C:/verilog/Basys-3-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[2]'. [C:/verilog/Basys-3-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[3]'. [C:/verilog/Basys-3-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[4]'. [C:/verilog/Basys-3-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[5]'. [C:/verilog/Basys-3-Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[6]'. [C:/verilog/Basys-3-Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndFont[7]'. [C:/verilog/Basys-3-Master.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3934.672 ; gain = 35.449
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Wed Apr  2 21:31:57 2025] Launched impl_1...
Run output will be captured here: C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.runs/impl_1/runme.log
set_property top top_counter_up_down [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3934.672 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:106]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:230]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_RATE_19200 bound to: 19200 - type: integer 
	Parameter BAUD_COUNT bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (3#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:319]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:73]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/uart.v:3]
INFO: [Synth 8-6157] synthesizing module 'cu' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:186]
	Parameter STATE_0 bound to: 3'b000 
	Parameter STATE_1 bound to: 3'b001 
	Parameter STATE_2 bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'cu' (5#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:186]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:73]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (6#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:149]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:108]
INFO: [Synth 8-6155] done synthesizing module 'counter' (7#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:108]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:179]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (8#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:179]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (9#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:73]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (10#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (11#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (12#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (13#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (14#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (15#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (16#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (17#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (18#1) [C:/Users/parkj/Desktop/Verilog_Class2/250402/project_1.srcs/sources_1/new/counter_up_doown.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3934.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3934.672 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3934.672 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3942.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'mode'. [C:/verilog/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[0]'. [C:/verilog/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[1]'. [C:/verilog/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[2]'. [C:/verilog/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[3]'. [C:/verilog/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[4]'. [C:/verilog/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[5]'. [C:/verilog/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[6]'. [C:/verilog/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndfont[7]'. [C:/verilog/Basys-3-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[0]'. [C:/verilog/Basys-3-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[1]'. [C:/verilog/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[2]'. [C:/verilog/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fndcom[3]'. [C:/verilog/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Rx'. [C:/verilog/Basys-3-Master.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Tx'. [C:/verilog/Basys-3-Master.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/verilog/Basys-3-Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[7]'. [C:/verilog/Basys-3-Master.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[5]'. [C:/verilog/Basys-3-Master.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[6]'. [C:/verilog/Basys-3-Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[4]'. [C:/verilog/Basys-3-Master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[3]'. [C:/verilog/Basys-3-Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[2]'. [C:/verilog/Basys-3-Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[1]'. [C:/verilog/Basys-3-Master.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[0]'. [C:/verilog/Basys-3-Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/verilog/Basys-3-Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/verilog/Basys-3-Master.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/verilog/Basys-3-Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[7]'. [C:/verilog/Basys-3-Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[5]'. [C:/verilog/Basys-3-Master.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[4]'. [C:/verilog/Basys-3-Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[3]'. [C:/verilog/Basys-3-Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[2]'. [C:/verilog/Basys-3-Master.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[1]'. [C:/verilog/Basys-3-Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[0]'. [C:/verilog/Basys-3-Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[6]'. [C:/verilog/Basys-3-Master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_done'. [C:/verilog/Basys-3-Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/verilog/Basys-3-Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [C:/verilog/Basys-3-Master.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_start'. [C:/verilog/Basys-3-Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [C:/verilog/Basys-3-Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_done'. [C:/verilog/Basys-3-Master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/verilog/Basys-3-Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[6]'. [C:/verilog/Basys-3-Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[7]'. [C:/verilog/Basys-3-Master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[5]'. [C:/verilog/Basys-3-Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[4]'. [C:/verilog/Basys-3-Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[3]'. [C:/verilog/Basys-3-Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[1]'. [C:/verilog/Basys-3-Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[2]'. [C:/verilog/Basys-3-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_data_out[0]'. [C:/verilog/Basys-3-Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/verilog/Basys-3-Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/verilog/Basys-3-Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/verilog/Basys-3-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[6]'. [C:/verilog/Basys-3-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[5]'. [C:/verilog/Basys-3-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[7]'. [C:/verilog/Basys-3-Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[4]'. [C:/verilog/Basys-3-Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[3]'. [C:/verilog/Basys-3-Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[2]'. [C:/verilog/Basys-3-Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[1]'. [C:/verilog/Basys-3-Master.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_data_in[0]'. [C:/verilog/Basys-3-Master.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/verilog/Basys-3-Master.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/verilog/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4326.145 ; gain = 391.473
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  2 22:29:57 2025...
