-------------------------------------------------------------------------------
-- Title      :  PCB Adater for the Terasic De1 SOC Board
-------------------------------------------------------------------------------
-- University : FH-Hagenberg/HSSE, Hagenberg/Austria
--              Copyright (c) 2000
-------------------------------------------------------------------------------
-- Authors are:
-- offenberger: Simon Offenberger
-------------------------------------------------------------------------------

architecture Struct of CounterOnPCBDe1Soc is
signal KeyPosLogic : std_ulogic_vector(KEY'range);   
begin 

-- Instantiate Entity ShiftRegister
EntityCounter : entity work.Counter(RTL)
generic map (
    gCountBitWidth : 26
)
port map (
    iClk          => CLOCK_50,         
    inResetAsync  => KeyPosLogic(0), 
    oState(gCountBitWidth donwto gCountBitWidth-9)        => LEDR
);

-- Convert Negative Logic from the board to pos logic
KeyPosLogic <= not KEY;

end Struct; 
