<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_ddrctl_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__ddrctl__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_ddrctl_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__ddrctl__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DDRCTL_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DDRCTL_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa1476c30f4dd95b7de918e570ef0fe24">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#aa1476c30f4dd95b7de918e570ef0fe24">MSTR</a>;                        <span class="comment">/* 0x0: Description: Master Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ae126962eafe852e814b54d92d08a12cf">   14</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ae126962eafe852e814b54d92d08a12cf">STAT</a>;                        <span class="comment">/* 0x4: Description: Operating Mode Status Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a1a1768a5396a215ab12091567274285c">   15</a></span>    __R  uint8_t  RESERVED0[8];                <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a807be63f034a5ac2c0134700f89d5fdd">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a807be63f034a5ac2c0134700f89d5fdd">MRCTRL0</a>;                     <span class="comment">/* 0x10: Description: Mode Register Read/Write Control Register 0 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a48e5fe6ccfa11f480c7cb12b122158c9">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a48e5fe6ccfa11f480c7cb12b122158c9">MRCTRL1</a>;                     <span class="comment">/* 0x14: Description: Mode Register Read/Write Control Register 1 */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a1f0f91715d63dffc249a71a7cc39f0fa">   18</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a1f0f91715d63dffc249a71a7cc39f0fa">MRSTAT</a>;                      <span class="comment">/* 0x18: Description: Mode Register Read/Write Status Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a5af51ce1acd7c7cd2dc441803f0242bb">   19</a></span>    __R  uint8_t  RESERVED1[20];               <span class="comment">/* 0x1C - 0x2F: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ab32df7587bf20dfb6b4b2c657144b685">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ab32df7587bf20dfb6b4b2c657144b685">PWRCTL</a>;                      <span class="comment">/* 0x30: Description: Low Power Control Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a436a0a3a42e3c2edcf658255b0367e50">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a436a0a3a42e3c2edcf658255b0367e50">PWRTMG</a>;                      <span class="comment">/* 0x34: Description: Low Power Timing Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ac4044ebe93696031d57974ef95f54353">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ac4044ebe93696031d57974ef95f54353">HWLPCTL</a>;                     <span class="comment">/* 0x38: Description: Hardware Low Power Control Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a436dfb9089a16e38074c583094309035">   23</a></span>    __R  uint8_t  RESERVED2[20];               <span class="comment">/* 0x3C - 0x4F: Reserved */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a6e1020775f2073a635272cf4c0084e0c">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a6e1020775f2073a635272cf4c0084e0c">RFSHCTL0</a>;                    <span class="comment">/* 0x50: Description: Refresh Control Register 0 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a67f4f722d2f21e96c9a36be622cf289a">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a67f4f722d2f21e96c9a36be622cf289a">RFSHCTL1</a>;                    <span class="comment">/* 0x54: Description: Refresh Control Register 1 */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a2b80bab69cbdf7b035aafe6eb881ebf4">   26</a></span>    __R  uint8_t  RESERVED3[8];                <span class="comment">/* 0x58 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a37014a45b970ee907c71836570f1dc00">   27</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a37014a45b970ee907c71836570f1dc00">RFSHCTL3</a>;                    <span class="comment">/* 0x60: Description: Refresh Control Register 0 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a391b7fc884dda1b3bfca4fadfcddb62d">   28</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a391b7fc884dda1b3bfca4fadfcddb62d">RFSHTMG</a>;                     <span class="comment">/* 0x64: Description: Refresh Timing Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aee0f374396888353a900efc70406ae47">   29</a></span>    __R  uint8_t  RESERVED4[60];               <span class="comment">/* 0x68 - 0xA3: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ac42b9bef6bc89dad8d74d31fd9a94496">   30</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ac42b9bef6bc89dad8d74d31fd9a94496">ECCUADDR0</a>;                   <span class="comment">/* 0xA4: Description: ECC Uncorrected Error Address Register 0 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#afd5fe2555109b7c59b9591ecae561046">   31</a></span>    __R  uint8_t  RESERVED5[24];               <span class="comment">/* 0xA8 - 0xBF: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a09697d8665ac574ce82056bc37c55424">   32</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a09697d8665ac574ce82056bc37c55424">CRCPARCTL0</a>;                  <span class="comment">/* 0xC0: Description: CRC Parity Control Register0 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ab906a46cfe1b298eca214945882d4e77">   33</a></span>    __R  uint8_t  RESERVED6[8];                <span class="comment">/* 0xC4 - 0xCB: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a3f18d0d385a4d55fbf3cb6127e9e7bf0">   34</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a3f18d0d385a4d55fbf3cb6127e9e7bf0">CRCPARSTAT</a>;                  <span class="comment">/* 0xCC: Description: CRC Parity Status Register */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ad535f3d5ff439242f7493803163cd17a">   35</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ad535f3d5ff439242f7493803163cd17a">INIT0</a>;                       <span class="comment">/* 0xD0: Description: SDRAM Initialization Register 0 */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ac51bb51c10d863f0f50e7174484eb860">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ac51bb51c10d863f0f50e7174484eb860">INIT1</a>;                       <span class="comment">/* 0xD4: Description: SDRAM Initialization Register 1 */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a7cbcbfeeb1b349704ef1eb2329d66991">   37</a></span>    __R  uint8_t  RESERVED7[4];                <span class="comment">/* 0xD8 - 0xDB: Reserved */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a70ee9165ffe46bb6eb9297319b0f6d3e">   38</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a70ee9165ffe46bb6eb9297319b0f6d3e">INIT3</a>;                       <span class="comment">/* 0xDC: Description: SDRAM Initialization Register 3 */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ae02b77ceb14b7d51ffa574668d9a5bd0">   39</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ae02b77ceb14b7d51ffa574668d9a5bd0">INIT4</a>;                       <span class="comment">/* 0xE0: Description: SDRAM Initialization Register 4 */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#afd7b839d1d91b979a1722115b10ac4a5">   40</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#afd7b839d1d91b979a1722115b10ac4a5">INIT5</a>;                       <span class="comment">/* 0xE4: Description: SDRAM Initialization Register 5 */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a862d88f803d14d6a3f2ec0f8e94262fa">   41</a></span>    __R  uint8_t  RESERVED8[8];                <span class="comment">/* 0xE8 - 0xEF: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a30c25b877a0bda893720dd03e4932ed8">   42</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a30c25b877a0bda893720dd03e4932ed8">DIMMCTL</a>;                     <span class="comment">/* 0xF0: Description: DIMM Control Register */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ae96b2557cf6b45c517182d758c95969d">   43</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ae96b2557cf6b45c517182d758c95969d">RANKCTL</a>;                     <span class="comment">/* 0xF4: Description: Rank Control Register */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa5a1d9803e6e923a2cab2c7a95e7db86">   44</a></span>    __R  uint8_t  RESERVED9[8];                <span class="comment">/* 0xF8 - 0xFF: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#abe589e52dab06180f53b8686e05ef068">   45</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#abe589e52dab06180f53b8686e05ef068">DRAMTMG0</a>;                    <span class="comment">/* 0x100: Description: SDRAM Timing Register 0 */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a8b4b196a30e54258e5e1f3d8446d3638">   46</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a8b4b196a30e54258e5e1f3d8446d3638">DRAMTMG1</a>;                    <span class="comment">/* 0x104: Description: SDRAM Timing Register 1 */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a3a05344c8f72e19140ba42af2c5fbfb4">   47</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a3a05344c8f72e19140ba42af2c5fbfb4">DRAMTMG2</a>;                    <span class="comment">/* 0x108: Description: SDRAM Timing Register 2 */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a9eaeab335aee1e8603f3cef9fa519314">   48</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a9eaeab335aee1e8603f3cef9fa519314">DRAMTMG3</a>;                    <span class="comment">/* 0x10C: Description: SDRAM Timing Register 3 */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a0436ee954ed8bb9a3bdc481984f63efe">   49</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a0436ee954ed8bb9a3bdc481984f63efe">DRAMTMG4</a>;                    <span class="comment">/* 0x110: Description: SDRAM Timing Register 4 */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a8d5e79a312c2c8208e89063a1c161466">   50</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a8d5e79a312c2c8208e89063a1c161466">DRAMTMG5</a>;                    <span class="comment">/* 0x114: Description: SDRAM Timing Register 5 */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#af39ce1a68437e46ae1b1b6b8a3d408a9">   51</a></span>    __R  uint8_t  RESERVED10[8];               <span class="comment">/* 0x118 - 0x11F: Reserved */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa1daef9f53271f44f74d89d5d0c39994">   52</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#aa1daef9f53271f44f74d89d5d0c39994">DRAMTMG8</a>;                    <span class="comment">/* 0x120: Description: SDRAM Timing Register 8 */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a6f1ce7e3e1847da9e624efebe2353fe7">   53</a></span>    __R  uint8_t  RESERVED11[92];              <span class="comment">/* 0x124 - 0x17F: Reserved */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a436f001a095c1ce2fcbb1700faa3411f">   54</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a436f001a095c1ce2fcbb1700faa3411f">ZQCTL0</a>;                      <span class="comment">/* 0x180: Description: ZQ Control Register 0 */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a85ffc5bac2e400b149c59f3bf37c95e4">   55</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a85ffc5bac2e400b149c59f3bf37c95e4">ZQCTL1</a>;                      <span class="comment">/* 0x184: Description: ZQ Control Register 1 */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a42621eb592cbea33d0a7a7ae39d6271b">   56</a></span>    __R  uint8_t  RESERVED12[4];               <span class="comment">/* 0x188 - 0x18B: Reserved */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a3e232d4d2b3ee995a527d22df102a2c6">   57</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a3e232d4d2b3ee995a527d22df102a2c6">ZQSTAT</a>;                      <span class="comment">/* 0x18C: Description: ZQ Status Register */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#acfc5847a2732a638fbeda594efd3c651">   58</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#acfc5847a2732a638fbeda594efd3c651">DFITMG0</a>;                     <span class="comment">/* 0x190: Description: DFI Timing Register 0 */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ace3e06997abd81d58cb5e9cd49465c0d">   59</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ace3e06997abd81d58cb5e9cd49465c0d">DFITMG1</a>;                     <span class="comment">/* 0x194: Description: DFI Timing Register 1 */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a58edc10f3d696dce470801feea2fdb5a">   60</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a58edc10f3d696dce470801feea2fdb5a">DFILPCFG0</a>;                   <span class="comment">/* 0x198: Description: DFI Low Power Configuration Register 0 */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ae7ffdae12246efdd9914c92126e78994">   61</a></span>    __R  uint8_t  RESERVED13[4];               <span class="comment">/* 0x19C - 0x19F: Reserved */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a48c4bd99dd20a3b3d93bd4f85c856873">   62</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a48c4bd99dd20a3b3d93bd4f85c856873">DFIUPD0</a>;                     <span class="comment">/* 0x1A0: Description: DFI Update Register 0 */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a3a9798d568a9f90dba84902afdac3fdd">   63</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a3a9798d568a9f90dba84902afdac3fdd">DFIUPD1</a>;                     <span class="comment">/* 0x1A4: Description: DFI Update Register 1 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#abb1baf78046e210926628aabf7301122">   64</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#abb1baf78046e210926628aabf7301122">DFIUPD2</a>;                     <span class="comment">/* 0x1A8: Description: DFI Update Register 2 */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a9b6f9045b99382ca7d71936325991c75">   65</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a9b6f9045b99382ca7d71936325991c75">DFIUPD3</a>;                     <span class="comment">/* 0x1AC: Description: DFI Update Register 3 */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a28c3d6875d54b8c156d889d982857615">   66</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a28c3d6875d54b8c156d889d982857615">DFIMISC</a>;                     <span class="comment">/* 0x1B0: Description: DFI Miscellaneous Control Register */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a7e918252aafc456c8a4da7c1c99f2714">   67</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a7e918252aafc456c8a4da7c1c99f2714">DFITMG2</a>;                     <span class="comment">/* 0x1B4: Description: DFI Timing Register 2 */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a0e6416d9cb395ce08e249bbcc2d423b5">   68</a></span>    __R  uint8_t  RESERVED14[72];              <span class="comment">/* 0x1B8 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa20dcb972e8d389dc6cb2ff3b4acf4b5">   69</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#aa20dcb972e8d389dc6cb2ff3b4acf4b5">ADDRMAP0</a>;                    <span class="comment">/* 0x200: Description: Address Map Register 0 */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a2f11b278992837fbe93935f3bd73ef9a">   70</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a2f11b278992837fbe93935f3bd73ef9a">ADDRMAP1</a>;                    <span class="comment">/* 0x204: Description: Address Map Register 1 */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a347e41d33e535b5b28d80df8162be304">   71</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a347e41d33e535b5b28d80df8162be304">ADDRMAP2</a>;                    <span class="comment">/* 0x208: Description: Address Map Register 2 */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a95b7a4df41be0542ff465ef7a26c0003">   72</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a95b7a4df41be0542ff465ef7a26c0003">ADDRMAP3</a>;                    <span class="comment">/* 0x20C: Description: Address Map Register 3 */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a44324d1b2803144c157bd9c4c9d19cb6">   73</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a44324d1b2803144c157bd9c4c9d19cb6">ADDRMAP4</a>;                    <span class="comment">/* 0x210: Description: Address Map Register 4 */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ae39b8a93b2cdbca78ea6fe9b4d5929e5">   74</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ae39b8a93b2cdbca78ea6fe9b4d5929e5">ADDRMAP5</a>;                    <span class="comment">/* 0x214: Description: Address Map Register 5 */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a4d0898200769d33af009e104b4003481">   75</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a4d0898200769d33af009e104b4003481">ADDRMAP6</a>;                    <span class="comment">/* 0x218: Description: Address Map Register 6 */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ab88344917108e9ea8831a37024fabcb9">   76</a></span>    __R  uint8_t  RESERVED15[36];              <span class="comment">/* 0x21C - 0x23F: Reserved */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa6858d7aa8dbaff6ca4b4f2972894e69">   77</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#aa6858d7aa8dbaff6ca4b4f2972894e69">ODTCFG</a>;                      <span class="comment">/* 0x240: Description: ODT Configuration Register */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#afb85ee93ae638e6ac1cc0b0d090465b2">   78</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#afb85ee93ae638e6ac1cc0b0d090465b2">ODTMAP</a>;                      <span class="comment">/* 0x244: Description: ODT/Rank Map Register */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a3bf8ecc4cbb478ae110461db9ae58ebd">   79</a></span>    __R  uint8_t  RESERVED16[8];               <span class="comment">/* 0x248 - 0x24F: Reserved */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ad873a4937be63cdd6c90511ea3dc912d">   80</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ad873a4937be63cdd6c90511ea3dc912d">SCHED</a>;                       <span class="comment">/* 0x250: Description: Scheduler Control Register */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a8dc885fcf6686137b7564b0facac497e">   81</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a8dc885fcf6686137b7564b0facac497e">SCHED1</a>;                      <span class="comment">/* 0x254: Description: Scheduler Control Register 1 */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#acc518e1436c597a63fe759c67c382194">   82</a></span>    __R  uint8_t  RESERVED17[4];               <span class="comment">/* 0x258 - 0x25B: Reserved */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a9e1873a475bf82844bb0a7818926330b">   83</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a9e1873a475bf82844bb0a7818926330b">PERFHPR1</a>;                    <span class="comment">/* 0x25C: Description: High Priority Read CAM Register 1 */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a29417082d178698e98a511c839c5b495">   84</a></span>    __R  uint8_t  RESERVED18[4];               <span class="comment">/* 0x260 - 0x263: Reserved */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a9e3381350196d30ffb36e2a44fbc23e5">   85</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a9e3381350196d30ffb36e2a44fbc23e5">PERFLPR1</a>;                    <span class="comment">/* 0x264: Description: Low Priority Read CAM Register 1 */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a2a6db18271efd74aa58263cb5b81c07b">   86</a></span>    __R  uint8_t  RESERVED19[4];               <span class="comment">/* 0x268 - 0x26B: Reserved */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ab686f15e4e6f7aaaee24bfe798759a99">   87</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ab686f15e4e6f7aaaee24bfe798759a99">PERFWR1</a>;                     <span class="comment">/* 0x26C: Description: Write CAM Register 1 */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a94ccef7867318ef84440f99cd3b2241c">   88</a></span>    __R  uint8_t  RESERVED20[4];               <span class="comment">/* 0x270 - 0x273: Reserved */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a79ce20358c297277d3e7d9814dd94434">   89</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a79ce20358c297277d3e7d9814dd94434">PERFVPR1</a>;                    <span class="comment">/* 0x274: Description: Variable Priority Read CAM Register 1 */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a2c8a6bce93463273eff37d6c83f9dbc5">   90</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a2c8a6bce93463273eff37d6c83f9dbc5">PERFVPW1</a>;                    <span class="comment">/* 0x278: Description: Variable Priority Write CAM Register 1 */</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a90d5cff7bab399d424cd33abdce8c6c6">   91</a></span>    __R  uint8_t  RESERVED21[132];             <span class="comment">/* 0x27C - 0x2FF: Reserved */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a540af21f89f9e19867deae23c9677f0b">   92</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a540af21f89f9e19867deae23c9677f0b">DBG0</a>;                        <span class="comment">/* 0x300: Description: Debug Register 0 */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a35455116a59e2b00321ade96b1f21f3e">   93</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a35455116a59e2b00321ade96b1f21f3e">DBG1</a>;                        <span class="comment">/* 0x304: Description: Debug Register 1 */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a874b8bd1e5a0b1d7b0e43e0e167924e3">   94</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a874b8bd1e5a0b1d7b0e43e0e167924e3">DBGCAM</a>;                      <span class="comment">/* 0x308: Description: CAM Debug Register */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa398218c2431d7245c19fec412deab93">   95</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#aa398218c2431d7245c19fec412deab93">DBGCMD</a>;                      <span class="comment">/* 0x30C: Description: Command Debug Register */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a4570eed75b4eb7f3eac31fa835560450">   96</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a4570eed75b4eb7f3eac31fa835560450">DBGSTAT</a>;                     <span class="comment">/* 0x310: Description: Status Debug Register */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa08c4040789d809ef4eece762de1e769">   97</a></span>    __R  uint8_t  RESERVED22[232];             <span class="comment">/* 0x314 - 0x3FB: Reserved */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a034a54b45afc4b21fcfd0c536f77b5d9">   98</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a034a54b45afc4b21fcfd0c536f77b5d9">PSTAT</a>;                       <span class="comment">/* 0x3FC: Description: Port Status Register */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a0eefed2b91f5337353f6bfdca88b4574">   99</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a0eefed2b91f5337353f6bfdca88b4574">PCCFG</a>;                       <span class="comment">/* 0x400: Description: Port Common Configuration Register */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#aa619c8b928798b3e3ed495c6a131dfb4">  101</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#aa619c8b928798b3e3ed495c6a131dfb4">R</a>;                       <span class="comment">/* 0x404: Description: Port n Configuration Read Register */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#af722ecc548cc313e8279fec6ca9e269c">  102</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#af722ecc548cc313e8279fec6ca9e269c">W</a>;                       <span class="comment">/* 0x408: Description: Port n Configuration Write Register */</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a3876bc4e8693f010e63338532b6522b9">  103</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a3876bc4e8693f010e63338532b6522b9">C</a>;                       <span class="comment">/* 0x40C: Description: Port n Common Configuration Register */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>        <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a4d32e70c480b898abcfddde54f54b8c4">  105</a></span>            __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a4d32e70c480b898abcfddde54f54b8c4">MASKCH</a>;              <span class="comment">/* 0x410: Description: Port n Channel m Configuration ID Mask Register */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a7afdb05d34992fb67b27bd257e878d8c">  106</a></span>            __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a7afdb05d34992fb67b27bd257e878d8c">VALUECH</a>;             <span class="comment">/* 0x414: Description: Port n Channel m Configuration ID Value Register */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a29aa9f419976c4e06d2da021278c72c0">  107</a></span>        } ID[16];</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a479083fbb3d0d465101532cf68612758">  108</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a479083fbb3d0d465101532cf68612758">CTRL</a>;                    <span class="comment">/* 0x490: Description: Port n Control Register */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#acaaf6fb9c1845b9c214d8de2478592ae">  109</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#acaaf6fb9c1845b9c214d8de2478592ae">QOS0</a>;                    <span class="comment">/* 0x494: Description: Port n Read QoS Configuration Register 0 */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#abc35f757bd6d77544645cbd70061b48d">  110</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#abc35f757bd6d77544645cbd70061b48d">QOS1</a>;                    <span class="comment">/* 0x498: Description: Port n Read QoS Configuration Register 1 */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a1caab3e76c9dfe63cf8655a660059d8c">  111</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a1caab3e76c9dfe63cf8655a660059d8c">WQOS0</a>;                   <span class="comment">/* 0x49C: Description: Port n Write QoS Configuration Register 0 */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a75430a402e34e86be6a0cdf3a0326378">  112</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a75430a402e34e86be6a0cdf3a0326378">WQOS1</a>;                   <span class="comment">/* 0x4A0: Description: Port n Write QoS Configuration Register 1 */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>        __R  uint8_t  RESERVED0[16];           <span class="comment">/* 0x4A4 - 0x4B3: Reserved */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a1efad2f17bdfb97052a3ed7e99a3e6e1">  114</a></span>    } PCFG[16];</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#adfff677928c12036c9b73bcc902e58f4">  116</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#adfff677928c12036c9b73bcc902e58f4">BASE</a>;                    <span class="comment">/* 0xF04: Description: SAR Base Address Register n */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a86ed5655ecfbde1027f4b2d90abb6d02">  117</a></span>        __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a86ed5655ecfbde1027f4b2d90abb6d02">SIZE</a>;                    <span class="comment">/* 0xF08: Description: SAR Size Register n */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a24f1905ae5421d4ef3de343f0a12fbf3">  118</a></span>    } SAR[4];</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a7b3152e7b4bda382ca5c27f55806e47f">  119</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a7b3152e7b4bda382ca5c27f55806e47f">SBRCTL</a>;                      <span class="comment">/* 0xF24: Description: Scrubber Control Register */</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#ac6c6c9a50d9d970c9b933f22d0712419">  120</a></span>    __R  uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#ac6c6c9a50d9d970c9b933f22d0712419">SBRSTAT</a>;                     <span class="comment">/* 0xF28: Description: Scrubber Status Register */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a373dd5368f5563d1a08917663b650d94">  121</a></span>    __RW uint32_t <a class="code hl_variable" href="structDDRCTL__Type.html#a373dd5368f5563d1a08917663b650d94">SBRWDATA0</a>;                   <span class="comment">/* 0xF2C: Description: Scrubber Write Data Pattern0 */</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structDDRCTL__Type.html#a0b9905516d2d883b62fe41538bfd5050">  122</a></span>    __R  uint8_t  RESERVED23[4];               <span class="comment">/* 0xF30 - 0xF33: Reserved */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>} <a class="code hl_struct" href="structDDRCTL__Type.html">DDRCTL_Type</a>;</div>
</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/* Bitfield definition for register: MSTR */</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">/*</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> * ACTIVE_RANKS (R/W)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> *</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * Description: Only present for multi-rank configurations. Each bit represents one rank. For two-rank configurations, only bits[25:24] are present.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * 1 - populated</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * 0 - unpopulated</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * LSB is the lowest rank number.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * For 2 ranks following combinations are legal:</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 01 - One rank</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 11 - Two ranks</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * Others - Reserved.</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * For 4 ranks following combinations are legal:</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * 0001 - One rank</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * 0011 - Two ranks</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * 1111 - Four ranks</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * Value After Reset: &quot;(MEMC_NUM_RANKS==4) ? 0xF</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * :((MEMC_NUM_RANKS==2) ? 0x3 : 0x1)&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7d5f9a163852cbacba62df19f05e6ec6">  146</a></span><span class="preprocessor">#define DDRCTL_MSTR_ACTIVE_RANKS_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aff87e5e359824be9b01a276384b351b9">  147</a></span><span class="preprocessor">#define DDRCTL_MSTR_ACTIVE_RANKS_SHIFT (24U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4242644557d81ebc2e6a279d70887743">  148</a></span><span class="preprocessor">#define DDRCTL_MSTR_ACTIVE_RANKS_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_ACTIVE_RANKS_SHIFT) &amp; DDRCTL_MSTR_ACTIVE_RANKS_MASK)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afd5dcb94e2722663939d15f7733b1bcf">  149</a></span><span class="preprocessor">#define DDRCTL_MSTR_ACTIVE_RANKS_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_ACTIVE_RANKS_MASK) &gt;&gt; DDRCTL_MSTR_ACTIVE_RANKS_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * BURST_RDWR (R/W)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * Description: SDRAM burst length used:</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * 0001 - Burst length of 2 (only supported for mDDR)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * 0010 - Burst length of 4</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * 0100 - Burst length of 8</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * 1000 - Burst length of 16 (only supported for mDDR and LPDDR2)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * All other values are reserved.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * This controls the burst size used to access the SDRAM. This must match the burst length mode register setting in the SDRAM. Burst length of 2 is not supported with AXI ports when MEMC_BURST_LENGTH is 8.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab84eadb42385a87b7f7372cbcce5ce46">  164</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURST_RDWR_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af074fc137cd4b32e8bc7ee7b96b7b6ac">  165</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURST_RDWR_SHIFT (16U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae2720769d7e778fd4fd39d472daaebac">  166</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURST_RDWR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_BURST_RDWR_SHIFT) &amp; DDRCTL_MSTR_BURST_RDWR_MASK)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad65fbadd5dc41ad287dc581b61b19fbb">  167</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURST_RDWR_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_BURST_RDWR_MASK) &gt;&gt; DDRCTL_MSTR_BURST_RDWR_SHIFT)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">/*</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * DLL_OFF_MODE (R/W)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> *</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * Description: Set to 1 when uMCTL2 and DRAM has to be put in DLL-off mode for low frequency operation.</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * Set to 0 to put uMCTL2 and DRAM in DLL-on mode for normal frequency operation.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * Exists: MEMC_DDR3_OR_4==1</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> */</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8d5141572d15db2ca9eb6cd678f593ab">  177</a></span><span class="preprocessor">#define DDRCTL_MSTR_DLL_OFF_MODE_MASK (0x8000U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af6c0ef36aa41ae25b7f7737cf875c831">  178</a></span><span class="preprocessor">#define DDRCTL_MSTR_DLL_OFF_MODE_SHIFT (15U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0d4170e0d161b46d1b1d502728ddff05">  179</a></span><span class="preprocessor">#define DDRCTL_MSTR_DLL_OFF_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_DLL_OFF_MODE_SHIFT) &amp; DDRCTL_MSTR_DLL_OFF_MODE_MASK)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4b37de929ce9d8cdc3c67df8692cd18c">  180</a></span><span class="preprocessor">#define DDRCTL_MSTR_DLL_OFF_MODE_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_DLL_OFF_MODE_MASK) &gt;&gt; DDRCTL_MSTR_DLL_OFF_MODE_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/*</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * DATA_BUS_WIDTH (R/W)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> *</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> * Description: Selects proportion of DQ bus width that is used by the SDRAM</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * 00 - Full DQ bus width to SDRAM</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * 01 - Half DQ bus width to SDRAM</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * 10 - Quarter DQ bus width to SDRAM</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> * 11 - Reserved.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * Note that half bus width mode is only supported when the SDRAM bus width is a multiple of 16, and quarter bus width mode is only supported when the SDRAM bus width is a multiple of 32 and the configuration parameter MEMC_QBUS_SUPPORT is set. Bus width refers to DQ bus width (excluding any ECC width).</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a44059f640049df6fc7d068ccadd988e4">  194</a></span><span class="preprocessor">#define DDRCTL_MSTR_DATA_BUS_WIDTH_MASK (0x3000U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a43195f4efab308c30659367ec70e56fc">  195</a></span><span class="preprocessor">#define DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT (12U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7995104a32cef7b3eba32eb2af8382b1">  196</a></span><span class="preprocessor">#define DDRCTL_MSTR_DATA_BUS_WIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT) &amp; DDRCTL_MSTR_DATA_BUS_WIDTH_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa7b76291dde72c8e5886ed328627cfb5">  197</a></span><span class="preprocessor">#define DDRCTL_MSTR_DATA_BUS_WIDTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_DATA_BUS_WIDTH_MASK) &gt;&gt; DDRCTL_MSTR_DATA_BUS_WIDTH_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * EN_2T_TIMING_MODE (R/W)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * Description: If 1, then uMCTL2 uses 2T timing. Otherwise, uses 1T timing. In 2T timing, all command signals (except chip select) are held for 2 clocks on the SDRAM bus. Chip select is asserted on the second cycle of the command</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Note: 2T timing is not supported in LPDDR2/LPDDR3 mode Note: 2T timing is not supported if the configuration parameter MEMC_CMD_RTN2IDLE is set</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * Note: 2T timing is not supported in DDR4 geardown mode.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * Exists: MEMC_CMD_RTN2IDLE==0</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a88a1026c4a846dffa5f1349e27994d43">  208</a></span><span class="preprocessor">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK (0x400U)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad37c154b4425df3c2832ea0b7d8154c0">  209</a></span><span class="preprocessor">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT (10U)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aafdf2cfcf137b3e043c5d3abb2d7d507">  210</a></span><span class="preprocessor">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT) &amp; DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2eaf310104b19318005c9a35794a8f68">  211</a></span><span class="preprocessor">#define DDRCTL_MSTR_EN_2T_TIMING_MODE_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_EN_2T_TIMING_MODE_MASK) &gt;&gt; DDRCTL_MSTR_EN_2T_TIMING_MODE_SHIFT)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/*</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * BURSTCHOP (R/W)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> *</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * Description: When set, enable burst-chop in DDR3/DDR4. This is only supported in full bus width mode (MSTR.data_bus_width = 00). If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), burst chop is not supported, and this bit must be set to &#39;0&#39;</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3bff1f618ff13787308415adc2481d42">  220</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURSTCHOP_MASK (0x200U)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a89ce9a58081173029eb003c3f82fdd3b">  221</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURSTCHOP_SHIFT (9U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9ece38df0b1eee878335951f6a65a620">  222</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURSTCHOP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_BURSTCHOP_SHIFT) &amp; DDRCTL_MSTR_BURSTCHOP_MASK)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2f127124c5bf2d09db15e5b22e95219c">  223</a></span><span class="preprocessor">#define DDRCTL_MSTR_BURSTCHOP_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_BURSTCHOP_MASK) &gt;&gt; DDRCTL_MSTR_BURSTCHOP_SHIFT)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">/*</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * DDR3 (R/W)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> *</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * Description: Select DDR3 SDRAM</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * 1 - DDR3 SDRAM device in use</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * 0 - non-DDR3 SDRAM device in use Only present in designs that support DDR3.</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * Value After Reset: &quot;(MEMC_DDR3_EN==1) ? 0x1 : 0x0&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * Exists: MEMC_DDR3==1</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> */</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac69c19db313e725bc92eb929eae586aa">  234</a></span><span class="preprocessor">#define DDRCTL_MSTR_DDR3_MASK (0x1U)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6067f5ee47414ae9eac0b3fe0de0a38d">  235</a></span><span class="preprocessor">#define DDRCTL_MSTR_DDR3_SHIFT (0U)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a048bb9af8b52446b67cf363cc0b0803f">  236</a></span><span class="preprocessor">#define DDRCTL_MSTR_DDR3_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MSTR_DDR3_SHIFT) &amp; DDRCTL_MSTR_DDR3_MASK)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a58feea10af11dee754c061ddceaad833">  237</a></span><span class="preprocessor">#define DDRCTL_MSTR_DDR3_GET(x) (((uint32_t)(x) &amp; DDRCTL_MSTR_DDR3_MASK) &gt;&gt; DDRCTL_MSTR_DDR3_SHIFT)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">/* Bitfield definition for register: STAT */</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * SELFREF_TYPE (R)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * Description: Flags if Self Refresh is entered and if it was under Automatic Self Refresh control only or not.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * 00 - SDRAM is not in Self Refresh</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * 11 - SDRAM is in Self Refresh and Self Refresh was caused by Automatic Self Refresh only</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> * 10 - SDRAM is in Self Refresh and Self Refresh was not caused solely under Automatic Self Refresh control. It could have been caused by Hardware Low Power Interface and/or Software (reg_ddrc_selfref_sw).</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a064b606d9556f995a96f5e5eeb76d820">  250</a></span><span class="preprocessor">#define DDRCTL_STAT_SELFREF_TYPE_MASK (0x30U)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a64d9d6bf964d17809b01260a6c6e1ca0">  251</a></span><span class="preprocessor">#define DDRCTL_STAT_SELFREF_TYPE_SHIFT (4U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a957d3dc23d958708dc56cca8e428a725">  252</a></span><span class="preprocessor">#define DDRCTL_STAT_SELFREF_TYPE_GET(x) (((uint32_t)(x) &amp; DDRCTL_STAT_SELFREF_TYPE_MASK) &gt;&gt; DDRCTL_STAT_SELFREF_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/*</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * OPERATING_MODE (R)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> *</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * Description: Operating mode. This is 3-bits wide in configurations with mDDR/LPDDR2/LPDDR3/DDR4 support and 2-bits in all other configurations.</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * non-mDDR/LPDDR2/LPDDR3 and non-DDR4 designs:</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * 00 - Init</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * 01 - Normal</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * 10 - Power-down</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * 11 - Self refresh</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * mDDR/LPDDR2/LPDDR3 or DDR4 designs:</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * 000 - Init</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * 001 - Normal</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 010 - Power-down</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * 011 - Self refresh</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * 1XX - Deep power-down / Maximum Power Saving Mode</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> */</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a15ab963d10cca01289943d88004361af">  272</a></span><span class="preprocessor">#define DDRCTL_STAT_OPERATING_MODE_MASK (0x7U)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4d4fb14549fd88a93f8c3f78f1a8a179">  273</a></span><span class="preprocessor">#define DDRCTL_STAT_OPERATING_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adc61bd9b19b32cef45ae088ee48d4f56">  274</a></span><span class="preprocessor">#define DDRCTL_STAT_OPERATING_MODE_GET(x) (((uint32_t)(x) &amp; DDRCTL_STAT_OPERATING_MODE_MASK) &gt;&gt; DDRCTL_STAT_OPERATING_MODE_SHIFT)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span> </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">/* Bitfield definition for register: MRCTRL0 */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/*</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * MR_WR (R/W)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> *</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * Description: Setting this register bit to 1 triggers a mode register read or write operation. When the MR operation is complete, the uMCTL2 automatically clears this bit. The other register fields of this register must be written in a separate APB transaction, before setting this mr_wr bit. It is recommended NOT to set this signal if in Init, Deep power- down or MPSM operating modes.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af5049e46a529b3aca946d641b7723928">  284</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_WR_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a894fa7158e8621a820b85ff46ba2db49">  285</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_WR_SHIFT (31U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a54a643292697435e1eebc619795d8061">  286</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_WR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MRCTRL0_MR_WR_SHIFT) &amp; DDRCTL_MRCTRL0_MR_WR_MASK)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7619eea3ec2adf84122bca31f71c4ef1">  287</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_WR_GET(x) (((uint32_t)(x) &amp; DDRCTL_MRCTRL0_MR_WR_MASK) &gt;&gt; DDRCTL_MRCTRL0_MR_WR_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/*</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * MR_ADDR (R/W)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> *</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> * Description: Address of the mode register that is to be written to.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * 0000 - MR0</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * 0001 - MR1</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * 0010 - MR2</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * 0011 - MR3</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * 0100 - MR4</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * 0101 - MR5</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> * 0110 - MR6</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * 0111 - MR7</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * Don&#39;t Care for LPDDR2/LPDDR3 (see MRCTRL1.mr_data for mode register addressing in LPDDR2/LPDDR3)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * This signal is also used for writing to control words of RDIMMs. In that case, it corresponds to the bank address bits sent to the RDIMM</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * In case of DDR4, the bit[3:2] corresponds to the bank group bits. Therefore, the bit[3] as well as the bit[2:0] must be set to an appropriate value which is considered both the Address Mirroring of UDIMMs/RDIMMs and the Output Inversion of RDIMMs.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a79cec31f7c8bd975cb7fb1342cea346d">  307</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_ADDR_MASK (0xF000U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6a912dfeebc1ad0ca36acb91bcae6351">  308</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_ADDR_SHIFT (12U)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5bae26a39a9358f69f999470849b3e07">  309</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MRCTRL0_MR_ADDR_SHIFT) &amp; DDRCTL_MRCTRL0_MR_ADDR_MASK)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a64d561066114a68bc125a4d8d5cf141b">  310</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_ADDR_GET(x) (((uint32_t)(x) &amp; DDRCTL_MRCTRL0_MR_ADDR_MASK) &gt;&gt; DDRCTL_MRCTRL0_MR_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">/*</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * MR_RANK (R/W)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> *</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * Description: Controls which rank is accessed by MRCTRL0.mr_wr. Normally, it is desired to access all ranks, so all bits should be set to 1. However, for multi-rank UDIMMs/RDIMMs which implement address mirroring, it may be necessary to access ranks individually.</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> * Examples (assume uMCTL2 is configured for 4 ranks):</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * 0x1 - select rank 0 only</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * 0x2 - select rank 1 only</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * 0x5 - select ranks 0 and 2</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * 0xA - select ranks 1 and 3</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * 0xF - select ranks 0, 1, 2 and 3</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * Value After Reset: &quot;(MEMC_NUM_RANKS==4) ? 0xF</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * :((MEMC_NUM_RANKS==2) ? 0x3 : 0x1)&quot;</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> */</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a28aa3ebbb95d21e198fdc3d9295df4cd">  326</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_RANK_MASK (0xF0U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac7945dd4c6620bb892e3b7aa5d923c72">  327</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_RANK_SHIFT (4U)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3354cc3792681469e6ae505ad0516ec7">  328</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_RANK_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MRCTRL0_MR_RANK_SHIFT) &amp; DDRCTL_MRCTRL0_MR_RANK_MASK)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a95199e8c2cb72eef2cbf072211066018">  329</a></span><span class="preprocessor">#define DDRCTL_MRCTRL0_MR_RANK_GET(x) (((uint32_t)(x) &amp; DDRCTL_MRCTRL0_MR_RANK_MASK) &gt;&gt; DDRCTL_MRCTRL0_MR_RANK_SHIFT)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">/* Bitfield definition for register: MRCTRL1 */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/*</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * MR_DATA (R/W)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> *</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * Description: Mode register write data for all non- LPDDR2/non-LPDDR3 modes.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> * For LPDDR2/LPDDR3, MRCTRL1[15:0] are interpreted as [15:8] MR Address and [7:0] MR data for writes, don&#39;t care for reads. This is 18-bits wide in configurations with DDR4 support and 16-bits in all other configurations.</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> */</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae2da66f0aa6548267b967a674e1691ba">  340</a></span><span class="preprocessor">#define DDRCTL_MRCTRL1_MR_DATA_MASK (0x3FFFFUL)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad9c4da2ef2edcf89a71b5e64c96af2a4">  341</a></span><span class="preprocessor">#define DDRCTL_MRCTRL1_MR_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1fa0cc1ba682aa2a4feb4529b5415b44">  342</a></span><span class="preprocessor">#define DDRCTL_MRCTRL1_MR_DATA_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_MRCTRL1_MR_DATA_SHIFT) &amp; DDRCTL_MRCTRL1_MR_DATA_MASK)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a27acdbf33909d1d5ae9200affef7550e">  343</a></span><span class="preprocessor">#define DDRCTL_MRCTRL1_MR_DATA_GET(x) (((uint32_t)(x) &amp; DDRCTL_MRCTRL1_MR_DATA_MASK) &gt;&gt; DDRCTL_MRCTRL1_MR_DATA_SHIFT)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/* Bitfield definition for register: MRSTAT */</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * MR_WR_BUSY (R)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> *</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * Description: The SoC core may initiate a MR write operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the MRW/MRR request. It goes low when the MRW/MRR command is issued to the SDRAM. It is recommended not to perform MRW/MRR commands when &#39;MRSTAT.mr_wr_busy&#39; is high.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> * 0 - Indicates that the SoC core can initiate a mode register write operation</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * 1 - Indicates that mode register write operation is in progress</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a61bfc95ab0d8e1f10a1ae85c42ce5619">  355</a></span><span class="preprocessor">#define DDRCTL_MRSTAT_MR_WR_BUSY_MASK (0x1U)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9d76077db020f70f02b91051acdadece">  356</a></span><span class="preprocessor">#define DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT (0U)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7aaf1e1208487c37283edb9c10f259cd">  357</a></span><span class="preprocessor">#define DDRCTL_MRSTAT_MR_WR_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_MRSTAT_MR_WR_BUSY_MASK) &gt;&gt; DDRCTL_MRSTAT_MR_WR_BUSY_SHIFT)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/* Bitfield definition for register: PWRCTL */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/*</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * SELFREF_SW (R/W)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> *</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * Description: A value of 1 to this register causes system to move to Self Refresh state immediately, as long as it is not in INIT or DPD/MPSM operating_mode. This is referred to as Software Entry/Exit to Self Refresh.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * 1 - Software Entry to Self Refresh</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * 0 - Software Exit from Self Refresh</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8dc112a5e7b10ea21cd7f47690006f1e">  369</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_SW_MASK (0x20U)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abd96983f1c8bef048239f82fcd22c7bd">  370</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_SW_SHIFT (5U)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae88d7fc2a9bb2381a967a6f89307e19f">  371</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_SW_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PWRCTL_SELFREF_SW_SHIFT) &amp; DDRCTL_PWRCTL_SELFREF_SW_MASK)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaa8c6374973a3643bbec519c6cfe3b1c">  372</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_SW_GET(x) (((uint32_t)(x) &amp; DDRCTL_PWRCTL_SELFREF_SW_MASK) &gt;&gt; DDRCTL_PWRCTL_SELFREF_SW_SHIFT)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">/*</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * EN_DFI_DRAM_CLK_DISABLE (R/W)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> *</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * Description: Enable the assertion of dfi_dram_clk_disable whenever a clock is not required by the SDRAM.</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * If set to 0, dfi_dram_clk_disable is never asserted. Assertion of dfi_dram_clk_disable is as follows:</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * In DDR2/DDR3, can only be asserted in Self Refresh. In DDR4, can be asserted in following:</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * in Self Refresh.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * in Maximum Power Saving Mode</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * In mDDR/LPDDR2/LPDDR3, can be asserted in following:</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * in Self Refresh</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * in Power Down</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * in Deep Power Down</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * during Normal operation (Clock Stop)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab3de4047ee519a8ece8014248828dad6">  390</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK (0x8U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afb7913f2660b22f5376e76f56a0156b1">  391</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT (3U)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a709399bc200bc91e558be6f0c803300d">  392</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT) &amp; DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0bcb85360adb8a503c26b5d05050fc23">  393</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_MASK) &gt;&gt; DDRCTL_PWRCTL_EN_DFI_DRAM_CLK_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span> </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">/*</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * POWERDOWN_EN (R/W)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> *</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * Description: If true then the uMCTL2 goes into power-down after a programmable number of cycles &quot;maximum idle clocks before power down&quot; (PWRTMG.powerdown_to_x32).</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> * This register bit may be re-programmed during the course of normal operation.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> */</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae7cff2478d5a5ca44826f5aa0180c29d">  403</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_POWERDOWN_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9b84a4fe8c9d5d02c0bff53d1030a2de">  404</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abaf417fe7faab8a358cce9214d30ff69">  405</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_POWERDOWN_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT) &amp; DDRCTL_PWRCTL_POWERDOWN_EN_MASK)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aeb9c20b5eb4c5e1bd99092052585f300">  406</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_POWERDOWN_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PWRCTL_POWERDOWN_EN_MASK) &gt;&gt; DDRCTL_PWRCTL_POWERDOWN_EN_SHIFT)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">/*</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * SELFREF_EN (R/W)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> *</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * Description: If true then the uMCTL2 puts the SDRAM into Self Refresh after a programmable number of cycles &quot;maximum idle clocks before Self Refresh (PWRTMG.selfref_to_x32)&quot;. This register bit may be re- programmed during the course of normal operation.</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0384daed68de2d2ae4b7989559ae44ea">  415</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a645d19242c254c22dd183bcaf054cdb6">  416</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4389600bc9264c666807291b87d4d235">  417</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PWRCTL_SELFREF_EN_SHIFT) &amp; DDRCTL_PWRCTL_SELFREF_EN_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae1fc52acc1f5b345b08d847208f9f0a1">  418</a></span><span class="preprocessor">#define DDRCTL_PWRCTL_SELFREF_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PWRCTL_SELFREF_EN_MASK) &gt;&gt; DDRCTL_PWRCTL_SELFREF_EN_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/* Bitfield definition for register: PWRTMG */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">/*</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * SELFREF_TO_X32 (R/W)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> *</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * Description: After this many clocks of NOP or deselect the uMCTL2 automatically puts the SDRAM into Self Refresh. This must be enabled in the PWRCTL.selfref_en.</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * Unit: Multiples of 32 clocks. FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * Value After Reset: 0x40</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a18559e3b0aed7058a359e7d56ee55ff1">  429</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_SELFREF_TO_X32_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7d9c688a2ef66db813408e63622bdc7f">  430</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT (16U)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af89b05fdbddc816724c7eab0873beda7">  431</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_SELFREF_TO_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT) &amp; DDRCTL_PWRTMG_SELFREF_TO_X32_MASK)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9732d8a96fe0e9ac25ee99b4c9ed995b">  432</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_SELFREF_TO_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_PWRTMG_SELFREF_TO_X32_MASK) &gt;&gt; DDRCTL_PWRTMG_SELFREF_TO_X32_SHIFT)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">/*</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * POWERDOWN_TO_X32 (R/W)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> *</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * Description: After this many clocks of NOP or deselect the uMCTL2 automatically puts the SDRAM into power-down. This must be enabled in the PWRCTL.powerdown_en.</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * Unit: Multiples of 32 clocks FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> */</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4851bf5a06c26469771ded07411ef602">  442</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK (0x1FU)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac6a495ce1b9b77fecdc713b8d60ae8d7">  443</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT (0U)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acba74480acd0f2563b8cc729919b0c0a">  444</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT) &amp; DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a81489f3da748517a31c1db5691c1a9bf">  445</a></span><span class="preprocessor">#define DDRCTL_PWRTMG_POWERDOWN_TO_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_PWRTMG_POWERDOWN_TO_X32_MASK) &gt;&gt; DDRCTL_PWRTMG_POWERDOWN_TO_X32_SHIFT)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">/* Bitfield definition for register: HWLPCTL */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/*</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * HW_LP_IDLE_X32 (R/W)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> *</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * Description: Hardware idle period. The cactive_ddrc output is driven low if the system is idle for hw_lp_idle * 32 cycles if not in INIT or DPD/MPSM operating_mode. The hardware idle function is disabled when hw_lp_idle_x32=0.</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> * Unit: Multiples of 32 clocks. FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adf8989d11cf55e5f772bf827458c8181">  456</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab045668f951707d477dd414f40944543">  457</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT (16U)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae116db8d3bf0a069a54152a6723932f4">  458</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT) &amp; DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acb355862f465ba1f97920ee3f076b530">  459</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_IDLE_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_HWLPCTL_HW_LP_IDLE_X32_MASK) &gt;&gt; DDRCTL_HWLPCTL_HW_LP_IDLE_X32_SHIFT)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">/*</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * HW_LP_EXIT_IDLE_EN (R/W)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> *</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> * Description: When this bit is programmed to 1 the cactive_in_ddrc pin of the DDRC can be used to exit from the automatic clock stop, automatic power down or automatic self-refresh modes. Note, it will not cause exit of Self-Refresh that was caused by Hardware Low Power Interface and/or Software (PWRCTL.selfref_sw).</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment"> */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4291f129698282a15975000c43779ac2">  468</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaa558f6064fcb5a4aa60aefc84bb75f5">  469</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a52d489930a0d2ee28267925aa43f4d7c">  470</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT) &amp; DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a127454e5582326d1b3d217775e7c0619">  471</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_MASK) &gt;&gt; DDRCTL_HWLPCTL_HW_LP_EXIT_IDLE_EN_SHIFT)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">/*</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * HW_LP_EN (R/W)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> *</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment"> * Description: Enable for Hardware Low Power Interface.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1b3eb1dd9892418abcaa49de054edcfe">  480</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9a8c3b43a7ec3d3c171fc556e52079dc">  481</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae0aca79247ccce7c8acb555de1afbfe6">  482</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_HWLPCTL_HW_LP_EN_SHIFT) &amp; DDRCTL_HWLPCTL_HW_LP_EN_MASK)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8e98df6916d4c471b97a265550d8b33f">  483</a></span><span class="preprocessor">#define DDRCTL_HWLPCTL_HW_LP_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_HWLPCTL_HW_LP_EN_MASK) &gt;&gt; DDRCTL_HWLPCTL_HW_LP_EN_SHIFT)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span> </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/* Bitfield definition for register: RFSHCTL0 */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">/*</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * REFRESH_MARGIN (R/W)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> *</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> * Description: Threshold value in number of clock cycles before the critical refresh or page timer expires. A critical refresh is to be issued before this threshold is reached. It is recommended that this not be changed from the default value, currently shown as 0x2. It must always be less than internally used t_rfc_nom_x32. Note that, in LPDDR2/LPDDR3, internally used t_rfc_nom_x32 may be equal to RFSHTMG.t_rfc_nom_x32&gt;&gt;2 if derating is enabled (DERATEEN.derate_enable=1). Otherwise, internally used t_rfc_nom_x32 will be equal to RFSHTMG.t_rfc_nom_x32.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * Unit: Multiples of 32 clocks. Value After Reset: 0x2 Exists: Always</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> */</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2964a960901347c513ce21b11d67e823">  492</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa950779f6efb9ebf20a6303dae379137">  493</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT (20U)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a04ac2188179308a2ef05dcdcdbcdb49d">  494</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT) &amp; DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a75d90c4f5bd6054a5a70c4d118912ad4">  495</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_MARGIN_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL0_REFRESH_MARGIN_MASK) &gt;&gt; DDRCTL_RFSHCTL0_REFRESH_MARGIN_SHIFT)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * REFRESH_TO_X32 (R/W)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * Description: If the refresh timer (tRFCnom, also known as tREFI) has expired at least once, but it has not expired (RFSHCTL0.refresh_burst+1) times yet, then a speculative refresh may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required. When the SDRAM bus is idle for a period of time determined by this RFSHCTL0.refresh_to_x32 and the refresh timer has expired at least once since the last refresh, then a speculative refresh is performed. Speculative refreshes continues successively until there are no refreshes pending or until new reads or writes are issued to the uMCTL2.</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> */</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa884cbadfdd31284c02040502a62b0c5">  505</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK (0x1F000UL)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a680a264fc9d7ecb02e3d7d8d227dd51e">  506</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT (12U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7676fec14bc38576eaa6587176bcc700">  507</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT) &amp; DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8589346b42ab16d0901daf0926f61374">  508</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_TO_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL0_REFRESH_TO_X32_MASK) &gt;&gt; DDRCTL_RFSHCTL0_REFRESH_TO_X32_SHIFT)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">/*</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * REFRESH_BURST (R/W)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> *</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * Description: The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute. Closing pages to perform a refresh is a one-time penalty that must be paid for each group of refreshes. Therefore, performing refreshes in a burst reduces the per-refresh penalty of these page closings. Higher numbers for RFSHCTL.refresh_burst slightly increases utilization; lower numbers decreases the worst-case latency associated with refreshes.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * 0 - single refresh</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * 1 - burst-of-2 refresh</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * 7 - burst-of-8 refresh</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> * For information on burst refresh feature refer to section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf.</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> * For DDR2/3, the refresh is always per-rank and not per- bank. The rank refresh can be accumulated over 8*tREFI cycles using the burst refresh feature. In DDR4 mode, according to Fine Granuarity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of RFSHCTL0.refresh_burst, to ensure that tRFCmax is not violated due to a PHY-initiated update occurring shortly before a refresh burst was due. In this situation, the refresh burst will be delayed until the PHY- initiated update is complete.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> */</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6242f6eb44ee610863bb6bad960c2b20">  522</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_BURST_MASK (0x1F0U)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afacc5644ce5144d6a233215a6302f7ab">  523</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT (4U)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aec46d79cdf61da3e8b5d8e77531fc015">  524</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_BURST_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT) &amp; DDRCTL_RFSHCTL0_REFRESH_BURST_MASK)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6506b10c6745ee158c6771a50fd20b51">  525</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL0_REFRESH_BURST_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL0_REFRESH_BURST_MASK) &gt;&gt; DDRCTL_RFSHCTL0_REFRESH_BURST_SHIFT)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span> </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">/* Bitfield definition for register: RFSHCTL1 */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/*</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * REFRESH_TIMER1_START_VALUE_X32 (R/W)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * Description: Refresh timer start for rank 1 (only present in multi-rank configurations). This is useful in staggering the refreshes to multiple ranks to help traffic to proceed. This is explained in Refresh Controls section of architecture chapter.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * Unit: Multiples of 32 clocks. FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2eaaeec5dceadf3a21702f48787fc625">  536</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a65eadd6fdff9dfc6d97d5258fbb9105a">  537</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT (16U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af40449b9e5e6cd80cd23b8d30372b130">  538</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT) &amp; DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5a982af433690bfdc265c60924683d5c">  539</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_MASK) &gt;&gt; DDRCTL_RFSHCTL1_REFRESH_TIMER1_START_VALUE_X32_SHIFT)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/*</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * REFRESH_TIMER0_START_VALUE_X32 (R/W)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * Description: Refresh timer start for rank 0 (only present in multi-rank configurations). This is useful in staggering the refreshes to multiple ranks to help traffic to proceed. This is explained in Refresh Controls section of architecture chapter.</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> * Unit: Multiples of 32 clocks. FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> */</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9ae44f9345900be0a422737628f5ef5a">  549</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK (0xFFFU)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a63fbb15bd682de372d5e227b2e2f71bd">  550</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT (0U)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae529f86cc8810142da5ed7985c89dc05">  551</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT) &amp; DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a363f7d386ecb27fce3363c01dfdb1d83">  552</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_MASK) &gt;&gt; DDRCTL_RFSHCTL1_REFRESH_TIMER0_START_VALUE_X32_SHIFT)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/* Bitfield definition for register: RFSHCTL3 */</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/*</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * REFRESH_UPDATE_LEVEL (R/W)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * Description: Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate that the refresh register(s) have been updated.</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * The value is automatically updated when exiting soft reset, so it does not need to be toggled initially.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> */</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a15505a151cc3d9a35a305fd6a643d2a3">  563</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK (0x2U)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a659b480763b4147677dbe16f0d9d8f1f">  564</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#accbd98dd12b0d88fc67c3182685d2c58">  565</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT) &amp; DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad991d777038a757ff8aa3541ce216628">  566</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_MASK) &gt;&gt; DDRCTL_RFSHCTL3_REFRESH_UPDATE_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/*</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * DIS_AUTO_REFRESH (R/W)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> *</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> * Description: When &#39;1&#39;, disable auto-refresh generated by the uMCTL2. When auto-refresh is disabled, the SoC core must generate refreshes using the registers reg_ddrc_rank0_refresh, reg_ddrc_rank1_refresh, reg_ddrc_rank2_refresh and reg_ddrc_rank3_refresh.</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * When dis_auto_refresh transitions from 0 to 1, any pending refreshes are immediately scheduled by the uMCTL2.</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> * If DDR4 CRC/parity retry is enabled (CRCPARCTL1.crc_parity_retry_enable = 1), disable auto- refresh is not supported, and this bit must be set to &#39;0&#39;.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * This register field is changeable on the fly.</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a772f530100fc212b9a852cd2801cf2f9">  578</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK (0x1U)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab6e34dd5028fcbccbfcec8447472a8ac">  579</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT (0U)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1e7703f6a6d0b232432847b95fc8f5ff">  580</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT) &amp; DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a60b6629dbbb45d4509a026337dc3d7ae">  581</a></span><span class="preprocessor">#define DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_MASK) &gt;&gt; DDRCTL_RFSHCTL3_DIS_AUTO_REFRESH_SHIFT)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/* Bitfield definition for register: RFSHTMG */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">/*</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * T_RFC_NOM_X32 (R/W)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> *</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * Description: tREFI: Average time interval between refreshes per rank (specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2 and LPDDR3).</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * For LPDDR2/LPDDR3:</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> * if using all-bank refreshes (RFSHCTL0.per_bank_refresh</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * = 0), this register should be set to tREFIab</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> * if using per-bank refreshes (RFSHCTL0.per_bank_refresh = 1), this register should be set to tREFIpb</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tREFI/2), no rounding up.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * In DDR4 mode, tREFI value is different depending on the refresh mode. The user should program the appropriate value from the spec based on the value programmed in the refresh mode register.</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * Note that RFSHTMG.t_rfc_nom_x32 * 32 must be greater than RFSHTMG.t_rfc_min. Unit: Multiples of 32 clocks.</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * Value After Reset: 0x62</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a566e885f761ad8e24100ebb14fb41c89">  598</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a616b988cd37c3053905fdd3bec35ca6a">  599</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT (16U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaa9cf4f945da449b54bc7a2aea079a81">  600</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT) &amp; DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af873a0867d0006790a8762e5c8b9a017">  601</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_NOM_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHTMG_T_RFC_NOM_X32_MASK) &gt;&gt; DDRCTL_RFSHTMG_T_RFC_NOM_X32_SHIFT)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/*</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * T_RFC_MIN (R/W)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> *</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * Description: tRFC (min): Minimum time from refresh to refresh or activate.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> * For LPDDR2/LPDDR3:</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * if using all-bank refreshes (RFSHCTL0.per_bank_refresh</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * = 0), this register should be set to tRFCab</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * if using per-bank refreshes (RFSHCTL0.per_bank_refresh = 1), this register should be set to tRFCpb</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to tRFC(min)/2 and round up to next integer value.</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * In DDR4 mode, tRFC(min) value is different depending on the refresh mode (fixed 1X,2X,4X) and the device density. The user should program the appropriate value from the spec based on the &#39;refresh_mode&#39; and the device density that is used.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * Value After Reset: 0x8c</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aabba8597bbdf9bfb22a037ca0ee02ed0">  617</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_MIN_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab9339efd2195b102e094754ff89b245d">  618</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT (0U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad8591007c48740852764cf9f6bc69ee5">  619</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_MIN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT) &amp; DDRCTL_RFSHTMG_T_RFC_MIN_MASK)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aad14aa6107e6b45eb78ef2110ca38bb0">  620</a></span><span class="preprocessor">#define DDRCTL_RFSHTMG_T_RFC_MIN_GET(x) (((uint32_t)(x) &amp; DDRCTL_RFSHTMG_T_RFC_MIN_MASK) &gt;&gt; DDRCTL_RFSHTMG_T_RFC_MIN_SHIFT)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/* Bitfield definition for register: ECCUADDR0 */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/*</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * ECC_UNCORR_RANK (R)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> *</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * Description: Rank number of a read resulting in an uncorrected ECC error</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> */</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9f6258b7b46cf81cb3aa31eea4a39fc9">  630</a></span><span class="preprocessor">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a80c28f8d1a968f7b7c7332fde0627e3d">  631</a></span><span class="preprocessor">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT (24U)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9ef88ead66eb8b551802bd3cbb511f30">  632</a></span><span class="preprocessor">#define DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_GET(x) (((uint32_t)(x) &amp; DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_MASK) &gt;&gt; DDRCTL_ECCUADDR0_ECC_UNCORR_RANK_SHIFT)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">/*</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * ECC_UNCORR_ROW (R)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> *</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> * Description: Page/row number of a read resulting in an uncorrected ECC error. This is 18-bits wide in configurations with DDR4 support and 16-bits in all other configurations.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a70babf2995d3a8ddf898a9456bd8dd20">  641</a></span><span class="preprocessor">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK (0x3FFFFUL)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4e2c72d0a329488d2f47ddf87c4f9bea">  642</a></span><span class="preprocessor">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT (0U)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a69a15dce55343f6846c5decd4268ad3d">  643</a></span><span class="preprocessor">#define DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_GET(x) (((uint32_t)(x) &amp; DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_MASK) &gt;&gt; DDRCTL_ECCUADDR0_ECC_UNCORR_ROW_SHIFT)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span> </div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">/* Bitfield definition for register: CRCPARCTL0 */</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">/*</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> * DFI_ALERT_ERR_CNT_CLR (R/W1C)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment"> *</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment"> * Description: DFI alert error count clear. Clear bit for DFI alert error counter. Asserting this bit will clear the DFI alert error counter, CRCPARSTAT.dfi_alert_err_cnt. When the clear operation is complete, the uMCTL2 automatically clears this bit.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> */</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a26500f2dd6dc56cdc68551fda39734d8">  653</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK (0x4U)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6983c6a0d6dac1cfd00a7f5903022020">  654</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT (2U)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a026473cb0d7aa68898febf54e06a6f52">  655</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT) &amp; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaa56f17d4aaf35e5888e3c679822466d">  656</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_GET(x) (((uint32_t)(x) &amp; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_MASK) &gt;&gt; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_CNT_CLR_SHIFT)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/*</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * DFI_ALERT_ERR_INT_CLR (R/W1C)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> *</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * Description: Interrupt clear bit for DFI alert error. If this bit is set, the alert error interrupt on CRCPARSTAT.dfi_alert_err_int will be cleared. When the clear operation is complete, the uMCTL2 automatically clears this bit.</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5165b2733b85e6075f6d17c78d2f8e7e">  665</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK (0x2U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1e92545410d6399483805f171425137d">  666</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT (1U)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aac1f017ba67afd2952f091d11db9d442">  667</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT) &amp; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8241191f0383b57d9f86805d8b6fb5b7">  668</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_GET(x) (((uint32_t)(x) &amp; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_MASK) &gt;&gt; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_CLR_SHIFT)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">/*</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * DFI_ALERT_ERR_INT_EN (R/W)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> *</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * Description: Interrupt enable bit for DFI alert error. If this bit is set, any parity/CRC error detected on the dfi_alert_n input will result in an interrupt being set on CRCPARSTAT.dfi_alert_err_int.</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> */</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a51f7d7f0add41445b8a53507e0fa270d">  677</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acb4023a21809eb436a55d3fb642f7b3e">  678</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a909acf2d07f5ec76ff7304c934d63afd">  679</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT) &amp; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a76322b66dccaec08832bf1cebbf8ce46">  680</a></span><span class="preprocessor">#define DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_MASK) &gt;&gt; DDRCTL_CRCPARCTL0_DFI_ALERT_ERR_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* Bitfield definition for register: CRCPARSTAT */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">/*</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> * DFI_ALERT_ERR_INT (R)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> *</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * Description: DFI alert error interrupt.</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> * If a parity/CRC error is detected on dfi_alert_n, and the interrupt is enabled by CRCPARCTL0.dfi_alert_err_int_en, this interrupt bit will be set. It will remain set until cleared by CRCPARCTL0.dfi_alert_err_int_clr</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment"> */</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa3492c70fd781bfa46a3b60e021b45f9">  691</a></span><span class="preprocessor">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a371cd0c1c968b416e7d86818eda26565">  692</a></span><span class="preprocessor">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT (16U)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a318e9a5c5fa64052e9ac322f62989c3b">  693</a></span><span class="preprocessor">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_GET(x) (((uint32_t)(x) &amp; DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_MASK) &gt;&gt; DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_INT_SHIFT)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">/*</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * DFI_ALERT_ERR_CNT (R)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> *</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * Description: DFI alert error count.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * If a parity/CRC error is detected on dfi_alert_n, this counter be incremented. This is independent of the setting of CRCPARCTL0.dfi_alert_err_int_en. It will saturate at 0xFFFF, and can be cleared by asserting CRCPARCTL0.dfi_alert_err_cnt_clr.</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment"> */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9d28c18740d305ad637f4941ecbebddb">  703</a></span><span class="preprocessor">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad739267cb567d8dfd25c8f1f3e9324ea">  704</a></span><span class="preprocessor">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a51a5ef4fdde8fb522555a68908dc6198">  705</a></span><span class="preprocessor">#define DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_GET(x) (((uint32_t)(x) &amp; DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_MASK) &gt;&gt; DDRCTL_CRCPARSTAT_DFI_ALERT_ERR_CNT_SHIFT)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/* Bitfield definition for register: INIT0 */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">/*</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * SKIP_DRAM_INIT (R/W)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> *</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * Description: If lower bit is enabled the SDRAM initialization routine is skipped. The upper bit decides what state the controller starts up in when reset is removed</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> * 00 - SDRAM Initialization routine is run after power-up</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment"> * 01 - SDRAM Initialization routine is skipped after power- up. Controller starts up in Normal Mode</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment"> * 11 - SDRAM Initialization routine is skipped after power- up. Controller starts up in Self-refresh Mode</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment"> * 10 - SDRAM Initialization routine is run after power-up.</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> */</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac7d64e4fefea8d3f87b7a4a39382dbe9">  719</a></span><span class="preprocessor">#define DDRCTL_INIT0_SKIP_DRAM_INIT_MASK (0xC0000000UL)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaab89748c3649c5420f72153f017cd83">  720</a></span><span class="preprocessor">#define DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT (30U)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a28fc458e5f29e07cdc9a3e3bb2ffbb89">  721</a></span><span class="preprocessor">#define DDRCTL_INIT0_SKIP_DRAM_INIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT) &amp; DDRCTL_INIT0_SKIP_DRAM_INIT_MASK)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aec0d5313419f4530fb91fddddab34961">  722</a></span><span class="preprocessor">#define DDRCTL_INIT0_SKIP_DRAM_INIT_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT0_SKIP_DRAM_INIT_MASK) &gt;&gt; DDRCTL_INIT0_SKIP_DRAM_INIT_SHIFT)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span> </div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">/*</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment"> * POST_CKE_X1024 (R/W)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> *</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> * Description: Cycles to wait after driving CKE high to start the SDRAM initialization sequence.</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * Unit: 1024 clocks.</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> * DDR2 typically requires a 400 ns delay, requiring this value to be programmed to 2 at all clock speeds.</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * LPDDR2/LPDDR3 typically requires this to be programmed for a delay of 200 us.</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to JEDEC spec value divided by 2, and round it up to next integer value.</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * Value After Reset: 0x2</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af03ef000b7bf5f0ab4f0f472ee73c21a">  735</a></span><span class="preprocessor">#define DDRCTL_INIT0_POST_CKE_X1024_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2a6eaaac99c90abcce44a3168a831776">  736</a></span><span class="preprocessor">#define DDRCTL_INIT0_POST_CKE_X1024_SHIFT (16U)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a466f0d1940f84fad29bd5f0898cb5ccf">  737</a></span><span class="preprocessor">#define DDRCTL_INIT0_POST_CKE_X1024_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT0_POST_CKE_X1024_SHIFT) &amp; DDRCTL_INIT0_POST_CKE_X1024_MASK)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad8840e29d1ec2f5c3b332b55c2d4eb6a">  738</a></span><span class="preprocessor">#define DDRCTL_INIT0_POST_CKE_X1024_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT0_POST_CKE_X1024_MASK) &gt;&gt; DDRCTL_INIT0_POST_CKE_X1024_SHIFT)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span> </div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">/*</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"> * PRE_CKE_X1024 (R/W)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> *</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * Description: Cycles to wait after reset before driving CKE high to start the SDRAM initialization sequence.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * Unit: 1024 clock cycles.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * DDR2 specifications typically require this to be programmed for a delay of &gt;= 200 us.</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * LPDDR2/LPDDR3: tINIT1 of 100 ns (min)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to JEDEC spec value divided by 2, and round it up to next integer value.</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * Value After Reset: 0x4e</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adab614be66017f30d339074b2216e212">  751</a></span><span class="preprocessor">#define DDRCTL_INIT0_PRE_CKE_X1024_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3d9529aadae797b77a1a6e41feaf3d0f">  752</a></span><span class="preprocessor">#define DDRCTL_INIT0_PRE_CKE_X1024_SHIFT (0U)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a92a214f6260064b12acccc4f12a197d6">  753</a></span><span class="preprocessor">#define DDRCTL_INIT0_PRE_CKE_X1024_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT0_PRE_CKE_X1024_SHIFT) &amp; DDRCTL_INIT0_PRE_CKE_X1024_MASK)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a77614264a732352df6f2e5309a277065">  754</a></span><span class="preprocessor">#define DDRCTL_INIT0_PRE_CKE_X1024_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT0_PRE_CKE_X1024_MASK) &gt;&gt; DDRCTL_INIT0_PRE_CKE_X1024_SHIFT)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">/* Bitfield definition for register: INIT1 */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * DRAM_RSTN_X1024 (R/W)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> *</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment"> * Description: Number of cycles to assert SDRAM reset signal during init sequence.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 devices. For use with a Synopsys DDR PHY, this should be set to a minimum of 1</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad5350dce320540748218510c52d0a5da">  765</a></span><span class="preprocessor">#define DDRCTL_INIT1_DRAM_RSTN_X1024_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aada38e877b6d9fa9d164d305340ff5b2">  766</a></span><span class="preprocessor">#define DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT (16U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acdce278e069144221d07cea76bfe97e6">  767</a></span><span class="preprocessor">#define DDRCTL_INIT1_DRAM_RSTN_X1024_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT) &amp; DDRCTL_INIT1_DRAM_RSTN_X1024_MASK)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa72b8f3c14dae4a05255d321f01dc0c4">  768</a></span><span class="preprocessor">#define DDRCTL_INIT1_DRAM_RSTN_X1024_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT1_DRAM_RSTN_X1024_MASK) &gt;&gt; DDRCTL_INIT1_DRAM_RSTN_X1024_SHIFT)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="comment">/*</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment"> * FINAL_WAIT_X32 (R/W)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"> *</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment"> * Description: Cycles to wait after completing the SDRAM initialization sequence before starting the dynamic scheduler.</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment"> * Unit: Counts of a global timer that pulses every 32 clock cycles.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> * There is no known specific requirement for this; it may be set to zero.</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa4b82c3b739d38101884962598d7288d">  779</a></span><span class="preprocessor">#define DDRCTL_INIT1_FINAL_WAIT_X32_MASK (0x7F00U)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8358402f55084015ab3dbdf2b417ee84">  780</a></span><span class="preprocessor">#define DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT (8U)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3bebfaf6d6e2ecd72227fd86e86e9e7f">  781</a></span><span class="preprocessor">#define DDRCTL_INIT1_FINAL_WAIT_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT) &amp; DDRCTL_INIT1_FINAL_WAIT_X32_MASK)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa4abd4fc0e827334fc0ac380c7753a3d">  782</a></span><span class="preprocessor">#define DDRCTL_INIT1_FINAL_WAIT_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT1_FINAL_WAIT_X32_MASK) &gt;&gt; DDRCTL_INIT1_FINAL_WAIT_X32_SHIFT)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">/*</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment"> * PRE_OCD_X32 (R/W)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> *</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> * Description: Wait period before driving the OCD complete command to SDRAM.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * Unit: Counts of a global timer that pulses every 32 clock cycles.</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * There is no known specific requirement for this; it may be set to zero.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> */</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acd9a16bc35cc81e3bf05b45fe508383b">  793</a></span><span class="preprocessor">#define DDRCTL_INIT1_PRE_OCD_X32_MASK (0xFU)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a62d2cb326e2b0ace96796eb042f05d87">  794</a></span><span class="preprocessor">#define DDRCTL_INIT1_PRE_OCD_X32_SHIFT (0U)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aae4a189d1295b8d304421b77ced6e377">  795</a></span><span class="preprocessor">#define DDRCTL_INIT1_PRE_OCD_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT1_PRE_OCD_X32_SHIFT) &amp; DDRCTL_INIT1_PRE_OCD_X32_MASK)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5dfbe91b8bc5da49057f578286eb8f27">  796</a></span><span class="preprocessor">#define DDRCTL_INIT1_PRE_OCD_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT1_PRE_OCD_X32_MASK) &gt;&gt; DDRCTL_INIT1_PRE_OCD_X32_SHIFT)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">/* Bitfield definition for register: INIT3 */</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">/*</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * MR (R/W)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> *</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> * Description: DDR2: Value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The uMCTL2 sets this bit appropriately.</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * DDR3/DDR4: Value loaded into MR0 register. mDDR: Value to write to MR register.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * LPDDR2/LPDDR3 - Value to write to MR1 register</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> */</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0f4587cf4574c977c28c4bf9eefbc902">  808</a></span><span class="preprocessor">#define DDRCTL_INIT3_MR_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad16fdb2f85033f1cb068edede0ea5f74">  809</a></span><span class="preprocessor">#define DDRCTL_INIT3_MR_SHIFT (16U)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a366eaf167a1daa3f5bcf57e8e7afb069">  810</a></span><span class="preprocessor">#define DDRCTL_INIT3_MR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT3_MR_SHIFT) &amp; DDRCTL_INIT3_MR_MASK)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a35e9211a2225ea35f78618c8ecc6d56f">  811</a></span><span class="preprocessor">#define DDRCTL_INIT3_MR_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT3_MR_MASK) &gt;&gt; DDRCTL_INIT3_MR_SHIFT)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">/*</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * EMR (R/W)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> *</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * Description: DDR2: Value to write to EMR register. Bits 9:7 are for OCD and the setting in this register is ignored. The uMCTL2 sets those bits appropriately.</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> * DDR3/DDR4: Value to write to MR1 register Set bit 7 to 0. If PHY-evaluation mode training is enabled, this bit is set appropriately by the uMCTL2 during write leveling.</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * mDDR: Value to write to EMR register. LPDDR2/LPDDR3 - Value to write to MR2 register Value After Reset: 0x510</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> */</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a16be545d55345eea7128cc83ac536038">  821</a></span><span class="preprocessor">#define DDRCTL_INIT3_EMR_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3acae4d41845e77cadd85edc1b6d0880">  822</a></span><span class="preprocessor">#define DDRCTL_INIT3_EMR_SHIFT (0U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3074215eee42bbc8c0ee58973e204872">  823</a></span><span class="preprocessor">#define DDRCTL_INIT3_EMR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT3_EMR_SHIFT) &amp; DDRCTL_INIT3_EMR_MASK)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1285444f9a82f87290f2256e0be8befd">  824</a></span><span class="preprocessor">#define DDRCTL_INIT3_EMR_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT3_EMR_MASK) &gt;&gt; DDRCTL_INIT3_EMR_SHIFT)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span> </div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">/* Bitfield definition for register: INIT4 */</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">/*</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * EMR2 (R/W)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> *</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment"> * Description: DDR2: Value to write to EMR2 register. DDR3/DDR4: Value to write to MR2 register LPDDR2/LPDDR3: Value to write to MR3 register mDDR: Unused</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment"> */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3c1a1dab8e0791c6eccf9248be42656f">  834</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR2_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a45d2655cc32039371a4bd97b0f0a7926">  835</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR2_SHIFT (16U)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8d95ed24142e5c5e0e7e276f413f9880">  836</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR2_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT4_EMR2_SHIFT) &amp; DDRCTL_INIT4_EMR2_MASK)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4fd58c0bedf1e663c2fc5ad356fe8b98">  837</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR2_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT4_EMR2_MASK) &gt;&gt; DDRCTL_INIT4_EMR2_SHIFT)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span> </div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">/*</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment"> * EMR3 (R/W)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment"> *</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"> * Description: DDR2: Value to write to EMR3 register. DDR3/DDR4: Value to write to MR3 register mDDR/LPDDR2/LPDDR3: Unused</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment"> */</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7c10330dfdd662b4f79227efef981782">  846</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR3_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2be8c9aa2840625fd0231930155777a8">  847</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR3_SHIFT (0U)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1303553377f83c15698b9df739765e53">  848</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR3_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT4_EMR3_SHIFT) &amp; DDRCTL_INIT4_EMR3_MASK)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a168dd7ef22146296022fe0428ef9ade3">  849</a></span><span class="preprocessor">#define DDRCTL_INIT4_EMR3_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT4_EMR3_MASK) &gt;&gt; DDRCTL_INIT4_EMR3_SHIFT)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">/* Bitfield definition for register: INIT5 */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">/*</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment"> * DEV_ZQINIT_X32 (R/W)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment"> *</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment"> * Description: ZQ initial calibration, tZQINIT. Present only in designs configured to support DDR3 or DDR4 or LPDDR2/LPDDR3.</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment"> * Unit: 32 clock cycles.</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * DDR3 typically requires 512 clocks. DDR4 requires 1024 clocks.</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> * LPDDR2/LPDDR3 requires 1 us.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4 == 1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6cb35f58a888c21b91d5159a91003bcd">  862</a></span><span class="preprocessor">#define DDRCTL_INIT5_DEV_ZQINIT_X32_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a89c55acbe5c076da1bc318b080790bf8">  863</a></span><span class="preprocessor">#define DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT (16U)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a629f103bfb5cabeeead855340b5cf7d7">  864</a></span><span class="preprocessor">#define DDRCTL_INIT5_DEV_ZQINIT_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT) &amp; DDRCTL_INIT5_DEV_ZQINIT_X32_MASK)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a62cecdec75b566b601ea6b2dd886e341">  865</a></span><span class="preprocessor">#define DDRCTL_INIT5_DEV_ZQINIT_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_INIT5_DEV_ZQINIT_X32_MASK) &gt;&gt; DDRCTL_INIT5_DEV_ZQINIT_X32_SHIFT)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span> </div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">/* Bitfield definition for register: DIMMCTL */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">/*</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * DIMM_ADDR_MIRR_EN (R/W)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> *</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> * Description: Address Mirroring Enable (for multi-rank UDIMM implementations and multi-rank DDR4 RDIMM implementations).</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * Some UDIMMs and DDR4 RDIMMs implement address mirroring for odd ranks, which means that the following address, bank address and bank group bits are swapped: (A3, A4), (A5, A6), (A7, A8), (BA0, BA1) and also (A11, A13),</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * (BG0, BG1) for the DDR4. Setting this bit ensures that, for mode register accesses during the automatic initialization routine, these bits are swapped within the uMCTL2 to compensate for this UDIMM/RDIMM swapping. In addition to the automatic initialization routine, in case of DDR4 UDIMM/RDIMM, they are swapped during the automatic MRS access to enable/disable of a particular DDR4 feature.</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> * Note: This has no effect on the address of any other memory accesses, or of software-driven mode register accesses.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="comment"> * This is not supported for mDDR, LPDDR2 or LPDDR3 SDRAMs.</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment"> * Note: In case of x16 DDR4 DIMMs, BG1 output of MRS for the odd ranks is same as BG0 because BG1 is invalid, hence dimm_dis_bg_mirroring register must be set to 1.</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> * 1 - For odd ranks, implement address mirroring for MRS commands to during initialization and for any automatic DDR4 MRS commands (to be used if UDIMM/RDIMM implements address mirroring)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> * 0 - Do not implement address mirroring</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> */</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0835dde96a12e542e7b2a5b290dc1098">  882</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK (0x2U)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abd8afa808f111d403df453d36a98892c">  883</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT (1U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a25007cc4255176c33717683049755c25">  884</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT) &amp; DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab2324a811c99192393b3d5ee060206d7">  885</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_MASK) &gt;&gt; DDRCTL_DIMMCTL_DIMM_ADDR_MIRR_EN_SHIFT)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span> </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">/*</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> * DIMM_STAGGER_CS_EN (R/W)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> *</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> * Description: Staggering enable for multi-rank accesses (for multi-rank UDIMM and RDIMM implementations only). This is not supported for DDR4, mDDR, LPDDR2 or LPDDR3 SDRAMs.</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment"> * 1 - Stagger accesses to even and odd ranks</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment"> * 0 - Do not stagger accesses</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> */</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1e5aa75ec52925357570bcdf9253491d">  896</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6a6cae705f8bb9352c9dc3da25ee9239">  897</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7d19c4ec641810b9235b93b20690f67e">  898</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT) &amp; DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae8f441b577cc399f02786542ca3d9e87">  899</a></span><span class="preprocessor">#define DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_MASK) &gt;&gt; DDRCTL_DIMMCTL_DIMM_STAGGER_CS_EN_SHIFT)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">/* Bitfield definition for register: RANKCTL */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/*</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment"> * DIFF_RANK_WR_GAP (R/W)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> *</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> * Description: Only present for multi-rank configurations. Indicates the number of clocks of gap in data responses when performing consecutive writes to different ranks.</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * This is used to switch the delays in the PHY to match the rank requirements.</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * The value programmed in this register takes care of the ODT switch off timing requirement when switching ranks during writes.</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (N/2) and round it up to the next integer value. N is value required by PHY, in terms of PHY clocks.</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * Value After Reset: 0x6</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment"> */</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5208430fccc65f7cd4e80b36dd8fffe5">  912</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK (0xF00U)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a94e9c0a5e28eab681edc3eace707eccf">  913</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT (8U)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adb668caab4af1a607da32127f8b37567">  914</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT) &amp; DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad6a5ded8c4912a36acf09ce443945249">  915</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_GET(x) (((uint32_t)(x) &amp; DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_MASK) &gt;&gt; DDRCTL_RANKCTL_DIFF_RANK_WR_GAP_SHIFT)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span> </div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">/*</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> * DIFF_RANK_RD_GAP (R/W)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> *</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> * Description: Only present for multi-rank configurations. Indicates the number of clocks of gap in data responses when performing consecutive reads to different ranks.</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment"> * This is used to switch the delays in the PHY to match the rank requirements.</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment"> * The value programmed in this register takes care of the ODT switch off timing requirement when switching ranks during reads.</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (N/2) and round it up to the next integer value. N is value required by PHY, in terms of PHY clocks.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment"> * Value After Reset: 0x6</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> */</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a40a06b0c33e852362abfe5c40d063a12">  927</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK (0xF0U)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5162680a500d07910b86889768aca398">  928</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT (4U)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9827dfe3cf86df56f90f3053b377c981">  929</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT) &amp; DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a564b498295a444398478aa4d747c07ca">  930</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_GET(x) (((uint32_t)(x) &amp; DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_MASK) &gt;&gt; DDRCTL_RANKCTL_DIFF_RANK_RD_GAP_SHIFT)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">/*</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment"> * MAX_RANK_RD (R/W)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment"> *</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment"> * Description: Only present for multi-rank configurations. Background: Reads to the same rank can be performed back-to-back. Reads to different ranks require additional gap</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> * dictated by the register RANKCTL.diff_rank_rd_gap. This is</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * to avoid possible data bus contention as well as to give PHY enough time to switch the delay when changing ranks. The uMCTL2 arbitrates for bus access on a cycle-by-cycle basis; therefore after a read is scheduled, there are few clock cycles (determined by the value on diff_rank_rd_gap register) in which only reads from the same rank are eligible to be scheduled. This prevents reads from other ranks from having fair access to the data bus.</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * This parameter represents the maximum number of reads that can be scheduled consecutively to the same rank. After this number is reached, a delay equal to RANKCTL.diff_rank_rd_gap is inserted by the scheduler to allow all ranks a fair opportunity to be scheduled. Higher numbers increase bandwidth utilization, lower numbers increase fairness.</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * This feature can be DISABLED by setting this register to 0. When set to 0, the Controller will stay on the same rank as long as commands are available for it.</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> * Minimum programmable value is 0 (feature disabled) and maximum programmable value is 0xF.</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment"> * Feature limitation: max_rank_rd feature works as described only in the mode in which one command at the DDRC input results in one DFI command at the output. An example of this mode is: BL8 hardware configuration (MEMC_BURST_LENGTH=8) and Full bus width mode (MSTR.data_bus_width=2&#39;b00) and BL8 mode of operation (MSTR.burst_rdwr=4&#39;b0100). In modes where single HIF command results in multiple DFI commands (eg: Half Bus Width, BL4 etc.), the same rank commands would be serviced for as long as they are available, which is equivalent to this feature being disabled.</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment"> * Value After Reset: 0xf</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> */</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a648c9817850368bed3124758e3da4297">  946</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_MAX_RANK_RD_MASK (0xFU)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a441a31e80e9c1a13943cfdcbc3d6eaf3">  947</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT (0U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5ae31cdc9131db4ab0f5d987ea8a750e">  948</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_MAX_RANK_RD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT) &amp; DDRCTL_RANKCTL_MAX_RANK_RD_MASK)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a385441ee137bde117e32ddf78271454e">  949</a></span><span class="preprocessor">#define DDRCTL_RANKCTL_MAX_RANK_RD_GET(x) (((uint32_t)(x) &amp; DDRCTL_RANKCTL_MAX_RANK_RD_MASK) &gt;&gt; DDRCTL_RANKCTL_MAX_RANK_RD_SHIFT)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">/* Bitfield definition for register: DRAMTMG0 */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">/*</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment"> * WR2PRE (R/W)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment"> *</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * Description: Minimum time between write and precharge to same bank.</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> * Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks @400MHz and less for lower frequencies where:</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"> * WL = write latency</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present.</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> * tWR = Write recovery time. This comes directly from the SDRAM specification.</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * Add one extra cycle for LPDDR2/LPDDR3 for this parameter. For configurations with MEMC_FREQ_RATIO=2, 1T mode, divide the above value by 2. No rounding up.</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, 2T mode, divide the above value by 2 and add 1. No rounding up.</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment"> * Value After Reset: 0xf</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> */</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae9e6f3ae0c7a8e7eeff3fdecba5cef37">  966</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_WR2PRE_MASK (0x7F000000UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af70da63185a18277da60e63fc84bfa9a">  967</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_WR2PRE_SHIFT (24U)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af55d28654d2437d984fc8f24929d439f">  968</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_WR2PRE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG0_WR2PRE_SHIFT) &amp; DDRCTL_DRAMTMG0_WR2PRE_MASK)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae103997b3e370a2ab51db5c9988f75ad">  969</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_WR2PRE_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG0_WR2PRE_MASK) &gt;&gt; DDRCTL_DRAMTMG0_WR2PRE_SHIFT)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/*</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> * T_FAW (R/W)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> *</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> * Description: tFAW Valid only when 8 or more banks(or banks x bank groups) are present.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * In 8-bank design, at most 4 banks must be activated in a rolling window of tFAW cycles.</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tFAW/2) and round up to next integer value.</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment"> * In a 4-bank design, set this register to 0x1 independent of the MEMC_FREQ_RATIO configuration.</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"> */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaac6724a128d59a8edadfc559dcb7d48">  982</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_FAW_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a014253de4b700bb3a083dc5ad78e8e70">  983</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_FAW_SHIFT (16U)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab492b6510d4f5cf2bc11a3132be4aeca">  984</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_FAW_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG0_T_FAW_SHIFT) &amp; DDRCTL_DRAMTMG0_T_FAW_MASK)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7bac253bcdfe60978315bd9732bf8f80">  985</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_FAW_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG0_T_FAW_MASK) &gt;&gt; DDRCTL_DRAMTMG0_T_FAW_SHIFT)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/*</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment"> * T_RAS_MAX (R/W)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> *</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> * Description: tRAS(max): Maximum time between activate and precharge to same bank. This is the maximum time that a page can be kept open</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * Minimum value of this register is 1. Zero is invalid.</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tRAS(max)-1)/2. No rounding up.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * Unit: Multiples of 1024 clocks. Value After Reset: 0x1b Exists: Always</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> */</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5235bf314b622f4e23207cfbc2085054">  995</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MAX_MASK (0x7F00U)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac2701d310960ba3075329a0dd1e0e5a3">  996</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT (8U)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a96aad307fc8cca0775bb054e786d8e74">  997</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MAX_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT) &amp; DDRCTL_DRAMTMG0_T_RAS_MAX_MASK)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adabb8f8ff9eb057ac2befd0011b2de97">  998</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MAX_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG0_T_RAS_MAX_MASK) &gt;&gt; DDRCTL_DRAMTMG0_T_RAS_MAX_SHIFT)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">/*</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * T_RAS_MIN (R/W)</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> *</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * Description: tRAS(min): Minimum time between activate and precharge to the same bank.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, 1T mode, program this to tRAS(min)/2. No rounding up.</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, 2T mode, program this to (tRAS(min)/2 + 1). No rounding up of the division operation.</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> * Value After Reset: 0xf</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> */</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac612ed2217b118b9f0ef8eb1c87b2332"> 1010</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MIN_MASK (0x3FU)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a071525c2b493b94385cdbd54ad09fea5"> 1011</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT (0U)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af6dd2058ea731a23e11c8b6c4f75d382"> 1012</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MIN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT) &amp; DDRCTL_DRAMTMG0_T_RAS_MIN_MASK)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a983996ab76454934a5f63093604b3339"> 1013</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG0_T_RAS_MIN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG0_T_RAS_MIN_MASK) &gt;&gt; DDRCTL_DRAMTMG0_T_RAS_MIN_SHIFT)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">/* Bitfield definition for register: DRAMTMG1 */</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">/*</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> * T_XP (R/W)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> *</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * Description: tXP: Minimum time after power-down exit to any operation. For DDR3, this should be programmed to tXPDLL if slow powerdown exit is selected in MR0[12].</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * If C/A parity for DDR4 is used, set to (tXP+PL) instead. For configurations with MEMC_FREQ_RATIO=2, program this to (tXP/2) and round it up to the next integer value.</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * Units: Clocks</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * Value After Reset: 0x8</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> */</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4b98cc21fa50bc8de0c1743dc5248f18"> 1025</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_XP_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aacdfb818b2d184f1f2fca3f44d0bb093"> 1026</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_XP_SHIFT (16U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af6a403a27eee17fb45b87ae04939d65d"> 1027</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_XP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG1_T_XP_SHIFT) &amp; DDRCTL_DRAMTMG1_T_XP_MASK)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adbfdd36f7e221fb6d00c70a45a41e68a"> 1028</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_XP_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG1_T_XP_MASK) &gt;&gt; DDRCTL_DRAMTMG1_T_XP_SHIFT)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">/*</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> * RD2PRE (R/W)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> *</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment"> * Description: tRTP: Minimum time from read to precharge of same bank.</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment"> * DDR2: tAL + BL/2 + max(tRTP, 2) - 2</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment"> * DDR3: tAL + max (tRTP, 4)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="comment"> * DDR4: Max of following two equations:        tAL + max (tRTP, 4) or, RL + BL/2 - tRP.</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"> * mDDR: BL/2</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment"> * LPDDR2: Depends on if it&#39;s LPDDR2-S2 or LPDDR2-S4: LPDDR2-S2: BL/2 + tRTP - 1.       LPDDR2-S4: BL/2 + max(tRTP,2) - 2.</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> * LPDDR3: BL/2 + max(tRTP,4) - 4</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, 1T mode, divide the above value by 2. No rounding up.</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, 2T mode, divide the above value by 2 and add 1. No rounding up of division operation.</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment"> */</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa13669a5458b6f0563d42bdb5bcbe1e4"> 1046</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_RD2PRE_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a345f73e08c13ab8bed579e2194babe92"> 1047</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_RD2PRE_SHIFT (8U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5a0e61f47946dd5ce53587d2e3821db4"> 1048</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_RD2PRE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG1_RD2PRE_SHIFT) &amp; DDRCTL_DRAMTMG1_RD2PRE_MASK)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac89e7ba02d1693f02513d0e1d1f94eaa"> 1049</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_RD2PRE_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG1_RD2PRE_MASK) &gt;&gt; DDRCTL_DRAMTMG1_RD2PRE_SHIFT)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">/*</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> * T_RC (R/W)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment"> *</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment"> * Description: tRC: Minimum time between activates to same bank.</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tRC/2) and round up to next integer value.</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment"> * Value After Reset: 0x14</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> */</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a52cd214ce669062d33bbd6cdefa313ff"> 1060</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_RC_MASK (0x7FU)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae113a9156968cf41d27b9212b98e8561"> 1061</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_RC_SHIFT (0U)</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a161de12d4de6a7f9c5fc03d088699155"> 1062</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_RC_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG1_T_RC_SHIFT) &amp; DDRCTL_DRAMTMG1_T_RC_MASK)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae6bd7611c6b5d9313b01f57b5d3c50bf"> 1063</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG1_T_RC_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG1_T_RC_MASK) &gt;&gt; DDRCTL_DRAMTMG1_T_RC_SHIFT)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/* Bitfield definition for register: DRAMTMG2 */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">/*</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment"> * RD2WR (R/W)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment"> *</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * Description: DDR2/3/mDDR: RL + BL/2 + 2 - WL DDR4: RL + BL/2 + 1 + WR_PREAMBLE - WL</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> * LPDDR2/LPDDR3: RL + BL/2 + RU(tDQSCKmax/tCK) + 1 - WL.</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * Minimum time from read command to write command. Include time for bus turnaround and all per-bank, per-rank, and global constraints.</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> * Unit: Clocks. Where:</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment"> * WL = write latency</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment"> * BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment"> * RL = read latency = CAS latency</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment"> * WR_PREAMBLE = write preamble. This is unique to DDR4.</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer.</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment"> * Value After Reset: 0x6</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af6eee79241901cf70280dacdfb0d3c69"> 1081</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_RD2WR_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adf6f4445150fc8e24b0d3aee8f518bb4"> 1082</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_RD2WR_SHIFT (8U)</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af87203e382e6051164efd4c08f3b6591"> 1083</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_RD2WR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG2_RD2WR_SHIFT) &amp; DDRCTL_DRAMTMG2_RD2WR_MASK)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af033e9d0fa801f3acc4c118a167e5ac3"> 1084</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_RD2WR_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG2_RD2WR_MASK) &gt;&gt; DDRCTL_DRAMTMG2_RD2WR_SHIFT)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span> </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">/*</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment"> * WR2RD (R/W)</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment"> *</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> * Description: DDR4: WL + BL/2 + tWTR_L Others: WL + BL/2 + tWTR</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> * In DDR4, minimum time from write command to read command for same bank group. In others, minimum time from write command to read command. Includes time for bus turnaround, recovery times, and all per-bank, per-rank, and global constraints.</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * Unit: Clocks. Where:</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> * WL = write latency</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"> * BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment"> * tWTR_L = internal write to read command delay for same bank group. This comes directly from the SDRAM specification.</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment"> * tWTR = internal write to read command delay. This comes directly from the SDRAM specification.</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"> * Add one extra cycle for LPDDR2/LPDDR3 operation.</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, divide the value calculated using the above equation by 2, and round it up to next integer.</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment"> * Value After Reset: 0xd</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> */</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a09916c1f0c014ba9ab333b358eb66442"> 1101</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_WR2RD_MASK (0x3FU)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa3672815f0d24fd112b207c127c3b4b5"> 1102</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_WR2RD_SHIFT (0U)</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a105754728f54a799a899eeb11eb1f431"> 1103</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_WR2RD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG2_WR2RD_SHIFT) &amp; DDRCTL_DRAMTMG2_WR2RD_MASK)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac8d7b528b7d1876daede549eaf689970"> 1104</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG2_WR2RD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG2_WR2RD_MASK) &gt;&gt; DDRCTL_DRAMTMG2_WR2RD_SHIFT)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">/* Bitfield definition for register: DRAMTMG3 */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">/*</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment"> * T_MRD (R/W)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment"> *</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> * Description: tMRD: Cycles between load mode commands. If MEMC_DDR3_OR_4 = 0, this parameter is also used to define the cycles between load mode command and following non-load mode command.</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tMRD/2) and round it up to the next integer value.</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> * If C/A parity for DDR4 is used, set to tMRD_PAR(tMOD+PL) instead</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"> */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab882b1f7514b3e02e26ed337b9c606e6"> 1116</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MRD_MASK (0x3F000UL)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4d04c2ec00fdc62d70fef47992450d87"> 1117</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MRD_SHIFT (12U)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2719523b9ee1e308e006c297d678f5d1"> 1118</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG3_T_MRD_SHIFT) &amp; DDRCTL_DRAMTMG3_T_MRD_MASK)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a038b7a9401c4d1e999834d07eb207ef3"> 1119</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MRD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG3_T_MRD_MASK) &gt;&gt; DDRCTL_DRAMTMG3_T_MRD_SHIFT)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span> </div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/*</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> * T_MOD (R/W)</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment"> *</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment"> * Description: tMOD: Present if MEMC_DDR3_OR_4 = 1. Cycles between load mode command and following non-load mode command. This is required to be programmed even when a design that supports DDR3/4 is running in DDR2 mode.</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment"> * If C/A parity for DDR4 is used, set to tMOD_PAR(tMOD+PL) instead</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment"> * Set to tMOD if MEMC_FREQ_RATIO=1, or tMOD/2 (rounded up to next integer) if MEMC_FREQ_RATIO=2. Note that if using RDIMM, depending on the PHY, it may be necessary to use a value of tMOD + 1 or (tMOD + 1)/2 to compensate for the extra cycle of latency applied to mode register writes by the RDIMM chip</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"> * Value After Reset: &quot;(MEMC_DDR3_EN==1 || MEMC_DDR4_EN==1 ) ? 0xc : 0x0&quot;</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> */</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a15a5fe95590783d50ab2a7c53867496d"> 1130</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MOD_MASK (0x3FFU)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7264783485f8e5aac344bbd014dd7654"> 1131</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MOD_SHIFT (0U)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a757956e7e8abab433bbba9da74fb96c4"> 1132</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MOD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG3_T_MOD_SHIFT) &amp; DDRCTL_DRAMTMG3_T_MOD_MASK)</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a53980e55e0dfe9bb21bfe34c71bdba2c"> 1133</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG3_T_MOD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG3_T_MOD_MASK) &gt;&gt; DDRCTL_DRAMTMG3_T_MOD_SHIFT)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">/* Bitfield definition for register: DRAMTMG4 */</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">/*</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"> * T_RCD (R/W)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment"> *</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment"> * Description: tRCD - tAL: Minimum time from activate to read or write command to same bank.</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to ((tRCD - tAL)/2) and round it up to the next integer value.</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> * Minimum value allowed for this register is 1, which implies minimum (tRCD - tAL) value to be 2 in configurations with MEMC_FREQ_RATIO=2.</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> * Value After Reset: 0x5</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment"> */</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a99c396638f32748f6175be297684fd51"> 1146</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RCD_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5f05dd57f15979d5c00f87972145abc3"> 1147</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RCD_SHIFT (24U)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab2dbe2d22388e3ec57f1c83c00a8d4b2"> 1148</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RCD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG4_T_RCD_SHIFT) &amp; DDRCTL_DRAMTMG4_T_RCD_MASK)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3724ca4d121a329e5c6d8a186aa0ea21"> 1149</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RCD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG4_T_RCD_MASK) &gt;&gt; DDRCTL_DRAMTMG4_T_RCD_SHIFT)</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">/*</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * T_CCD (R/W)</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> *</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="comment"> * Description: DDR4: tCCD_L: This is the minimum time between two reads or two writes for same bank group. Others: tCCD: This is the minimum time between two reads</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment"> * or two writes.</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tCCD_L/2 or tCCD/2) and round it up to the next integer value.</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"> * Unit: clocks.</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae875cac0da97da1c71f16448cb8e498d"> 1161</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_CCD_MASK (0x70000UL)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a77ed40c6a3c77627fef32bd863743171"> 1162</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_CCD_SHIFT (16U)</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0eb4bd6f219d75e950f9796145e5d385"> 1163</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_CCD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG4_T_CCD_SHIFT) &amp; DDRCTL_DRAMTMG4_T_CCD_MASK)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaf9455d1984d9d936869c7a19de435a1"> 1164</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_CCD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG4_T_CCD_MASK) &gt;&gt; DDRCTL_DRAMTMG4_T_CCD_SHIFT)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">/*</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment"> * T_RRD (R/W)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment"> *</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment"> * Description: DDR4: tRRD_L: Minimum time between activates from bank &quot;a&quot; to bank &quot;b&quot; for same bank group. Others: tRRD: Minimum time between activates from bank</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment"> * &quot;a&quot; to bank &quot;b&quot;</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tRRD_L/2 or tRRD/2) and round it up to the next integer value.</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment"> */</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac54ec4ed7d021c076b65cb4c6d7cc3f7"> 1176</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RRD_MASK (0xF00U)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad18e0d26133f75e295cd3a77dc2f8b1b"> 1177</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RRD_SHIFT (8U)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab6735a944cd626a311ea825f80ae599d"> 1178</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RRD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG4_T_RRD_SHIFT) &amp; DDRCTL_DRAMTMG4_T_RRD_MASK)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7b5516e401b4603206ea17e752c5a51b"> 1179</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RRD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG4_T_RRD_MASK) &gt;&gt; DDRCTL_DRAMTMG4_T_RRD_SHIFT)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span> </div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">/*</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> * T_RP (R/W)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> *</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="comment"> * Description: tRP: Minimum time from precharge to activate of same bank.</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (tRP/2 + 1). No round up of the fraction.</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment"> * Value After Reset: 0x5</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"> */</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af52eea65398365fe19fb9f57c12e8692"> 1190</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RP_MASK (0x1FU)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa6310e3e2f21ac481e0a70ccf305786f"> 1191</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RP_SHIFT (0U)</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a67251dd03e90ca4ded24b2eb50567045"> 1192</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG4_T_RP_SHIFT) &amp; DDRCTL_DRAMTMG4_T_RP_MASK)</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a96c7a7f66f2068db00fe23d36e25fd05"> 1193</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG4_T_RP_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG4_T_RP_MASK) &gt;&gt; DDRCTL_DRAMTMG4_T_RP_SHIFT)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span> </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment">/* Bitfield definition for register: DRAMTMG5 */</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="comment">/*</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"> * T_CKSRX (R/W)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment"> *</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"> * Description: This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX. Specifies the clock stable time before SRX.</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> * Recommended settings:</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> * mDDR: 1</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> * LPDDR2: 2</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> * LPDDR3: 2</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment"> * DDR2: 1</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment"> * DDR3: tCKSRX</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"> * DDR4: tCKSRX</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer.</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment"> * Value After Reset: 0x5</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> */</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abc5f70d203dd65f58ed8dbe6377955b4"> 1211</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRX_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a19fb515d2962f9a55d02116f5f3c5960"> 1212</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRX_SHIFT (24U)</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acdf5bb6b5c6b4a802d003dc224ba96a3"> 1213</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRX_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG5_T_CKSRX_SHIFT) &amp; DDRCTL_DRAMTMG5_T_CKSRX_MASK)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab8b7f356306a3cafb9f26ea6b02fb9b9"> 1214</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRX_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG5_T_CKSRX_MASK) &gt;&gt; DDRCTL_DRAMTMG5_T_CKSRX_SHIFT)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">/*</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment"> * T_CKSRE (R/W)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment"> *</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment"> * Description: This is the time after Self Refresh Down Entry that CK is maintained as a valid clock. Specifies the clock disable delay after SRE.</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> * Recommended settings:</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> * mDDR: 0</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * LPDDR2: 2</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> * LPDDR3: 2</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="comment"> * DDR2: 1</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment"> * DDR3: max (10 ns, 5 tCK)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="comment"> * DDR4: max (10 ns, 5 tCK)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer.</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"> * Value After Reset: 0x5</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4d67210eb2f999e9660093f3e0998ebd"> 1231</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRE_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a359a0276945b9eb823de0cb83b36ccad"> 1232</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRE_SHIFT (16U)</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae53ad3c797bdbb96e42da95b0dfe8a93"> 1233</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG5_T_CKSRE_SHIFT) &amp; DDRCTL_DRAMTMG5_T_CKSRE_MASK)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aac60f5ddeb4ea329d67d779734c9487b"> 1234</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKSRE_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG5_T_CKSRE_MASK) &gt;&gt; DDRCTL_DRAMTMG5_T_CKSRE_SHIFT)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="comment">/*</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment"> * T_CKESR (R/W)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="comment"> *</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment"> * Description: Minimum CKE low width for Self refresh entry to exit timing im memory clock cycles.</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"> * Recommended settings:</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * mDDR: tRFC</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> * LPDDR2: tCKESR</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> * LPDDR3: tCKESR</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> * DDR2: tCKE</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment"> * DDR3: tCKE + 1</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment"> * DDR4: tCKE + 1</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to recommended value divided by two and round it up to next integer.</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment"> */</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae2d6b91f0ec3b13d7cb755cb2e95fe16"> 1251</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKESR_MASK (0x3F00U)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2f2e1e1d557e572766d50224613b670a"> 1252</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKESR_SHIFT (8U)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8f668b78ec262be61fe0d3dae8c79478"> 1253</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKESR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG5_T_CKESR_SHIFT) &amp; DDRCTL_DRAMTMG5_T_CKESR_MASK)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad06ea1d3105225dfd0ea20bc774339f5"> 1254</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKESR_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG5_T_CKESR_MASK) &gt;&gt; DDRCTL_DRAMTMG5_T_CKESR_SHIFT)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">/*</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment"> * T_CKE (R/W)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment"> *</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment"> * Description: Minimum number of cycles of CKE HIGH/LOW during power-down and self refresh.</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment"> * LPDDR2/LPDDR3 mode: Set this to the larger of tCKE or tCKESR</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> * Non-LPDDR2/non-LPDDR3 designs: Set this to tCKE value.</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to (value described above)/2 and round it up to the next integer value.</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * Unit: Clocks.</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> * Value After Reset: 0x3</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="comment"> */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac56c62386ad51d7e8af6d110362abbd3"> 1267</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKE_MASK (0x1FU)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab7447846bf66267b72e530254420d516"> 1268</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKE_SHIFT (0U)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7d4befcd6a09774aab7abd766931a100"> 1269</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG5_T_CKE_SHIFT) &amp; DDRCTL_DRAMTMG5_T_CKE_MASK)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac21cab917c51699c7c57c4fdc51c9140"> 1270</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG5_T_CKE_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG5_T_CKE_MASK) &gt;&gt; DDRCTL_DRAMTMG5_T_CKE_SHIFT)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span> </div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">/* Bitfield definition for register: DRAMTMG8 */</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment">/*</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> * T_XS_DLL_X32 (R/W)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment"> *</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"> * Description: tXSDLL: Exit Self Refresh to commands requiring a locked DLL.</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to the above value divided by 2 and round up to next integer value.</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"> * Unit: Multiples of 32 clocks.</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"> * Note: In LPDDR2/LPDDR3/Mobile DDR mode, t_xs_x32 and t_xs_dll_x32 must be set the same values derived from tXSR.</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment"> * Value After Reset: 0x44</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> */</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afb1fbea807bcc81e2cb75f02ed828e0f"> 1283</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK (0x7F00U)</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac7c22cd88c55eec2c00ed1f07486da61"> 1284</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT (8U)</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab42d4cdb3c98d967c1f20d133b3bdc4f"> 1285</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT) &amp; DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae0de157f3def1b6874570b9c4aee62e7"> 1286</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_DLL_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG8_T_XS_DLL_X32_MASK) &gt;&gt; DDRCTL_DRAMTMG8_T_XS_DLL_X32_SHIFT)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">/*</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment"> * T_XS_X32 (R/W)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment"> *</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * Description: tXS: Exit Self Refresh to commands not requiring a locked DLL.</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to the above value divided by 2 and round up to next integer value.</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * Unit: Multiples of 32 clocks.</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * Note: In LPDDR2/LPDDR3/Mobile DDR mode, t_xs_x32 and t_xs_dll_x32 must be set the same values derived from tXSR.</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> * Value After Reset: 0x5</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment"> */</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab54b7a7c4f2d23a3038f2dcfc4eb876e"> 1298</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_X32_MASK (0x7FU)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4f6650618d1b546f1e80409b495d468b"> 1299</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_X32_SHIFT (0U)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa973d2b549d7149c460dfc7c4eab3857"> 1300</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_X32_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DRAMTMG8_T_XS_X32_SHIFT) &amp; DDRCTL_DRAMTMG8_T_XS_X32_MASK)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#accd2f25846268dd41a56a417969061c4"> 1301</a></span><span class="preprocessor">#define DDRCTL_DRAMTMG8_T_XS_X32_GET(x) (((uint32_t)(x) &amp; DDRCTL_DRAMTMG8_T_XS_X32_MASK) &gt;&gt; DDRCTL_DRAMTMG8_T_XS_X32_SHIFT)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">/* Bitfield definition for register: ZQCTL0 */</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">/*</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment"> * DIS_AUTO_ZQ (R/W)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment"> *</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * Description:</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> * 1 - Disable uMCTL2 generation of ZQCS command. Register reg_ddrc_zq_calib_short can be used instead to control ZQ calibration commands.</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment"> * 0 - Internally generate ZQCS commands based on ZQCTL1.t_zq_short_interval_x1024.</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7b82f011ffee178acad402bb5df231aa"> 1314</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abcb05acd91331618cbe97dd1729a5b7b"> 1315</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT (31U)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab577d4d2d333f2149d34c91243a59e74"> 1316</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT) &amp; DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a68b535f6151aec200d7922f0b6d588ff"> 1317</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_AUTO_ZQ_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQCTL0_DIS_AUTO_ZQ_MASK) &gt;&gt; DDRCTL_ZQCTL0_DIS_AUTO_ZQ_SHIFT)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span> </div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="comment">/*</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment"> * DIS_SRX_ZQCL (R/W)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> *</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> * Description:</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> * 1 - Disable issuing of ZQCL command at Self-Refresh exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 mode.</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> * 0 - Enable issuing of ZQCL command at Self-Refresh exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 mode.</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment"> */</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ade307bde1b017a660b2afe151558dcd6"> 1329</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aff5ceac5e5bc1c6ec4759d67fdf99853"> 1330</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT (30U)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab3ca6686bb094d29e29c3fe983dab9ba"> 1331</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT) &amp; DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abe2bdf4deec7297886dafeebbfe94f37"> 1332</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_DIS_SRX_ZQCL_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQCTL0_DIS_SRX_ZQCL_MASK) &gt;&gt; DDRCTL_ZQCTL0_DIS_SRX_ZQCL_SHIFT)</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment">/*</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"> * ZQ_RESISTOR_SHARED (R/W)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment"> *</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment"> * Description:</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment"> * 1 - Denotes that ZQ resistor is shared between ranks. Means ZQinit/ZQCL/ZQCS commands are sent to one rank at a time with tZQinit/tZQCL/tZQCS timing met between commands so that commands to different ranks do not overlap.</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment"> * 0 - ZQ resistor is not shared.</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> */</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7e86ed5e18115a84837a470c50fc52df"> 1344</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8481d2626c8d80dea5fb15549004adbe"> 1345</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT (29U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2b7aac6b447aafd1c5b196e81c8a872b"> 1346</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT) &amp; DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a225b38e060e623ee9024742a84887e4d"> 1347</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_MASK) &gt;&gt; DDRCTL_ZQCTL0_ZQ_RESISTOR_SHARED_SHIFT)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span> </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">/*</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment"> * T_ZQ_LONG_NOP (R/W)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"> *</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment"> * Description: tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3: Number of cycles of NOP required after a ZQCL (ZQ calibration long) command is issued to SDRAM.</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2: DDR3/DDR4: program this to tZQoper/2 and round it up to the next integer value.</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> * LPDDR2/LPDDR3: program this to tZQCL/2 and round it up to the next integer value.</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> * Unit: Clock cycles.</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> * Value After Reset: 0x200</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment"> */</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a05db7ae9d6dc1c3a7c2df5644054599f"> 1360</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5f69cb47dca05e1946bd7e329f9ebe0c"> 1361</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT (16U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3028cb4664a760aa233027a3ffeeefda"> 1362</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT) &amp; DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa0a7f62b817611798760efa65af5887a"> 1363</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_MASK) &gt;&gt; DDRCTL_ZQCTL0_T_ZQ_LONG_NOP_SHIFT)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">/*</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment"> * T_ZQ_SHORT_NOP (R/W)</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> *</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> * Description: tZQCS: Number of cycles of NOP required after a ZQCS (ZQ calibration short) command is issued to SDRAM.</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * For configurations with MEMC_FREQ_RATIO=2, program this to tZQCS/2 and round it up to the next integer value. Unit: Clock cycles.</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment"> * Value After Reset: 0x40</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment"> */</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4fe3b4a74f80c4f697866e97ca49dbff"> 1374</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK (0x3FFU)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aedd6e67af6cd3554b8ee079739ba7267"> 1375</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT (0U)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a42a60d43bc11307494d765210ff141a0"> 1376</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT) &amp; DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a740393c5962fe3727d232b2eafdb729b"> 1377</a></span><span class="preprocessor">#define DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_MASK) &gt;&gt; DDRCTL_ZQCTL0_T_ZQ_SHORT_NOP_SHIFT)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">/* Bitfield definition for register: ZQCTL1 */</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">/*</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment"> * T_ZQ_SHORT_INTERVAL_X1024 (R/W)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"> *</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment"> * Description: Average interval to wait between automatically issuing ZQCS (ZQ calibration short) commands to DDR3/DDR4/LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment"> * Meaningless, if ZQCTL0.dis_auto_zq=1. Unit: 1024 clock cycles.</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"> * This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3 devices.</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> * Value After Reset: 0x100</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> * Exists: MEMC_DDR3==1 || MEMC_DDR4==1 || MEMC_LPDDR2==1</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"> */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7dfaa9a81e4542a1f8e871a71a4684e0"> 1389</a></span><span class="preprocessor">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK (0xFFFFFUL)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a407d8a8cff61dc99b48fa2fc9149fa67"> 1390</a></span><span class="preprocessor">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT (0U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a945de05834d9fc8c64e00cd0699094eb"> 1391</a></span><span class="preprocessor">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT) &amp; DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9d7fe29a2890dea9de03b91da4fe9887"> 1392</a></span><span class="preprocessor">#define DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_MASK) &gt;&gt; DDRCTL_ZQCTL1_T_ZQ_SHORT_INTERVAL_X1024_SHIFT)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/* Bitfield definition for register: ZQSTAT */</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment">/*</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> * ZQ_RESET_BUSY (R)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> *</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> * Description: SoC core may initiate a ZQ Reset operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the ZQ Reset request. It goes low when the ZQ Reset command is issued to the SDRAM and the associated NOP period is over. It is recommended not to perform ZQ Reset commands when this signal is high.</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment"> * 0 - Indicates that the SoC core can initiate a ZQ Reset operation</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment"> * 1 - Indicates that ZQ Reset operation is in progress</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment"> */</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ade0d29eb0250df989686c806dbd5e170"> 1404</a></span><span class="preprocessor">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK (0x1U)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8f5c9becf59f37e5f4fd20a3cb234ce4"> 1405</a></span><span class="preprocessor">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT (0U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5ac657b3bca682fb8e80d366d99a90be"> 1406</a></span><span class="preprocessor">#define DDRCTL_ZQSTAT_ZQ_RESET_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_ZQSTAT_ZQ_RESET_BUSY_MASK) &gt;&gt; DDRCTL_ZQSTAT_ZQ_RESET_BUSY_SHIFT)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="comment">/* Bitfield definition for register: DFITMG0 */</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">/*</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="comment"> * DFI_T_CTRL_DELAY (R/W)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="comment"> *</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment"> * Description: Specifies the number of DFI clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion. If the DFI clock and the memory clock are not phase-aligned, this timing parameter should be rounded up to the next integer value. Note that if using RDIMM, depending on the PHY, it may be necessary to increment this parameter by 1. This is to compensate for the extra cycle of latency through the RDIMM</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"> * Value After Reset: 0x7</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac8fd636ef357fad3d004bf27407e524e"> 1416</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8f13bf9725539f957f2cca1ae358e11d"> 1417</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT (24U)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a74870b7d4c7299fd68917dfa6304a338"> 1418</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT) &amp; DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad4e22b136ff808138f7787846bced29c"> 1419</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_MASK) &gt;&gt; DDRCTL_DFITMG0_DFI_T_CTRL_DELAY_SHIFT)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">/*</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment"> * DFI_RDDATA_USE_SDR (R/W)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment"> *</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> * Description: Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR or SDR values Selects whether value in DFITMG0.dfi_t_rddata_en is in terms of SDR or HDR clock cycles:</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * 0 in terms of HDR clock cycles</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> * 1 in terms of SDR clock cycles</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment"> * Refer to PHY specification for correct value.</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment"> * Exists: MEMC_FREQ_RATIO==2</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment"> */</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8ad507fe740552c75b559c89e94420ee"> 1431</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad11e757b6052c5b17b6dc3b396e23fa2"> 1432</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT (23U)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af781f4eb35e9d6b989bdb8fa56f6a945"> 1433</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT) &amp; DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa2fe3915f23d116071de26cf02e043db"> 1434</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_MASK) &gt;&gt; DDRCTL_DFITMG0_DFI_RDDATA_USE_SDR_SHIFT)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span> </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">/*</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment"> * DFI_T_RDDATA_EN (R/W)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment"> *</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> * Description: Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal. Refer to PHY specification for correct value.</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment"> * This corresponds to the DFI parameter trddata_en. Note that, depending on the PHY, if using RDIMM, it may be necessary to use the value (CL + 1) in the calculation of trddata_en. This is to compensate for the extra cycle of latency through the RDIMM.</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment"> * Value After Reset: 0x2</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment"> */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adcc94eee8a7fd4bfc0458fbfd3b17fc7"> 1445</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a537c5f228cf732752ec844230bc12689"> 1446</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT (16U)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab02c7223f5291b99b722581bf920d58c"> 1447</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT) &amp; DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad68e6236ccaf408322802164e26bd60e"> 1448</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_T_RDDATA_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG0_DFI_T_RDDATA_EN_MASK) &gt;&gt; DDRCTL_DFITMG0_DFI_T_RDDATA_EN_SHIFT)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">/*</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> * DFI_WRDATA_USE_SDR (R/W)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> *</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"> * Description: Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR or SDR values Selects whether value in DFITMG0.dfi_tphy_wrlat is in terms of SDR or HDR clock cycles Selects whether value in DFITMG0.dfi_tphy_wrdata is in terms of SDR or HDR clock cycles</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment"> * 0 in terms of HDR clock cycles</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment"> * 1 in terms of SDR clock cycles</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment"> * Refer to PHY specification for correct value.</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment"> * Exists: MEMC_FREQ_RATIO==2</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment"> */</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6e772ad04065f4a70a279f09c6fa5fff"> 1460</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK (0x8000U)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acbcd3d0e495207e6546c82586493e5e0"> 1461</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT (15U)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab88b47c6a2f7b0ab9c0fd968d785e8aa"> 1462</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT) &amp; DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9ffbcde6eb79b0eff6569bf545ed4af5"> 1463</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_MASK) &gt;&gt; DDRCTL_DFITMG0_DFI_WRDATA_USE_SDR_SHIFT)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span> </div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">/*</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment"> * DFI_TPHY_WRDATA (R/W)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment"> *</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment"> * Description: Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal. This corresponds to the DFI timing parameter tphy_wrdata. Refer to PHY specification for correct value. Note, max supported value is 8.</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"> */</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af753d4ebfc1a51a157c06c17e30f2d25"> 1473</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK (0x3F00U)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9fc60a2692f15a96c5fd906af411bbee"> 1474</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT (8U)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a27f3cdb80a263487eab9d07703fc43e7"> 1475</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT) &amp; DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a768af6df0a2fcb9f3a3fcb37b8e1b37d"> 1476</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRDATA_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG0_DFI_TPHY_WRDATA_MASK) &gt;&gt; DDRCTL_DFITMG0_DFI_TPHY_WRDATA_SHIFT)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">/*</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> * DFI_TPHY_WRLAT (R/W)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment"> *</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment"> * Description: Write latency</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment"> * Number of clocks from the write command to write data enable (dfi_wrdata_en). This corresponds to the DFI timing parameter tphy_wrlat. The minimum supported value is as follows:</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment"> * 0 for configurations with MEMC_WL0 = 1</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment"> * 1 for configurations with MEMC_WL0 = 0</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment"> * Refer to PHY specification for correct value.Note that, depending on the PHY, if using RDIMM, it may be necessary to use the value (CL + 1) in the calculation of tphy_wrlat. This is to compensate for the extra cycle of latency through the RDIMM.</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment"> * Value After Reset: 0x2</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> */</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8a01ba10bc96ba9973800dbd7bb8e74d"> 1489</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK (0x3FU)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7e5491c81c9e30dfbe188e1162f179ee"> 1490</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT (0U)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af107ebcf252e4f35558b58e53c9f4b6c"> 1491</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT) &amp; DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a619c91252eb8e4a1513073f37203bdec"> 1492</a></span><span class="preprocessor">#define DDRCTL_DFITMG0_DFI_TPHY_WRLAT_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG0_DFI_TPHY_WRLAT_MASK) &gt;&gt; DDRCTL_DFITMG0_DFI_TPHY_WRLAT_SHIFT)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span> </div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">/* Bitfield definition for register: DFITMG1 */</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment">/*</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment"> * DFI_T_WRDATA_DELAY (R/W)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> *</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> * Description: Specifies the number of DFI clocks between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus. This corresponds to the DFI timing parameter twrdata_delay. Refer to PHY specification for correct value. For DFI 3.0 PHY, set to twrdata_delay, a new timing parameter introduced in DFI 3.0. For DFI 2.1 PHY, set to tphy_wrdata + (delay of DFI write data to the DRAM). Value to be programmed is in terms of DFI clocks, not PHY clocks. In FREQ_RATIO=2, divide PHY&#39;s value by 2 and round up to next integer. If using DFITMG0.dfi_wrdata_use_sdr=1, add 1 to the value.</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment"> */</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a993e9e411820a25b526334826be7d9b6"> 1503</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae1eee95592c771d97463ca4b6361b87d"> 1504</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT (16U)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a28dd766c518f1d44099f1e44a05f54f3"> 1505</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT) &amp; DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a154c008156233145d966ad11892758c1"> 1506</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_MASK) &gt;&gt; DDRCTL_DFITMG1_DFI_T_WRDATA_DELAY_SHIFT)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">/*</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment"> * DFI_T_DRAM_CLK_DISABLE (R/W)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment"> *</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment"> * Description: Specifies the number of DFI clock cycles from the assertion of the dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY- DRAM boundary, maintains a low value. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment"> */</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae9338c4fe64c3ac43614fc79376d0fed"> 1515</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK (0xF00U)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aee70f68e3957e89a605229fcb5c01615"> 1516</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT (8U)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaab108cad5fcd5e82d68079c983e32cc"> 1517</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT) &amp; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a89fd84d27cb90ec5f0b35d80bd04c0e3"> 1518</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_MASK) &gt;&gt; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="comment">/*</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment"> * DFI_T_DRAM_CLK_ENABLE (R/W)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment"> *</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment"> * Description: Specifies the number of DFI clock cycles from the de-assertion of the dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary. If the DFI clock and the memory clock are not phase aligned, this timing parameter should be rounded up to the next integer value.</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> */</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a63e657eeb700e012191893e2db02444b"> 1527</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK (0xFU)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a816ef2299cdfea17c10f0219d51041a5"> 1528</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a967743a260d2c8e3946bf213e3de444c"> 1529</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT) &amp; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a19457459951373a6bec2b55061359b1e"> 1530</a></span><span class="preprocessor">#define DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_MASK) &gt;&gt; DDRCTL_DFITMG1_DFI_T_DRAM_CLK_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">/* Bitfield definition for register: DFILPCFG0 */</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">/*</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> * DFI_TLP_RESP (R/W)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> *</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> * Description: Setting for DFI&#39;s tlp_resp time.</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment"> * Same value is used for both Power Down, Self Refresh, Deep Power Down and Maximum Power Saving modes. DFI 2.1 specification onwards, recommends using a fixed</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment"> * value of 7 always.</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment"> * Value After Reset: 0x7</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment"> */</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af5ba2275ed2c9a2a0206a80256641d74"> 1542</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abd8d058f0abed218624ebbe85467f02e"> 1543</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT (24U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7157a67ce42b90e436001bf1d0f1a968"> 1544</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT) &amp; DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7c65f4a263114aa670f95d45d48a1361"> 1545</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_TLP_RESP_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFILPCFG0_DFI_TLP_RESP_MASK) &gt;&gt; DDRCTL_DFILPCFG0_DFI_TLP_RESP_SHIFT)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">/*</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment"> * DFI_LP_WAKEUP_SR (R/W)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment"> *</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment"> * Description: Value to drive on dfi_lp_wakeup signal when Self Refresh mode is entered.</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"> * Determines the DFI&#39;s tlp_wakeup time:</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> * 0x0 - 16 cycles</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment"> * 0x1 - 32 cycles</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment"> * 0x2 - 64 cycles</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment"> * 0x3 - 128 cycles</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment"> * 0x4 - 256 cycles</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment"> * 0x5 - 512 cycles</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment"> * 0x6 - 1024 cycles</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"> * 0x7 - 2048 cycles</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> * 0x8 - 4096 cycles</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> * 0x9 - 8192 cycles</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> * 0xA - 16384 cycles</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment"> * 0xB - 32768 cycles</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment"> * 0xC - 65536 cycles</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment"> * 0xD - 131072 cycles</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment"> * 0xE - 262144 cycles</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment"> * 0xF - Unlimited Value After Reset: 0x0 Exists: Always</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment"> */</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a68bbb5f8618cfab81c8726bc4d4c3e35"> 1569</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK (0xF000U)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a70162782eaebd7b70067831c2f11b3b3"> 1570</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT (12U)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a25ace32917baf16a83f29e7ea71eeca0"> 1571</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT) &amp; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaa9ae79024fff2125a7c84c6036b0f67"> 1572</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_MASK) &gt;&gt; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_SR_SHIFT)</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span> </div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="comment">/*</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="comment"> * DFI_LP_EN_SR (R/W)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment"> *</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"> * Description: Enables DFI Low Power interface handshaking during Self Refresh Entry/Exit.</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment"> */</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adf001b1b9ae2ec0e5aa4d975dafe8a7a"> 1583</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK (0x100U)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4e3234d3948c34f5c2ba5b70642aa83d"> 1584</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT (8U)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a426f241af1a3033e926e20fe43b2f2a3"> 1585</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT) &amp; DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa5ec140c91a2425cd310c74de8887093"> 1586</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_SR_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFILPCFG0_DFI_LP_EN_SR_MASK) &gt;&gt; DDRCTL_DFILPCFG0_DFI_LP_EN_SR_SHIFT)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span> </div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">/*</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment"> * DFI_LP_WAKEUP_PD (R/W)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"> *</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment"> * Description: Value to drive on dfi_lp_wakeup signal when Power Down mode is entered.</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment"> * Determines the DFI&#39;s tlp_wakeup time:</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="comment"> * 0x0 - 16 cycles</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment"> * 0x1 - 32 cycles</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment"> * 0x2 - 64 cycles</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment"> * 0x3 - 128 cycles</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> * 0x4 - 256 cycles</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> * 0x5 - 512 cycles</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment"> * 0x6 - 1024 cycles</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment"> * 0x7 - 2048 cycles</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment"> * 0x8 - 4096 cycles</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment"> * 0x9 - 8192 cycles</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment"> * 0xA - 16384 cycles</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment"> * 0xB - 32768 cycles</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment"> * 0xC - 65536 cycles</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> * 0xD - 131072 cycles</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> * 0xE - 262144 cycles</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> * 0xF - Unlimited Value After Reset: 0x0 Exists: Always</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment"> */</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a137fa583fae116d1822629704b41c545"> 1610</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK (0xF0U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa94282c4658836235857428dc5350c37"> 1611</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT (4U)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0ed9120b1aeb2360f6610d8ff0c19c95"> 1612</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT) &amp; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac498149fa1b080f7417ff7c9ea17f49e"> 1613</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_MASK) &gt;&gt; DDRCTL_DFILPCFG0_DFI_LP_WAKEUP_PD_SHIFT)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">/*</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> * DFI_LP_EN_PD (R/W)</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> *</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> * Description: Enables DFI Low Power interface handshaking during Power Down Entry/Exit.</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment"> */</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a350e41d042d74824b1a442d697191b4c"> 1624</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK (0x1U)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a179055216b2e7eb10644dd86f8cc8c00"> 1625</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT (0U)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa785f842f7faa2daa5ff0cab05066671"> 1626</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT) &amp; DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a12442e8d767e5744c0ed0e696dbd9a70"> 1627</a></span><span class="preprocessor">#define DDRCTL_DFILPCFG0_DFI_LP_EN_PD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFILPCFG0_DFI_LP_EN_PD_MASK) &gt;&gt; DDRCTL_DFILPCFG0_DFI_LP_EN_PD_SHIFT)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span> </div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">/* Bitfield definition for register: DFIUPD0 */</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">/*</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment"> * DIS_AUTO_CTRLUPD (R/W)</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment"> *</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> * Description: When &#39;1&#39;, disable the automatic dfi_ctrlupd_req generation by the uMCTL2. The core must issue the dfi_ctrlupd_req signal using register reg_ddrc_ctrlupd. This register field is changeable on the fly.</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> * When &#39;0&#39;, uMCTL2 issues dfi_ctrlupd_req periodically.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="comment"> */</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5d70e03dcb8da267b6c0f0811e9c5403"> 1638</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3f6b2a7a9ac9b927198807f24f34967c"> 1639</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT (31U)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a163065d4fbd6e983c055f2eb518ac144"> 1640</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT) &amp; DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2593e6fc4828bb77c210d6edd1111cad"> 1641</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_MASK) &gt;&gt; DDRCTL_DFIUPD0_DIS_AUTO_CTRLUPD_SHIFT)</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">/*</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> * DFI_T_CTRLUP_MAX (R/W)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> *</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"> * Description: Specifies the maximum number of clock cycles that the dfi_ctrlupd_req signal can assert. Lowest value to assign to this variable is 0x40.</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"> * Value After Reset: 0x40</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment"> */</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac0e8f4f816e879eecccf12dddf28267a"> 1651</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aed0a0cfdbd95b2e10ea81589ea8c9495"> 1652</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT (16U)</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad8cb8c0756e32939e8d49756a50e3e8c"> 1653</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT) &amp; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a55791e00d93a4a58a13e6ad6e61a490c"> 1654</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_MASK) &gt;&gt; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MAX_SHIFT)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span> </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">/*</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment"> * DFI_T_CTRLUP_MIN (R/W)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment"> *</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment"> * Description: Specifies the minimum number of clock cycles that the dfi_ctrlupd_req signal must be asserted. The uMCTL2 expects the PHY to respond within this time. If the PHY does not respond, the uMCTL2 will de-assert dfi_ctrlupd_req after dfi_t_ctrlup_min + 2 cycles. Lowest value to assign to this variable is 0x3.</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> * Unit: Clocks</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment"> * Value After Reset: 0x3</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment"> */</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a20174cd357f37ed3f956bbf0b5fbb8f1"> 1664</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK (0x3FFU)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac427d4777d22437d87e809e27b1ba8da"> 1665</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT (0U)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afbdba4708231841cf419e4ccbd9e08ef"> 1666</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT) &amp; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af15f71ee463628fb8222dec89ca9e954"> 1667</a></span><span class="preprocessor">#define DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_MASK) &gt;&gt; DDRCTL_DFIUPD0_DFI_T_CTRLUP_MIN_SHIFT)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span> </div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">/* Bitfield definition for register: DFIUPD1 */</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">/*</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"> * DFI_T_CTRLUPD_INTERVAL_MIN_X1024 (R/W)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment"> *</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment"> * Description: This is the minimum amount of time between uMCTL2 initiated DFI update requests (which is executed whenever the uMCTL2 is idle). Set this number higher to reduce the frequency of update requests, which can have a small impact on the latency of the first read request when the uMCTL2 is idle.</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment"> * Unit: 1024 clocks Value After Reset: 0x0</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment"> *  Exists: Always</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment"> */</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a37d60c934af718afe879c6b4bca9b01e"> 1677</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1824f71b0fb2af404b5287f907a99dce"> 1678</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT (16U)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acb5a7f6d6a8f5e26c9a0a97d4fbd8037"> 1679</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT) &amp; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af93c19ef698e37d3a4931f46343562b3"> 1680</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_MASK) &gt;&gt; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MIN_X1024_SHIFT)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span> </div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">/*</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment"> * DFI_T_CTRLUPD_INTERVAL_MAX_X1024 (R/W)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment"> *</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment"> * Description: This is the maximum amount of time between uMCTL2 initiated DFI update requests. This timer resets with each update request; when the timer expires dfi_ctrlupd_req is sent and traffic is blocked until the dfi_ctrlupd_ackx is received. PHY can use this idle time to recalibrate the delay lines to the DLLs. The DFI controller update is also used to reset PHY FIFO pointers in case of data capture errors.</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment"> * Updates are required to maintain calibration over PVT, but frequent updates may impact performance.</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment"> * Note: Value programmed for DFIUPD1.dfi_t_ctrlupd_interval_max_x1024 must be greater than DFIUPD1.dfi_t_ctrlupd_interval_min_x1024.</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"> * Unit: 1024 clocks Value After Reset: 0x0</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment"> */</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9a31cc668ba1b1481338368b667221f5"> 1691</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK (0xFFU)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7708da11a05ff2b87161603df0426804"> 1692</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT (0U)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abd8ddeb55e04200486fa54a97daa72c7"> 1693</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT) &amp; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae48f1938707836958bc54611fa6ece1d"> 1694</a></span><span class="preprocessor">#define DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_MASK) &gt;&gt; DDRCTL_DFIUPD1_DFI_T_CTRLUPD_INTERVAL_MAX_X1024_SHIFT)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">/* Bitfield definition for register: DFIUPD2 */</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">/*</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment"> * DFI_PHYUPD_EN (R/W)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment"> *</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment"> * Description: Enables the support for acknowledging PHY- initiated updates:</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment"> * 0 - Disabled</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment"> * 1 - Enabled</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> */</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a75d02630848012af3b5bd9330f987a5c"> 1706</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a05c4dd2fb199c59547098c818449da0f"> 1707</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6e560f9a91093ba62eb30a7ac736c309"> 1708</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT) &amp; DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a13f22dfd41a8929e25ab890b4c5b4c41"> 1709</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD2_DFI_PHYUPD_EN_MASK) &gt;&gt; DDRCTL_DFIUPD2_DFI_PHYUPD_EN_SHIFT)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment">/*</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment"> * DFI_PHYUPD_TYPE1 (R/W)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment"> *</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment"> * Description: Specifies the maximum number of DFI clock cycles that the dfi_phyupd_req signal may remain asserted after the assertion of the dfi_phyupd_ack signal for dfi_phyupd_type = 2&#39;b01. The dfi_phyupd_req signal may de-assert at any cycle after the assertion of the dfi_phyupd_ack signal.</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment"> */</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8e0909c50d82393f07e4355ed651e532"> 1718</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a33029c46186a981cad57fb101791ed83"> 1719</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT (16U)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6a85708aa02359871dbb77d10fcbcfa7"> 1720</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT) &amp; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aeba67e08f5b606b84e455cfd37898232"> 1721</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_MASK) &gt;&gt; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE1_SHIFT)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">/*</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> * DFI_PHYUPD_TYPE0 (R/W)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment"> *</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment"> * Description: Specifies the maximum number of DFI clock cycles that the dfi_phyupd_req signal may remain asserted after the assertion of the dfi_phyupd_ack signal for dfi_phyupd_type = 2&#39;b00. The dfi_phyupd_req signal may de-assert at any cycle after the assertion of the dfi_phyupd_ack signal.</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="comment"> */</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adc2d0648af8b092cc484816a6b584159"> 1730</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK (0xFFFU)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a22f739fc3aea30c712ca906ce4cde003"> 1731</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT (0U)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a40f9e5b4fcdeb18bfb06b4cd3e618412"> 1732</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT) &amp; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK)</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abc1866e49702742a322ed3d1190944de"> 1733</a></span><span class="preprocessor">#define DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_MASK) &gt;&gt; DDRCTL_DFIUPD2_DFI_PHYUPD_TYPE0_SHIFT)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">/* Bitfield definition for register: DFIUPD3 */</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">/*</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment"> * DFI_PHYUPD_TYPE3 (R/W)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment"> *</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment"> * Description: Specifies the maximum number of DFI clock cycles that the dfi_phyupd_req signal may remain asserted after the assertion of the dfi_phyupd_ack signal for dfi_phyupd_type = 2&#39;b11. The dfi_phyupd_req signal may de-assert at any cycle after the assertion of the dfi_phyupd_ack signal.</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> */</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab8bec7feab1a18c59b5677c4272213cf"> 1743</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK (0xFFF0000UL)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6866d0ee4318acd8c6290ccaa84451a2"> 1744</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT (16U)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae39d02cb875917464f53da39e305ecdb"> 1745</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT) &amp; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a958909b546a5bdcc26a76d5754b098db"> 1746</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_MASK) &gt;&gt; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE3_SHIFT)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">/*</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment"> * DFI_PHYUPD_TYPE2 (R/W)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment"> *</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * Description: Specifies the maximum number of DFI clock cycles that the dfi_phyupd_req signal may remain asserted after the assertion of the dfi_phyupd_ack signal for dfi_phyupd_type = 2&#39;b10. The dfi_phyupd_req signal may de-assert at any cycle after the assertion of the dfi_phyupd_ack signal.</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> * Value After Reset: 0x10</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment"> */</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa2a30569f0b4561f8e4863bcb877eee2"> 1755</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK (0xFFFU)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6f1f7a22dc1a5f24394e7ee686fdf5fc"> 1756</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT (0U)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6cd774d43141a47d4d179fc0cdf0daba"> 1757</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT) &amp; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5c9af96b6420316e1b808e962a537f2e"> 1758</a></span><span class="preprocessor">#define DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_MASK) &gt;&gt; DDRCTL_DFIUPD3_DFI_PHYUPD_TYPE2_SHIFT)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment">/* Bitfield definition for register: DFIMISC */</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">/*</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment"> * DFI_INIT_COMPLETE_EN (R/W)</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment"> *</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment"> * Description: PHY initialization complete enable signal. When asserted the dfi_init_complete signal can be used to trigger SDRAM initialisation</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment"> */</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4bd561887935a9fcccd66b74b13aca33"> 1768</a></span><span class="preprocessor">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3c28454d167ea796d559a9d9057460d2"> 1769</a></span><span class="preprocessor">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a09d0b7ad66d17fbc413b28187f02fad4"> 1770</a></span><span class="preprocessor">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT) &amp; DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acb7da9856218a891832d350566871561"> 1771</a></span><span class="preprocessor">#define DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_MASK) &gt;&gt; DDRCTL_DFIMISC_DFI_INIT_COMPLETE_EN_SHIFT)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span> </div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="comment">/* Bitfield definition for register: DFITMG2 */</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="comment">/*</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="comment"> * DFI_TPHY_RDCSLAT (R/W)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment"> *</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment"> * Description: Number of clocks between when a read command is sent on the DFI control interface and when the associated dfi_rddata_cs_n signal is asserted. This corresponds to the DFI timing parameter tphy_rdcslat. Refer to PHY specification for correct value.</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment"> * Value After Reset: 0x2</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment"> */</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2849c2f1b6ae48eca8a4e257324e386c"> 1781</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK (0x3F00U)</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a87d503183d7e63a55ea616409e549aa8"> 1782</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT (8U)</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aab1cccc3c501ad0f825faafc45c7528d"> 1783</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT) &amp; DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa3c7e4bf23b2b91db82838d04b67b3d1"> 1784</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_MASK) &gt;&gt; DDRCTL_DFITMG2_DFI_TPHY_RDCSLAT_SHIFT)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment">/*</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment"> * DFI_TPHY_WRCSLAT (R/W)</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment"> *</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment"> * Description: Number of clocks between when a write command is sent on the DFI control interface and when the associated dfi_wrdata_cs_n signal is asserted. This corresponds to the DFI timing parameter tphy_wrcslat. The minimum supported value is as follows:</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment"> * 0 for configurations with MEMC_WL0 = 1</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> * 1 for configurations with MEMC_WL0 = 0 Refer to PHY specification for correct value. Value After Reset: 0x2</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="comment"> */</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a78104c7e8319fc66600a5e2b7b5a9e8d"> 1794</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK (0x3FU)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a68fe65df2164ab5ea8e34c09dd6ccdfa"> 1795</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT (0U)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1eaf06d96b85ebc82a5546aa4f0fef66"> 1796</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT) &amp; DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adbbe09435b8d7605f13189ed99881c79"> 1797</a></span><span class="preprocessor">#define DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_GET(x) (((uint32_t)(x) &amp; DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_MASK) &gt;&gt; DDRCTL_DFITMG2_DFI_TPHY_WRCSLAT_SHIFT)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span> </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment">/* Bitfield definition for register: ADDRMAP0 */</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment">/*</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment"> * ADDRMAP_CS_BIT0 (R/W)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment"> *</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment"> * Description: Selects the HIF address bit used as rank address bit 0.</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment"> * Valid Range: 0 to 27, and 31</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment"> * Internal Base: 6</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment"> * If set to 31, rank address bit 0 is set to 0.</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="comment"> */</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9067251152441006bedc1c52192ea493"> 1811</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK (0x1FU)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a580f05b4113bfe4f7b0ae0c7320793c1"> 1812</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT (0U)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8ba3a1f0496a1cf943fddc00716b8216"> 1813</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT) &amp; DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af02fe86a856dee69be210062f9451bc4"> 1814</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_MASK) &gt;&gt; DDRCTL_ADDRMAP0_ADDRMAP_CS_BIT0_SHIFT)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">/* Bitfield definition for register: ADDRMAP1 */</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">/*</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment"> * ADDRMAP_BANK_B2 (R/W)</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment"> *</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment"> * Description: Selects the HIF address bit used as bank address bit 2.</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment"> * Valid Range: 0 to 29 and 31</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment"> * Internal Base: 4</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> * If set to 31, bank address bit 2 is set to 0.</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> */</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa0b8492d03f8a564c5e6dd3facdd0936"> 1828</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a086bc4e033b67fa8dd30e39dc0c051e3"> 1829</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT (16U)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae84399ce0c21eec2f0f702493fef7494"> 1830</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT) &amp; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1206fd78d7a460e58da1ec59506215c7"> 1831</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_MASK) &gt;&gt; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B2_SHIFT)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment">/*</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment"> * ADDRMAP_BANK_B1 (R/W)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment"> *</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment"> * Description: Selects the HIF address bits used as bank address bit 1.</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="comment"> * Valid Range: 0 to 30</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="comment"> * Internal Base: 3</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="comment"> * The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment"> */</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2e8afec1adcba5fd4cfa05f56880b615"> 1843</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK (0x1F00U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a942be270262e73712e8ca9fafdb0a826"> 1844</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT (8U)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4c0da50842bea8e05c45944553f7e540"> 1845</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT) &amp; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1adc3bd26a23fd199e5a359de3571926"> 1846</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_MASK) &gt;&gt; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B1_SHIFT)</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span> </div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="comment">/*</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment"> * ADDRMAP_BANK_B0 (R/W)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="comment"> *</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="comment"> * Description: Selects the HIF address bits used as bank address bit 0.</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="comment"> * Valid Range: 0 to 30</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="comment"> * Internal Base: 2</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment"> * The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment"> */</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5cbfe96b045761f02605fcff81db74ac"> 1858</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK (0x1FU)</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0f2d0abe015f4eb664b887ce9b2317d4"> 1859</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT (0U)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af3c3dff4c1e930f5a825c97c9196a77c"> 1860</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT) &amp; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK)</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af795b82d005d3c92bf580eca28332f60"> 1861</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_MASK) &gt;&gt; DDRCTL_ADDRMAP1_ADDRMAP_BANK_B0_SHIFT)</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span> </div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">/* Bitfield definition for register: ADDRMAP2 */</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">/*</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment"> * ADDRMAP_COL_B5 (R/W)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment"> *</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 5 (if MEMC_BURST_LENGTH = 4) or 6 (if</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 6 (if MEMC_BURST_LENGTH = 4) or 7 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 7 (if MEMC_BURST_LENGTH = 4) or 8 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment"> * Internal Base: 5</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="comment"> */</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3492a8a66fde11ce4f545cb393634f26"> 1877</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7fedf60fbcce1197d4c66606a92825e2"> 1878</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT (24U)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af81a94280783060320c6f87e14b2240a"> 1879</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5a35a242bc62270ae536aed494b8682b"> 1880</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_MASK) &gt;&gt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B5_SHIFT)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span> </div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">/*</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment"> * ADDRMAP_COL_B4 (R/W)</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment"> *</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 4 (if MEMC_BURST_LENGTH = 4) or 5 (if</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 5 (if MEMC_BURST_LENGTH = 4) or 6 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 6 (if MEMC_BURST_LENGTH = 4) or 7 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="comment"> * Internal Base: 4</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="comment"> */</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8c4dcb5cdc9a17d3ca023224c34d14f3"> 1895</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a41e25f46c2cf1d0e9f2c5493f76ba8f8"> 1896</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT (16U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a686a6eb67888ae97cdf55b62cdc80fb4"> 1897</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK)</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad31a08c67176c50aee8f9b844c3abeb4"> 1898</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_MASK) &gt;&gt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B4_SHIFT)</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">/*</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment"> * ADDRMAP_COL_B3 (R/W)</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment"> *</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 3 (if MEMC_BURST_LENGTH = 4) or 4 (if</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 4 (if MEMC_BURST_LENGTH = 4) or 5 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 5 (if MEMC_BURST_LENGTH = 4) or 6 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment"> * Valid Range: 0 to 7</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment"> * Internal Base: 3</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment"> */</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afe6a3506a1fccdccc7eda029aeb95e9e"> 1913</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK (0xF00U)</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac289a8d83c5344497609066c192a3da6"> 1914</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT (8U)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a448a92a5f6036df6825f751051f9b7b5"> 1915</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ace1b7762b771ae9b4b01f8499f982360"> 1916</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_MASK) &gt;&gt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B3_SHIFT)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span> </div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="comment">/*</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="comment"> * ADDRMAP_COL_B2 (R/W)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="comment"> *</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 2 (if MEMC_BURST_LENGTH = 4) or 3 (if</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 3 (if MEMC_BURST_LENGTH = 4) or 4 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 4 (if MEMC_BURST_LENGTH = 4) or 5 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment"> * Valid Range: 0 to 7</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment"> * Internal Base: 2</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="comment"> */</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad6106afc63aeb924cbe518bb0d979035"> 1931</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK (0xFU)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acfba2e7423516419f624c031acc59468"> 1932</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT (0U)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af927ede4f541e0ccbaf6280083032b49"> 1933</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1dad7a1c43777c123563ca8edff4b9cf"> 1934</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_MASK) &gt;&gt; DDRCTL_ADDRMAP2_ADDRMAP_COL_B2_SHIFT)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span> </div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">/* Bitfield definition for register: ADDRMAP3 */</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">/*</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment"> * ADDRMAP_COL_B9 (R/W)</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment"> *</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 9 (if MEMC_BURST_LENGTH = 4) or 11 (10 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 8)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 4) or 13 (11 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment"> * (Column address bit 11 in LPDDR2/LPDDR3 mode) Quarter bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode) (if</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment"> * MEMC_BURST_LENGTH = 4) or UNUSED (if</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="comment"> * Internal Base: 9</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment"> * If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment"> * Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment"> * In LPDDR2/LPDDR3, there is a dedicated bit for auto- precharge in the CA bus and hence column bit 10 is used. Value After Reset: 0x0</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment"> */</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa4a7dc7010f71d7f6ea14a61a0e11886"> 1953</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af588cc3b90360fdf43e84e905544851c"> 1954</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT (24U)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa2057217ac31383adbb87308a95537b7"> 1955</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0bb812ea7b1ccc69a93cbe5b80b824df"> 1956</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_MASK) &gt;&gt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B9_SHIFT)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="comment">/*</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="comment"> * ADDRMAP_COL_B8 (R/W)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="comment"> *</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 8 (if MEMC_BURST_LENGTH = 4) or 9 (if</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 9 (if MEMC_BURST_LENGTH = 4) or 11 (10 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 4) or 13 (11 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment"> * Internal Base: 8</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment"> * If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="comment"> * Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="comment"> * In LPDDR2/LPDDR3, there is a dedicated bit for auto- precharge in the CA bus and hence column bit 10 is used. Value After Reset: 0x0</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="comment"> */</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ade994ec8013599f973760eb31b27554f"> 1973</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a81970a290018a026d21686ee9739894a"> 1974</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT (16U)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac8e5c5549b8b88a74a9d70a3546fdf6a"> 1975</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa7e2311909c6c44dfbee61b0d773616a"> 1976</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_MASK) &gt;&gt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B8_SHIFT)</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span> </div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">/*</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment"> * ADDRMAP_COL_B7 (R/W)</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment"> *</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 7 (if MEMC_BURST_LENGTH = 4) or 8 (if</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 8 (if MEMC_BURST_LENGTH = 4) or 9 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 9 (if MEMC_BURST_LENGTH = 4) or 11 (10 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment"> * Internal Base: 7</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment"> * Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge and hence no source address bit can be mapped to column address bit 10.</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment"> * In LPDDR2/LPDDR3, there is a dedicated bit for auto- precharge in the CA bus and hence column bit 10 is used. Value After Reset: 0x0</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment"> */</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5418a5b8dffb8fcec4483de88848a792"> 1992</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK (0xF00U)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4f26c0dfd49ea1f6725d5b7f69891ff5"> 1993</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT (8U)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a58c5fe7ae39e602681ff9dc2f71a2eea"> 1994</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1f944d9b4218be45a043db198aa7cdc7"> 1995</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_MASK) &gt;&gt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B7_SHIFT)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span> </div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="comment">/*</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="comment"> * ADDRMAP_COL_B6 (R/W)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="comment"> *</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 6 (if MEMC_BURST_LENGTH = 4) or 7 (if</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment"> * MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 7 (if MEMC_BURST_LENGTH = 4) or 8 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment"> * Quarter bus width mode: Selects the HIF address bit used as column address bit 8 (if MEMC_BURST_LENGTH = 4) or 9 (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment"> * Internal Base: 6</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field. If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="comment"> */</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4fd4caa6771bd656770ca9c9ae322ce2"> 2010</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK (0xFU)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4109303f9800cd69c4225ca311905d8a"> 2011</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT (0U)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aad7fe0f8a220bd5c1a7b4a9e28456dde"> 2012</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afdc47c701cedc17dbb8ef997bdc36587"> 2013</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_MASK) &gt;&gt; DDRCTL_ADDRMAP3_ADDRMAP_COL_B6_SHIFT)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span> </div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="comment">/* Bitfield definition for register: ADDRMAP4 */</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">/*</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment"> * ADDRMAP_COL_B11 (R/W)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment"> *</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 4) or UNUSED (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment"> * Half bus width mode: Unused. To make it unused, this should be tied to 4&#39;hF.</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment"> * Quarter bus width mode: Unused. To make it unused, this must be tied to 4&#39;hF.</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment"> * Internal Base: 11</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="comment"> * If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="comment"> * Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment"> * In LPDDR2/LPDDR3, there is a dedicated bit for auto- precharge in the CA bus and hence column bit 10 is used. Value After Reset: 0x0</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment"> */</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afe4afb2ed39c5a78540f3659eea95f2c"> 2030</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK (0xF00U)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a68c96f0249b4c6ca7eda3875c5f0eb18"> 2031</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT (8U)</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afb72d1fb858439516402517be05e0a97"> 2032</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT) &amp; DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8b8110fe88117e89503021674dd96730"> 2033</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_MASK) &gt;&gt; DDRCTL_ADDRMAP4_ADDRMAP_COL_B11_SHIFT)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span> </div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">/*</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment"> * ADDRMAP_COL_B10 (R/W)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment"> *</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="comment"> * Description: Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 4) or 13 (11 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 8).</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="comment"> * Half bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode) (if MEMC_BURST_LENGTH = 4) or UNUSED (if MEMC_BURST_LENGTH = 8)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="comment"> * Quarter bus width mode: UNUSED. To make it unused, this must be tied to 4&#39;hF.</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment"> * Valid Range: 0 to 7, and 15</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment"> * Internal Base: 10</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment"> * If set to 15, this column address bit is set to 0.</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment"> * Note: Per JEDEC DDR2/3/mDDR specification, column address bit 10 is reserved for indicating auto-precharge, and hence no source address bit can be mapped to column address bit 10.</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment"> * In LPDDR2/LPDDR3, there is a dedicated bit for auto- precharge in the CA bus and hence column bit 10 is used. Value After Reset: 0x0</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="comment"> */</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1081a676d3c0ffe42307db64d55c252e"> 2049</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK (0xFU)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac21927255b019c7406335fa744059bab"> 2050</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT (0U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4acb33ee1650916099b7c08a4d5afe2d"> 2051</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT) &amp; DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae652765fcb7f9ab5fe568b73180b36a6"> 2052</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_MASK) &gt;&gt; DDRCTL_ADDRMAP4_ADDRMAP_COL_B10_SHIFT)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span> </div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="comment">/* Bitfield definition for register: ADDRMAP5 */</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="comment">/*</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment"> * ADDRMAP_ROW_B11 (R/W)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment"> *</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment"> * Description: Selects the HIF address bit used as row address bit 11.</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment"> * Valid Range: 0 to 11, and 15</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment"> * Internal Base: 17</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment"> * If set to 15, row address bit 11 is set to 0.</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="comment"> */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab3d45c3eb4e4b89f62709b4450d6cf04"> 2066</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae4a253fc7ea956ad1262a15b26fc790d"> 2067</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT (24U)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3b1f41d17dd675a60a2541b7c32e0b93"> 2068</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afb8decf572f72f100fdb1107eab1bea9"> 2069</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_MASK) &gt;&gt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B11_SHIFT)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">/*</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment"> * ADDRMAP_ROW_B2_10 (R/W)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="comment"> *</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="comment"> * Description: Selects the HIF address bits used as row address bits 2 to 10.</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="comment"> * Valid Range: 0 to 11</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment"> * Internal Base: 8 (for row address bit 2), 9 (for row address bit 3), 10 (for row address bit 4) etc increasing to 16 (for row</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="comment"> * address bit 10)</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="comment"> * The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment"> */</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aef1a2a030a0761cb7d0f20aa4b99e595"> 2082</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a088b0d5b4e24afc296e362b8d1d569c9"> 2083</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT (16U)</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa166ed6e75fc24c034fad304e111408a"> 2084</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a95711522a17d4a2724d33e00ae4df5e4"> 2085</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_MASK) &gt;&gt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B2_10_SHIFT)</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span> </div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">/*</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="comment"> * ADDRMAP_ROW_B1 (R/W)</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="comment"> *</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="comment"> * Description: Selects the HIF address bits used as row address bit 1.</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="comment"> * Valid Range: 0 to 11</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="comment"> * Internal Base: 7</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="comment"> * The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment"> */</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a56244ce79d44c548abbf972743b2f737"> 2097</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK (0xF00U)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adc71b3b0e92cba0a334f229d0368c0f6"> 2098</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT (8U)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4fbafbbdf082aeeb4391c21f4f0ea538"> 2099</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aecc7e2594d3afa6561ffa07b91e4a273"> 2100</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_MASK) &gt;&gt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B1_SHIFT)</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">/*</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment"> * ADDRMAP_ROW_B0 (R/W)</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="comment"> *</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="comment"> * Description: Selects the HIF address bits used as row address bit 0.</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="comment"> * Valid Range: 0 to 11</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment"> * Internal Base: 6</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment"> * The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment"> */</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a902fa981d042a63fa2d51b45aac5fc3b"> 2112</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK (0xFU)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad2c8441da3056a5b0af2b9201532884a"> 2113</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT (0U)</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3b4792dd0f5c3f2708ccefe33bee2ed9"> 2114</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0fd2266bafeef246a8322fa04f2a7e20"> 2115</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_MASK) &gt;&gt; DDRCTL_ADDRMAP5_ADDRMAP_ROW_B0_SHIFT)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span> </div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="comment">/* Bitfield definition for register: ADDRMAP6 */</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span><span class="comment">/*</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="comment"> * ADDRMAP_ROW_B15 (R/W)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="comment"> *</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment"> * Description: Selects the HIF address bit used as row address bit 15.</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment"> * Valid Range: 0 to 11, and 15</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment"> * Internal Base: 21</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment"> * If set to 15, row address bit 15 is set to 0.</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="comment"> */</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a91d93ee47dfc2dad90f6fe339aed5b16"> 2129</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3c6e6fd178d5c633d878e87d66673089"> 2130</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT (24U)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a999f15757a7f939bc3c0537467db21bf"> 2131</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0427d223b64a0e0bf698e2cae46b5933"> 2132</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_MASK) &gt;&gt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B15_SHIFT)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">/*</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment"> * ADDRMAP_ROW_B14 (R/W)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment"> *</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment"> * Description: Selects the HIF address bit used as row address bit 14.</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment"> * Valid Range: 0 to 11, and 15</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment"> * Internal Base: 20</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment"> * If set to 15, row address bit 14 is set to 0.</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="comment"> */</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae2962e15947ea1dc6187b6ab9e004a49"> 2145</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae20cce8ecbd150c9b80a08cff9dbc379"> 2146</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT (16U)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1fa9a848cbe2e1e421d508c62bbbdf90"> 2147</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK)</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aad1364aba509ca48d0901af83839fbf4"> 2148</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_MASK) &gt;&gt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B14_SHIFT)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span> </div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">/*</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment"> * ADDRMAP_ROW_B13 (R/W)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment"> *</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="comment"> * Description: Selects the HIF address bit used as row address bit 13.</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="comment"> * Valid Range: 0 to 11, and 15</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="comment"> * Internal Base: 19</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="comment"> * If set to 15, row address bit 13 is set to 0.</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="comment"> */</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8822b1abd06160a2e3c3fd3d1b58abd8"> 2161</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK (0xF00U)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a78584b06d79077cc1d2c6d91c759ad76"> 2162</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT (8U)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a01939bc4c83f6d30d6b064d88e36a638"> 2163</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a55baba962f7094b818d002e7cd75b18b"> 2164</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_MASK) &gt;&gt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B13_SHIFT)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span> </div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">/*</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment"> * ADDRMAP_ROW_B12 (R/W)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment"> *</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment"> * Description: Selects the HIF address bit used as row address bit 12.</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="comment"> * Valid Range: 0 to 11, and 15</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span><span class="comment"> * Internal Base: 18</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="comment"> * The selected HIF address bit is determined by adding the internal base to the value of this field.</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="comment"> * If set to 15, row address bit 12 is set to 0.</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment"> */</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a78477fd89c3251a3fc3c75ef3cdf2906"> 2177</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK (0xFU)</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1cba3c70af70e2852c84908078da532d"> 2178</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT (0U)</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a347368fdb5d7fe81ebd1bf8fa51d594c"> 2179</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae63d1111ba6e8dd3b3d3d7b699d2d03f"> 2180</a></span><span class="preprocessor">#define DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_GET(x) (((uint32_t)(x) &amp; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_MASK) &gt;&gt; DDRCTL_ADDRMAP6_ADDRMAP_ROW_B12_SHIFT)</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span> </div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment">/* Bitfield definition for register: ODTCFG */</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">/*</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span><span class="comment"> * WR_ODT_HOLD (R/W)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="comment"> *</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="comment"> * Description: Cycles to hold ODT for a write command. The minimum supported value is 2. DDR2/DDR3/DDR4</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment"> * BL8 - 0x6</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment"> * BL4 - 0x4</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment"> * LPDDR3 - RU(tDQSSmax/tCK) + 4</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment"> */</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8bcc905c4ce87848c4a87d283483e5db"> 2193</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_HOLD_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acee7cd8c4f8dee9a6e5f3099e62612c9"> 2194</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT (24U)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7364c80f869e382123ae2eeb154be5b7"> 2195</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_HOLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT) &amp; DDRCTL_ODTCFG_WR_ODT_HOLD_MASK)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9d10704fb4e06dcc2e32882cdced7d56"> 2196</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_HOLD_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTCFG_WR_ODT_HOLD_MASK) &gt;&gt; DDRCTL_ODTCFG_WR_ODT_HOLD_SHIFT)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">/*</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment"> * WR_ODT_DELAY (R/W)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment"> *</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment"> * Description: The delay, in clock cycles, from issuing a write command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. ODT is used only in DDR2, DDR3, DDR4 and LPDDR3 designs.</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment"> * Recommended values:</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment"> * DDR2</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment"> * If (CWL + AL &lt; 3), then 0.</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment"> * If (CWL + AL &gt;= 3), then (CWL + AL - 3) DDR3 - 0</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment"> * DDR4 - DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment"> * LPDDR3 - (CWL - RU(tODToffmax/tCK))</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="comment"> */</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aeb4a764e6c771ceb5051d9e8cfdf6347"> 2211</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_DELAY_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6363772ab5cb95c35c753a95226f9740"> 2212</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT (16U)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acddeac25b84fbb07dfb23034f8944b2b"> 2213</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT) &amp; DDRCTL_ODTCFG_WR_ODT_DELAY_MASK)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac64a038c62e24c373e7d40f21a1daba8"> 2214</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_WR_ODT_DELAY_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTCFG_WR_ODT_DELAY_MASK) &gt;&gt; DDRCTL_ODTCFG_WR_ODT_DELAY_SHIFT)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">/*</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment"> * RD_ODT_HOLD (R/W)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment"> *</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment"> * Description: Cycles to hold ODT for a read command. The minimum supported value is 2. Recommended values: DDR2/DDR3</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment"> * BL8 - 0x6</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment"> * BL4 - 0x4</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment"> * DDR4 - 0x6, but needs to be reduced to 0x5 in CAL mode to avoid overlap of read and write ODT LPDDR3 - RU(tDQSCKmax/tCK) + 4 + 1</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment"> * Value After Reset: 0x4</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="comment"> */</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad82da7f748ee8ce78b4d7411eb1b2c08"> 2226</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_HOLD_MASK (0xF00U)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a457bd943624e28295ff7da5ebc7857b8"> 2227</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT (8U)</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af7da7b027acb284e50c5b57f2a23b258"> 2228</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_HOLD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT) &amp; DDRCTL_ODTCFG_RD_ODT_HOLD_MASK)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a40d4d2a08a2f4722d8d73f468722c5e0"> 2229</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_HOLD_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTCFG_RD_ODT_HOLD_MASK) &gt;&gt; DDRCTL_ODTCFG_RD_ODT_HOLD_SHIFT)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">/*</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment"> * RD_ODT_DELAY (R/W)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="comment"> *</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="comment"> * Description: The delay, in clock cycles, from issuing a read command to setting ODT values associated with that command. ODT setting must remain constant for the entire time that DQS is driven by the uMCTL2. ODT is used only in DDR2, DDR3, DDR4 and LPDDR3 designs.</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="comment"> * Recommended values:</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="comment"> * DDR2</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span><span class="comment"> * If (CL + AL &lt; 4), then 0.</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="comment"> * If (CL + AL &gt;= 4), then (CL + AL - 4) DDR3</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span><span class="comment"> * (CL - CWL) DDR4</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="comment"> * If CAL mode is enabled, CL - CWL + DFITMG1.dfi_t_cmd_lat</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment"> * If CAL mode is not enabled, CL - CWL -1, or 0 if CL - CWL &lt; 1</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment"> * LPDDR3, MEMC_FREQ_RATIO=2</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment"> * CL - RU(tODToffmax/tCK)) Value After Reset: 0x0 Exists: Always</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment"> */</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad4bfacad6edd2b077abde2de5d6d53d3"> 2245</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_DELAY_MASK (0x7CU)</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab17f13c89fdbfabbb774d86bd17f6cf2"> 2246</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT (2U)</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a87f32168eb16b519df2828be198ef4f3"> 2247</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT) &amp; DDRCTL_ODTCFG_RD_ODT_DELAY_MASK)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a84b55038f250ff79caa484ebdac6854b"> 2248</a></span><span class="preprocessor">#define DDRCTL_ODTCFG_RD_ODT_DELAY_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTCFG_RD_ODT_DELAY_MASK) &gt;&gt; DDRCTL_ODTCFG_RD_ODT_DELAY_SHIFT)</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">/* Bitfield definition for register: ODTMAP */</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">/*</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment"> * RANK1_RD_ODT (R/W)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment"> *</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment"> * Description: Indicates which remote ODTs must be turned on during a read from rank 1.</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment"> * Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here.</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment"> * Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc.</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment"> * For each rank, set its bit to 1 to enable its ODT.</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment"> * Present only in configurations that have 2 or more ranks Value After Reset: &quot;(MEMC_NUM_RANKS&gt;1) ? 0x2 : 0x0&quot; Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment"> */</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2ad2fb5cb664b6cfe84e642cc87a14f3"> 2260</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_RD_ODT_MASK (0xF000U)</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9a37058b6adc63b872014304e7f83f67"> 2261</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT (12U)</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a53d00e09b74f0b327cb67f02d05154ba"> 2262</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_RD_ODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT) &amp; DDRCTL_ODTMAP_RANK1_RD_ODT_MASK)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac64bb26c14efb3fcef6411e088162056"> 2263</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_RD_ODT_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTMAP_RANK1_RD_ODT_MASK) &gt;&gt; DDRCTL_ODTMAP_RANK1_RD_ODT_SHIFT)</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span> </div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="comment">/*</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="comment"> * RANK1_WR_ODT (R/W)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment"> *</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment"> * Description: Indicates which remote ODTs must be turned on during a write to rank 1.</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment"> * Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here.</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment"> * Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc.</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment"> * For each rank, set its bit to 1 to enable its ODT.</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment"> * Present only in configurations that have 2 or more ranks Value After Reset: &quot;(MEMC_NUM_RANKS&gt;1) ? 0x2 : 0x0&quot; Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span><span class="comment"> */</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaef65cebc6c6a011c6007a0b774ef379"> 2274</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_WR_ODT_MASK (0xF00U)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af262f311b5c481aa9f081dd8379c5d73"> 2275</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT (8U)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a178095650ce102b59e18c797e2cfa123"> 2276</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_WR_ODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT) &amp; DDRCTL_ODTMAP_RANK1_WR_ODT_MASK)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa8c4f2628bafda71712be9e6e47a6446"> 2277</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK1_WR_ODT_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTMAP_RANK1_WR_ODT_MASK) &gt;&gt; DDRCTL_ODTMAP_RANK1_WR_ODT_SHIFT)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span> </div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span><span class="comment">/*</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="comment"> * RANK0_RD_ODT (R/W)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment"> *</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment"> * Description: Indicates which remote ODTs must be turned on during a read from rank 0.</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment"> * Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here.</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment"> * Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc.</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment"> * For each rank, set its bit to 1 to enable its ODT.</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment"> */</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afad4bc5abb8f2aa3c000199c6b9e5a2a"> 2289</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_RD_ODT_MASK (0xF0U)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a18c53ef2935926688013e0bb548ed9f6"> 2290</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT (4U)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a62495327de7cfe90a0b3dc12ee7949ce"> 2291</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_RD_ODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT) &amp; DDRCTL_ODTMAP_RANK0_RD_ODT_MASK)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2368e3953a5d9b91f2b552a8e059f339"> 2292</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_RD_ODT_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTMAP_RANK0_RD_ODT_MASK) &gt;&gt; DDRCTL_ODTMAP_RANK0_RD_ODT_SHIFT)</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span> </div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="comment">/*</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="comment"> * RANK0_WR_ODT (R/W)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment"> *</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment"> * Description: Indicates which remote ODTs must be turned on during a write to rank 0.</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment"> * Each rank has a remote ODT (in the SDRAM) which can be turned on by setting the appropriate bit here.</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment"> * Rank 0 is controlled by the LSB; rank 1 is controlled by bit next to the LSB, etc.</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment"> * For each rank, set its bit to 1 to enable its ODT.</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment"> */</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a239205491a89ae3ad8c3b087b52fb43e"> 2304</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_WR_ODT_MASK (0xFU)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a92299275a1b75b578b2ad5a9623ee6f0"> 2305</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT (0U)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aba26a1b4de6f90a48fdd4ae91eea59cd"> 2306</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_WR_ODT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT) &amp; DDRCTL_ODTMAP_RANK0_WR_ODT_MASK)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab69765f694cc61ac905af1845f15f1c3"> 2307</a></span><span class="preprocessor">#define DDRCTL_ODTMAP_RANK0_WR_ODT_GET(x) (((uint32_t)(x) &amp; DDRCTL_ODTMAP_RANK0_WR_ODT_MASK) &gt;&gt; DDRCTL_ODTMAP_RANK0_WR_ODT_SHIFT)</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span> </div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">/* Bitfield definition for register: SCHED */</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment">/*</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment"> * RDWR_IDLE_GAP (R/W)</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment"> *</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="comment"> * Description: When the preferred transaction store is empty for these many clock cycles, switch to the alternate transaction store if it is non-empty.</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span><span class="comment"> * The read transaction store (both high and low priority) is the default preferred transaction store and the write transaction store is the alternative store.</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="comment"> * When prefer write over read is set this is reversed.</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span><span class="comment"> * 0x0 is a legal value for this register. When set to 0x0, the transaction store switching will happen immediately when the switching conditions become true.</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span><span class="comment"> * FOR PERFORMANCE ONLY</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment"> */</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a490fea2a5a1ec69b0df6b4bdec04f729"> 2321</a></span><span class="preprocessor">#define DDRCTL_SCHED_RDWR_IDLE_GAP_MASK (0x7F000000UL)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a097c9f52742343cfb3940383e845e671"> 2322</a></span><span class="preprocessor">#define DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT (24U)</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a522966504d838f723d03f984ce22f210"> 2323</a></span><span class="preprocessor">#define DDRCTL_SCHED_RDWR_IDLE_GAP_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT) &amp; DDRCTL_SCHED_RDWR_IDLE_GAP_MASK)</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a77a90aa2bd287f892b150ce9cde9465b"> 2324</a></span><span class="preprocessor">#define DDRCTL_SCHED_RDWR_IDLE_GAP_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED_RDWR_IDLE_GAP_MASK) &gt;&gt; DDRCTL_SCHED_RDWR_IDLE_GAP_SHIFT)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span> </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">/*</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment"> * GO2CRITICAL_HYSTERESIS (R/W)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment"> *</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment"> * Description: UNUSED Value After Reset: 0x0 Exists: Always</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment"> */</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a096036119de95bd903d40a5139765858"> 2331</a></span><span class="preprocessor">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9dc7e167fbee3b39136d5245a9d27ff5"> 2332</a></span><span class="preprocessor">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT (16U)</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7d0c3846fbe5cf1ac94fbe97cbc0db03"> 2333</a></span><span class="preprocessor">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT) &amp; DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acacabda3fa5982262cf526596f08437f"> 2334</a></span><span class="preprocessor">#define DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_MASK) &gt;&gt; DDRCTL_SCHED_GO2CRITICAL_HYSTERESIS_SHIFT)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span> </div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">/*</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment"> * LPR_NUM_ENTRIES (R/W)</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment"> *</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment"> * Description: Number of entries in the low priority transaction store is this value + 1.</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment"> * (MEMC_NO_OF_ENTRY - (SCHED.lpr_num_entries + 1)) is the number of entries available for the high priority transaction store.</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment"> * Setting this to maximum value allocates all entries to low priority transaction store.</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment"> * Setting this to 0 allocates 1 entry to low priority transaction store and the rest to high priority transaction store.</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment"> * Note: In ECC configurations, the numbers of write and low priority read credits issued is one less than in the non-ECC case. One entry each is reserved in the write and low- priority read CAMs for storing the RMW requests arising out of single bit error correction RMW operation.</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span><span class="comment"> * Value After Reset: &quot;MEMC_NO_OF_ENTRY/2&quot;</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span><span class="comment"> */</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a61d44d01355ee32371b3689e3b22ba6b"> 2347</a></span><span class="preprocessor">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK (0x3F00U)</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac9a7a7fb97def612d76924561effb5cb"> 2348</a></span><span class="preprocessor">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT (8U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a94ca53a03de10976b588d7e13af20d33"> 2349</a></span><span class="preprocessor">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT) &amp; DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK)</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a83be1bc99b3c513afa8489a618b5b42c"> 2350</a></span><span class="preprocessor">#define DDRCTL_SCHED_LPR_NUM_ENTRIES_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED_LPR_NUM_ENTRIES_MASK) &gt;&gt; DDRCTL_SCHED_LPR_NUM_ENTRIES_SHIFT)</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">/*</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment"> * PAGECLOSE (R/W)</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="comment"> *</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span><span class="comment"> * Description: If true, bank is kept open only until there are page hit transactions available in the CAM to that bank. The last read or write command in the CAM with a bank and page hit will be executed with auto-precharge if SCHED1.pageclose_timer=0. Even if this register set to 1 and SCHED1.pageclose_timer is set to 0, explicit precharge (and not auto-precharge) may be issued in some cases where there is a mode switch between Write and Read or between LPR and HPR. The Read and Write commands that are executed as part of the ECC scrub requests are also executed without auto-precharge. If false, the bank remains open until there is a need to close it (to open a different page, or for page timeout or refresh timeout) - also known as open page policy. The open page policy can be overridden by setting the per-command-autopre bit on the HIF interface (co_ih_rxcmd_autopre).</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span><span class="comment"> * The pageclose feature provids a midway between Open and Close page policies.</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="comment"> */</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a95ec20c9c509ed43b6b1083d6f4db8d6"> 2361</a></span><span class="preprocessor">#define DDRCTL_SCHED_PAGECLOSE_MASK (0x4U)</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac99a8154291674ff4079db45877a8843"> 2362</a></span><span class="preprocessor">#define DDRCTL_SCHED_PAGECLOSE_SHIFT (2U)</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac9eb99bcd83a2b95ae484c5797c21066"> 2363</a></span><span class="preprocessor">#define DDRCTL_SCHED_PAGECLOSE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED_PAGECLOSE_SHIFT) &amp; DDRCTL_SCHED_PAGECLOSE_MASK)</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4dfb0723f1e1cea50b87f1e11f1f69f8"> 2364</a></span><span class="preprocessor">#define DDRCTL_SCHED_PAGECLOSE_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED_PAGECLOSE_MASK) &gt;&gt; DDRCTL_SCHED_PAGECLOSE_SHIFT)</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span> </div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment">/*</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment"> * PREFER_WRITE (R/W)</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment"> *</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment"> * Description: If set then the bank selector prefers writes over reads.</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment"> * FOR DEBUG ONLY.</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="comment"> */</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6426cb960bac689a9a69c3a119ae3a60"> 2374</a></span><span class="preprocessor">#define DDRCTL_SCHED_PREFER_WRITE_MASK (0x2U)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#add670fdffbb80da1ab99b11765cca6ce"> 2375</a></span><span class="preprocessor">#define DDRCTL_SCHED_PREFER_WRITE_SHIFT (1U)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a82dc65c7f3f4722140f1fa2cac98c1b8"> 2376</a></span><span class="preprocessor">#define DDRCTL_SCHED_PREFER_WRITE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED_PREFER_WRITE_SHIFT) &amp; DDRCTL_SCHED_PREFER_WRITE_MASK)</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a70d6f176bc8f180be1ea112567722b99"> 2377</a></span><span class="preprocessor">#define DDRCTL_SCHED_PREFER_WRITE_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED_PREFER_WRITE_MASK) &gt;&gt; DDRCTL_SCHED_PREFER_WRITE_SHIFT)</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">/*</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment"> * FORCE_LOW_PRI_N (R/W)</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment"> *</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment"> * Description: Active low signal. When asserted (&#39;0&#39;), all incoming transactions are forced to low priority. This implies that all High Priority Read (HPR) and Variable Priority Read commands (VPR) will be treated as Low Priority Read (LPR) commands. On the write side, all Variable Priority Write (VPW) commands will be treated as Normal Priority Write (NPW) commands. Forcing the incoming transactions to low priority implicitly turns off Bypass path for read commands.</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="comment"> */</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a36aead48556f070987bd8d8deca665a8"> 2387</a></span><span class="preprocessor">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK (0x1U)</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0d6db62220a77456cbf77c70053a2d4c"> 2388</a></span><span class="preprocessor">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT (0U)</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aff4112dc7292b66f7464c006f91b19ae"> 2389</a></span><span class="preprocessor">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT) &amp; DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af98414dca909efa2e1fcd351f4123eda"> 2390</a></span><span class="preprocessor">#define DDRCTL_SCHED_FORCE_LOW_PRI_N_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED_FORCE_LOW_PRI_N_MASK) &gt;&gt; DDRCTL_SCHED_FORCE_LOW_PRI_N_SHIFT)</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span> </div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">/* Bitfield definition for register: SCHED1 */</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="comment">/*</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment"> * PAGECLOSE_TIMER (R/W)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="comment"> *</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><span class="comment"> * Description: This field works in conjunction with SCHED.pageclose. It only has meaning if SCHED.pageclose==1.</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="comment"> * If SCHED.pageclose==1 and pageclose_timer==0, then an auto-precharge may be scheduled for last read or write command in the CAM with a bank and page hit. Note, sometimes an explicit precharge is scheduled instead of the auto-precharge. See SCHED.pageclose for details of when this may happen.</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="comment"> * If SCHED.pageclose==1 and pageclose_timer&gt;0, then an auto-precharge is not scheduled for last read or write command in the CAM with a bank and page hit. Instead, a timer is started, with pageclose_timer as the initial value. There is a timer on a per bank basis. The timer decrements unless the next read or write in the CAM to a bank is a page hit. It gets reset to pageclose_timer value if the next read or write in the CAM to a bank is a page hit. Once the timer has reached zero, an explcit precharge will be attempted to be scheduled.</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment"> */</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a018b01f3d563ce2dc0af0b4064458e8a"> 2402</a></span><span class="preprocessor">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK (0xFFU)</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a83968eb453b72291e272949f84e13876"> 2403</a></span><span class="preprocessor">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT (0U)</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a105a5db94ee55e91181f59e24ad0ee38"> 2404</a></span><span class="preprocessor">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT) &amp; DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK)</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad56e8bee06b8305b35e8775dfd09360f"> 2405</a></span><span class="preprocessor">#define DDRCTL_SCHED1_PAGECLOSE_TIMER_GET(x) (((uint32_t)(x) &amp; DDRCTL_SCHED1_PAGECLOSE_TIMER_MASK) &gt;&gt; DDRCTL_SCHED1_PAGECLOSE_TIMER_SHIFT)</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span> </div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">/* Bitfield definition for register: PERFHPR1 */</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="comment">/*</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="comment"> * HPR_XACT_RUN_LENGTH (R/W)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span><span class="comment"> *</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="comment"> * Description: Number of transactions that are serviced once the HPR queue goes critical is the smaller of:</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="comment"> * This number</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span><span class="comment"> * Number of transactions available Unit: Transaction.</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="comment"> * Value After Reset: 0xf</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment"> */</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab4dd2cc431335905506f7eed726e8b64"> 2418</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4c240ff072e6167b5f247c0679f39f8e"> 2419</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT (24U)</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af52d7b063494b716a310aff8b88837e5"> 2420</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT) &amp; DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK)</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4989fa9404d1bc3f3f0017fb64f1dfb2"> 2421</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_MASK) &gt;&gt; DDRCTL_PERFHPR1_HPR_XACT_RUN_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span> </div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment">/*</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="comment"> * HPR_MAX_STARVE (R/W)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span><span class="comment"> *</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="comment"> * Description: Number of clocks that the HPR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies.</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment"> * Unit: Clock cycles.</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment"> */</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6882ab5ed67957fa293621c7e4ae4dc4"> 2432</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a971993234d9955d54d86b5245a4fac96"> 2433</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT (0U)</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a737d83251ed8f2677c3d16a92a5d7107"> 2434</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT) &amp; DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad661a5cbb068f8a819665e1f71511dbd"> 2435</a></span><span class="preprocessor">#define DDRCTL_PERFHPR1_HPR_MAX_STARVE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFHPR1_HPR_MAX_STARVE_MASK) &gt;&gt; DDRCTL_PERFHPR1_HPR_MAX_STARVE_SHIFT)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span> </div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="comment">/* Bitfield definition for register: PERFLPR1 */</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="comment">/*</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span><span class="comment"> * LPR_XACT_RUN_LENGTH (R/W)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="comment"> *</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment"> * Description: Number of transactions that are serviced once the LPR queue goes critical is the smaller of:</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment"> * This number</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment"> * Number of transactions available. Unit: Transaction.</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment"> * Value After Reset: 0xf</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment"> */</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a310830180267e9e109658254e17e58ba"> 2448</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0d76079563918a9ebeaa742febd9d0c1"> 2449</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT (24U)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac52ea0776857ec267bdfa33adf4f2554"> 2450</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT) &amp; DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6514f680910d280d401906bf7e373f74"> 2451</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_MASK) &gt;&gt; DDRCTL_PERFLPR1_LPR_XACT_RUN_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span> </div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span><span class="comment">/*</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="comment"> * LPR_MAX_STARVE (R/W)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span><span class="comment"> *</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment"> * Description: Number of clocks that the LPR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies.</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment"> * Unit: Clock cycles.</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment"> * Value After Reset: 0x7f</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment"> */</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad87a7768814cb8a140b9e09ccacba5d9"> 2462</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1617e31bece3114fa5465a18409fd5ea"> 2463</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT (0U)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afb63614eadae34fbd68af2d513c2ed93"> 2464</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT) &amp; DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aba87421f015b35efb097c7ab140aa068"> 2465</a></span><span class="preprocessor">#define DDRCTL_PERFLPR1_LPR_MAX_STARVE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFLPR1_LPR_MAX_STARVE_MASK) &gt;&gt; DDRCTL_PERFLPR1_LPR_MAX_STARVE_SHIFT)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span> </div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">/* Bitfield definition for register: PERFWR1 */</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">/*</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment"> * W_XACT_RUN_LENGTH (R/W)</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment"> *</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment"> * Description: Number of transactions that are serviced once the WR queue goes critical is the smaller of:</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment"> * This number</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="comment"> * Number of transactions available. Unit: Transaction.</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="comment"> * Value After Reset: 0xf</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="comment"> */</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9858f9f8c98bc72b6b3353d4971a450e"> 2478</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7205b10a28110c3eb562186c4ae82758"> 2479</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT (24U)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a78a4cde8c984ac1bd95e617e27d2abaa"> 2480</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT) &amp; DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a163474bfe1d912bd08c3c6cb72e6f697"> 2481</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_MASK) &gt;&gt; DDRCTL_PERFWR1_W_XACT_RUN_LENGTH_SHIFT)</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span> </div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">/*</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment"> * W_MAX_STARVE (R/W)</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment"> *</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment"> * Description: Number of clocks that the WR queue can be starved before it goes critical. The minimum valid functional value for this register is 0x1. Programming it to 0x0 will disable the starvation functionality; during normal operation, this function should not be disabled as it will cause excessive latencies.</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment"> * Unit: Clock cycles.</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="comment"> * Value After Reset: 0x7f</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="comment"> */</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac8850f4fed3b71774d549fab63adf5a4"> 2492</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_MAX_STARVE_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7c3f3d87fb88ee4d6d51b22a4bd742eb"> 2493</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT (0U)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7be310b803fe5387cf75768b12876182"> 2494</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_MAX_STARVE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT) &amp; DDRCTL_PERFWR1_W_MAX_STARVE_MASK)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a72df38a4b9e4d49e2f70eba87c7373ea"> 2495</a></span><span class="preprocessor">#define DDRCTL_PERFWR1_W_MAX_STARVE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFWR1_W_MAX_STARVE_MASK) &gt;&gt; DDRCTL_PERFWR1_W_MAX_STARVE_SHIFT)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">/* Bitfield definition for register: PERFVPR1 */</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">/*</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment"> * VPR_TIMEOUT_RANGE (R/W)</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment"> *</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment"> * Description: Indicates the range of the timeout value that is used for grouping the expired VPR commands in the CAM in DDRC. For example, if the register value is set to 0xF, then the priorities of all the VPR commands whose timeout counters are 15 or below will be considered as expired-VPR commands when the timeout value of any of the VPR commands reach 0. The expired-VPR commands, when present, are given higher priority than HPR commands. The VPR commands are expected to consist of largely page hit traffic and by grouping them together the bus utilization is expected to increase. This register applies to transactions inside the DDRC only.</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment"> * The Max value for this register is 0x7FF and the Min value is 0x0.</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment"> * When programmed to the Max value of 0x7FF, all the VPR commands that come in to DDRC will time-out right-away and will be considered as expired-VPR.</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="comment"> * When programmed to the Min value of 0x0, the timer of each command would have to reach a value of 0 before it will be considered as expired-VPR.</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="comment"> * Unit: Clock cycles.</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment"> * Exists: UMCTL2_VPR_EN==1</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment"> */</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a470d8492dbc0573670a228dd97d9baf9"> 2510</a></span><span class="preprocessor">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK (0x7FFU)</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1a58fdbbf7e1a42a9fd1072101b40c3b"> 2511</a></span><span class="preprocessor">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT (0U)</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5b4a0dc4de62ca230087670d688e9c67"> 2512</a></span><span class="preprocessor">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT) &amp; DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK)</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a97cdd119fb0e4b0d067d0d0e20d6f949"> 2513</a></span><span class="preprocessor">#define DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_MASK) &gt;&gt; DDRCTL_PERFVPR1_VPR_TIMEOUT_RANGE_SHIFT)</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span> </div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span><span class="comment">/* Bitfield definition for register: PERFVPW1 */</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment">/*</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="comment"> * VPW_TIMEOUT_RANGE (R/W)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span><span class="comment"> *</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="comment"> * Description: Indicates the range of the timeout value that is used for grouping the expired VPW commands in the CAM in DDRC. For example, if the register value is set to 0xF, then the priorities of all the VPW commands whose timeout counters are 15 or below will be considered as expired-VPW commands when the timeout value of any of the VPW commands reach 0. The expired-VPW commands, when present, are given higher priority than normal Write commands. The VPW commands are expected to consist of largely page hit traffic and by grouping them together the bus utilization is expected to increase. This register applies to transactions inside the DDRC only.</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span><span class="comment"> * The Max value for this register is 0x7FF and the Min value is 0x0.</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment"> * When programmed to the Max value of 0x7FF, all the VPW commands that come in to DDRC will time-out right-away and will be considered as expired-VPW.</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment"> * When programmed to the Min value of 0x0, the timer of each command would have to reach a value of 0 before it will be considered as expired-VPW.</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment"> * Unit: Clock cycles.</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment"> * FOR PERFORMANCE ONLY.</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment"> * Exists: UMCTL2_VPW_EN==1</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="comment"> */</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac6ae4ce47be0d93b24e7a1a7f9c69e75"> 2528</a></span><span class="preprocessor">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK (0x7FFU)</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4d4e83ee25a1a7b9d208287dcb68c60b"> 2529</a></span><span class="preprocessor">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT (0U)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a60928852bd0cbb47b285911697d3f613"> 2530</a></span><span class="preprocessor">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT) &amp; DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a64a178fa46d2bcd306d5103579d5d8e0"> 2531</a></span><span class="preprocessor">#define DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_MASK) &gt;&gt; DDRCTL_PERFVPW1_VPW_TIMEOUT_RANGE_SHIFT)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span> </div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">/* Bitfield definition for register: DBG0 */</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment">/*</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment"> * DIS_COLLISION_PAGE_OPT (R/W)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment"> *</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment"> * Description: When this is set to &#39;0&#39;, auto-precharge is disabled for the flushed command in a collision case. Collision cases are write followed by read to same address, read followed by write to same address, or write followed by write to same address with DBG0.dis_wc bit = 1 (where same address comparisons exclude the two address bits representing critical word).</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment"> * FOR DEBUG ONLY.</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment"> */</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a831c13dc1d2943988b0767d60935092a"> 2542</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK (0x10U)</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4773a5511fbce98a79ffe3793c29ac71"> 2543</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT (4U)</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a19d5dbd9d4246341aa007cdbb2564e23"> 2544</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT) &amp; DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9bdc1a57bfbf133843ce68d14b05c32a"> 2545</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_MASK) &gt;&gt; DDRCTL_DBG0_DIS_COLLISION_PAGE_OPT_SHIFT)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span> </div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment">/*</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment"> * DIS_ACT_BYPASS (R/W)</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment"> *</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment"> * Description: Only present in designs supporting activate bypass.</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment"> * When 1, disable bypass path for high priority read activates FOR DEBUG ONLY.</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span><span class="comment"> * Exists: MEMC_BYPASS==1</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="comment"> */</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7b5c1190014c2d438ab7c23956286ce9"> 2555</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_ACT_BYPASS_MASK (0x4U)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a709d79d87e6a3fb2f86763963f572e88"> 2556</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT (2U)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#add8af7727402ea75e1c321de26e5a11f"> 2557</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_ACT_BYPASS_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT) &amp; DDRCTL_DBG0_DIS_ACT_BYPASS_MASK)</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a90d91f57fdf3c880d5d935800b625b7e"> 2558</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_ACT_BYPASS_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBG0_DIS_ACT_BYPASS_MASK) &gt;&gt; DDRCTL_DBG0_DIS_ACT_BYPASS_SHIFT)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span> </div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span><span class="comment">/*</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment"> * DIS_RD_BYPASS (R/W)</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment"> *</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment"> * Description: Only present in designs supporting read bypass.</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment"> * When 1, disable bypass path for high priority read page hits FOR DEBUG ONLY.</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment"> * Exists: MEMC_BYPASS==1</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment"> */</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5d3bdb2d00b2fc2d74819ba740615f40"> 2568</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_RD_BYPASS_MASK (0x2U)</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa76a777bbe39d98869c069549ec77ffc"> 2569</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT (1U)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3edd3e506a6b347364fc18d21b12bbbb"> 2570</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_RD_BYPASS_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT) &amp; DDRCTL_DBG0_DIS_RD_BYPASS_MASK)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7e5b3d6ffcf802bce35c1d019d16ebc1"> 2571</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_RD_BYPASS_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBG0_DIS_RD_BYPASS_MASK) &gt;&gt; DDRCTL_DBG0_DIS_RD_BYPASS_SHIFT)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span> </div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span><span class="comment">/*</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="comment"> * DIS_WC (R/W)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span><span class="comment"> *</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment"> * Description: When 1, disable write combine. FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment"> */</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8e17e788c8ac503388e034847299138e"> 2580</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_WC_MASK (0x1U)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a55fe07c3e42a83e4e93fd5d906a28a0e"> 2581</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_WC_SHIFT (0U)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1b81bc0accc57eb684c55610eb9dd379"> 2582</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_WC_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBG0_DIS_WC_SHIFT) &amp; DDRCTL_DBG0_DIS_WC_MASK)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9dfa0e1d64d0444a9ef7fcc16609845e"> 2583</a></span><span class="preprocessor">#define DDRCTL_DBG0_DIS_WC_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBG0_DIS_WC_MASK) &gt;&gt; DDRCTL_DBG0_DIS_WC_SHIFT)</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span> </div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment">/* Bitfield definition for register: DBG1 */</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="comment">/*</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span><span class="comment"> * DIS_HIF (R/W)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span><span class="comment"> *</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="comment"> * Description: When 1, uMCTL2 asserts the HIF command ih_co_stall. uMCTL2 will ignore the co_ih_rxcmd_valid and all other associated request signals.</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span><span class="comment"> * This bit is intended to be switched on-the-fly.</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment"> */</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a938acacc1f4647284544a5859c169b54"> 2594</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_HIF_MASK (0x2U)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9930109ef06b0a12db2247dd2e965cd3"> 2595</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_HIF_SHIFT (1U)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aca51c359e15ec52449d26e5a10ff79b3"> 2596</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_HIF_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBG1_DIS_HIF_SHIFT) &amp; DDRCTL_DBG1_DIS_HIF_MASK)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8e60024eef715735f33d7e427309d714"> 2597</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_HIF_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBG1_DIS_HIF_MASK) &gt;&gt; DDRCTL_DBG1_DIS_HIF_SHIFT)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span> </div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">/*</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment"> * DIS_DQ (R/W)</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment"> *</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><span class="comment"> * Description: When 1, uMCTL2 will not de-queue any transactions from the CAM. Bypass is also disabled. All transactions are queued in the CAM. No reads or writes are issued to SDRAM as long as this is asserted.</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span><span class="comment"> * This bit may be used to prevent reads or writes being issued by the uMCTL2, which makes it safe to modify certain register fields associated with reads and writes (see User Guide for details). After setting this bit, it is strongly recommended to poll DBGCAM.wr_data_pipeline_empty and DBGCAM.rd_data_pipeline_empty, before making changes to any registers which affect reads and writes. This will ensure that the relevant logic in the DDRC is idle.</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="comment"> * This bit is intended to be switched on-the-fly.</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment"> */</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa4aef59cfdd7161735441c2800e125ea"> 2608</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_DQ_MASK (0x1U)</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adbb2c2bc2a825b400108faaab685326b"> 2609</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_DQ_SHIFT (0U)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2ba8724b872ab594f73f33b70c9bc3e5"> 2610</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_DQ_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBG1_DIS_DQ_SHIFT) &amp; DDRCTL_DBG1_DIS_DQ_MASK)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aae89a2f6695b3dfa58c82db6f8b68b91"> 2611</a></span><span class="preprocessor">#define DDRCTL_DBG1_DIS_DQ_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBG1_DIS_DQ_MASK) &gt;&gt; DDRCTL_DBG1_DIS_DQ_SHIFT)</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span> </div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span><span class="comment">/* Bitfield definition for register: DBGCAM */</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="comment">/*</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment"> * WR_DATA_PIPELINE_EMPTY (R)</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment"> *</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment"> * Description: This bit indicates that the write data pipeline on the DFI interface is empty. This register is intended to be polled after setting DBG1.dis_dq, to ensure that all remaining commands/data have completed.</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment"> */</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7fec13d07ca8f99fb40d0a161c00e920"> 2621</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0c296e645aef9e1f1a48367ead3fe409"> 2622</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT (29U)</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab04c83c5b4f1a6ec7ce35ee8ae81f774"> 2623</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_MASK) &gt;&gt; DDRCTL_DBGCAM_WR_DATA_PIPELINE_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span> </div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment">/*</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="comment"> * RD_DATA_PIPELINE_EMPTY (R)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="comment"> *</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="comment"> * Description: This bit indicates that the read data pipeline on the DFI interface is empty. This register is intended to be polled after setting DBG1.dis_dq, to ensure that all remaining commands/data have completed.</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment"> */</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9d5d61439b23a7d9261955bd3b3ba073"> 2632</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a37ed894c054b847c4cd40c4208d39311"> 2633</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT (28U)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a24e67d5c676523aa8bfee3575465b420"> 2634</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_MASK) &gt;&gt; DDRCTL_DBGCAM_RD_DATA_PIPELINE_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span> </div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">/*</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="comment"> * DBG_WR_Q_EMPTY (R)</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment"> *</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment"> * Description: When 1, all the Write command queues and Write data buffers inside DDRC are empty. This register is to be used for debug purpose.</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment"> * An example use-case scenario: When Controller enters Self- Refresh using the Low-Power entry sequence, Controller is expected to have executed all the commands in its queues and the write and read data drained. Hence this register should be 1 at that time.</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="comment"> * FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment"> */</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad30e2abccb3b234ee8c9b56d88db52d8"> 2645</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad424ddf768962d4ff02368f5b9b2f242"> 2646</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT (26U)</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a413d7f3b8421ffb4396ff4e0873be4f6"> 2647</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_MASK) &gt;&gt; DDRCTL_DBGCAM_DBG_WR_Q_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span> </div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">/*</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="comment"> * DBG_RD_Q_EMPTY (R)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="comment"> *</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="comment"> * Description: When 1, all the Read command queues and Read data buffers inside DDRC are empty. This register is to be used for debug purpose.</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="comment"> * An example use-case scenario: When Controller enters Self- Refresh using the Low-Power entry sequence, Controller is expected to have executed all the commands in its queues and the write and read data drained. Hence this register should be 1 at that time.</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="comment"> * FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment"> */</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2d83a5b2c4b43d14628252be2a5a63e9"> 2658</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a536101476662425e60b012466bfc576c"> 2659</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT (25U)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abddae3df90dd0bc941fa573fcb318c28"> 2660</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_MASK) &gt;&gt; DDRCTL_DBGCAM_DBG_RD_Q_EMPTY_SHIFT)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span> </div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="comment">/*</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="comment"> * DBG_STALL (R)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="comment"> *</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment"> * Description: Stall FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="comment"> */</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a995b6b486d244571e625e4fbb8b2a979"> 2669</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_STALL_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad3abc932c55d6fee7405f4a3913dbe9f"> 2670</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_STALL_SHIFT (24U)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2bb2c57b31de54e43d5f0b52c75bb9ee"> 2671</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_STALL_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_DBG_STALL_MASK) &gt;&gt; DDRCTL_DBGCAM_DBG_STALL_SHIFT)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span> </div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="comment">/*</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment"> * DBG_W_Q_DEPTH (R)</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment"> *</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment"> * Description: Write queue depth</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment"> * Note: The width of this field is dependent on log(MEMC_NO_OF_ENTRY+1). For example, if CAM depth</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="comment"> * = 32, then register width is 6 bits and bit 22 is reserved. FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="comment"> */</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af0e10412387f2d43aa896b0064d752c7"> 2682</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK (0x7F0000UL)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a98a18770b798d03e9676d12051a59593"> 2683</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT (16U)</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afdd7ba3815dd4e1fa1ecc896b79bb521"> 2684</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_W_Q_DEPTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_DBG_W_Q_DEPTH_MASK) &gt;&gt; DDRCTL_DBGCAM_DBG_W_Q_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span> </div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment">/*</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment"> * DBG_LPR_Q_DEPTH (R)</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="comment"> *</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="comment"> * Description: Low priority read queue depth Note: The width of this field is dependent on</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="comment"> * log(MEMC_NO_OF_ENTRY+1). For example, if CAM depth</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="comment"> * = 32, then register width is 6 bits and bit 14 is reserved FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment"> */</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7fbd27e44de7c082e5fd1de11d00ec8e"> 2695</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK (0x7F00U)</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1085ff524aba9ead6a81bef077968b4a"> 2696</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT (8U)</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad23c77e7c5d0ca1c83c7deb7430c8ae0"> 2697</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_MASK) &gt;&gt; DDRCTL_DBGCAM_DBG_LPR_Q_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span> </div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="comment">/*</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="comment"> * DBG_HPR_Q_DEPTH (R)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span><span class="comment"> *</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment"> * Description: High priority read queue depth Note: The width of this field is dependent on</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="comment"> * log(MEMC_NO_OF_ENTRY+1). For example, if CAM depth</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment"> * = 32, then register width is 6 bits and bit 6 is reserved FOR DEBUG ONLY</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment"> */</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7ed04ff7ec2df1b5584f17653f6e7db4"> 2708</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK (0x7FU)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad252d4602e187d5aab71049a47195e8c"> 2709</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT (0U)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1f11354db0aac7ae2c07e0770f5a6023"> 2710</a></span><span class="preprocessor">#define DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_MASK) &gt;&gt; DDRCTL_DBGCAM_DBG_HPR_Q_DEPTH_SHIFT)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span> </div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="comment">/* Bitfield definition for register: DBGCMD */</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span><span class="comment">/*</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment"> * CTRLUPD (R/WSC)</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment"> *</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span><span class="comment"> * Description: Setting this register bit to 1 indicates to the uMCTL2 to issue a dfi_ctrlupd_req to the PHY. When this request is stored in uMCTL2, the bit is automatically cleared. This operation must only be performed when DFIUPD0.dis_auto_ctrlupd=1.</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment"> */</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a44b8578e3126801aaf3df08e212e3340"> 2720</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_CTRLUPD_MASK (0x20U)</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af8829cde69a095fd12844d8ca9d845f2"> 2721</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_CTRLUPD_SHIFT (5U)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a34d9861a7b1618b452580ce92244a94e"> 2722</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_CTRLUPD_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBGCMD_CTRLUPD_SHIFT) &amp; DDRCTL_DBGCMD_CTRLUPD_MASK)</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a346192c3d01f6d0ba182afa2d312bbb9"> 2723</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_CTRLUPD_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCMD_CTRLUPD_MASK) &gt;&gt; DDRCTL_DBGCMD_CTRLUPD_SHIFT)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span> </div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span><span class="comment">/*</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="comment"> * ZQ_CALIB_SHORT (R/WSC)</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment"> *</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment"> * Description: Setting this register bit to 1 indicates to the uMCTL2 to issue a ZQCS (ZQ calibration short) command to the SDRAM. When this request is stored in uMCTL2, the bit is automatically cleared. This operation can be performed only when ZQCTL0.dis_auto_zq=1. It is recommended NOT to set this register bit if in Init operating mode. This register bit is ignored when in Self-Refresh and Deep power-down operating modes.</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="comment"> * Exists: MEMC_DDR3_OR_4_OR_LPDDR2==1</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="comment"> */</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a766c1195d1b8a73a44b911a09153b0c1"> 2732</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK (0x10U)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa649cdb24587788af416125d18968df9"> 2733</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT (4U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5cbb4dcb9c91f8576f3d477229d5d090"> 2734</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT) &amp; DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK)</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2af553f088b00e1f9ed66c2ba62618fd"> 2735</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_ZQ_CALIB_SHORT_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCMD_ZQ_CALIB_SHORT_MASK) &gt;&gt; DDRCTL_DBGCMD_ZQ_CALIB_SHORT_SHIFT)</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">/*</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment"> * RANK1_REFRESH (R/WSC)</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="comment"> *</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment"> * Description: Setting this register bit to 1 indicates to the uMCTL2 to issue a refresh to rank 1. When this request is stored in uMCTL2, the bit is automatically cleared. This operation can be performed only when RFSHCTL3.dis_auto_refresh=1. It is recommended NOT to set this register bit if in Init or Deep power-down operating modes or Maximum Power Saving Mode.</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment"> */</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aca0695d990d7d9b84de9dcdd7a1257f7"> 2744</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK1_REFRESH_MASK (0x2U)</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac8b1f50b27bd3cae78dc6f0b8eccfe6a"> 2745</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT (1U)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a068d7e110e8c9acaac6ed871b0fcf27c"> 2746</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK1_REFRESH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT) &amp; DDRCTL_DBGCMD_RANK1_REFRESH_MASK)</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a111b77f2c6384515db8886720a92e69d"> 2747</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK1_REFRESH_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCMD_RANK1_REFRESH_MASK) &gt;&gt; DDRCTL_DBGCMD_RANK1_REFRESH_SHIFT)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span> </div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span><span class="comment">/*</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="comment"> * RANK0_REFRESH (R/WSC)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="comment"> *</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment"> * Description: Setting this register bit to 1 indicates to the uMCTL2 to issue a refresh to rank 0. When this request is stored in uMCTL2, the bit is automatically cleared. This operation can be performed only when RFSHCTL3.dis_auto_refresh=1. It is recommended NOT to set this register bit if in Init or Deep power-down operating modes or Maximum Power Saving Mode.</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="comment"> */</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8653c58d0796a9d68f315eef42f0b2b7"> 2756</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK0_REFRESH_MASK (0x1U)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8a19604e5476f6f8e52ee54563cb0346"> 2757</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT (0U)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac77bb3164c790f91932508e92467f545"> 2758</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK0_REFRESH_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT) &amp; DDRCTL_DBGCMD_RANK0_REFRESH_MASK)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1d649aedd4e69cd6c6c13b90bdf3b0fd"> 2759</a></span><span class="preprocessor">#define DDRCTL_DBGCMD_RANK0_REFRESH_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGCMD_RANK0_REFRESH_MASK) &gt;&gt; DDRCTL_DBGCMD_RANK0_REFRESH_SHIFT)</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span> </div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment">/* Bitfield definition for register: DBGSTAT */</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment">/*</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="comment"> * CTRLUPD_BUSY (R)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="comment"> *</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="comment"> * Description: SoC core may initiate a ctrlupd operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the ctrlupd request. It goes low when the ctrlupd operation is initiated in uMCTL2. It is recommended not to perform ctrlupd operations when this signal is high.</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment"> * 0 - Indicates that the SoC core can initiate a ctrlupd operation</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment"> * 1 - Indicates that ctrlupd operation has not been initiated yet in uMCTL2</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment"> */</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7f9aa30687be629ba4372bbaa817ed85"> 2771</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK (0x20U)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a10773f9e7d0b0427b0bd98273959cb6c"> 2772</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT (5U)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a831be124ee01b2827b5d2124461c8ac4"> 2773</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_CTRLUPD_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGSTAT_CTRLUPD_BUSY_MASK) &gt;&gt; DDRCTL_DBGSTAT_CTRLUPD_BUSY_SHIFT)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span> </div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">/*</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment"> * ZQ_CALIB_SHORT_BUSY (R)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment"> *</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment"> * Description: SoC core may initiate a ZQCS (ZQ calibration short) operation only if this signal is low. This signal goes high in the clock after the uMCTL2 accepts the ZQCS request. It goes low when the ZQCS operation is initiated in uMCTL2. It is recommended not to perform ZQCS operations when this signal is high.</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment"> * 0 - Indicates that the SoC core can initiate a ZQCS operation</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment"> * 1 - Indicates that ZQCS operation has not been initiated yet in uMCTL2</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment"> * Exists: MEMC_DDR3_OR_4_OR_LPDDR2==1</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment"> */</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a99961b45bb958750f1d999a34d30c74e"> 2784</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK (0x10U)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae0c43d32c3056588a8021ac190854671"> 2785</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT (4U)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a80b0a269e9f23073d6cf9d34dd9c8f1d"> 2786</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_MASK) &gt;&gt; DDRCTL_DBGSTAT_ZQ_CALIB_SHORT_BUSY_SHIFT)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="comment">/*</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment"> * RANK1_REFRESH_BUSY (R)</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment"> *</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment"> * Description: SoC core may initiate a rank1_refresh operation (refresh operation to rank 1) only if this signal is low. This signal goes high in the clock after DBGCMD.rank1_refresh is set to one. It goes low when the rank1_refresh operation is stored in uMCTL2. It is recommended not to perform rank1_refresh operations when this signal is high.</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span><span class="comment"> * 0 - Indicates that the SoC core can initiate a rank1_refresh operation</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="comment"> * 1 - Indicates that rank1_refresh operation has not been stored yet in uMCTL2</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment"> * Exists: MEMC_NUM_RANKS&gt;1</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment"> */</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa2df405c7cd8d50c6cd3e3c5f7e2299b"> 2797</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK (0x2U)</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2ac7449b0777b4529e765301882cfa43"> 2798</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT (1U)</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5090377c6bae5894692071bd8aa59f36"> 2799</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_MASK) &gt;&gt; DDRCTL_DBGSTAT_RANK1_REFRESH_BUSY_SHIFT)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span> </div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="comment">/*</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span><span class="comment"> * RANK0_REFRESH_BUSY (R)</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment"> *</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment"> * Description: SoC core may initiate a rank0_refresh operation (refresh operation to rank 0) only if this signal is low. This signal goes high in the clock after DBGCMD.rank0_refresh is set to one. It goes low when the rank0_refresh operation is stored in uMCTL2. It is recommended not to perform rank0_refresh operations when this signal is high.</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment"> * 0 - Indicates that the SoC core can initiate a rank0_refresh operation</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="comment"> * 1 - Indicates that rank0_refresh operation has not been stored yet in uMCTL2</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span><span class="comment"> */</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a76a66f0ed43a50a215145754fe847854"> 2810</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK (0x1U)</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a35ec63e4a309c226a2a680e7fd47c887"> 2811</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT (0U)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9c5179818dded715f390ab143eba0793"> 2812</a></span><span class="preprocessor">#define DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_MASK) &gt;&gt; DDRCTL_DBGSTAT_RANK0_REFRESH_BUSY_SHIFT)</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span> </div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span><span class="comment">/* Bitfield definition for register: PSTAT */</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span><span class="comment">/*</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="comment"> * WR_PORT_BUSY_15 (R)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span><span class="comment"> *</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 15.</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment"> * Exists: UMCTL2_PORT_15==1</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment"> */</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a313238b8521cdbfd665577a9252116e9"> 2822</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7faf297913b3196877af0ed60eba22e1"> 2823</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT (31U)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a895d82b2ce6806f795c8358f34006c81"> 2824</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_15_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_15_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_15_SHIFT)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span> </div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="comment">/*</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment"> * WR_PORT_BUSY_14 (R)</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment"> *</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 14.</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="comment"> * Exists: UMCTL2_PORT_14==1</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"> 2832</span><span class="comment"> */</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5d4e55d4dda1f50460d986ebcb3eb7ee"> 2833</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a968a0937db6b1631e69704f585448045"> 2834</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT (30U)</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7fcf3ae45bd1c423d57a5b273fe84cc1"> 2835</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_14_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_14_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_14_SHIFT)</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span> </div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">/*</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="comment"> * WR_PORT_BUSY_13 (R)</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="comment"> *</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 13.</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span><span class="comment"> * Exists: UMCTL2_PORT_13==1</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment"> */</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0dffca784402dee141d3ec0aad44f868"> 2844</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8bc16f68f9b8a89161ff5e155a1e8292"> 2845</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT (29U)</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a38e247795883d32a8effa9986b3cd109"> 2846</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_13_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_13_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_13_SHIFT)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span> </div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="comment">/*</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span><span class="comment"> * WR_PORT_BUSY_12 (R)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment"> *</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 12.</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment"> * Exists: UMCTL2_PORT_12==1</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="comment"> */</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adbc6ce4594586f54a8fda5456493cd61"> 2855</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab00f739417cad175f43a73f2910783f5"> 2856</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT (28U)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa61acf68146511fb4c60465aafee9066"> 2857</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_12_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_12_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_12_SHIFT)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span> </div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">/*</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment"> * WR_PORT_BUSY_11 (R)</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment"> *</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 11.</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment"> * Exists: UMCTL2_PORT_11==1</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment"> */</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2a11a0ffd4b3175f20b61d1c22ac3038"> 2866</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0d1911229d3f327c6018b02507445e39"> 2867</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT (27U)</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a38da99540afffb604a8127826f0c2add"> 2868</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_11_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_11_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_11_SHIFT)</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span> </div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment">/*</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment"> * WR_PORT_BUSY_10 (R)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment"> *</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 10.</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment"> * Exists: UMCTL2_PORT_10==1</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="comment"> */</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af35968227e38f5994d8f7c6718d6e1c0"> 2877</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aef871bc4cb5708393e268be1b581abb4"> 2878</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT (26U)</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a12236749148eb0dd15b56d0891748f9f"> 2879</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_10_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_10_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_10_SHIFT)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span> </div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">/*</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment"> * WR_PORT_BUSY_9 (R)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="comment"> *</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 9.</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment"> * Exists: UMCTL2_PORT_9==1</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment"> */</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a81285b893304c1e93644dc3a6122e2e6"> 2888</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab85a50a827ea954183061fd4cc481c5e"> 2889</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT (25U)</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5795e795f3b05c53a340565a7018b04a"> 2890</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_9_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_9_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_9_SHIFT)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span> </div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment">/*</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="comment"> * WR_PORT_BUSY_8 (R)</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment"> *</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 8.</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment"> * Exists: UMCTL2_PORT_8==1</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment"> */</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0903e09ad21424184f768384a1ad7e55"> 2899</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7f763b4a43f6c8b92362f41081f3a46e"> 2900</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT (24U)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a245c4ff1fb804196bdc5b6f121d8e44d"> 2901</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_8_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_8_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_8_SHIFT)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">/*</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment"> * WR_PORT_BUSY_7 (R)</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment"> *</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 7.</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="comment"> * Exists: UMCTL2_PORT_7==1</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span><span class="comment"> */</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a65533d1fc03a4ae070c262dabb2820e2"> 2910</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK (0x800000UL)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a07672dc7cd41d6e1cc22c00e1f1b6268"> 2911</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT (23U)</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a07775c1267e4bb0477c585b44fd6ad1d"> 2912</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_7_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_7_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_7_SHIFT)</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span> </div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">/*</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="comment"> * WR_PORT_BUSY_6 (R)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span><span class="comment"> *</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 6.</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment"> * Exists: UMCTL2_PORT_6==1</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment"> */</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a644f75d33bbd5b306a3b235683a9c228"> 2921</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK (0x400000UL)</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab43cdc7310eab18ae7056740a9bedaf7"> 2922</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT (22U)</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a55b77a2ca1e0a7d96331aa3cbe249633"> 2923</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_6_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_6_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_6_SHIFT)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span> </div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="comment">/*</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span><span class="comment"> * WR_PORT_BUSY_5 (R)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment"> *</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 5.</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment"> * Exists: UMCTL2_PORT_5==1</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment"> */</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaa30ad98a2ec17babdcb13d17f146418"> 2932</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK (0x200000UL)</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae166cc38061bf3103d8caa2a0e913741"> 2933</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT (21U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#affce1a2d5b21cd4936e643218e5dd8ee"> 2934</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_5_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_5_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_5_SHIFT)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span> </div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">/*</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment"> * WR_PORT_BUSY_4 (R)</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="comment"> *</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 4.</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span><span class="comment"> * Exists: UMCTL2_PORT_4==1</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span><span class="comment"> */</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa78d4c053f3a7db8443207c1d0ff50c1"> 2943</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK (0x100000UL)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a39782ba32998d2f152d61c6dad3a6cf5"> 2944</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT (20U)</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa24eae9bf356e3129bea21ea4af5a0ca"> 2945</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_4_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_4_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_4_SHIFT)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span> </div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span><span class="comment">/*</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="comment"> * WR_PORT_BUSY_3 (R)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span><span class="comment"> *</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 3.</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span><span class="comment"> * Exists: UMCTL2_PORT_3==1</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="comment"> */</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#add741ea678eb7576262eb47ac8763ad4"> 2954</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK (0x80000UL)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a56d4eb0468d573915bb317224aad04f0"> 2955</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT (19U)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7c711d9c76ccc53dbe37edab5c9bfc44"> 2956</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_3_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_3_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_3_SHIFT)</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span> </div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">/*</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span><span class="comment"> * WR_PORT_BUSY_2 (R)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="comment"> *</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 2.</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="comment"> * Exists: UMCTL2_PORT_2==1</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment"> */</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a69914c9842591e073d132d66639ca1f7"> 2965</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK (0x40000UL)</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aeef29d14539fdc50906749937cae95c2"> 2966</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT (18U)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae62fd7f749fcaf32615cc5bcd84c09cd"> 2967</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_2_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_2_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_2_SHIFT)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span> </div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span><span class="comment">/*</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="comment"> * WR_PORT_BUSY_1 (R)</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment"> *</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 1.</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="comment"> * Exists: UMCTL2_PORT_1==1</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment"> */</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1f3953bd055114d58131d0f2abf5ba9f"> 2976</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK (0x20000UL)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac5928b8daa1e28b66f6db3f99c101f7a"> 2977</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT (17U)</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa1f4f8afeb6ca1433d50d0c2e90606a7"> 2978</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_1_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_1_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_1_SHIFT)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span> </div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="comment">/*</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="comment"> * WR_PORT_BUSY_0 (R)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span><span class="comment"> *</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment"> * Description: Indicates if there are outstanding writes for port 0.</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment"> * Exists: UMCTL2_PORT_0==1</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment"> */</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a70b43f5576273b34ee7e351120ca5fbb"> 2987</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK (0x10000UL)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7a32faf1aafef67f4e28335fbabfac44"> 2988</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT (16U)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a184d6a1246ca7b9bf38bc1edac0dca9a"> 2989</a></span><span class="preprocessor">#define DDRCTL_PSTAT_WR_PORT_BUSY_0_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_WR_PORT_BUSY_0_MASK) &gt;&gt; DDRCTL_PSTAT_WR_PORT_BUSY_0_SHIFT)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span> </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="comment">/*</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment"> * RD_PORT_BUSY_15 (R)</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment"> *</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 15.</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment"> * Exists: UMCTL2_PORT_15==1</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment"> */</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a87a89e72fc34db3af996a2559cb8dac4"> 2998</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK (0x8000U)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae1f7e21e0c6dc8e0566f4fa75e5f5023"> 2999</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT (15U)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7bfd60741ec97aa9d3fea3108221808a"> 3000</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_15_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_15_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_15_SHIFT)</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span> </div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment">/*</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment"> * RD_PORT_BUSY_14 (R)</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment"> *</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 14.</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment"> * Exists: UMCTL2_PORT_14==1</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment"> */</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7b189e55a2d4b33c37342c8c53413987"> 3009</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK (0x4000U)</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9ffe7cd09b0c2388df4528118b09e90f"> 3010</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT (14U)</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3fea2aa497b47dc552e1dad58f32c4a8"> 3011</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_14_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_14_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_14_SHIFT)</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span> </div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment">/*</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="comment"> * RD_PORT_BUSY_13 (R)</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment"> *</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 13.</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment"> * Exists: UMCTL2_PORT_13==1</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment"> */</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a142902f1f9fb936030543968c03759fa"> 3020</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK (0x2000U)</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a333dd3b7d311b1ff248de3771fe27217"> 3021</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT (13U)</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aab8f21a1b46aeae5b066e9eb0fce359e"> 3022</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_13_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_13_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_13_SHIFT)</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span> </div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment">/*</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment"> * RD_PORT_BUSY_12 (R)</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment"> *</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 12.</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment"> * Exists: UMCTL2_PORT_12==1</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment"> */</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae7ee42726a7fa4b5ffddd261ce992ec3"> 3031</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK (0x1000U)</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acd25fb2fa9d9cd31e07476c4b59cdc18"> 3032</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT (12U)</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad649e283f6b9e89dfa31c222582d1584"> 3033</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_12_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_12_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_12_SHIFT)</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span> </div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="comment">/*</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span><span class="comment"> * RD_PORT_BUSY_11 (R)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment"> *</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 11.</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment"> * Exists: UMCTL2_PORT_11==1</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment"> */</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8e26c8ab4a44249274759e7d923b42e6"> 3042</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK (0x800U)</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a74709cc1b5ccd00e23a752c2d527a7ce"> 3043</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT (11U)</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a312c2752fd2b4e33beff7486dd990614"> 3044</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_11_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_11_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_11_SHIFT)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span> </div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="comment">/*</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="comment"> * RD_PORT_BUSY_10 (R)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"> 3048</span><span class="comment"> *</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 10.</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment"> * Exists: UMCTL2_PORT_10==1</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment"> */</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab239a31df0f58dbdc80572ad55949bb7"> 3053</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK (0x400U)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae92162d9c41de0938a6fc6907e88a620"> 3054</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT (10U)</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aec41f1ee7c43d09eaed085d3a3d1ee58"> 3055</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_10_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_10_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_10_SHIFT)</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment">/*</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment"> * RD_PORT_BUSY_9 (R)</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment"> *</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 9.</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="comment"> * Exists: UMCTL2_PORT_9==1</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span><span class="comment"> */</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aab902f5b2c645ccef2b49eced81a12ca"> 3064</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK (0x200U)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2e5af7491ef35c28ac041347c6ff6f1e"> 3065</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT (9U)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ade0bb8b0362b6dcf3c21fde42a5c95a4"> 3066</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_9_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_9_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_9_SHIFT)</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span> </div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="comment">/*</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment"> * RD_PORT_BUSY_8 (R)</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment"> *</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 8.</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment"> * Exists: UMCTL2_PORT_8==1</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment"> */</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2b604809e5ddf342f90bca0ad6749549"> 3075</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK (0x100U)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a570bb7e329b2b8045c5c9cb9e632fb67"> 3076</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT (8U)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9f36c7def62eb1892d32daf1a9511805"> 3077</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_8_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_8_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_8_SHIFT)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span> </div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment">/*</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment"> * RD_PORT_BUSY_7 (R)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment"> *</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 7.</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment"> * Exists: UMCTL2_PORT_7==1</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="comment"> */</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a11d92e20fe178300444d8ff436795bed"> 3086</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK (0x80U)</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae630bf9a3afeba28644c7f6464464108"> 3087</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT (7U)</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a10a7b29f8fdfda1a300e3d263303ea00"> 3088</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_7_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_7_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_7_SHIFT)</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span> </div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">/*</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment"> * RD_PORT_BUSY_6 (R)</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment"> *</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 6.</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="comment"> * Exists: UMCTL2_PORT_6==1</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="comment"> */</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a96e83c5effa195a13999d5102b999248"> 3097</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK (0x40U)</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7177a002c68bec721087cf73fc670b05"> 3098</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT (6U)</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa11cc1f058c5cfc56e43a60764f976e4"> 3099</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_6_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_6_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_6_SHIFT)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span> </div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">/*</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment"> * RD_PORT_BUSY_5 (R)</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment"> *</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 5.</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="comment"> * Exists: UMCTL2_PORT_5==1</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span><span class="comment"> */</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a249c39f7aa6b90f4deca37bf8e41f66c"> 3108</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK (0x20U)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5e708a442bde17373c647457bfaea44b"> 3109</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT (5U)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af8b521f8c8cf9412531f8621947779e1"> 3110</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_5_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_5_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_5_SHIFT)</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span> </div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="comment">/*</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span><span class="comment"> * RD_PORT_BUSY_4 (R)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment"> *</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 4.</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment"> * Exists: UMCTL2_PORT_4==1</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment"> */</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad0f31f4c86fac5833981ee37cc44f140"> 3119</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK (0x10U)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7c13041e3f4ace3d8bdcb4223bde53f2"> 3120</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT (4U)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8468c92061e82e9ac203e2f936a8d6f1"> 3121</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_4_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_4_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_4_SHIFT)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span> </div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">/*</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment"> * RD_PORT_BUSY_3 (R)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment"> *</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 3.</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><span class="comment"> * Exists: UMCTL2_PORT_3==1</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="comment"> */</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3a8f413f6d99eebf751d5b2da054c7ba"> 3130</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK (0x8U)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0e7be72052eb5f552d0ebf2b023ce52d"> 3131</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT (3U)</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a857ef9cacbbc67ef82a0551948a293c8"> 3132</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_3_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_3_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_3_SHIFT)</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span> </div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment">/*</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment"> * RD_PORT_BUSY_2 (R)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="comment"> *</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 2.</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="comment"> * Exists: UMCTL2_PORT_2==1</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment"> */</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab0a5ad49ba16540777908dd420f924e2"> 3141</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK (0x4U)</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab14603f869ee6fbc53499284ba106d5f"> 3142</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT (2U)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aafe4e0c79e63ec8bc2b693cc0e0b3585"> 3143</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_2_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_2_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_2_SHIFT)</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span> </div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="comment">/*</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span><span class="comment"> * RD_PORT_BUSY_1 (R)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment"> *</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 1.</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment"> * Exists: UMCTL2_PORT_1==1</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment"> */</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acac256abfc44f28ccc34785602ecc0a2"> 3152</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK (0x2U)</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a24217231e77859cf2c7c0db0fb61cdd4"> 3153</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT (1U)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a23f2b96959047d7daa81d0f228e42d34"> 3154</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_1_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_1_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_1_SHIFT)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="comment">/*</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment"> * RD_PORT_BUSY_0 (R)</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment"> *</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment"> * Description: Indicates if there are outstanding reads for port 0.</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment"> * Exists: UMCTL2_PORT_0==1</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="comment"> */</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa24c7b9f2a51dfc6c0ec1a19e995f707"> 3163</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK (0x1U)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2ad52267ded31484f61fffc38009fb92"> 3164</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT (0U)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a09c1292309d2791e5161831dc544fe66"> 3165</a></span><span class="preprocessor">#define DDRCTL_PSTAT_RD_PORT_BUSY_0_GET(x) (((uint32_t)(x) &amp; DDRCTL_PSTAT_RD_PORT_BUSY_0_MASK) &gt;&gt; DDRCTL_PSTAT_RD_PORT_BUSY_0_SHIFT)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span> </div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">/* Bitfield definition for register: PCCFG */</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">/*</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment"> * PAGEMATCH_LIMIT (R/W)</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment"> *</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment"> * Description: Page match four limit. If set to 1, limits the number of consecutive same page DDRC transactions that can be granted by the Port Arbiter to four when Page Match feature is enabled.    If set to 0, there is no limit imposed on number of consecutive same page DDRC transactions.</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment"> */</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a24c4f4df96f61de2e47dae02bd0cb6cf"> 3175</a></span><span class="preprocessor">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK (0x10U)</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7ce93f4fe56c5ff4c89b8c434bae78c7"> 3176</a></span><span class="preprocessor">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT (4U)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a67039dbea31c07650cbd6bbcd592f835"> 3177</a></span><span class="preprocessor">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT) &amp; DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK)</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a376f252114406e063183811de64b1d69"> 3178</a></span><span class="preprocessor">#define DDRCTL_PCCFG_PAGEMATCH_LIMIT_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCCFG_PAGEMATCH_LIMIT_MASK) &gt;&gt; DDRCTL_PCCFG_PAGEMATCH_LIMIT_SHIFT)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span> </div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">/*</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment"> * GO2CRITICAL_EN (R/W)</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment"> *</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment"> * Description: If set to 1 (enabled), sets co_gs_go2critical_wr and co_gs_go2critical_rd signals going to DDRC based on urgent input (awurgent, arurgent) coming from AXI master. If set to 0 (disabled), co_gs_go2critical_wr and co_gs_go2critical_rd signals at DDRC are driven to 1b&#39;0.</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span><span class="comment"> */</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5db3939710cc12ab696e9ff84753cb10"> 3187</a></span><span class="preprocessor">#define DDRCTL_PCCFG_GO2CRITICAL_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa90632b1034872014d12f26cfee66989"> 3188</a></span><span class="preprocessor">#define DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2ef07d2cf5d5fc15a0e34f32b0c8c5e7"> 3189</a></span><span class="preprocessor">#define DDRCTL_PCCFG_GO2CRITICAL_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT) &amp; DDRCTL_PCCFG_GO2CRITICAL_EN_MASK)</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7528b784f6f59fe10acc1da4367547c7"> 3190</a></span><span class="preprocessor">#define DDRCTL_PCCFG_GO2CRITICAL_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCCFG_GO2CRITICAL_EN_MASK) &gt;&gt; DDRCTL_PCCFG_GO2CRITICAL_EN_SHIFT)</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span> </div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">/* Bitfield definition for register of struct array PCFG: R */</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment">/*</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="comment"> * RD_PORT_PAGEMATCH_EN (R/W)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span><span class="comment"> *</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="comment"> * Description: If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (i.e. same bank and same row). See also related PCCFG.pagematch_limit register.</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="comment"> * Value After Reset: &quot;(MEMC_DDR4_EN==1) ? 0x0 : 0x1&quot;</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"> 3198</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span><span class="comment"> */</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8551874ab26eba6c3157c43bb5f10bfe"> 3200</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac97b6dd6bf53924e122fc47b3736317e"> 3201</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a40be360a7709e8fb772a4da8e971fbb5"> 3202</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT) &amp; DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK)</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac9e92e68515aa5828719d1a395d6d443"> 3203</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_MASK) &gt;&gt; DDRCTL_PCFG_R_RD_PORT_PAGEMATCH_EN_SHIFT)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span> </div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment">/*</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="comment"> * RD_PORT_URGENT_EN (R/W)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment"> *</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment"> * Description: If set to 1, enables the AXI urgent sideband signal (arurgent). When enabled and arurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_rd signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that arurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="comment"> */</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1c73fcc4e0eae4134a35e06682a9d9c3"> 3212</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1c4532cc3f3ba3ddf8ef315bc0b935ac"> 3213</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a080ac545b8767c16a611d2ade969b08e"> 3214</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT) &amp; DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK)</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a879b6a09f8165188d9487e79d8b010a1"> 3215</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_URGENT_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_R_RD_PORT_URGENT_EN_MASK) &gt;&gt; DDRCTL_PCFG_R_RD_PORT_URGENT_EN_SHIFT)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span> </div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">/*</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment"> * RD_PORT_AGING_EN (R/W)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span><span class="comment"> *</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="comment"> * Description: If set to 1, enables aging function for the read channel of the port.</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment"> */</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a70f8a4ef4a3f857e9dfb1eb608fa5712"> 3224</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2351884d128de8c0a6cd3c62a476be91"> 3225</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a262ebcfedd446b33fa905f4548b9c228"> 3226</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT) &amp; DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK)</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aae906d405274dd1d306f18d73969731a"> 3227</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_AGING_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_R_RD_PORT_AGING_EN_MASK) &gt;&gt; DDRCTL_PCFG_R_RD_PORT_AGING_EN_SHIFT)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span> </div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="comment">/*</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="comment"> * RD_PORT_PRIORITY (R/W)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="comment"> *</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="comment"> * Description: Determines the initial load value of read aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the read aging counter sets the priority of the     read channel of a given port. Port&#39;s priority will increase as the higher significant 5-bits of the counter starts to decrease.</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="comment"> * When the aging counter becomes 0, the corresponding port channel will have the highest priority level (timeout condition</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span><span class="comment"> * - Priority0). For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (arqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. In this case, external dynamic priority input, arqos (for reads only) can still be used to set the DDRC read priority (2 priority levels: low priority read - LPR, high priority read - HPR) on a command by command basis. Note: The two LSBs of this register field are tied internally to 2&#39;b00.</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment"> */</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa8b463ea3fcc26691402091356b5f45e"> 3238</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK (0x3FFU)</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad81fc27eed47c5ab6bf7b3b46ef03f3c"> 3239</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT (0U)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9ba01077b94247d23d580e6ae6e7da87"> 3240</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT) &amp; DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8dab8ad9d7dd8b8bba70de71d480d82d"> 3241</a></span><span class="preprocessor">#define DDRCTL_PCFG_R_RD_PORT_PRIORITY_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_R_RD_PORT_PRIORITY_MASK) &gt;&gt; DDRCTL_PCFG_R_RD_PORT_PRIORITY_SHIFT)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span> </div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="comment">/* Bitfield definition for register of struct array PCFG: W */</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="comment">/*</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="comment"> * WR_PORT_PAGEMATCH_EN (R/W)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span><span class="comment"> *</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="comment"> * Description: If set to 1, enables the Page Match feature. If enabled, once a requesting port is granted, the port is continued to be granted if the following immediate commands are to the same memory page (i.e. same bank and same row). See also related PCCFG.pagematch_limit register.</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment"> */</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1ae0315a4068b94ed55c1ca40da841bd"> 3251</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aff27818da9ef88d0280d827f25fa45d7"> 3252</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2013af34330a7a7ed6fec114ab22866b"> 3253</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT) &amp; DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK)</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab5487dd39d2a9c263054f81893d38bad"> 3254</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_MASK) &gt;&gt; DDRCTL_PCFG_W_WR_PORT_PAGEMATCH_EN_SHIFT)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">/*</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment"> * WR_PORT_URGENT_EN (R/W)</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment"> *</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment"> * Description: If set to 1, enables the AXI urgent sideband signal (awurgent). When enabled and awurgent is asserted by the master, that port becomes the highest priority and co_gs_go2critical_wr signal to DDRC is asserted if enabled in PCCFG.go2critical_en register. Note that awurgent signal can be asserted anytime and as long as required which is independent of address handshaking (it is not associated with any particular command).</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment"> */</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abf5d14bd3a0ce66182eba16011e1b5ce"> 3263</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a692cc5d62cd90f5df9fb97f26bc4a792"> 3264</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a910c5695660463746b5b0c8504dd6359"> 3265</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT) &amp; DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a17563ee79375d72e7f41ea0629405d25"> 3266</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_URGENT_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_W_WR_PORT_URGENT_EN_MASK) &gt;&gt; DDRCTL_PCFG_W_WR_PORT_URGENT_EN_SHIFT)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span> </div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">/*</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment"> * WR_PORT_AGING_EN (R/W)</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment"> *</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment"> * Description: If set to 1, enables aging function for the write channel of the port.</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment"> */</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa7457772b276855bc8e28936e671ca35"> 3275</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afe17959b8fc27a6e7f90f1a8d41689af"> 3276</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab2cea97a4b0fe1f81da37ba47bbead6e"> 3277</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT) &amp; DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK)</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a95e2c2aacb841a58e24704099035601d"> 3278</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_AGING_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_W_WR_PORT_AGING_EN_MASK) &gt;&gt; DDRCTL_PCFG_W_WR_PORT_AGING_EN_SHIFT)</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span> </div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="comment">/*</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="comment"> * WR_PORT_PRIORITY (R/W)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="comment"> *</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="comment"> * Description: Determines the initial load value of write aging counters. These counters will be parallel loaded after reset, or after each grant to the corresponding port. The aging counters down-count every clock cycle where the port is requesting but not granted. The higher significant 5-bits of the write aging counter sets the initial priority of the</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="comment"> * write channel of a given port. Port&#39;s priority will increase as the higher significant 5-bits of the counter starts to decrease. When the aging counter becomes 0, the corresponding port channel will have the highest priority level. For multi-port configurations, the aging counters cannot be used to set port priorities when external dynamic priority inputs (awqos) are enabled (timeout is still applicable). For single port configurations, the aging counters are only used when they timeout (become 0) to force read-write direction switching. Note: The two LSBs of this register field are tied internally to 2&#39;b00.</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment"> */</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8a599e8d8704648f395c56ee705cd2bc"> 3288</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK (0x3FFU)</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afc48f4e7a181a970800be776432b64b2"> 3289</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT (0U)</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a62e7e25f9e09144ae4c335d9b9728992"> 3290</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT) &amp; DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK)</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#adf95cae2a1c18ceef51734749451208e"> 3291</a></span><span class="preprocessor">#define DDRCTL_PCFG_W_WR_PORT_PRIORITY_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_W_WR_PORT_PRIORITY_MASK) &gt;&gt; DDRCTL_PCFG_W_WR_PORT_PRIORITY_SHIFT)</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span> </div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">/* Bitfield definition for register of struct array PCFG: C */</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">/*</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment"> * AHB_ENDIANNESS (R/W)</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="comment"> *</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="comment"> * Description: If set to 0, enables support for little endian on the AHB port. If set to 1, enables support for big endian (BE- 32) on the AHB port. If set to 2, enables support for big endian (BE-A) on the AHB port.</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="comment"> * Exists: UMCTL2_A_AHB_n==1</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="comment"> */</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5cfdbe68db4749f729b6e1d57b6b733b"> 3301</a></span><span class="preprocessor">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK (0x3U)</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acd6a23a05395780e92838b2ef46ec8a0"> 3302</a></span><span class="preprocessor">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT (0U)</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3e5e188928fa4d89bc0bf1068295fbde"> 3303</a></span><span class="preprocessor">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT) &amp; DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK)</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a77c1c539f5f52069f9d99912d5711b39"> 3304</a></span><span class="preprocessor">#define DDRCTL_PCFG_C_AHB_ENDIANNESS_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_C_AHB_ENDIANNESS_MASK) &gt;&gt; DDRCTL_PCFG_C_AHB_ENDIANNESS_SHIFT)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span> </div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="comment">/* Bitfield definition for register of struct array PCFG: MASKCH */</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment">/*</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment"> * ID_MASK (R/W)</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="comment"> *</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="comment"> * Description: Determines the mask used in the ID mapping function for virtual channel m.</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="comment"> */</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a91ce0dd839aff8e224f0ab0d6531c225"> 3314</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a941ecc390a0e0ec58de523c8c0d9de43"> 3315</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT (0U)</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aedb5a6bb24fa2b43566681f926ab880e"> 3316</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT) &amp; DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab3f93a289231d049ca20006040ae2b8f"> 3317</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_MASKCH_ID_MASK_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_ID_MASKCH_ID_MASK_MASK) &gt;&gt; DDRCTL_PCFG_ID_MASKCH_ID_MASK_SHIFT)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span> </div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="comment">/* Bitfield definition for register of struct array PCFG: VALUECH */</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="comment">/*</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment"> * ID_VALUE (R/W)</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment"> *</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="comment"> * Description: Determines the value used in the ID mapping function for virtual channel m.</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment"> */</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0e456f62b6c86b21ce6269aff1e17f0f"> 3327</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac6c76a7854a836a8f8c9e3036746ba68"> 3328</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT (0U)</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aaf46d19f9aecaf3a36226f1027ba58ea"> 3329</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT) &amp; DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK)</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3ebdd5c8643a0145cd2ad4a4336c4576"> 3330</a></span><span class="preprocessor">#define DDRCTL_PCFG_ID_VALUECH_ID_VALUE_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_ID_VALUECH_ID_VALUE_MASK) &gt;&gt; DDRCTL_PCFG_ID_VALUECH_ID_VALUE_SHIFT)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span> </div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="comment">/* Bitfield definition for register of struct array PCFG: CTRL */</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="comment">/*</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="comment"> * PORT_EN (R/W)</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment"> *</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment"> * Description: Enables port n.</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="comment"> * Value After Reset: &quot;UMCTL2_PORT_EN_RESET_VALUE&quot;</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="comment"> */</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac40414f3a71c86ab1a0ef1d29cdd976b"> 3340</a></span><span class="preprocessor">#define DDRCTL_PCFG_CTRL_PORT_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aeec31dfaee5cd1c72f844d5c0f4b3fc8"> 3341</a></span><span class="preprocessor">#define DDRCTL_PCFG_CTRL_PORT_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af0b9c0a6f4f00056b7ed85ad98735c08"> 3342</a></span><span class="preprocessor">#define DDRCTL_PCFG_CTRL_PORT_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_CTRL_PORT_EN_SHIFT) &amp; DDRCTL_PCFG_CTRL_PORT_EN_MASK)</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abe090205b902471f513dc580a75af59b"> 3343</a></span><span class="preprocessor">#define DDRCTL_PCFG_CTRL_PORT_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_CTRL_PORT_EN_MASK) &gt;&gt; DDRCTL_PCFG_CTRL_PORT_EN_SHIFT)</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span> </div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="comment">/* Bitfield definition for register of struct array PCFG: QOS0 */</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="comment">/*</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="comment"> * RQOS_MAP_REGION1 (R/W)</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment"> *</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment"> * Description: This bitfield indicates the traffic class of region</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span><span class="comment"> * 1.   Valid values are:       0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region1 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only.   When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region 1 is set to 1 (VPR) then VPR traffic is aliased to LPR traffic.</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="comment"> */</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2f3c8f0ba1c32ad85dbc0a772d94621f"> 3354</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK (0x300000UL)</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2add4befd99c49775b5b791cfa3b4cc8"> 3355</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT (20U)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2599a2125ac0701a0dcf84f05537d2a5"> 3356</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT) &amp; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK)</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab0b2f5dc3594f556486d1c3c40ce6337"> 3357</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_MASK) &gt;&gt; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION1_SHIFT)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span> </div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span><span class="comment">/*</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="comment"> * RQOS_MAP_REGION0 (R/W)</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment"> *</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="comment"> * Description: This bitfield indicates the traffic class of region</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="comment"> * 0. Valid values are: 0: LPR, 1: VPR, 2: HPR. For dual address queue configurations, region 0 maps to the blue address queue. In this case, valid values are 0: LPR and 1: VPR only.  When VPR support is disabled (UMCTL2_VPR_EN = 0) and traffic class of region0 is set to 1 (VPR) then VPR traffic is aliased to LPR traffic.</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment"> */</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5f881c53b4e05d6bc8cd64665b56fa9d"> 3367</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK (0x30000UL)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1fd0322e5b123d4f5d6c48c3f1fe0d9e"> 3368</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT (16U)</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af6c694f367319596f2d50c8cba510d07"> 3369</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT) &amp; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK)</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1ec7e0dc66d8c565163401172f2a4d51"> 3370</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_MASK) &gt;&gt; DDRCTL_PCFG_QOS0_RQOS_MAP_REGION0_SHIFT)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span> </div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment">/*</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="comment"> * RQOS_MAP_LEVEL1 (R/W)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment"> *</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment"> * Description: Separation level1 indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 13(for dual RAQ) or 0 to 14(for single RAQ) which corresponds to arqos.     Note that for PA, arqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.    All of the map_level* registers must be set to distinct values.</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="comment"> */</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a03984c703c7ae12e1bf90d470d0f0442"> 3379</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK (0xFU)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4ce998e8d48598c3b55554562367af56"> 3380</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT (0U)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a968e56eb17abe9573f3d6d4a5b8868fd"> 3381</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT) &amp; DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a1c84f02903fcf7f5d7b1e3f901cf22f0"> 3382</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_MASK) &gt;&gt; DDRCTL_PCFG_QOS0_RQOS_MAP_LEVEL1_SHIFT)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span> </div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">/* Bitfield definition for register of struct array PCFG: QOS1 */</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="comment">/*</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span><span class="comment"> * RQOS_MAP_TIMEOUTR (R/W)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="comment"> *</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="comment"> * Description: Specifies the timeout value for transactions mapped to the red address queue.</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment"> */</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4891a90ed58cf92930f4d48f3b6f1960"> 3392</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK (0x7FF0000UL)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a04e7fb1ac83f212dd2a18ad433df4d35"> 3393</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT (16U)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a984b38d5769f2ee553f2aab3a5d48ad1"> 3394</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT) &amp; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2787110d32acfea3a9f846d0673aba28"> 3395</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_MASK) &gt;&gt; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTR_SHIFT)</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span> </div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment">/*</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span><span class="comment"> * RQOS_MAP_TIMEOUTB (R/W)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="comment"> *</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment"> * Description: Specifies the timeout value for transactions mapped to the blue address queue.</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment"> */</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a25fd4d155aabc3567012278b8da64bb4"> 3404</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK (0x7FFU)</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a35d7a96c406db93f79b007a52cf4d687"> 3405</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT (0U)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac741361c2f148a39aeb182509806315f"> 3406</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT) &amp; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4519082bff431dc7d34a429ac63075f6"> 3407</a></span><span class="preprocessor">#define DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_MASK) &gt;&gt; DDRCTL_PCFG_QOS1_RQOS_MAP_TIMEOUTB_SHIFT)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span> </div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment">/* Bitfield definition for register of struct array PCFG: WQOS0 */</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment">/*</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment"> * WQOS_MAP_REGION1 (R/W)</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="comment"> *</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment"> * Description: This bitfield indicates the traffic class of region</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span><span class="comment"> * 1. Valid values are:</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="comment"> * 0: NPW</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span><span class="comment"> * 1: VPW</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment"> * When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region 1 is set to 1 (VPW) then VPW traffic is aliased to NPW traffic.</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span><span class="comment"> */</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5f9e6af7cef4bad660d1746f9875ea20"> 3421</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK (0x300000UL)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af0ed29a7c128f74951d296eda4a23dea"> 3422</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT (20U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6c2246a43a8aaf8c349f4c0e14759cd8"> 3423</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT) &amp; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK)</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a576b9ea31f606ce6a0cca86d1d81b6eb"> 3424</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_MASK) &gt;&gt; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION1_SHIFT)</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span> </div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment">/*</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span><span class="comment"> * WQOS_MAP_REGION0 (R/W)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span><span class="comment"> *</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="comment"> * Description: This bitfield indicates the traffic class of region</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment"> * 0. Valid values are:</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment"> * 0: NPW</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment"> * 1: VPW</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment"> * When VPW support is disabled (UMCTL2_VPW_EN = 0) and traffic class of region0 is set to 1 (VPW) then VPW traffic is aliased to NPW traffic.</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment"> */</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad75be4b10677c141dbc7c2b5808be5f7"> 3437</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK (0x30000UL)</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2c84b8bc754345ebdec46eaf626a18b4"> 3438</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT (16U)</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a079346976353434646986b91b53464dc"> 3439</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT) &amp; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab330741f92bc9111340404440e40e61b"> 3440</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_MASK) &gt;&gt; DDRCTL_PCFG_WQOS0_WQOS_MAP_REGION0_SHIFT)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span> </div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="comment">/*</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment"> * WQOS_MAP_LEVEL (R/W)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment"> *</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment"> * Description: Separation level indicating the end of region0 mapping; start of region0 is 0. Possible values for level1 are 0 to 14 which corresponds to awqos.       Note that for PA, awqos values are used directly as port priorities, where the higher the value corresponds to higher port priority.</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"> 3446</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"> 3447</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span><span class="comment"> */</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aafa9f9d3cc3a8e2c1463a95c6d09d74c"> 3449</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK (0xFU)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aed79efb2c8d3ede59e29a53d5bd96790"> 3450</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT (0U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad9c0a21b7a01e2dc00936397b7b81dc8"> 3451</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT) &amp; DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK)</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a35ea83bb6524095476d63fdb98647b5c"> 3452</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_MASK) &gt;&gt; DDRCTL_PCFG_WQOS0_WQOS_MAP_LEVEL_SHIFT)</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span> </div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span><span class="comment">/* Bitfield definition for register of struct array PCFG: WQOS1 */</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"> 3455</span><span class="comment">/*</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"> 3456</span><span class="comment"> * WQOS_MAP_TIMEOUT (R/W)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span><span class="comment"> *</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment"> * Description: Specifies the timeout value for write transactions.</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment"> */</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acfdb2be550bb4633b180fc7c3ca2c0da"> 3462</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK (0x7FFU)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a668110cb36ac730691b455a7702979c1"> 3463</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT (0U)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2b676b07e2b441941e49afbe28e3f740"> 3464</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT) &amp; DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK)</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a925ed4f55cd87b7aa3d245b604665426"> 3465</a></span><span class="preprocessor">#define DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_GET(x) (((uint32_t)(x) &amp; DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_MASK) &gt;&gt; DDRCTL_PCFG_WQOS1_WQOS_MAP_TIMEOUT_SHIFT)</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span> </div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="comment">/* Bitfield definition for register of struct array SAR: BASE */</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="comment">/*</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="comment"> * BASE_ADDR (R/W)</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="comment"> *</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="comment"> * Description: Base address for address region n specified as awaddr[UMCTL2_A_ADDRW-1:x] and araddr[UMCTL2_A_ADDRW-1:x] where x is determined by the minimum block size parameter UMCTL2_SARMINSIZE: (x=log2(block size)).</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="comment"> */</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a29295f7581890d2f6d531fd2b87bca0b"> 3475</a></span><span class="preprocessor">#define DDRCTL_SAR_BASE_BASE_ADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afd5275dc661181c8344c36a92349f443"> 3476</a></span><span class="preprocessor">#define DDRCTL_SAR_BASE_BASE_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab5560c6debb0dc21b7051e05f1c69b03"> 3477</a></span><span class="preprocessor">#define DDRCTL_SAR_BASE_BASE_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SAR_BASE_BASE_ADDR_SHIFT) &amp; DDRCTL_SAR_BASE_BASE_ADDR_MASK)</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abd379e1e9eb5767d85fc85e439408be8"> 3478</a></span><span class="preprocessor">#define DDRCTL_SAR_BASE_BASE_ADDR_GET(x) (((uint32_t)(x) &amp; DDRCTL_SAR_BASE_BASE_ADDR_MASK) &gt;&gt; DDRCTL_SAR_BASE_BASE_ADDR_SHIFT)</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span> </div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">/* Bitfield definition for register of struct array SAR: SIZE */</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment">/*</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment"> * NBLOCKS (R/W)</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="comment"> *</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="comment"> * Description: Number of blocks for address region n. This register determines the total size of the region in multiples of minimum block size as specified by the hardware parameter UMCTL2_SARMINSIZE. The register value is encoded as number of blocks = nblocks + 1.</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="comment"> * Exists: Always</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="comment"> */</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7032ce06c277145269a50b19a7b47b79"> 3488</a></span><span class="preprocessor">#define DDRCTL_SAR_SIZE_NBLOCKS_MASK (0xFFU)</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a73f9bdf5733f17f46a37d5225e352946"> 3489</a></span><span class="preprocessor">#define DDRCTL_SAR_SIZE_NBLOCKS_SHIFT (0U)</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a60d8d26218c53b3571525b1bcda4f973"> 3490</a></span><span class="preprocessor">#define DDRCTL_SAR_SIZE_NBLOCKS_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SAR_SIZE_NBLOCKS_SHIFT) &amp; DDRCTL_SAR_SIZE_NBLOCKS_MASK)</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aec203536208af6ddac875265152783c6"> 3491</a></span><span class="preprocessor">#define DDRCTL_SAR_SIZE_NBLOCKS_GET(x) (((uint32_t)(x) &amp; DDRCTL_SAR_SIZE_NBLOCKS_MASK) &gt;&gt; DDRCTL_SAR_SIZE_NBLOCKS_SHIFT)</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span> </div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment">/* Bitfield definition for register: SBRCTL */</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="comment">/*</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="comment"> * SCRUB_INTERVAL (R/W)</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="comment"> *</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="comment"> * Description: Scrub interval. (512 x scrub_interval) number of clock cycles between two scrub read commands. If set to 0,     scrub commands are issued back-to-back. This mode of operation (scrub_interval=0) can typically be used for scrubbing the full range of memory at once  before or after SW controlled low power operations. After completing the full range of scrub while scrub_interval=0, scrub_done register is set and     sbr_done_intr interrupt signal is asserted.</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="comment"> * Value After Reset: 0xff</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment"> */</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4ccafbe92f5e66e522182886f0f6ccfe"> 3501</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK (0x1FFF00UL)</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aac9d9372b94543377674e84dcb9f35e8"> 3502</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT (8U)</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3fb7cfdeb7f759866726da9530804b44"> 3503</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT) &amp; DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK)</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a475c82d9740c2fab8f254dc6bebd114f"> 3504</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_INTERVAL_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRCTL_SCRUB_INTERVAL_MASK) &gt;&gt; DDRCTL_SBRCTL_SCRUB_INTERVAL_SHIFT)</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span> </div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"> 3506</span><span class="comment">/*</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span><span class="comment"> * SCRUB_BURST (R/W)</span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment"> *</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment"> * Description: Scrub burst count. Determines the number of back-to-back scrub read commands that can be issued together                when the controller is in one of the HW controlled low power modes. During low power, the period of the scrub burst     becomes \&quot;scrub_burst*scrub_interval\&quot; cycles.</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment"> * During normal operation mode of the controller (ie. not in power-down        or self refresh), scrub_burst is ignored and only one scrub command is generated.       Valid values are: 1: 1 read, 2: 4 reads, 3: 16 reads, 4: 64 reads, 5: 256 reads,</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment"> * 6: 1024 reads.</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment"> * Value After Reset: 0x1</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span><span class="comment"> */</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a142acec827042fce1aea39e1ec06ca49"> 3515</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_BURST_MASK (0x70U)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a83b958e5321cf8245bdc4336ae9c7260"> 3516</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_BURST_SHIFT (4U)</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a013a95bdbed2f9f8a32ea8a227106410"> 3517</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_BURST_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SBRCTL_SCRUB_BURST_SHIFT) &amp; DDRCTL_SBRCTL_SCRUB_BURST_MASK)</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a227fea6f1633524ba9cf820690185ae2"> 3518</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_BURST_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRCTL_SCRUB_BURST_MASK) &gt;&gt; DDRCTL_SBRCTL_SCRUB_BURST_SHIFT)</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span> </div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span><span class="comment">/*</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span><span class="comment"> * SCRUB_MODE (R/W)</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="comment"> *</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span><span class="comment"> * Description: scrub_mode:0 ECC scrubber will perform reads    scrub_mode:1 ECC scrubber will perform writes Value After Reset: 0x0</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span><span class="comment"> */</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a153737b9dce0e08e62afa1ad03d80329"> 3526</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_MODE_MASK (0x4U)</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0fb254c107d26835c96da293f4a015e5"> 3527</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_MODE_SHIFT (2U)</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac9edfc36f519789df54d64605094ff44"> 3528</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_MODE_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SBRCTL_SCRUB_MODE_SHIFT) &amp; DDRCTL_SBRCTL_SCRUB_MODE_MASK)</span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae5b4f7424d06d6183ef16c45a4a00a03"> 3529</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_MODE_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRCTL_SCRUB_MODE_MASK) &gt;&gt; DDRCTL_SBRCTL_SCRUB_MODE_SHIFT)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span> </div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="comment">/*</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment"> * SCRUB_DURING_LOWPOWER (R/W)</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment"> *</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span><span class="comment"> * Description: Continue scrubbing during low power. If set to 1, burst of scrubs will be issued        in HW controlled low power modes. There are two such modes: automatically initiated             by idleness or initiated by HW low-power (LP) interface. If set to 0, the scrubber              will not attempt to send commands while the DDRC is in HW controlled low power modes.   In this case, the scrubber will remember the last address issued and will automatically continue        from there when the DDRC exits the LP mode.</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span><span class="comment"> */</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a18a84eec5a23ac2c095da2b489cc44e7"> 3538</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK (0x2U)</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7e9d83371cf1ed8d1c0cc78632e9bbbc"> 3539</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT (1U)</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#afccfdedf31906c5e854020628f4dbd6e"> 3540</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT) &amp; DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK)</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6b9a01e6559d1cf06a16aac76a6e00e9"> 3541</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_MASK) &gt;&gt; DDRCTL_SBRCTL_SCRUB_DURING_LOWPOWER_SHIFT)</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span> </div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="comment">/*</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span><span class="comment"> * SCRUB_EN (R/W)</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="comment"> *</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span><span class="comment"> * Description: Enable ECC scrubber. If set to 1, enables the scrubber to generate background   read commands after the memories are initialized. If set to 0, disables the scrubber, resets the address generator to 0 and clears the scrubber status. This bitfield must be accessed separately from the other bitfields in this register.</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span><span class="comment"> */</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#abca83a96b9f5e21c7c23bc69ac3d68b2"> 3550</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_EN_MASK (0x1U)</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acd4560d68a7df109d44a5cdfcbc308ae"> 3551</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_EN_SHIFT (0U)</span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aca12f0696b37da9b4079ce06b53d0871"> 3552</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_EN_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SBRCTL_SCRUB_EN_SHIFT) &amp; DDRCTL_SBRCTL_SCRUB_EN_MASK)</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa8bbd921ece76866002dcc451f47434b"> 3553</a></span><span class="preprocessor">#define DDRCTL_SBRCTL_SCRUB_EN_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRCTL_SCRUB_EN_MASK) &gt;&gt; DDRCTL_SBRCTL_SCRUB_EN_SHIFT)</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span> </div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="comment">/* Bitfield definition for register: SBRSTAT */</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="comment">/*</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span><span class="comment"> * SCRUB_DONE (R)</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment"> *</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="comment"> * Description: Scrubber done. Controller sets this bit to 1, after full range of addresses are scrubbed once while scrub_interval is set to 0. Cleared if scrub_en is set to 0 (scrubber disabled) or scrub_interval is set to a non-zero value for normal scrub operation.    The interrupt signal, sbr_done_intr, is equivalent to this status bitfield.</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment"> */</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac118417e64c0ea4d674d27bc4ea44465"> 3563</a></span><span class="preprocessor">#define DDRCTL_SBRSTAT_SCRUB_DONE_MASK (0x2U)</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af647de6ab185fb4f1e9091fa12979ca6"> 3564</a></span><span class="preprocessor">#define DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT (1U)</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a384787ba77458bc18737ff2759237525"> 3565</a></span><span class="preprocessor">#define DDRCTL_SBRSTAT_SCRUB_DONE_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRSTAT_SCRUB_DONE_MASK) &gt;&gt; DDRCTL_SBRSTAT_SCRUB_DONE_SHIFT)</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span> </div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="comment">/*</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="comment"> * SCRUB_BUSY (R)</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment"> *</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment"> * Description: Scrubber busy. Controller sets this bit to 1 when the scrubber logic has outstanding read commands being executed.      Cleared when there are no active outstanding scrub reads in the system.</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment"> */</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0055263932bb66b9e78cceb6d0d27e73"> 3574</a></span><span class="preprocessor">#define DDRCTL_SBRSTAT_SCRUB_BUSY_MASK (0x1U)</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6568c9bfa9ca84d7c0d42f07a6fa1496"> 3575</a></span><span class="preprocessor">#define DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT (0U)</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ab9024a748bf06016a820707551d3772d"> 3576</a></span><span class="preprocessor">#define DDRCTL_SBRSTAT_SCRUB_BUSY_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRSTAT_SCRUB_BUSY_MASK) &gt;&gt; DDRCTL_SBRSTAT_SCRUB_BUSY_SHIFT)</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span> </div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">/* Bitfield definition for register: SBRWDATA0 */</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment">/*</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="comment"> * SCRUB_PATTERN0 (R/W)</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="comment"> *</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="comment"> * Description: ECC Scrubber write data pattern for data bus[31:0]</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="comment"> * Value After Reset: 0x0</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="comment"> * Exists: UMCTL2_SBR_EN_1==1</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment"> */</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae4c0dab07959148598d47e39f04c74b4"> 3586</a></span><span class="preprocessor">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a458ee3337e9e954321f7a93341717324"> 3587</a></span><span class="preprocessor">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT (0U)</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af2c87864790d4426b6558560429ba00b"> 3588</a></span><span class="preprocessor">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SET(x) (((uint32_t)(x) &lt;&lt; DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT) &amp; DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK)</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a63ab94fb7d895c92644f387d20f795c2"> 3589</a></span><span class="preprocessor">#define DDRCTL_SBRWDATA0_SCRUB_PATTERN0_GET(x) (((uint32_t)(x) &amp; DDRCTL_SBRWDATA0_SCRUB_PATTERN0_MASK) &gt;&gt; DDRCTL_SBRWDATA0_SCRUB_PATTERN0_SHIFT)</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span> </div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span> </div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span> </div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">/* ID register group index macro definition */</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8e1d54743af1f6f4a8e9e90757535837"> 3594</a></span><span class="preprocessor">#define DDRCTL_ID_0 (0UL)</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#acaa851622ec793f8a7ad63a7499acd2f"> 3595</a></span><span class="preprocessor">#define DDRCTL_ID_1 (1UL)</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af78a0f0d6b457907a31758ce1b32bff6"> 3596</a></span><span class="preprocessor">#define DDRCTL_ID_2 (2UL)</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3b9b10b1690ba40f377a954cbe0dd0c4"> 3597</a></span><span class="preprocessor">#define DDRCTL_ID_3 (3UL)</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ac84ebdf37f1c56d556c03b83ea6d13ad"> 3598</a></span><span class="preprocessor">#define DDRCTL_ID_4 (4UL)</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a10471fc4163c543514449b3bf3a09308"> 3599</a></span><span class="preprocessor">#define DDRCTL_ID_5 (5UL)</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a516e4178826498be4cada683e7848d63"> 3600</a></span><span class="preprocessor">#define DDRCTL_ID_6 (6UL)</span></div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a060c4ff378743cfa461bd331754a7c11"> 3601</a></span><span class="preprocessor">#define DDRCTL_ID_7 (7UL)</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a73e994a83ef80b6b53a1e0269a5bcf94"> 3602</a></span><span class="preprocessor">#define DDRCTL_ID_8 (8UL)</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a2c761d7ff820e8f28649c312576d13a8"> 3603</a></span><span class="preprocessor">#define DDRCTL_ID_9 (9UL)</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a34b1b463084600ddb93e74147c69f3f6"> 3604</a></span><span class="preprocessor">#define DDRCTL_ID_10 (10UL)</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a375e45a2559c03d8303b3d55ebe8707b"> 3605</a></span><span class="preprocessor">#define DDRCTL_ID_11 (11UL)</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6b9a9323a3b2fba0e6846bb09d175515"> 3606</a></span><span class="preprocessor">#define DDRCTL_ID_12 (12UL)</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0720dc4212f4a39f04439600980a2f73"> 3607</a></span><span class="preprocessor">#define DDRCTL_ID_13 (13UL)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0a2a5ef719cfcad5ed36033943337147"> 3608</a></span><span class="preprocessor">#define DDRCTL_ID_14 (14UL)</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0d646ae5798c223fd4ab8880ee4d4a5b"> 3609</a></span><span class="preprocessor">#define DDRCTL_ID_15 (15UL)</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span> </div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span><span class="comment">/* PCFG register group index macro definition */</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ad51d0f7fcb6611d612865f3b31df487d"> 3612</a></span><span class="preprocessor">#define DDRCTL_PCFG_0 (0UL)</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a0b11dac70d7f341efcc318b17e28a924"> 3613</a></span><span class="preprocessor">#define DDRCTL_PCFG_1 (1UL)</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a733efdeb407eef8ddcdd637159bb6108"> 3614</a></span><span class="preprocessor">#define DDRCTL_PCFG_2 (2UL)</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#af218b9087c67088d7e81fe1a6b20dd44"> 3615</a></span><span class="preprocessor">#define DDRCTL_PCFG_3 (3UL)</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a6a45d19f3f28a76e36a3b6abf7875ef2"> 3616</a></span><span class="preprocessor">#define DDRCTL_PCFG_4 (4UL)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5f34005f7d04f17bb295d94d74e8a765"> 3617</a></span><span class="preprocessor">#define DDRCTL_PCFG_5 (5UL)</span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a668f7a0200d356480eb15e4c956633f2"> 3618</a></span><span class="preprocessor">#define DDRCTL_PCFG_6 (6UL)</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aebafbed45ed03d5728b993c4850fde4e"> 3619</a></span><span class="preprocessor">#define DDRCTL_PCFG_7 (7UL)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#ae448dd741cef164b2095802a073b7d39"> 3620</a></span><span class="preprocessor">#define DDRCTL_PCFG_8 (8UL)</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#aa5e84f7d03f6f9193ebc4db868c319f1"> 3621</a></span><span class="preprocessor">#define DDRCTL_PCFG_9 (9UL)</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a3f5d8852c9593ade23864eb9c7dd7c6a"> 3622</a></span><span class="preprocessor">#define DDRCTL_PCFG_10 (10UL)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7b1ae62a65a1cb91c626fe1d9aa9081b"> 3623</a></span><span class="preprocessor">#define DDRCTL_PCFG_11 (11UL)</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a9469501781b241df0e1469a20479a8c3"> 3624</a></span><span class="preprocessor">#define DDRCTL_PCFG_12 (12UL)</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a8b3daa9cd5ca76b3fb5b74980a0b4a65"> 3625</a></span><span class="preprocessor">#define DDRCTL_PCFG_13 (13UL)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a83de5f0e1e83fb4cf06495acdd55d7b8"> 3626</a></span><span class="preprocessor">#define DDRCTL_PCFG_14 (14UL)</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a4ccc1d794b841ab9e8bbbffd995140fc"> 3627</a></span><span class="preprocessor">#define DDRCTL_PCFG_15 (15UL)</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span> </div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment">/* SAR register group index macro definition */</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a35351a46bdcdaa9b0bf9ed59ae9c9f0d"> 3630</a></span><span class="preprocessor">#define DDRCTL_SAR_0 (0UL)</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a5a37d2e5c19301ccc992f30b1abc00f1"> 3631</a></span><span class="preprocessor">#define DDRCTL_SAR_1 (1UL)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a67e4426e2cb90d23182959aca80ed26e"> 3632</a></span><span class="preprocessor">#define DDRCTL_SAR_2 (2UL)</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="hpm__ddrctl__regs_8h.html#a7fc01da3b0905f17e5d1e85922a81da8"> 3633</a></span><span class="preprocessor">#define DDRCTL_SAR_3 (3UL)</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span> </div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span> </div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DDRCTL_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructDDRCTL__Type_html"><div class="ttname"><a href="structDDRCTL__Type.html">DDRCTL_Type</a></div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:12</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a034a54b45afc4b21fcfd0c536f77b5d9"><div class="ttname"><a href="structDDRCTL__Type.html#a034a54b45afc4b21fcfd0c536f77b5d9">DDRCTL_Type::PSTAT</a></div><div class="ttdeci">__R uint32_t PSTAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:98</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a0436ee954ed8bb9a3bdc481984f63efe"><div class="ttname"><a href="structDDRCTL__Type.html#a0436ee954ed8bb9a3bdc481984f63efe">DDRCTL_Type::DRAMTMG4</a></div><div class="ttdeci">__RW uint32_t DRAMTMG4</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:49</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a09697d8665ac574ce82056bc37c55424"><div class="ttname"><a href="structDDRCTL__Type.html#a09697d8665ac574ce82056bc37c55424">DDRCTL_Type::CRCPARCTL0</a></div><div class="ttdeci">__RW uint32_t CRCPARCTL0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:32</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a0eefed2b91f5337353f6bfdca88b4574"><div class="ttname"><a href="structDDRCTL__Type.html#a0eefed2b91f5337353f6bfdca88b4574">DDRCTL_Type::PCCFG</a></div><div class="ttdeci">__RW uint32_t PCCFG</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:99</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a1caab3e76c9dfe63cf8655a660059d8c"><div class="ttname"><a href="structDDRCTL__Type.html#a1caab3e76c9dfe63cf8655a660059d8c">DDRCTL_Type::WQOS0</a></div><div class="ttdeci">__RW uint32_t WQOS0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:111</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a1f0f91715d63dffc249a71a7cc39f0fa"><div class="ttname"><a href="structDDRCTL__Type.html#a1f0f91715d63dffc249a71a7cc39f0fa">DDRCTL_Type::MRSTAT</a></div><div class="ttdeci">__R uint32_t MRSTAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:18</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a28c3d6875d54b8c156d889d982857615"><div class="ttname"><a href="structDDRCTL__Type.html#a28c3d6875d54b8c156d889d982857615">DDRCTL_Type::DFIMISC</a></div><div class="ttdeci">__RW uint32_t DFIMISC</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:66</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a2c8a6bce93463273eff37d6c83f9dbc5"><div class="ttname"><a href="structDDRCTL__Type.html#a2c8a6bce93463273eff37d6c83f9dbc5">DDRCTL_Type::PERFVPW1</a></div><div class="ttdeci">__RW uint32_t PERFVPW1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:90</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a2f11b278992837fbe93935f3bd73ef9a"><div class="ttname"><a href="structDDRCTL__Type.html#a2f11b278992837fbe93935f3bd73ef9a">DDRCTL_Type::ADDRMAP1</a></div><div class="ttdeci">__RW uint32_t ADDRMAP1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:70</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a30c25b877a0bda893720dd03e4932ed8"><div class="ttname"><a href="structDDRCTL__Type.html#a30c25b877a0bda893720dd03e4932ed8">DDRCTL_Type::DIMMCTL</a></div><div class="ttdeci">__RW uint32_t DIMMCTL</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:42</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a347e41d33e535b5b28d80df8162be304"><div class="ttname"><a href="structDDRCTL__Type.html#a347e41d33e535b5b28d80df8162be304">DDRCTL_Type::ADDRMAP2</a></div><div class="ttdeci">__RW uint32_t ADDRMAP2</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:71</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a35455116a59e2b00321ade96b1f21f3e"><div class="ttname"><a href="structDDRCTL__Type.html#a35455116a59e2b00321ade96b1f21f3e">DDRCTL_Type::DBG1</a></div><div class="ttdeci">__RW uint32_t DBG1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:93</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a37014a45b970ee907c71836570f1dc00"><div class="ttname"><a href="structDDRCTL__Type.html#a37014a45b970ee907c71836570f1dc00">DDRCTL_Type::RFSHCTL3</a></div><div class="ttdeci">__RW uint32_t RFSHCTL3</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:27</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a373dd5368f5563d1a08917663b650d94"><div class="ttname"><a href="structDDRCTL__Type.html#a373dd5368f5563d1a08917663b650d94">DDRCTL_Type::SBRWDATA0</a></div><div class="ttdeci">__RW uint32_t SBRWDATA0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:121</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a3876bc4e8693f010e63338532b6522b9"><div class="ttname"><a href="structDDRCTL__Type.html#a3876bc4e8693f010e63338532b6522b9">DDRCTL_Type::C</a></div><div class="ttdeci">__RW uint32_t C</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:103</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a391b7fc884dda1b3bfca4fadfcddb62d"><div class="ttname"><a href="structDDRCTL__Type.html#a391b7fc884dda1b3bfca4fadfcddb62d">DDRCTL_Type::RFSHTMG</a></div><div class="ttdeci">__RW uint32_t RFSHTMG</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:28</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a3a05344c8f72e19140ba42af2c5fbfb4"><div class="ttname"><a href="structDDRCTL__Type.html#a3a05344c8f72e19140ba42af2c5fbfb4">DDRCTL_Type::DRAMTMG2</a></div><div class="ttdeci">__RW uint32_t DRAMTMG2</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:47</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a3a9798d568a9f90dba84902afdac3fdd"><div class="ttname"><a href="structDDRCTL__Type.html#a3a9798d568a9f90dba84902afdac3fdd">DDRCTL_Type::DFIUPD1</a></div><div class="ttdeci">__RW uint32_t DFIUPD1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:63</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a3e232d4d2b3ee995a527d22df102a2c6"><div class="ttname"><a href="structDDRCTL__Type.html#a3e232d4d2b3ee995a527d22df102a2c6">DDRCTL_Type::ZQSTAT</a></div><div class="ttdeci">__R uint32_t ZQSTAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:57</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a3f18d0d385a4d55fbf3cb6127e9e7bf0"><div class="ttname"><a href="structDDRCTL__Type.html#a3f18d0d385a4d55fbf3cb6127e9e7bf0">DDRCTL_Type::CRCPARSTAT</a></div><div class="ttdeci">__R uint32_t CRCPARSTAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:34</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a436a0a3a42e3c2edcf658255b0367e50"><div class="ttname"><a href="structDDRCTL__Type.html#a436a0a3a42e3c2edcf658255b0367e50">DDRCTL_Type::PWRTMG</a></div><div class="ttdeci">__RW uint32_t PWRTMG</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:21</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a436f001a095c1ce2fcbb1700faa3411f"><div class="ttname"><a href="structDDRCTL__Type.html#a436f001a095c1ce2fcbb1700faa3411f">DDRCTL_Type::ZQCTL0</a></div><div class="ttdeci">__RW uint32_t ZQCTL0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:54</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a44324d1b2803144c157bd9c4c9d19cb6"><div class="ttname"><a href="structDDRCTL__Type.html#a44324d1b2803144c157bd9c4c9d19cb6">DDRCTL_Type::ADDRMAP4</a></div><div class="ttdeci">__RW uint32_t ADDRMAP4</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:73</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a4570eed75b4eb7f3eac31fa835560450"><div class="ttname"><a href="structDDRCTL__Type.html#a4570eed75b4eb7f3eac31fa835560450">DDRCTL_Type::DBGSTAT</a></div><div class="ttdeci">__R uint32_t DBGSTAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:96</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a479083fbb3d0d465101532cf68612758"><div class="ttname"><a href="structDDRCTL__Type.html#a479083fbb3d0d465101532cf68612758">DDRCTL_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:108</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a48c4bd99dd20a3b3d93bd4f85c856873"><div class="ttname"><a href="structDDRCTL__Type.html#a48c4bd99dd20a3b3d93bd4f85c856873">DDRCTL_Type::DFIUPD0</a></div><div class="ttdeci">__RW uint32_t DFIUPD0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:62</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a48e5fe6ccfa11f480c7cb12b122158c9"><div class="ttname"><a href="structDDRCTL__Type.html#a48e5fe6ccfa11f480c7cb12b122158c9">DDRCTL_Type::MRCTRL1</a></div><div class="ttdeci">__RW uint32_t MRCTRL1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:17</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a4d0898200769d33af009e104b4003481"><div class="ttname"><a href="structDDRCTL__Type.html#a4d0898200769d33af009e104b4003481">DDRCTL_Type::ADDRMAP6</a></div><div class="ttdeci">__RW uint32_t ADDRMAP6</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:75</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a4d32e70c480b898abcfddde54f54b8c4"><div class="ttname"><a href="structDDRCTL__Type.html#a4d32e70c480b898abcfddde54f54b8c4">DDRCTL_Type::MASKCH</a></div><div class="ttdeci">__RW uint32_t MASKCH</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:105</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a540af21f89f9e19867deae23c9677f0b"><div class="ttname"><a href="structDDRCTL__Type.html#a540af21f89f9e19867deae23c9677f0b">DDRCTL_Type::DBG0</a></div><div class="ttdeci">__RW uint32_t DBG0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:92</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a58edc10f3d696dce470801feea2fdb5a"><div class="ttname"><a href="structDDRCTL__Type.html#a58edc10f3d696dce470801feea2fdb5a">DDRCTL_Type::DFILPCFG0</a></div><div class="ttdeci">__RW uint32_t DFILPCFG0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:60</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a67f4f722d2f21e96c9a36be622cf289a"><div class="ttname"><a href="structDDRCTL__Type.html#a67f4f722d2f21e96c9a36be622cf289a">DDRCTL_Type::RFSHCTL1</a></div><div class="ttdeci">__RW uint32_t RFSHCTL1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:25</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a6e1020775f2073a635272cf4c0084e0c"><div class="ttname"><a href="structDDRCTL__Type.html#a6e1020775f2073a635272cf4c0084e0c">DDRCTL_Type::RFSHCTL0</a></div><div class="ttdeci">__RW uint32_t RFSHCTL0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:24</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a70ee9165ffe46bb6eb9297319b0f6d3e"><div class="ttname"><a href="structDDRCTL__Type.html#a70ee9165ffe46bb6eb9297319b0f6d3e">DDRCTL_Type::INIT3</a></div><div class="ttdeci">__RW uint32_t INIT3</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:38</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a75430a402e34e86be6a0cdf3a0326378"><div class="ttname"><a href="structDDRCTL__Type.html#a75430a402e34e86be6a0cdf3a0326378">DDRCTL_Type::WQOS1</a></div><div class="ttdeci">__RW uint32_t WQOS1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:112</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a79ce20358c297277d3e7d9814dd94434"><div class="ttname"><a href="structDDRCTL__Type.html#a79ce20358c297277d3e7d9814dd94434">DDRCTL_Type::PERFVPR1</a></div><div class="ttdeci">__RW uint32_t PERFVPR1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:89</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a7afdb05d34992fb67b27bd257e878d8c"><div class="ttname"><a href="structDDRCTL__Type.html#a7afdb05d34992fb67b27bd257e878d8c">DDRCTL_Type::VALUECH</a></div><div class="ttdeci">__RW uint32_t VALUECH</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:106</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a7b3152e7b4bda382ca5c27f55806e47f"><div class="ttname"><a href="structDDRCTL__Type.html#a7b3152e7b4bda382ca5c27f55806e47f">DDRCTL_Type::SBRCTL</a></div><div class="ttdeci">__RW uint32_t SBRCTL</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:119</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a7e918252aafc456c8a4da7c1c99f2714"><div class="ttname"><a href="structDDRCTL__Type.html#a7e918252aafc456c8a4da7c1c99f2714">DDRCTL_Type::DFITMG2</a></div><div class="ttdeci">__RW uint32_t DFITMG2</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:67</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a807be63f034a5ac2c0134700f89d5fdd"><div class="ttname"><a href="structDDRCTL__Type.html#a807be63f034a5ac2c0134700f89d5fdd">DDRCTL_Type::MRCTRL0</a></div><div class="ttdeci">__RW uint32_t MRCTRL0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:16</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a85ffc5bac2e400b149c59f3bf37c95e4"><div class="ttname"><a href="structDDRCTL__Type.html#a85ffc5bac2e400b149c59f3bf37c95e4">DDRCTL_Type::ZQCTL1</a></div><div class="ttdeci">__RW uint32_t ZQCTL1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:55</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a86ed5655ecfbde1027f4b2d90abb6d02"><div class="ttname"><a href="structDDRCTL__Type.html#a86ed5655ecfbde1027f4b2d90abb6d02">DDRCTL_Type::SIZE</a></div><div class="ttdeci">__RW uint32_t SIZE</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:117</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a874b8bd1e5a0b1d7b0e43e0e167924e3"><div class="ttname"><a href="structDDRCTL__Type.html#a874b8bd1e5a0b1d7b0e43e0e167924e3">DDRCTL_Type::DBGCAM</a></div><div class="ttdeci">__R uint32_t DBGCAM</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:94</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a8b4b196a30e54258e5e1f3d8446d3638"><div class="ttname"><a href="structDDRCTL__Type.html#a8b4b196a30e54258e5e1f3d8446d3638">DDRCTL_Type::DRAMTMG1</a></div><div class="ttdeci">__RW uint32_t DRAMTMG1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:46</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a8d5e79a312c2c8208e89063a1c161466"><div class="ttname"><a href="structDDRCTL__Type.html#a8d5e79a312c2c8208e89063a1c161466">DDRCTL_Type::DRAMTMG5</a></div><div class="ttdeci">__RW uint32_t DRAMTMG5</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:50</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a8dc885fcf6686137b7564b0facac497e"><div class="ttname"><a href="structDDRCTL__Type.html#a8dc885fcf6686137b7564b0facac497e">DDRCTL_Type::SCHED1</a></div><div class="ttdeci">__RW uint32_t SCHED1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:81</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a95b7a4df41be0542ff465ef7a26c0003"><div class="ttname"><a href="structDDRCTL__Type.html#a95b7a4df41be0542ff465ef7a26c0003">DDRCTL_Type::ADDRMAP3</a></div><div class="ttdeci">__RW uint32_t ADDRMAP3</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:72</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a9b6f9045b99382ca7d71936325991c75"><div class="ttname"><a href="structDDRCTL__Type.html#a9b6f9045b99382ca7d71936325991c75">DDRCTL_Type::DFIUPD3</a></div><div class="ttdeci">__RW uint32_t DFIUPD3</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:65</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a9e1873a475bf82844bb0a7818926330b"><div class="ttname"><a href="structDDRCTL__Type.html#a9e1873a475bf82844bb0a7818926330b">DDRCTL_Type::PERFHPR1</a></div><div class="ttdeci">__RW uint32_t PERFHPR1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:83</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a9e3381350196d30ffb36e2a44fbc23e5"><div class="ttname"><a href="structDDRCTL__Type.html#a9e3381350196d30ffb36e2a44fbc23e5">DDRCTL_Type::PERFLPR1</a></div><div class="ttdeci">__RW uint32_t PERFLPR1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:85</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_a9eaeab335aee1e8603f3cef9fa519314"><div class="ttname"><a href="structDDRCTL__Type.html#a9eaeab335aee1e8603f3cef9fa519314">DDRCTL_Type::DRAMTMG3</a></div><div class="ttdeci">__RW uint32_t DRAMTMG3</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:48</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_aa1476c30f4dd95b7de918e570ef0fe24"><div class="ttname"><a href="structDDRCTL__Type.html#aa1476c30f4dd95b7de918e570ef0fe24">DDRCTL_Type::MSTR</a></div><div class="ttdeci">__RW uint32_t MSTR</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:13</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_aa1daef9f53271f44f74d89d5d0c39994"><div class="ttname"><a href="structDDRCTL__Type.html#aa1daef9f53271f44f74d89d5d0c39994">DDRCTL_Type::DRAMTMG8</a></div><div class="ttdeci">__RW uint32_t DRAMTMG8</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:52</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_aa20dcb972e8d389dc6cb2ff3b4acf4b5"><div class="ttname"><a href="structDDRCTL__Type.html#aa20dcb972e8d389dc6cb2ff3b4acf4b5">DDRCTL_Type::ADDRMAP0</a></div><div class="ttdeci">__RW uint32_t ADDRMAP0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:69</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_aa398218c2431d7245c19fec412deab93"><div class="ttname"><a href="structDDRCTL__Type.html#aa398218c2431d7245c19fec412deab93">DDRCTL_Type::DBGCMD</a></div><div class="ttdeci">__RW uint32_t DBGCMD</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:95</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_aa619c8b928798b3e3ed495c6a131dfb4"><div class="ttname"><a href="structDDRCTL__Type.html#aa619c8b928798b3e3ed495c6a131dfb4">DDRCTL_Type::R</a></div><div class="ttdeci">__RW uint32_t R</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:101</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_aa6858d7aa8dbaff6ca4b4f2972894e69"><div class="ttname"><a href="structDDRCTL__Type.html#aa6858d7aa8dbaff6ca4b4f2972894e69">DDRCTL_Type::ODTCFG</a></div><div class="ttdeci">__RW uint32_t ODTCFG</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:77</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ab32df7587bf20dfb6b4b2c657144b685"><div class="ttname"><a href="structDDRCTL__Type.html#ab32df7587bf20dfb6b4b2c657144b685">DDRCTL_Type::PWRCTL</a></div><div class="ttdeci">__RW uint32_t PWRCTL</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:20</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ab686f15e4e6f7aaaee24bfe798759a99"><div class="ttname"><a href="structDDRCTL__Type.html#ab686f15e4e6f7aaaee24bfe798759a99">DDRCTL_Type::PERFWR1</a></div><div class="ttdeci">__RW uint32_t PERFWR1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:87</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_abb1baf78046e210926628aabf7301122"><div class="ttname"><a href="structDDRCTL__Type.html#abb1baf78046e210926628aabf7301122">DDRCTL_Type::DFIUPD2</a></div><div class="ttdeci">__RW uint32_t DFIUPD2</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:64</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_abc35f757bd6d77544645cbd70061b48d"><div class="ttname"><a href="structDDRCTL__Type.html#abc35f757bd6d77544645cbd70061b48d">DDRCTL_Type::QOS1</a></div><div class="ttdeci">__RW uint32_t QOS1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:110</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_abe589e52dab06180f53b8686e05ef068"><div class="ttname"><a href="structDDRCTL__Type.html#abe589e52dab06180f53b8686e05ef068">DDRCTL_Type::DRAMTMG0</a></div><div class="ttdeci">__RW uint32_t DRAMTMG0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:45</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ac4044ebe93696031d57974ef95f54353"><div class="ttname"><a href="structDDRCTL__Type.html#ac4044ebe93696031d57974ef95f54353">DDRCTL_Type::HWLPCTL</a></div><div class="ttdeci">__RW uint32_t HWLPCTL</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:22</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ac42b9bef6bc89dad8d74d31fd9a94496"><div class="ttname"><a href="structDDRCTL__Type.html#ac42b9bef6bc89dad8d74d31fd9a94496">DDRCTL_Type::ECCUADDR0</a></div><div class="ttdeci">__R uint32_t ECCUADDR0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:30</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ac51bb51c10d863f0f50e7174484eb860"><div class="ttname"><a href="structDDRCTL__Type.html#ac51bb51c10d863f0f50e7174484eb860">DDRCTL_Type::INIT1</a></div><div class="ttdeci">__RW uint32_t INIT1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:36</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ac6c6c9a50d9d970c9b933f22d0712419"><div class="ttname"><a href="structDDRCTL__Type.html#ac6c6c9a50d9d970c9b933f22d0712419">DDRCTL_Type::SBRSTAT</a></div><div class="ttdeci">__R uint32_t SBRSTAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:120</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_acaaf6fb9c1845b9c214d8de2478592ae"><div class="ttname"><a href="structDDRCTL__Type.html#acaaf6fb9c1845b9c214d8de2478592ae">DDRCTL_Type::QOS0</a></div><div class="ttdeci">__RW uint32_t QOS0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:109</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ace3e06997abd81d58cb5e9cd49465c0d"><div class="ttname"><a href="structDDRCTL__Type.html#ace3e06997abd81d58cb5e9cd49465c0d">DDRCTL_Type::DFITMG1</a></div><div class="ttdeci">__RW uint32_t DFITMG1</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:59</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_acfc5847a2732a638fbeda594efd3c651"><div class="ttname"><a href="structDDRCTL__Type.html#acfc5847a2732a638fbeda594efd3c651">DDRCTL_Type::DFITMG0</a></div><div class="ttdeci">__RW uint32_t DFITMG0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:58</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ad535f3d5ff439242f7493803163cd17a"><div class="ttname"><a href="structDDRCTL__Type.html#ad535f3d5ff439242f7493803163cd17a">DDRCTL_Type::INIT0</a></div><div class="ttdeci">__RW uint32_t INIT0</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:35</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ad873a4937be63cdd6c90511ea3dc912d"><div class="ttname"><a href="structDDRCTL__Type.html#ad873a4937be63cdd6c90511ea3dc912d">DDRCTL_Type::SCHED</a></div><div class="ttdeci">__RW uint32_t SCHED</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:80</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_adfff677928c12036c9b73bcc902e58f4"><div class="ttname"><a href="structDDRCTL__Type.html#adfff677928c12036c9b73bcc902e58f4">DDRCTL_Type::BASE</a></div><div class="ttdeci">__RW uint32_t BASE</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:116</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ae02b77ceb14b7d51ffa574668d9a5bd0"><div class="ttname"><a href="structDDRCTL__Type.html#ae02b77ceb14b7d51ffa574668d9a5bd0">DDRCTL_Type::INIT4</a></div><div class="ttdeci">__RW uint32_t INIT4</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:39</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ae126962eafe852e814b54d92d08a12cf"><div class="ttname"><a href="structDDRCTL__Type.html#ae126962eafe852e814b54d92d08a12cf">DDRCTL_Type::STAT</a></div><div class="ttdeci">__R uint32_t STAT</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:14</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ae39b8a93b2cdbca78ea6fe9b4d5929e5"><div class="ttname"><a href="structDDRCTL__Type.html#ae39b8a93b2cdbca78ea6fe9b4d5929e5">DDRCTL_Type::ADDRMAP5</a></div><div class="ttdeci">__RW uint32_t ADDRMAP5</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:74</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_ae96b2557cf6b45c517182d758c95969d"><div class="ttname"><a href="structDDRCTL__Type.html#ae96b2557cf6b45c517182d758c95969d">DDRCTL_Type::RANKCTL</a></div><div class="ttdeci">__RW uint32_t RANKCTL</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:43</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_af722ecc548cc313e8279fec6ca9e269c"><div class="ttname"><a href="structDDRCTL__Type.html#af722ecc548cc313e8279fec6ca9e269c">DDRCTL_Type::W</a></div><div class="ttdeci">__RW uint32_t W</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:102</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_afb85ee93ae638e6ac1cc0b0d090465b2"><div class="ttname"><a href="structDDRCTL__Type.html#afb85ee93ae638e6ac1cc0b0d090465b2">DDRCTL_Type::ODTMAP</a></div><div class="ttdeci">__RW uint32_t ODTMAP</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:78</div></div>
<div class="ttc" id="astructDDRCTL__Type_html_afd7b839d1d91b979a1722115b10ac4a5"><div class="ttname"><a href="structDDRCTL__Type.html#afd7b839d1d91b979a1722115b10ac4a5">DDRCTL_Type::INIT5</a></div><div class="ttdeci">__RW uint32_t INIT5</div><div class="ttdef"><b>Definition</b> hpm_ddrctl_regs.h:40</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__ddrctl__regs_8h.html">hpm_ddrctl_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:55 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
