[2025-09-17 17:40:10] START suite=cs trace=cloud9_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2509884 heartbeat IPC: 3.984 cumulative IPC: 3.984 (Simulation time: 00 hr 00 min 34 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4851087 cumulative IPC: 4.123 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4851087 cumulative IPC: 4.123 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4851088 heartbeat IPC: 4.271 cumulative IPC: 5 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15030905 heartbeat IPC: 0.9823 cumulative IPC: 0.9823 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 26908475 heartbeat IPC: 0.8419 cumulative IPC: 0.9067 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 38535401 heartbeat IPC: 0.8601 cumulative IPC: 0.8906 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 53163246 heartbeat IPC: 0.6836 cumulative IPC: 0.8279 (Simulation time: 00 hr 06 min 24 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 69004513 heartbeat IPC: 0.6313 cumulative IPC: 0.7794 (Simulation time: 00 hr 08 min 03 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 77904892 heartbeat IPC: 1.124 cumulative IPC: 0.8213 (Simulation time: 00 hr 08 min 59 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 87992990 heartbeat IPC: 0.9913 cumulative IPC: 0.8419 (Simulation time: 00 hr 10 min 02 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000020 cycles: 98827576 heartbeat IPC: 0.923 cumulative IPC: 0.8513 (Simulation time: 00 hr 11 min 12 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 109738363 heartbeat IPC: 0.9165 cumulative IPC: 0.8581 (Simulation time: 00 hr 12 min 16 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 115790723 cumulative IPC: 0.8636 (Simulation time: 00 hr 13 min 16 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 115790723 cumulative IPC: 0.8636 (Simulation time: 00 hr 13 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8636 instructions: 100000000 cycles: 115790723
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.1779 Average ROB Occupancy at Mispredict: 8146
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1474
BRANCH_INDIRECT: 0.00654
BRANCH_CONDITIONAL: 0.02388
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1368949
LQ_STALL: 8300
SQ_STALL: 49745


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 157.63481
REPLAY_LOAD: 95.82733
NON_REPLAY_LOAD: 24.780087

== Total ==
ADDR_TRANS: 239132
REPLAY_LOAD: 247522
NON_REPLAY_LOAD: 882295

== Counts ==
ADDR_TRANS: 1517
REPLAY_LOAD: 2583
NON_REPLAY_LOAD: 35605

cpu0->cpu0_STLB TOTAL        ACCESS:     481722 HIT:     445444 MISS:      36278 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     481722 HIT:     445444 MISS:      36278 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 266.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1430974 HIT:     760874 MISS:     670100 MSHR_MERGE:      87609
cpu0->cpu0_L2C LOAD         ACCESS:     616453 HIT:     258090 MISS:     358363 MSHR_MERGE:      12025
cpu0->cpu0_L2C RFO          ACCESS:     127968 HIT:      22351 MISS:     105617 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     237549 HIT:      93695 MISS:     143854 MSHR_MERGE:      75584
cpu0->cpu0_L2C WRITE        ACCESS:     385826 HIT:     385202 MISS:        624 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      63178 HIT:       1536 MISS:      61642 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     178535 ISSUED:     178535 USEFUL:      46843 USELESS:       3647
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 109.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9231796 HIT:    9101384 MISS:     130412 MSHR_MERGE:      28557
cpu0->cpu0_L1I LOAD         ACCESS:    9231796 HIT:    9101384 MISS:     130412 MSHR_MERGE:      28557
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.97 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20396907 HIT:   19009529 MISS:    1387378 MSHR_MERGE:     622607
cpu0->cpu0_L1D LOAD         ACCESS:   12740247 HIT:   11953895 MISS:     786352 MSHR_MERGE:     271754
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     516728 HIT:     394088 MISS:     122640 MSHR_MERGE:      63617
cpu0->cpu0_L1D WRITE        ACCESS:    7065448 HIT:    6650721 MISS:     414727 MSHR_MERGE:     286755
cpu0->cpu0_L1D TRANSLATION  ACCESS:      74484 HIT:      10825 MISS:      63659 MSHR_MERGE:        481
cpu0->cpu0_L1D PREFETCH REQUESTED:     544535 ISSUED:     516728 USEFUL:      26192 USELESS:       8961
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7703315 HIT:    7585001 MISS:     118314 MSHR_MERGE:      56781
cpu0->cpu0_ITLB LOAD         ACCESS:    7703315 HIT:    7585001 MISS:     118314 MSHR_MERGE:      56781
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.643 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   19463900 HIT:   18908321 MISS:     555579 MSHR_MERGE:     135390
cpu0->cpu0_DTLB LOAD         ACCESS:   19463900 HIT:   18908321 MISS:     555579 MSHR_MERGE:     135390
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 27.6 cycles
cpu0->LLC TOTAL        ACCESS:     898842 HIT:     428162 MISS:     470680 MSHR_MERGE:       5446
cpu0->LLC LOAD         ACCESS:     346338 HIT:      72203 MISS:     274135 MSHR_MERGE:         84
cpu0->LLC RFO          ACCESS:     105617 HIT:       7422 MISS:      98195 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      68270 HIT:      20579 MISS:      47691 MSHR_MERGE:       5362
cpu0->LLC WRITE        ACCESS:     316975 HIT:     316458 MISS:        517 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      61642 HIT:      11500 MISS:      50142 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6289
  ROW_BUFFER_MISS:     458380
  AVG DBUS CONGESTED CYCLE: 7.607
Channel 0 WQ ROW_BUFFER_HIT:      54553
  ROW_BUFFER_MISS:     217279
  FULL:          0
Channel 0 REFRESHES ISSUED:       9649

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       183589        50181        42041        88422
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10          216         4302        10460
  STLB miss resolved @ L2C                0           17           85          566         1706
  STLB miss resolved @ LLC                0           42          229         3841         7850
  STLB miss resolved @ MEM                0           48          745         9285        40225

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             108823         2467         5899           17          141
---------------------------------------------------------------
  STLB miss resolved @ L1D               17            3            4            5           97
  STLB miss resolved @ L2C                7            0            0            4           11
  STLB miss resolved @ LLC               15            0            0            8           29
  STLB miss resolved @ MEM               52            4            2           13          386
[2025-09-17 17:53:26] END   suite=cs trace=cloud9_phase2_core1 (rc=0)
