======
Cores:
======
Name:  "P"
Registers:
  Name:  "pc"
  Usage:  read, written
  Width:  32
  Attributes:  cia nia
  -------------------------------
Current-instruction-address register:  pc
Next-instruction-address register:  pc
Real-address Mask:
  Initial mask:  0xffffffff (constant)
Effective-address Mask:
  Initial mask:  0xffffffff (constant)
Instruction Fields:
  A: [6,20] 
  B: [21,30] 
  C: [21,30] 
  OPCD: [0,5] 
Instructions:
  Name:  i1 (rank: 100)
  Width:  32
  Attributes:  up down
  Fields:  OPCD(1) A B
  Action:  {
}
  -------------------------------
  Name:  i2 (rank: 100)
  Width:  32
  Attributes:  left right
  Fields:  OPCD(2) A B
  Action:  {
}
  -------------------------------
  Name:  i3 (rank: 100)
  Width:  32
  Attributes:  red blue
  Fields:  OPCD(3) A C
  Action:  {
}
  -------------------------------
  Name:  i4 (rank: 100)
  Width:  32
  Attributes:  up red
  Fields:  OPCD(4) A B
  Action:  {
}
  -------------------------------
  Name:  i5 (rank: 100)
  Width:  32
  Attributes:  right
  Aspects:
    Name:  A
    Trigger on instruction pre-exec.
    Action:  {
     int j = 20 ;
}
  Fields:  OPCD(5) A C
  Action:  {
    {
         int j = 20 ;
    }
    {
         int i = 10 ;
    }
}
  -------------------------------

Instruction Tables:
other:
    Mask:  0xfc000000
    1(4000000):  i1
    2(8000000):  i2
    3(c000000):  i3
    4(10000000):  i4
    5(14000000):  i5

Groups:
  Name:  g1
  Type:  instr
  Items: i5 
  -------------------------------
-------------------------------

