// Seed: 2426339991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_4 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0(
      id_3, id_6, id_6, id_1
  );
  wire id_9;
  wire id_10;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output tri id_3,
    output wor id_4,
    input wor id_5,
    input tri1 id_6,
    output tri1 id_7,
    input wire id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    output uwire id_12,
    input tri0 id_13,
    output wor id_14,
    input wand id_15,
    input wand id_16,
    input supply0 id_17
);
  wire id_19;
endmodule
module module_3 (
    input wire id_0,
    output supply1 id_1,
    input wand id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input wire id_8,
    output uwire id_9,
    output wor id_10,
    input uwire id_11,
    input wire id_12
);
  assign id_10 = (id_12);
  xor (id_9, id_11, id_6, id_4, id_12, id_2, id_3, id_5, id_0);
  module_2(
      id_11,
      id_5,
      id_8,
      id_7,
      id_1,
      id_12,
      id_4,
      id_10,
      id_6,
      id_8,
      id_5,
      id_10,
      id_9,
      id_8,
      id_9,
      id_12,
      id_2,
      id_8
  );
endmodule
