$date
	Sun Oct 23 05:23:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#387775
b11010 !
1"
#387778
b11010 &
b11010 %
1$
#387779
0"
#387782
b1101 &
b1101 %
#387786
b101000 &
b101000 %
#387790
b10100 &
b10100 %
#387794
b1010 &
b1010 %
#387798
b101 &
b101 %
#387802
b10000 &
b10000 %
#387806
b1000 &
b1000 %
#387810
b100 &
b100 %
#387814
b10 &
b10 %
#387818
b1 &
b1 %
1#
#387822
b0 &
0#
b0 %
0$
#1353347
b101 !
1"
#1353350
b101 &
b101 %
1$
#1353351
0"
#1353354
b10000 &
b10000 %
#1353358
b1000 &
b1000 %
#1353362
b100 &
b100 %
#1353366
b10 &
b10 %
#1353370
b1 &
b1 %
1#
#1353374
b0 &
0#
b0 %
0$
#2415080
b11010 !
1"
#2415082
b11010 &
b11010 %
1$
#2415083
0"
#2415086
b1101 &
b1101 %
#2415090
b101000 &
b101000 %
#2415094
b10100 &
b10100 %
#2415098
b1010 &
b1010 %
#2415102
b101 &
b101 %
#2415106
b10000 &
b10000 %
#2415110
b1000 &
b1000 %
#2415114
b100 &
b100 %
#2415118
b10 &
b10 %
#2415122
b1 &
b1 %
1#
#2415126
b0 &
0#
b0 %
0$
#4500012
