INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_decrypt_dut_top glbl -prj decrypt_dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s decrypt_dut 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decrypt_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/createRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/galois_multiplicatio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module galois_multiplicatio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/invMixColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invMixColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey_sbox_rom
INFO: [VRFC 10-311] analyzing module expandKey_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey_Rcon_rom
INFO: [VRFC 10-311] analyzing module expandKey_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut_mux_4bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut_mux_4bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invMain_rsbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain_rsbox_rom
INFO: [VRFC 10-311] analyzing module aes_invMain_rsbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut_mux_1g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut_mux_1g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt_expancud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt_expancud_ram
INFO: [VRFC 10-311] analyzing module aes_decrypt_expancud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes_decrypt_expancud_ram
Compiling module xil_defaultlib.aes_decrypt_expancud(DataWidth=8...
Compiling module xil_defaultlib.aes_invMain_rsbox_rom
Compiling module xil_defaultlib.aes_invMain_rsbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.galois_multiplicatio
Compiling module xil_defaultlib.invMixColumn
Compiling module xil_defaultlib.decrypt_dut_mux_4bkb(ID=1,din0_W...
Compiling module xil_defaultlib.createRoundKey
Compiling module xil_defaultlib.aes_invMain
Compiling module xil_defaultlib.expandKey_sbox_rom
Compiling module xil_defaultlib.expandKey_sbox(DataWidth=8,Addre...
Compiling module xil_defaultlib.expandKey_Rcon_rom
Compiling module xil_defaultlib.expandKey_Rcon(DataWidth=8,Addre...
Compiling module xil_defaultlib.expandKey
Compiling module xil_defaultlib.decrypt_dut_mux_1g8j(ID=1,din0_W...
Compiling module xil_defaultlib.aes_decrypt
Compiling module xil_defaultlib.decrypt_dut
Compiling module xil_defaultlib.apatb_decrypt_dut_top
Compiling module work.glbl
Built simulation snapshot decrypt_dut
