Analysis & Synthesis report for top_level
Thu Dec 29 10:55:06 2011
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Source assignments for multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder
  5. Parameter Settings for User Entity Instance: multiplier:inst|bit_flips:inst|BUSMUX:inst42
  6. Parameter Settings for User Entity Instance: multiplier:inst|bit_flips:inst|BUSMUX:inst41
  7. Parameter Settings for User Entity Instance: multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Dec 29 10:55:06 2011        ;
; Quartus II Version          ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name               ; top_level                                ;
; Top-level Entity Name       ; top_level                                ;
; Family                      ; Cyclone                                  ;
; Total logic elements        ; N/A until Partition Merge                ;
; Total pins                  ; N/A until Partition Merge                ;
; Total virtual pins          ; N/A until Partition Merge                ;
; Total memory bits           ; N/A until Partition Merge                ;
; DSP block 9-bit elements    ; N/A until Partition Merge                ;
; Total PLLs                  ; N/A until Partition Merge                ;
; Total DLLs                  ; N/A until Partition Merge                ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP1C20F400C7       ;                    ;
; Top-level entity name                                        ; top_level          ; top_level          ;
; Family name                                                  ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                              ;
+---------------------------+-------+------+-----------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                               ;
+---------------------------+-------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier:inst|bit_flips:inst|BUSMUX:inst42 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                          ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier:inst|bit_flips:inst|BUSMUX:inst41 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Untyped                                                          ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------------+
; LPM_WIDTH              ; 4           ; Signed Integer                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                     ;
; LPM_DIRECTION          ; SUB         ; Untyped                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                          ;
; DEVICE_FAMILY          ; Cyclone     ; Untyped                                                                     ;
; USE_WYS                ; OFF         ; Untyped                                                                     ;
; STYLE                  ; FAST        ; Untyped                                                                     ;
; CBXI_PARAMETER         ; add_sub_ndh ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                              ;
+------------------------+-------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Full Version
    Info: Processing started: Thu Dec 29 10:54:59 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level
Info: Found 1 design units, including 1 entities, in source file add_subt_decision.bdf
    Info: Found entity 1: add_subt_decision
Info: Found 1 design units, including 1 entities, in source file add_subt_select.bdf
    Info: Found entity 1: add_subt_select
Info: Found 1 design units, including 1 entities, in source file adder.bdf
    Info: Found entity 1: adder
Info: Found 1 design units, including 1 entities, in source file bit_flips.bdf
    Info: Found entity 1: bit_flips
Info: Found 1 design units, including 1 entities, in source file block_name.bdf
    Info: Found entity 1: block_name
Info: Found 1 design units, including 1 entities, in source file bus_combine.bdf
    Info: Found entity 1: bus_combine
Info: Found 1 design units, including 1 entities, in source file CLA_adder.bdf
    Info: Found entity 1: CLA_adder
Info: Found 2 design units, including 1 entities, in source file CLAadder.vhd
    Info: Found design unit 1: CLAadder-CLAadder_architecture
    Info: Found entity 1: CLAadder
Info: Found 1 design units, including 1 entities, in source file input_select.bdf
    Info: Found entity 1: input_select
Info: Found 2 design units, including 1 entities, in source file logic.vhd
    Info: Found design unit 1: logic-logic_architecture
    Info: Found entity 1: logic
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Found 1 design units, including 1 entities, in source file multiplier.bdf
    Info: Found entity 1: multiplier
Info: Found 1 design units, including 1 entities, in source file np_register.bdf
    Info: Found entity 1: np_register
Info: Found 1 design units, including 1 entities, in source file p_register.bdf
    Info: Found entity 1: p_register
Info: Found 1 design units, including 1 entities, in source file state_machine.bdf
    Info: Found entity 1: state_machine
Info: Found 1 design units, including 1 entities, in source file temp_register.bdf
    Info: Found entity 1: temp_register
Info: Found 1 design units, including 1 entities, in source file top_level.bdf
    Info: Found entity 1: top_level
Info: Found 1 design units, including 1 entities, in source file 4bit_register.bdf
    Info: Found entity 1: 4bit_register
Info: Found 1 design units, including 1 entities, in source file instruction_decode.bdf
    Info: Found entity 1: instruction_decode
Info: Found 1 design units, including 1 entities, in source file instruction_load.bdf
    Info: Found entity 1: instruction_load
Info: Found 1 design units, including 1 entities, in source file instruction_pointer.bdf
    Info: Found entity 1: instruction_pointer
Info: Found 1 design units, including 1 entities, in source file data_memory.bdf
    Info: Found entity 1: data_memory
Info: Elaborating entity "top_level" for the top level hierarchy
Warning: Undeclared parameter R1
Warning: Can't find a definition for parameter type -- assuming R1 was intended to be a quoted string
Warning: Undeclared parameter R0
Warning: Can't find a definition for parameter type -- assuming R0 was intended to be a quoted string
Warning: Undeclared parameter A
Warning: Can't find a definition for parameter type -- assuming A was intended to be a quoted string
Info: Elaborating entity "instruction_decode" for hierarchy "instruction_decode:inst1"
Warning: Pin "x_set" is missing source
Warning: Pin "data[0..3]" is missing source
Info: Elaborating entity "4bit_register" for hierarchy "4bit_register:inst5"
Info: Elaborating entity "data_memory" for hierarchy "data_memory:inst12"
Warning: Pin "load" not connected
Warning: Pin "data_in" not connected
Warning: Primitive "DFF" of instance "inst4" not used
Warning: Primitive "DFF" of instance "inst5" not used
Warning: Primitive "DFF" of instance "inst6" not used
Warning: Primitive "DFF" of instance "inst7" not used
Info: Elaborating entity "multiplier" for hierarchy "multiplier:inst"
Info: Elaborating entity "state_machine" for hierarchy "multiplier:inst|state_machine:inst1"
Info: Elaborating entity "np_register" for hierarchy "multiplier:inst|np_register:inst16"
Info: Elaborating entity "input_select" for hierarchy "multiplier:inst|input_select:inst9"
Info: Elaborating entity "bus_combine" for hierarchy "multiplier:inst|bus_combine:inst19"
Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "old_data_in[0..4]"
Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "new_data_in[0..3]"
Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin "data_out[0..8]"
Info: Elaborating entity "add_subt_select" for hierarchy "multiplier:inst|add_subt_select:inst21"
Info: Elaborating entity "add_subt_decision" for hierarchy "multiplier:inst|add_subt_decision:inst14"
Info: Elaborating entity "adder" for hierarchy "multiplier:inst|adder:inst17"
Info: Elaborating entity "logic" for hierarchy "multiplier:inst|adder:inst17|logic:inst"
Info: Elaborating entity "CLAadder" for hierarchy "multiplier:inst|adder:inst17|CLAadder:inst1"
Info: Elaborating entity "bit_flips" for hierarchy "multiplier:inst|bit_flips:inst"
Info: Elaborating entity "BUSMUX" for hierarchy "multiplier:inst|bit_flips:inst|BUSMUX:inst42"
Info: Elaborated megafunction instantiation "multiplier:inst|bit_flips:inst|BUSMUX:inst42"
Info: Instantiated megafunction "multiplier:inst|bit_flips:inst|BUSMUX:inst42" with the following parameter:
    Info: Parameter "WIDTH" = "4"
Info: Elaborating entity "lpm_mux" for hierarchy "multiplier:inst|bit_flips:inst|BUSMUX:inst42|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "multiplier:inst|bit_flips:inst|BUSMUX:inst42|lpm_mux:$00000", which is child of megafunction instantiation "multiplier:inst|bit_flips:inst|BUSMUX:inst42"
Info: Found 1 design units, including 1 entities, in source file db/mux_6fc.tdf
    Info: Found entity 1: mux_6fc
Info: Elaborating entity "mux_6fc" for hierarchy "multiplier:inst|bit_flips:inst|BUSMUX:inst42|lpm_mux:$00000|mux_6fc:auto_generated"
Info: Elaborating entity "lpm_add_sub0" for hierarchy "multiplier:inst|lpm_add_sub0:inst36"
Info: Elaborating entity "lpm_add_sub" for hierarchy "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "SUB"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "4"
Info: Elaborating entity "addcore" for hierarchy "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder"
Info: Elaborated megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder", which is child of megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "a_csnbuffer" for hierarchy "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node"
Info: Elaborated megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "a_csnbuffer" for hierarchy "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node"
Info: Elaborated megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "altshift" for hierarchy "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs"
Info: Elaborated megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "altshift" for hierarchy "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs"
Info: Elaborated megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "multiplier:inst|lpm_add_sub0:inst36|lpm_add_sub:lpm_add_sub_component"
Info: Elaborating entity "instruction_load" for hierarchy "instruction_load:inst10"
Info: Elaborating entity "instruction_pointer" for hierarchy "instruction_pointer:inst9"
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "data_memory:inst12|inst13[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "data_memory:inst12|inst13[1]" and its non-tri-state driver.
Warning: The following tri-state nodes are fed by constants
    Warning: The node "data_memory:inst12|inst13[2]" is fed by GND
    Warning: The node "data_memory:inst12|inst13[0]" is fed by GND
Error: The tri-state buffer "data_memory:inst12|inst13[3]" directly or indirectly feeds itself.
Error: The tri-state buffer "data_memory:inst12|inst13[2]" directly or indirectly feeds itself.
Error: The tri-state buffer "data_memory:inst12|inst13[1]" directly or indirectly feeds itself.
Error: The tri-state buffer "data_memory:inst12|inst13[0]" directly or indirectly feeds itself.
Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 23 warnings
    Error: Peak virtual memory: 180 megabytes
    Error: Processing ended: Thu Dec 29 10:55:06 2011
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:03


