<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">status_array_wrapper_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">status_array_wrapper</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.icache_stage1_m.html">icache_stage1_m</a>.<a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html">status_array_wrapper_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="TAG_WIDTH">
            <p>TAG_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, parameter</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#7">src/status_array_wrapper.v, 7:41</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_tag">
            <p>i_tag</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#9">src/status_array_wrapper.v, 9:45</a>
            </p>
          </td>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#60">src/icache_stage1.v:60</a>
            </p>
          </td>
          <td>
            <h4>r_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#80">src/status_array_wrapper.v:80</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_r_addr">
            <p>i_r_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#10">src/status_array_wrapper.v, 10:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_r_set_addr">instruction_cache.icache_stage1_m.i_r_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#61">src/icache_stage1.v:61</a>
            </p>
          </td>
          <td>
            <h4>i_r_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_r_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_r_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#98">src/status_array_wrapper.v:98</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_r_valid">
            <p>i_r_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#11">src/status_array_wrapper.v, 11:45</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_r_valid">instruction_cache.icache_stage1_m.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#62">src/icache_stage1.v:62</a>
            </p>
          </td>
          <td>
            <h4>i_r_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_r_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#99">src/status_array_wrapper.v:99</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_addr">
            <p>i_w_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#14">src/status_array_wrapper.v, 14:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_set_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_set_addr">instruction_cache.icache_stage1_m.i_w_sa_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#64">src/icache_stage1.v:64</a>
            </p>
          </td>
          <td>
            <h4>r_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#81">src/status_array_wrapper.v:81</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_data">
            <p>i_w_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#15">src/status_array_wrapper.v, 15:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_data">instruction_cache.icache_stage1_m.i_w_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#65">src/icache_stage1.v:65</a>
            </p>
          </td>
          <td>
            <h4>r_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#82">src/status_array_wrapper.v:82</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_wmask">
            <p>i_w_wmask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#16">src/status_array_wrapper.v, 16:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_mask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_mask">instruction_cache.icache_stage1_m.i_w_sa_mask</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#66">src/icache_stage1.v:66</a>
            </p>
          </td>
          <td>
            <h4>r_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#84">src/status_array_wrapper.v:84</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_w_valid">
            <p>i_w_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#17">src/status_array_wrapper.v, 17:45</a>
            </p>
          </td>
          <td>
            <h4>i_w_sa_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_w_sa_valid">instruction_cache.icache_stage1_m.i_w_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#67">src/icache_stage1.v:67</a>
            </p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#83">src/status_array_wrapper.v:83</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="clk">
            <p>clk</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#19">src/status_array_wrapper.v, 19:45</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#clk">instruction_cache.icache_stage1_m.clk</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#69">src/icache_stage1.v:69</a>
            </p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#clk">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.clk</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#50">src/status_array_wrapper.v:50</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>clk</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#clk">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.clk</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#106">src/status_array_wrapper.v:106</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="arst_n">
            <p>arst_n</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#20">src/status_array_wrapper.v, 20:45</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#arst_n">instruction_cache.icache_stage1_m.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#70">src/icache_stage1.v:70</a>
            </p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#arst_n">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#51">src/status_array_wrapper.v:51</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>arst_n</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#arst_n">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.arst_n</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#107">src/status_array_wrapper.v:107</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_halt">
            <p>i_halt</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#21">src/status_array_wrapper.v, 21:45</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#i_halt">instruction_cache.icache_stage1_m.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#71">src/icache_stage1.v:71</a>
            </p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#i_halt">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#52">src/status_array_wrapper.v:52</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>i_halt</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_halt">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_halt</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#108">src/status_array_wrapper.v:108</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_tag">
            <p>o_tag</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#23">src/status_array_wrapper.v, 23:45</a>
            </p>
          </td>
          <td>
            <h4>o_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#110">src/status_array_wrapper.v:110</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_data">
            <p>o_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#24">src/status_array_wrapper.v, 24:45</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#111">src/status_array_wrapper.v:111</a>
            </p>
          </td>
          <td>
            <h4>o_sa_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_sa_data">instruction_cache.icache_stage1_m.o_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#75">src/icache_stage1.v:75</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_valid">
            <p>o_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#25">src/status_array_wrapper.v, 25:45</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#112">src/status_array_wrapper.v:112</a>
            </p>
          </td>
          <td>
            <h4>o_sa_data_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#o_sa_data_valid">instruction_cache.icache_stage1_m.o_sa_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#76">src/icache_stage1.v:76</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="o_ready">
            <p>o_ready</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#26">src/status_array_wrapper.v, 26:45</a>
            </p>
          </td>
          <td>
            <h4>sa_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sa_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#47">src/status_array_wrapper.v:47</a>
            </p>
          </td>
          <td>
            <h4>saw_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.html#saw_ready">instruction_cache.icache_stage1_m.saw_ready</a>
            </p>
            <p>Examine RTL: <a href="src__icache_stage1.v.html#77">src/icache_stage1.v:77</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#47">src/status_array_wrapper.v:47</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ADDR_WIDTH">
            <p>ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#29">src/status_array_wrapper.v, 29:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#29">src/status_array_wrapper.v:29</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_BLOCKS">
            <p>NUM_BLOCKS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#30">src/status_array_wrapper.v, 30:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#30">src/status_array_wrapper.v:30</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="ROW_WIDTH">
            <p>ROW_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#31">src/status_array_wrapper.v, 31:16</a>
            </p>
          </td>
          <td>
            <p>32'h8</p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#31">src/status_array_wrapper.v:31</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="sai_addr">
            <p>sai_addr</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#38">src/status_array_wrapper.v, 38:29</a>
            </p>
          </td>
          <td>
            <h4>o_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#54">src/status_array_wrapper.v:54</a>
            </p>
          </td>
          <td>
            <h4>r_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#74">src/status_array_wrapper.v:74</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#88">src/status_array_wrapper.v:88</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="sai_data">
            <p>sai_data</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#39">src/status_array_wrapper.v, 39:29</a>
            </p>
          </td>
          <td>
            <h4>o_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#55">src/status_array_wrapper.v:55</a>
            </p>
          </td>
          <td>
            <h4>r_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#75">src/status_array_wrapper.v:75</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#89">src/status_array_wrapper.v:89</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="sai_wen">
            <p>sai_wen</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#40">src/status_array_wrapper.v, 40:29</a>
            </p>
          </td>
          <td>
            <h4>o_wen</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_wen">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_wen</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#56">src/status_array_wrapper.v:56</a>
            </p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#76">src/status_array_wrapper.v:76</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#90">src/status_array_wrapper.v:90</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="sai_wmask">
            <p>sai_wmask</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#41">src/status_array_wrapper.v, 41:29</a>
            </p>
          </td>
          <td>
            <h4>o_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#57">src/status_array_wrapper.v:57</a>
            </p>
          </td>
          <td>
            <h4>r_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#77">src/status_array_wrapper.v:77</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#91">src/status_array_wrapper.v:91</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="sai_valid">
            <p>sai_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#42">src/status_array_wrapper.v, 42:29</a>
            </p>
          </td>
          <td>
            <h4>o_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#58">src/status_array_wrapper.v:58</a>
            </p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#76">src/status_array_wrapper.v:76</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>r_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#r_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.r_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#90">src/status_array_wrapper.v:90</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sai_init_complete">
            <p>sai_init_complete</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#43">src/status_array_wrapper.v, 43:29</a>
            </p>
          </td>
          <td>
            <h4>o_init_complete</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_init_complete">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_init_complete</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#59">src/status_array_wrapper.v:59</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sai_ready">
            <p>sai_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#44">src/status_array_wrapper.v, 44:29</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.html#o_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#60">src/status_array_wrapper.v:60</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#47">src/status_array_wrapper.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="sa_ready">
            <p>sa_ready</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#46">src/status_array_wrapper.v, 46:10</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#o_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#113">src/status_array_wrapper.v:113</a>
            </p>
          </td>
          <td>
            <h4>o_ready</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#o_ready">instruction_cache.icache_stage1_m.status_array_wrapper_m.o_ready</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#47">src/status_array_wrapper.v:47</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="r_tag">
            <p>r_tag</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#63">src/status_array_wrapper.v, 63:29</a>
            </p>
          </td>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#73">src/status_array_wrapper.v:73</a>
            </p>
          </td>
          <td>
            <h4>i_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#97">src/status_array_wrapper.v:97</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_tag</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_tag">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_tag</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#80">src/status_array_wrapper.v:80</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#87">src/status_array_wrapper.v:87</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="r_w_addr">
            <p>r_w_addr</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#64">src/status_array_wrapper.v, 64:29</a>
            </p>
          </td>
          <td>
            <h4>sai_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#74">src/status_array_wrapper.v:74</a>
            </p>
          </td>
          <td>
            <h4>i_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#101">src/status_array_wrapper.v:101</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_w_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#81">src/status_array_wrapper.v:81</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_addr</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_addr">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_addr</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#88">src/status_array_wrapper.v:88</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="r_w_data">
            <p>r_w_data</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#65">src/status_array_wrapper.v, 65:29</a>
            </p>
          </td>
          <td>
            <h4>sai_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#75">src/status_array_wrapper.v:75</a>
            </p>
          </td>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#102">src/status_array_wrapper.v:102</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_w_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#82">src/status_array_wrapper.v:82</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_data</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_data">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_data</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#89">src/status_array_wrapper.v:89</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="5" id="r_w_valid">
            <p>r_w_valid</p>
          </td>
          <td rowspan="5">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#66">src/status_array_wrapper.v, 66:29</a>
            </p>
          </td>
          <td>
            <h4>sai_wen</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_wen">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_wen</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#76">src/status_array_wrapper.v:76</a>
            </p>
          </td>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#104">src/status_array_wrapper.v:104</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#76">src/status_array_wrapper.v:76</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_w_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#83">src/status_array_wrapper.v:83</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_wen</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_wen">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_wen</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#90">src/status_array_wrapper.v:90</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_valid</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_valid">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_valid</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#90">src/status_array_wrapper.v:90</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="r_w_wmask">
            <p>r_w_wmask</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__status_array_wrapper.v.html#67">src/status_array_wrapper.v, 67:29</a>
            </p>
          </td>
          <td>
            <h4>sai_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#77">src/status_array_wrapper.v:77</a>
            </p>
          </td>
          <td>
            <h4>i_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.html#i_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.i_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#103">src/status_array_wrapper.v:103</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_w_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#i_w_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.i_w_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#84">src/status_array_wrapper.v:84</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>sai_wmask</h4>
            <p>
              <a href="instruction_cache.icache_stage1_m.status_array_wrapper_m.html#sai_wmask">instruction_cache.icache_stage1_m.status_array_wrapper_m.sai_wmask</a>
            </p>
            <p>Examine RTL: <a href="src__status_array_wrapper.v.html#91">src/status_array_wrapper.v:91</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>