$date
	Sun Oct 23 05:22:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#120642
b1100 &
b1100 %
1$
b1100 !
1"
#120643
0"
#120646
b110 &
b110 %
#120650
b11 &
b11 %
#120654
b1010 &
b1010 %
#120658
b101 &
b101 %
#120662
b10000 &
b10000 %
#120666
b1000 &
b1000 %
#120670
b100 &
b100 %
#120674
b10 &
b10 %
#120678
b1 &
1#
b1 %
#120682
b0 &
b0 %
0#
0$
#1190965
b10000 !
1"
#1190966
b10000 &
b10000 %
1$
#1190967
0"
#1190970
b1000 &
b1000 %
#1190974
b100 &
b100 %
#1190978
b10 &
b10 %
#1190982
b1 &
1#
b1 %
#1190986
b0 &
b0 %
0#
0$
#2186253
b10010 !
1"
#2186254
b10010 &
b10010 %
1$
#2186255
0"
#2186258
b1001 &
b1001 %
#2186262
b11100 &
b11100 %
#2186266
b1110 &
b1110 %
#2186270
b111 &
b111 %
#2186274
b10110 &
b10110 %
#2186278
b1011 &
b1011 %
#2186282
b100010 &
b100010 %
#2186286
b10001 &
b10001 %
#2186290
b110100 &
b110100 %
#2186294
b11010 &
b11010 %
#2186298
b1101 &
b1101 %
#2186302
b101000 &
b101000 %
#2186306
b10100 &
b10100 %
#2186310
b1010 &
b1010 %
#2186314
b101 &
b101 %
#2186318
b10000 &
b10000 %
#2186322
b1000 &
b1000 %
#2186326
b100 &
b100 %
#2186330
b10 &
b10 %
#2186334
b1 &
1#
b1 %
#2186338
b0 &
b0 %
0#
0$
#4500012
