Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 13:47:52 2024
| Host         : Jeans running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (118)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: tdmClkDivider/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tdmClkDivider/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrateClockDivider/baudrateClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (118)
--------------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.880        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.880        0.000                      0                   66        0.263        0.000                      0                   66        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.314ns (41.107%)  route 3.315ns (58.893%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrateClockDivider/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.137    uart/baudrateClockDivider/counter_reg[5]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.774 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.774    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.125    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.242    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.565 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.386    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.692 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.489    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.613 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.714    uart/baudrateClockDivider/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrateClockDivider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.314ns (41.107%)  route 3.315ns (58.893%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrateClockDivider/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.137    uart/baudrateClockDivider/counter_reg[5]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.774 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.774    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.125    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.242    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.565 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.386    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.692 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.489    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.613 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.714    uart/baudrateClockDivider/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[1]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrateClockDivider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.314ns (41.107%)  route 3.315ns (58.893%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrateClockDivider/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.137    uart/baudrateClockDivider/counter_reg[5]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.774 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.774    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.125    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.242    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.565 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.386    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.692 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.489    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.613 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.714    uart/baudrateClockDivider/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[2]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrateClockDivider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.314ns (41.107%)  route 3.315ns (58.893%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.563     5.084    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  uart/baudrateClockDivider/counter_reg[5]/Q
                         net (fo=2, routed)           0.597     6.137    uart/baudrateClockDivider/counter_reg[5]
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.774 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.774    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.891 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.891    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.008 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.008    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.125 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.125    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.242 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.242    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.565 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.386    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.692 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.489    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.613 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          1.100    10.714    uart/baudrateClockDivider/clear
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.442    14.783    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[3]/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X35Y40         FDRE (Setup_fdre_C_R)       -0.429    14.594    uart/baudrateClockDivider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.389ns (43.377%)  route 3.119ns (56.623%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrateClockDivider/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrateClockDivider/counter_reg[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrateClockDivider/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrateClockDivider/counter_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.584 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.404    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.710 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.507    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.591    uart/baudrateClockDivider/clear
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[4]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrateClockDivider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.389ns (43.377%)  route 3.119ns (56.623%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrateClockDivider/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrateClockDivider/counter_reg[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrateClockDivider/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrateClockDivider/counter_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.584 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.404    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.710 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.507    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.591    uart/baudrateClockDivider/clear
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrateClockDivider/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.389ns (43.377%)  route 3.119ns (56.623%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrateClockDivider/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrateClockDivider/counter_reg[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrateClockDivider/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrateClockDivider/counter_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.584 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.404    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.710 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.507    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.591    uart/baudrateClockDivider/clear
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrateClockDivider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 2.389ns (43.377%)  route 3.119ns (56.623%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrateClockDivider/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrateClockDivider/counter_reg[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrateClockDivider/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrateClockDivider/counter_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.584 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.404    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.710 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.507    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          0.960    10.591    uart/baudrateClockDivider/clear
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.443    14.784    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[7]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y41         FDRE (Setup_fdre_C_R)       -0.429    14.595    uart/baudrateClockDivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.389ns (43.427%)  route 3.112ns (56.573%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrateClockDivider/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrateClockDivider/counter_reg[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrateClockDivider/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrateClockDivider/counter_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.584 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.404    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.710 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.507    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    10.584    uart/baudrateClockDivider/clear
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    uart/baudrateClockDivider/clk
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrateClockDivider/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.012    

Slack (MET) :             4.012ns  (required time - arrival time)
  Source:                 uart/baudrateClockDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.389ns (43.427%)  route 3.112ns (56.573%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.562     5.083    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uart/baudrateClockDivider/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uart/baudrateClockDivider/counter_reg[0]
    SLICE_X34Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uart/baudrateClockDivider/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uart/baudrateClockDivider/counter_reg[0]_i_17_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uart/baudrateClockDivider/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uart/baudrateClockDivider/counter_reg[0]_i_13_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uart/baudrateClockDivider/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uart/baudrateClockDivider/counter_reg[0]_i_14_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uart/baudrateClockDivider/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uart/baudrateClockDivider/counter_reg[0]_i_16_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uart/baudrateClockDivider/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uart/baudrateClockDivider/counter_reg[0]_i_15_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uart/baudrateClockDivider/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uart/baudrateClockDivider/counter_reg[0]_i_10_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.584 f  uart/baudrateClockDivider/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.821     8.404    uart/baudrateClockDivider/p_0_in__1[26]
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.306     8.710 f  uart/baudrateClockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.797     9.507    uart/baudrateClockDivider/counter[0]_i_3_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.631 r  uart/baudrateClockDivider/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    10.584    uart/baudrateClockDivider/clear
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    uart/baudrateClockDivider/clk
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    uart/baudrateClockDivider/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrateClockDivider/clk
    SLICE_X35Y43         FDRE                                         r  uart/baudrateClockDivider/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrateClockDivider/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrateClockDivider/counter_reg[15]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrateClockDivider/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrateClockDivider/counter_reg[12]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  uart/baudrateClockDivider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrateClockDivider/clk
    SLICE_X35Y43         FDRE                                         r  uart/baudrateClockDivider/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrateClockDivider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrateClockDivider/clk
    SLICE_X35Y44         FDRE                                         r  uart/baudrateClockDivider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrateClockDivider/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrateClockDivider/counter_reg[19]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrateClockDivider/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrateClockDivider/counter_reg[16]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  uart/baudrateClockDivider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrateClockDivider/clk
    SLICE_X35Y44         FDRE                                         r  uart/baudrateClockDivider/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrateClockDivider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrateClockDivider/clk
    SLICE_X35Y45         FDRE                                         r  uart/baudrateClockDivider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrateClockDivider/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrateClockDivider/counter_reg[23]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrateClockDivider/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrateClockDivider/counter_reg[20]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  uart/baudrateClockDivider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrateClockDivider/clk
    SLICE_X35Y45         FDRE                                         r  uart/baudrateClockDivider/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrateClockDivider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    uart/baudrateClockDivider/clk
    SLICE_X35Y46         FDRE                                         r  uart/baudrateClockDivider/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrateClockDivider/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrateClockDivider/counter_reg[27]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrateClockDivider/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrateClockDivider/counter_reg[24]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  uart/baudrateClockDivider/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    uart/baudrateClockDivider/clk
    SLICE_X35Y46         FDRE                                         r  uart/baudrateClockDivider/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrateClockDivider/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    uart/baudrateClockDivider/clk
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrateClockDivider/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    uart/baudrateClockDivider/counter_reg[31]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  uart/baudrateClockDivider/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    uart/baudrateClockDivider/counter_reg[28]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    uart/baudrateClockDivider/clk
    SLICE_X35Y47         FDRE                                         r  uart/baudrateClockDivider/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    uart/baudrateClockDivider/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrateClockDivider/clk
    SLICE_X35Y42         FDRE                                         r  uart/baudrateClockDivider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrateClockDivider/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrateClockDivider/counter_reg[11]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrateClockDivider/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrateClockDivider/counter_reg[8]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  uart/baudrateClockDivider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrateClockDivider/clk
    SLICE_X35Y42         FDRE                                         r  uart/baudrateClockDivider/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrateClockDivider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrateClockDivider/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrateClockDivider/counter_reg[3]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrateClockDivider/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrateClockDivider/counter_reg[0]_i_2_n_4
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrateClockDivider/clk
    SLICE_X35Y40         FDRE                                         r  uart/baudrateClockDivider/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrateClockDivider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrateClockDivider/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrateClockDivider/counter_reg[7]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrateClockDivider/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrateClockDivider/counter_reg[4]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    uart/baudrateClockDivider/clk
    SLICE_X35Y41         FDRE                                         r  uart/baudrateClockDivider/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrateClockDivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.584     1.467    tdmClkDivider/genblk1[0].fDiv/clk
    SLICE_X61Y27         FDRE                                         r  tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.168     1.776    tdmClkDivider/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X61Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.821 r  tdmClkDivider/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.821    tdmClkDivider/genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.851     1.978    tdmClkDivider/genblk1[0].fDiv/clk
    SLICE_X61Y27         FDRE                                         r  tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y27         FDRE (Hold_fdre_C_D)         0.091     1.558    tdmClkDivider/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrateClockDivider/baudrateClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrateClockDivider/baudrateClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.563     1.446    uart/baudrateClockDivider/clk
    SLICE_X33Y46         FDRE                                         r  uart/baudrateClockDivider/baudrateClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart/baudrateClockDivider/baudrateClk_reg/Q
                         net (fo=2, routed)           0.168     1.755    uart/baudrateClockDivider/baudrateClk
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.800 r  uart/baudrateClockDivider/baudrateClk_i_1/O
                         net (fo=1, routed)           0.000     1.800    uart/baudrateClockDivider/baudrateClk_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  uart/baudrateClockDivider/baudrateClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.832     1.959    uart/baudrateClockDivider/clk
    SLICE_X33Y46         FDRE                                         r  uart/baudrateClockDivider/baudrateClk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    uart/baudrateClockDivider/baudrateClk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y46   uart/baudrateClockDivider/baudrateClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40   uart/baudrateClockDivider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   uart/baudrateClockDivider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   uart/baudrateClockDivider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   uart/baudrateClockDivider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   uart/baudrateClockDivider/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrateClockDivider/baudrateClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrateClockDivider/baudrateClk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrateClockDivider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrateClockDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   tdmClkDivider/genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrateClockDivider/baudrateClk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   uart/baudrateClockDivider/baudrateClk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrateClockDivider/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y40   uart/baudrateClockDivider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y42   uart/baudrateClockDivider/counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 4.624ns (47.996%)  route 5.011ns (52.004%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          0.879     1.397    sevenSegment/ps[1]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.152     1.549 r  sevenSegment/g0_b0_i_2/O
                         net (fo=14, routed)          1.356     2.905    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_1
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.326     3.231 r  sevenSegment/segDecode/g0_b5/O
                         net (fo=1, routed)           0.676     3.907    sevenSegment/segDecode/g0_b5_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.031 r  sevenSegment/segDecode/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.100     6.131    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.635 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.635    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.623ns  (logic 4.640ns (48.215%)  route 4.983ns (51.785%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          0.879     1.397    sevenSegment/ps[1]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.152     1.549 r  sevenSegment/g0_b0_i_2/O
                         net (fo=14, routed)          1.345     2.893    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_1
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.326     3.219 r  sevenSegment/segDecode/g0_b4/O
                         net (fo=1, routed)           0.670     3.890    sevenSegment/segDecode/g0_b4_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I1_O)        0.124     4.014 r  sevenSegment/segDecode/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.090     6.103    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.623 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.623    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 4.651ns (48.863%)  route 4.868ns (51.137%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          1.051     1.569    sevenSegment/ps[1]
    SLICE_X64Y29         LUT3 (Prop_lut3_I1_O)        0.146     1.715 r  sevenSegment/g0_b0_i_5/O
                         net (fo=14, routed)          0.899     2.614    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_4
    SLICE_X65Y30         LUT6 (Prop_lut6_I4_O)        0.328     2.942 r  sevenSegment/segDecode/g0_b2/O
                         net (fo=1, routed)           1.016     3.957    sevenSegment/segDecode/g0_b2_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124     4.081 r  sevenSegment/segDecode/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.902     5.984    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.519 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.519    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.494ns  (logic 4.645ns (48.925%)  route 4.849ns (51.075%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          1.051     1.569    sevenSegment/ps[1]
    SLICE_X64Y29         LUT3 (Prop_lut3_I1_O)        0.146     1.715 r  sevenSegment/g0_b0_i_5/O
                         net (fo=14, routed)          0.939     2.654    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_4
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.328     2.982 r  sevenSegment/segDecode/g1_b1/O
                         net (fo=1, routed)           0.791     3.773    sevenSegment/segDecode/g1_b1_n_0
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.897 r  sevenSegment/segDecode/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.069     5.965    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.494 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.494    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.469ns  (logic 4.627ns (48.860%)  route 4.843ns (51.140%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          0.931     1.449    sevenSegment/ps[1]
    SLICE_X64Y30         LUT3 (Prop_lut3_I1_O)        0.146     1.595 r  sevenSegment/g0_b0_i_4/O
                         net (fo=14, routed)          1.443     3.039    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_3
    SLICE_X64Y28         LUT6 (Prop_lut6_I3_O)        0.328     3.367 r  sevenSegment/segDecode/g1_b0/O
                         net (fo=1, routed)           0.717     4.083    sevenSegment/segDecode/g1_b0_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I5_O)        0.124     4.207 r  sevenSegment/segDecode/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.751     5.959    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.469 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.469    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.448ns  (logic 4.651ns (49.234%)  route 4.796ns (50.766%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          0.879     1.397    sevenSegment/ps[1]
    SLICE_X63Y30         LUT3 (Prop_lut3_I1_O)        0.152     1.549 r  sevenSegment/g0_b0_i_2/O
                         net (fo=14, routed)          0.963     2.512    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_1
    SLICE_X64Y29         LUT6 (Prop_lut6_I1_O)        0.326     2.838 r  sevenSegment/segDecode/g0_b6/O
                         net (fo=1, routed)           0.658     3.496    sevenSegment/segDecode/g0_b6_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.620 r  sevenSegment/segDecode/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.297     5.916    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.448 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.448    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.195ns  (logic 4.652ns (50.589%)  route 4.543ns (49.411%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE                         0.000     0.000 r  sevenSegment/ps_reg[1]/C
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  sevenSegment/ps_reg[1]/Q
                         net (fo=18, routed)          1.051     1.569    sevenSegment/ps[1]
    SLICE_X64Y29         LUT3 (Prop_lut3_I1_O)        0.146     1.715 r  sevenSegment/g0_b0_i_5/O
                         net (fo=14, routed)          0.889     2.604    sevenSegment/segDecode/seg_OBUF[6]_inst_i_1_4
    SLICE_X64Y30         LUT6 (Prop_lut6_I4_O)        0.328     2.932 r  sevenSegment/segDecode/g1_b3/O
                         net (fo=1, routed)           0.466     3.398    sevenSegment/segDecode/g1_b3_n_0
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  sevenSegment/segDecode/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.138     5.659    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.195 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.195    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/signal_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.944ns  (logic 3.974ns (44.429%)  route 4.970ns (55.571%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE                         0.000     0.000 r  uart/transmitter/signal_out_reg/C
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/signal_out_reg/Q
                         net (fo=1, routed)           4.970     5.426    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.944 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.944    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/finish_receive_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.172ns  (logic 1.580ns (22.032%)  route 5.592ns (77.968%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.592     7.048    uart/receiver/D[0]
    SLICE_X61Y35         LUT5 (Prop_lut5_I1_O)        0.124     7.172 r  uart/receiver/finish_receive_i_1/O
                         net (fo=1, routed)           0.000     7.172    uart/receiver/finish_receive_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  uart/receiver/finish_receive_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/receiver/is_receiving_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 1.580ns (22.422%)  route 5.467ns (77.578%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=11, routed)          5.467     6.924    uart/receiver/D[0]
    SLICE_X61Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.048 r  uart/receiver/is_receiving_i_1/O
                         net (fo=1, routed)           0.000     7.048    uart/receiver/is_receiving_i_1_n_0
    SLICE_X61Y35         FDRE                                         r  uart/receiver/is_receiving_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_to_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[4]/C
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[4]/Q
                         net (fo=1, routed)           0.112     0.253    uart/data_out[4]
    SLICE_X61Y32         FDRE                                         r  uart/data_to_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_to_tx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE                         0.000     0.000 r  uart/data_to_tx_reg[5]/C
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_to_tx_reg[5]/Q
                         net (fo=2, routed)           0.114     0.255    uart/transmitter/Q[5]
    SLICE_X64Y32         FDRE                                         r  uart/transmitter/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_to_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    uart/data_out[2]
    SLICE_X63Y32         FDRE                                         r  uart/data_to_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_to_tx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE                         0.000     0.000 r  uart/data_to_tx_reg[4]/C
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/data_to_tx_reg[4]/Q
                         net (fo=2, routed)           0.129     0.270    uart/transmitter/Q[4]
    SLICE_X62Y32         FDRE                                         r  uart/transmitter/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_to_tx_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[0]/C
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[0]/Q
                         net (fo=1, routed)           0.116     0.280    uart/data_out[0]
    SLICE_X60Y32         FDRE                                         r  uart/data_to_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_to_tx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  uart/data_to_tx_reg[0]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_to_tx_reg[0]/Q
                         net (fo=2, routed)           0.126     0.290    uart/transmitter/Q[0]
    SLICE_X65Y32         FDRE                                         r  uart/transmitter/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_to_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[7]/Q
                         net (fo=1, routed)           0.155     0.296    uart/data_out[7]
    SLICE_X60Y32         FDRE                                         r  uart/data_to_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_to_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.248%)  route 0.164ns (53.752%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[1]/C
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[1]/Q
                         net (fo=1, routed)           0.164     0.305    uart/data_out[1]
    SLICE_X61Y32         FDRE                                         r  uart/data_to_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/signal_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE                         0.000     0.000 r  uart/transmitter/count_reg[7]/C
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.097     0.261    uart/transmitter/count_reg[7]
    SLICE_X65Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  uart/transmitter/signal_out_i_3/O
                         net (fo=1, routed)           0.000     0.306    uart/transmitter/signal_out_i_3_n_0
    SLICE_X65Y34         FDRE                                         r  uart/transmitter/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_to_tx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=1, routed)           0.145     0.309    uart/data_out[3]
    SLICE_X60Y32         FDRE                                         r  uart/data_to_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------





