Analysis & Synthesis report for FishingGame
Tue Jul 02 17:14:20 2024
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 14. Parameter Settings for User Entity Instance: SDRAM_PLL:p2|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config
 16. Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller
 17. Parameter Settings for User Entity Instance: VGA:vga1
 18. Parameter Settings for User Entity Instance: game_logic:gl1|pseudo_rng:rng
 19. Parameter Settings for Inferred Entity Instance: game_logic:gl1|lpm_divide:Div0
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "game_logic:gl1|pseudo_rng:rng"
 22. Port Connectivity Checks: "game_logic:gl1"
 23. Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"
 24. Port Connectivity Checks: "SDRAM_PLL:p2"
 25. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 26. Port Connectivity Checks: "SEG7_LUT_6:u0"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 02 17:14:20 2024       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; FishingGame                                 ;
; Top-level Entity Name              ; DE10_LITE_Default                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 733                                         ;
;     Total combinational functions  ; 694                                         ;
;     Dedicated logic registers      ; 243                                         ;
; Total registers                    ; 243                                         ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; DE10_LITE_Default  ; FishingGame        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; v/spi_param.h                    ; yes             ; User File                    ; F:/QuartusStuff/Projects/FishingGame/v/spi_param.h                          ;         ;
; v/spi_ee_config.v                ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/v/spi_ee_config.v                      ;         ;
; v/spi_controller.v               ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/v/spi_controller.v                     ;         ;
; v/led_driver.v                   ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/v/led_driver.v                         ;         ;
; v/SEG7_LUT_6.v                   ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/v/SEG7_LUT_6.v                         ;         ;
; v/SEG7_LUT.v                     ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/v/SEG7_LUT.v                           ;         ;
; v/Reset_Delay.v                  ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/v/Reset_Delay.v                        ;         ;
; DE10_LITE_Default.v              ; yes             ; User Verilog HDL File        ; F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v                    ;         ;
; VGA_Audio_PLL.v                  ; yes             ; User Wizard-Generated File   ; F:/QuartusStuff/Projects/FishingGame/VGA_Audio_PLL.v                        ;         ;
; v/pseudo_rng.sv                  ; yes             ; User SystemVerilog HDL File  ; F:/QuartusStuff/Projects/FishingGame/v/pseudo_rng.sv                        ;         ;
; debouncer.sv                     ; yes             ; User SystemVerilog HDL File  ; F:/QuartusStuff/Projects/FishingGame/debouncer.sv                           ;         ;
; game_logic.sv                    ; yes             ; User SystemVerilog HDL File  ; F:/QuartusStuff/Projects/FishingGame/game_logic.sv                          ;         ;
; VGA.sv                           ; yes             ; User SystemVerilog HDL File  ; F:/QuartusStuff/Projects/FishingGame/VGA.sv                                 ;         ;
; ../Chiptune/audio_gen.sv         ; yes             ; User SystemVerilog HDL File  ; F:/QuartusStuff/Projects/Chiptune/audio_gen.sv                              ;         ;
; SDRAM_PLL.v                      ; yes             ; User Wizard-Generated File   ; F:/QuartusStuff/Projects/FishingGame/SDRAM_PLL.v                            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/aglobal161.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/vga_audio_pll_altpll.v        ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/vga_audio_pll_altpll.v              ;         ;
; db/sdram_pll_altpll.v            ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/sdram_pll_altpll.v                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; f:/quartusstuff/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_stl.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/lpm_divide_stl.tdf                  ;         ;
; db/sign_div_unsign_ulh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/sign_div_unsign_ulh.tdf             ;         ;
; db/alt_u_div_5ie.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/alt_u_div_5ie.tdf                   ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/add_sub_t3c.tdf                     ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/QuartusStuff/Projects/FishingGame/db/add_sub_u3c.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 733                 ;
;                                             ;                     ;
; Total combinational functions               ; 694                 ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 206                 ;
;     -- 3 input functions                    ; 211                 ;
;     -- <=2 input functions                  ; 277                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 437                 ;
;     -- arithmetic mode                      ; 257                 ;
;                                             ;                     ;
; Total registers                             ; 243                 ;
;     -- Dedicated logic registers            ; 243                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 95                  ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 137                 ;
; Total fan-out                               ; 2882                ;
; Average fan-out                             ; 2.55                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                               ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |DE10_LITE_Default                             ; 694 (0)             ; 243 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 95   ; 0            ; 0          ; |DE10_LITE_Default                                                                                                                ; DE10_LITE_Default    ; work         ;
;    |Reset_Delay:r0|                            ; 27 (27)             ; 21 (21)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|Reset_Delay:r0                                                                                                 ; Reset_Delay          ; work         ;
;    |VGA:vga1|                                  ; 49 (49)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|VGA:vga1                                                                                                       ; VGA                  ; work         ;
;    |VGA_Audio_PLL:p1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|VGA_Audio_PLL:p1                                                                                               ; VGA_Audio_PLL        ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                                       ; altpll               ; work         ;
;          |VGA_Audio_PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|VGA_Audio_PLL:p1|altpll:altpll_component|VGA_Audio_PLL_altpll:auto_generated                                   ; VGA_Audio_PLL_altpll ; work         ;
;    |audio_gen:audio|                           ; 85 (85)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|audio_gen:audio                                                                                                ; audio_gen            ; work         ;
;    |game_logic:gl1|                            ; 389 (117)           ; 48 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1                                                                                                 ; game_logic           ; work         ;
;       |debouncer:db|                           ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1|debouncer:db                                                                                    ; debouncer            ; work         ;
;       |lpm_divide:Div0|                        ; 266 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1|lpm_divide:Div0                                                                                 ; lpm_divide           ; work         ;
;          |lpm_divide_stl:auto_generated|       ; 266 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1|lpm_divide:Div0|lpm_divide_stl:auto_generated                                                   ; lpm_divide_stl       ; work         ;
;             |sign_div_unsign_ulh:divider|      ; 266 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider                       ; sign_div_unsign_ulh  ; work         ;
;                |alt_u_div_5ie:divider|         ; 266 (266)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1|lpm_divide:Div0|lpm_divide_stl:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_5ie:divider ; alt_u_div_5ie        ; work         ;
;       |pseudo_rng:rng|                         ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|game_logic:gl1|pseudo_rng:rng                                                                                  ; pseudo_rng           ; work         ;
;    |led_driver:u_led_driver|                   ; 72 (72)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|led_driver:u_led_driver                                                                                        ; led_driver           ; work         ;
;    |spi_ee_config:u_spi_ee_config|             ; 72 (53)             ; 66 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|spi_ee_config:u_spi_ee_config                                                                                  ; spi_ee_config        ; work         ;
;       |spi_controller:u_spi_controller|        ; 19 (19)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Default|spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller                                                  ; spi_controller       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE10_LITE_Default|VGA_Audio_PLL:p1 ; VGA_Audio_PLL.v ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |DE10_LITE_Default|SDRAM_PLL:p2     ; SDRAM_PLL.v     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------+--------------------------------------------------+
; Register name                              ; Reason for Removal                               ;
+--------------------------------------------+--------------------------------------------------+
; spi_ee_config:u_spi_ee_config|p2s_data[7]  ; Stuck at GND due to stuck port data_in           ;
; VGA:vga1|RGB[3]                            ; Merged with VGA:vga1|RGB[2]                      ;
; VGA:vga1|RGB[7]                            ; Merged with VGA:vga1|RGB[5]                      ;
; VGA:vga1|RGB[9,11]                         ; Merged with VGA:vga1|RGB[8]                      ;
; spi_ee_config:u_spi_ee_config|spi_state    ; Merged with spi_ee_config:u_spi_ee_config|spi_go ;
; spi_ee_config:u_spi_ee_config|p2s_data[14] ; Stuck at GND due to stuck port data_in           ;
; spi_ee_config:u_spi_ee_config|p2s_data[13] ; Stuck at VCC due to stuck port data_in           ;
; Total Number of Removed Registers = 8      ;                                                  ;
+--------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 243   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 144   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 152   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                         ;
+----------------------------------------------------------------------------+---------+
; Inverted Register                                                          ; Fan out ;
+----------------------------------------------------------------------------+---------+
; led_driver:u_led_driver|int2_count[23]                                     ; 13      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; 9       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; 11      ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; 5       ;
; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; 5       ;
; game_logic:gl1|pseudo_rng:rng|out[4]                                       ; 8       ;
; game_logic:gl1|pseudo_rng:rng|out[2]                                       ; 7       ;
; game_logic:gl1|pseudo_rng:rng|out[1]                                       ; 4       ;
; Total number of inverted registers = 8                                     ;         ;
+----------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE10_LITE_Default|led_driver:u_led_driver|int2_count[15]            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE10_LITE_Default|spi_ee_config:u_spi_ee_config|read_idle_count[10] ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE10_LITE_Default|audio_gen:audio|note_length[15]                   ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Default|game_logic:gl1|counter[8]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Default|game_logic:gl1|presses[2]                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Default|spi_ee_config:u_spi_ee_config|p2s_data[15]        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Default|spi_ee_config:u_spi_ee_config|p2s_data[8]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Default|game_logic:gl1|fish_size[1]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Default|led_driver:u_led_driver|oLED[5]                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Default|led_driver:u_led_driver|oLED[6]                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Default|led_driver:u_led_driver|abs_select_high[0]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+---------------------------------+---------------------+
; Parameter Name                ; Value                           ; Type                ;
+-------------------------------+---------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped             ;
; PLL_TYPE                      ; AUTO                            ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=VGA_Audio_PLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped             ;
; SCAN_CHAIN                    ; LONG                            ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped             ;
; LOCK_HIGH                     ; 1                               ; Untyped             ;
; LOCK_LOW                      ; 1                               ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped             ;
; SKIP_VCO                      ; OFF                             ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped             ;
; BANDWIDTH                     ; 0                               ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped             ;
; DOWN_SPREAD                   ; 0                               ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                               ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 1                               ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 1                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped             ;
; CLK2_DIVIDE_BY                ; 25                              ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 25                              ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 2                               ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 166667                          ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 277778                          ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                              ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                              ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped             ;
; DPA_DIVIDER                   ; 0                               ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped             ;
; VCO_MIN                       ; 0                               ; Untyped             ;
; VCO_MAX                       ; 0                               ; Untyped             ;
; VCO_CENTER                    ; 0                               ; Untyped             ;
; PFD_MIN                       ; 0                               ; Untyped             ;
; PFD_MAX                       ; 0                               ; Untyped             ;
; M_INITIAL                     ; 0                               ; Untyped             ;
; M                             ; 0                               ; Untyped             ;
; N                             ; 1                               ; Untyped             ;
; M2                            ; 1                               ; Untyped             ;
; N2                            ; 1                               ; Untyped             ;
; SS                            ; 1                               ; Untyped             ;
; C0_HIGH                       ; 0                               ; Untyped             ;
; C1_HIGH                       ; 0                               ; Untyped             ;
; C2_HIGH                       ; 0                               ; Untyped             ;
; C3_HIGH                       ; 0                               ; Untyped             ;
; C4_HIGH                       ; 0                               ; Untyped             ;
; C5_HIGH                       ; 0                               ; Untyped             ;
; C6_HIGH                       ; 0                               ; Untyped             ;
; C7_HIGH                       ; 0                               ; Untyped             ;
; C8_HIGH                       ; 0                               ; Untyped             ;
; C9_HIGH                       ; 0                               ; Untyped             ;
; C0_LOW                        ; 0                               ; Untyped             ;
; C1_LOW                        ; 0                               ; Untyped             ;
; C2_LOW                        ; 0                               ; Untyped             ;
; C3_LOW                        ; 0                               ; Untyped             ;
; C4_LOW                        ; 0                               ; Untyped             ;
; C5_LOW                        ; 0                               ; Untyped             ;
; C6_LOW                        ; 0                               ; Untyped             ;
; C7_LOW                        ; 0                               ; Untyped             ;
; C8_LOW                        ; 0                               ; Untyped             ;
; C9_LOW                        ; 0                               ; Untyped             ;
; C0_INITIAL                    ; 0                               ; Untyped             ;
; C1_INITIAL                    ; 0                               ; Untyped             ;
; C2_INITIAL                    ; 0                               ; Untyped             ;
; C3_INITIAL                    ; 0                               ; Untyped             ;
; C4_INITIAL                    ; 0                               ; Untyped             ;
; C5_INITIAL                    ; 0                               ; Untyped             ;
; C6_INITIAL                    ; 0                               ; Untyped             ;
; C7_INITIAL                    ; 0                               ; Untyped             ;
; C8_INITIAL                    ; 0                               ; Untyped             ;
; C9_INITIAL                    ; 0                               ; Untyped             ;
; C0_MODE                       ; BYPASS                          ; Untyped             ;
; C1_MODE                       ; BYPASS                          ; Untyped             ;
; C2_MODE                       ; BYPASS                          ; Untyped             ;
; C3_MODE                       ; BYPASS                          ; Untyped             ;
; C4_MODE                       ; BYPASS                          ; Untyped             ;
; C5_MODE                       ; BYPASS                          ; Untyped             ;
; C6_MODE                       ; BYPASS                          ; Untyped             ;
; C7_MODE                       ; BYPASS                          ; Untyped             ;
; C8_MODE                       ; BYPASS                          ; Untyped             ;
; C9_MODE                       ; BYPASS                          ; Untyped             ;
; C0_PH                         ; 0                               ; Untyped             ;
; C1_PH                         ; 0                               ; Untyped             ;
; C2_PH                         ; 0                               ; Untyped             ;
; C3_PH                         ; 0                               ; Untyped             ;
; C4_PH                         ; 0                               ; Untyped             ;
; C5_PH                         ; 0                               ; Untyped             ;
; C6_PH                         ; 0                               ; Untyped             ;
; C7_PH                         ; 0                               ; Untyped             ;
; C8_PH                         ; 0                               ; Untyped             ;
; C9_PH                         ; 0                               ; Untyped             ;
; L0_HIGH                       ; 1                               ; Untyped             ;
; L1_HIGH                       ; 1                               ; Untyped             ;
; G0_HIGH                       ; 1                               ; Untyped             ;
; G1_HIGH                       ; 1                               ; Untyped             ;
; G2_HIGH                       ; 1                               ; Untyped             ;
; G3_HIGH                       ; 1                               ; Untyped             ;
; E0_HIGH                       ; 1                               ; Untyped             ;
; E1_HIGH                       ; 1                               ; Untyped             ;
; E2_HIGH                       ; 1                               ; Untyped             ;
; E3_HIGH                       ; 1                               ; Untyped             ;
; L0_LOW                        ; 1                               ; Untyped             ;
; L1_LOW                        ; 1                               ; Untyped             ;
; G0_LOW                        ; 1                               ; Untyped             ;
; G1_LOW                        ; 1                               ; Untyped             ;
; G2_LOW                        ; 1                               ; Untyped             ;
; G3_LOW                        ; 1                               ; Untyped             ;
; E0_LOW                        ; 1                               ; Untyped             ;
; E1_LOW                        ; 1                               ; Untyped             ;
; E2_LOW                        ; 1                               ; Untyped             ;
; E3_LOW                        ; 1                               ; Untyped             ;
; L0_INITIAL                    ; 1                               ; Untyped             ;
; L1_INITIAL                    ; 1                               ; Untyped             ;
; G0_INITIAL                    ; 1                               ; Untyped             ;
; G1_INITIAL                    ; 1                               ; Untyped             ;
; G2_INITIAL                    ; 1                               ; Untyped             ;
; G3_INITIAL                    ; 1                               ; Untyped             ;
; E0_INITIAL                    ; 1                               ; Untyped             ;
; E1_INITIAL                    ; 1                               ; Untyped             ;
; E2_INITIAL                    ; 1                               ; Untyped             ;
; E3_INITIAL                    ; 1                               ; Untyped             ;
; L0_MODE                       ; BYPASS                          ; Untyped             ;
; L1_MODE                       ; BYPASS                          ; Untyped             ;
; G0_MODE                       ; BYPASS                          ; Untyped             ;
; G1_MODE                       ; BYPASS                          ; Untyped             ;
; G2_MODE                       ; BYPASS                          ; Untyped             ;
; G3_MODE                       ; BYPASS                          ; Untyped             ;
; E0_MODE                       ; BYPASS                          ; Untyped             ;
; E1_MODE                       ; BYPASS                          ; Untyped             ;
; E2_MODE                       ; BYPASS                          ; Untyped             ;
; E3_MODE                       ; BYPASS                          ; Untyped             ;
; L0_PH                         ; 0                               ; Untyped             ;
; L1_PH                         ; 0                               ; Untyped             ;
; G0_PH                         ; 0                               ; Untyped             ;
; G1_PH                         ; 0                               ; Untyped             ;
; G2_PH                         ; 0                               ; Untyped             ;
; G3_PH                         ; 0                               ; Untyped             ;
; E0_PH                         ; 0                               ; Untyped             ;
; E1_PH                         ; 0                               ; Untyped             ;
; E2_PH                         ; 0                               ; Untyped             ;
; E3_PH                         ; 0                               ; Untyped             ;
; M_PH                          ; 0                               ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped             ;
; CLK0_COUNTER                  ; G0                              ; Untyped             ;
; CLK1_COUNTER                  ; G0                              ; Untyped             ;
; CLK2_COUNTER                  ; G0                              ; Untyped             ;
; CLK3_COUNTER                  ; G0                              ; Untyped             ;
; CLK4_COUNTER                  ; G0                              ; Untyped             ;
; CLK5_COUNTER                  ; G0                              ; Untyped             ;
; CLK6_COUNTER                  ; E0                              ; Untyped             ;
; CLK7_COUNTER                  ; E1                              ; Untyped             ;
; CLK8_COUNTER                  ; E2                              ; Untyped             ;
; CLK9_COUNTER                  ; E3                              ; Untyped             ;
; L0_TIME_DELAY                 ; 0                               ; Untyped             ;
; L1_TIME_DELAY                 ; 0                               ; Untyped             ;
; G0_TIME_DELAY                 ; 0                               ; Untyped             ;
; G1_TIME_DELAY                 ; 0                               ; Untyped             ;
; G2_TIME_DELAY                 ; 0                               ; Untyped             ;
; G3_TIME_DELAY                 ; 0                               ; Untyped             ;
; E0_TIME_DELAY                 ; 0                               ; Untyped             ;
; E1_TIME_DELAY                 ; 0                               ; Untyped             ;
; E2_TIME_DELAY                 ; 0                               ; Untyped             ;
; E3_TIME_DELAY                 ; 0                               ; Untyped             ;
; M_TIME_DELAY                  ; 0                               ; Untyped             ;
; N_TIME_DELAY                  ; 0                               ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped             ;
; ENABLE0_COUNTER               ; L0                              ; Untyped             ;
; ENABLE1_COUNTER               ; L0                              ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped             ;
; LOOP_FILTER_C                 ; 5                               ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped             ;
; VCO_POST_SCALE                ; 0                               ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                       ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                       ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                       ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped             ;
; M_TEST_SOURCE                 ; 5                               ; Untyped             ;
; C0_TEST_SOURCE                ; 5                               ; Untyped             ;
; C1_TEST_SOURCE                ; 5                               ; Untyped             ;
; C2_TEST_SOURCE                ; 5                               ; Untyped             ;
; C3_TEST_SOURCE                ; 5                               ; Untyped             ;
; C4_TEST_SOURCE                ; 5                               ; Untyped             ;
; C5_TEST_SOURCE                ; 5                               ; Untyped             ;
; C6_TEST_SOURCE                ; 5                               ; Untyped             ;
; C7_TEST_SOURCE                ; 5                               ; Untyped             ;
; C8_TEST_SOURCE                ; 5                               ; Untyped             ;
; C9_TEST_SOURCE                ; 5                               ; Untyped             ;
; CBXI_PARAMETER                ; VGA_Audio_PLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped             ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SDRAM_PLL:p2|altpll:altpll_component ;
+-------------------------------+-----------------------------+---------------------+
; Parameter Name                ; Value                       ; Type                ;
+-------------------------------+-----------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped             ;
; PLL_TYPE                      ; AUTO                        ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=SDRAM_PLL ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped             ;
; SCAN_CHAIN                    ; LONG                        ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped             ;
; LOCK_HIGH                     ; 1                           ; Untyped             ;
; LOCK_LOW                      ; 1                           ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped             ;
; SKIP_VCO                      ; OFF                         ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped             ;
; BANDWIDTH                     ; 0                           ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped             ;
; DOWN_SPREAD                   ; 0                           ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 133                         ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped             ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped             ;
; DPA_DIVIDER                   ; 0                           ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped             ;
; VCO_MIN                       ; 0                           ; Untyped             ;
; VCO_MAX                       ; 0                           ; Untyped             ;
; VCO_CENTER                    ; 0                           ; Untyped             ;
; PFD_MIN                       ; 0                           ; Untyped             ;
; PFD_MAX                       ; 0                           ; Untyped             ;
; M_INITIAL                     ; 0                           ; Untyped             ;
; M                             ; 0                           ; Untyped             ;
; N                             ; 1                           ; Untyped             ;
; M2                            ; 1                           ; Untyped             ;
; N2                            ; 1                           ; Untyped             ;
; SS                            ; 1                           ; Untyped             ;
; C0_HIGH                       ; 0                           ; Untyped             ;
; C1_HIGH                       ; 0                           ; Untyped             ;
; C2_HIGH                       ; 0                           ; Untyped             ;
; C3_HIGH                       ; 0                           ; Untyped             ;
; C4_HIGH                       ; 0                           ; Untyped             ;
; C5_HIGH                       ; 0                           ; Untyped             ;
; C6_HIGH                       ; 0                           ; Untyped             ;
; C7_HIGH                       ; 0                           ; Untyped             ;
; C8_HIGH                       ; 0                           ; Untyped             ;
; C9_HIGH                       ; 0                           ; Untyped             ;
; C0_LOW                        ; 0                           ; Untyped             ;
; C1_LOW                        ; 0                           ; Untyped             ;
; C2_LOW                        ; 0                           ; Untyped             ;
; C3_LOW                        ; 0                           ; Untyped             ;
; C4_LOW                        ; 0                           ; Untyped             ;
; C5_LOW                        ; 0                           ; Untyped             ;
; C6_LOW                        ; 0                           ; Untyped             ;
; C7_LOW                        ; 0                           ; Untyped             ;
; C8_LOW                        ; 0                           ; Untyped             ;
; C9_LOW                        ; 0                           ; Untyped             ;
; C0_INITIAL                    ; 0                           ; Untyped             ;
; C1_INITIAL                    ; 0                           ; Untyped             ;
; C2_INITIAL                    ; 0                           ; Untyped             ;
; C3_INITIAL                    ; 0                           ; Untyped             ;
; C4_INITIAL                    ; 0                           ; Untyped             ;
; C5_INITIAL                    ; 0                           ; Untyped             ;
; C6_INITIAL                    ; 0                           ; Untyped             ;
; C7_INITIAL                    ; 0                           ; Untyped             ;
; C8_INITIAL                    ; 0                           ; Untyped             ;
; C9_INITIAL                    ; 0                           ; Untyped             ;
; C0_MODE                       ; BYPASS                      ; Untyped             ;
; C1_MODE                       ; BYPASS                      ; Untyped             ;
; C2_MODE                       ; BYPASS                      ; Untyped             ;
; C3_MODE                       ; BYPASS                      ; Untyped             ;
; C4_MODE                       ; BYPASS                      ; Untyped             ;
; C5_MODE                       ; BYPASS                      ; Untyped             ;
; C6_MODE                       ; BYPASS                      ; Untyped             ;
; C7_MODE                       ; BYPASS                      ; Untyped             ;
; C8_MODE                       ; BYPASS                      ; Untyped             ;
; C9_MODE                       ; BYPASS                      ; Untyped             ;
; C0_PH                         ; 0                           ; Untyped             ;
; C1_PH                         ; 0                           ; Untyped             ;
; C2_PH                         ; 0                           ; Untyped             ;
; C3_PH                         ; 0                           ; Untyped             ;
; C4_PH                         ; 0                           ; Untyped             ;
; C5_PH                         ; 0                           ; Untyped             ;
; C6_PH                         ; 0                           ; Untyped             ;
; C7_PH                         ; 0                           ; Untyped             ;
; C8_PH                         ; 0                           ; Untyped             ;
; C9_PH                         ; 0                           ; Untyped             ;
; L0_HIGH                       ; 1                           ; Untyped             ;
; L1_HIGH                       ; 1                           ; Untyped             ;
; G0_HIGH                       ; 1                           ; Untyped             ;
; G1_HIGH                       ; 1                           ; Untyped             ;
; G2_HIGH                       ; 1                           ; Untyped             ;
; G3_HIGH                       ; 1                           ; Untyped             ;
; E0_HIGH                       ; 1                           ; Untyped             ;
; E1_HIGH                       ; 1                           ; Untyped             ;
; E2_HIGH                       ; 1                           ; Untyped             ;
; E3_HIGH                       ; 1                           ; Untyped             ;
; L0_LOW                        ; 1                           ; Untyped             ;
; L1_LOW                        ; 1                           ; Untyped             ;
; G0_LOW                        ; 1                           ; Untyped             ;
; G1_LOW                        ; 1                           ; Untyped             ;
; G2_LOW                        ; 1                           ; Untyped             ;
; G3_LOW                        ; 1                           ; Untyped             ;
; E0_LOW                        ; 1                           ; Untyped             ;
; E1_LOW                        ; 1                           ; Untyped             ;
; E2_LOW                        ; 1                           ; Untyped             ;
; E3_LOW                        ; 1                           ; Untyped             ;
; L0_INITIAL                    ; 1                           ; Untyped             ;
; L1_INITIAL                    ; 1                           ; Untyped             ;
; G0_INITIAL                    ; 1                           ; Untyped             ;
; G1_INITIAL                    ; 1                           ; Untyped             ;
; G2_INITIAL                    ; 1                           ; Untyped             ;
; G3_INITIAL                    ; 1                           ; Untyped             ;
; E0_INITIAL                    ; 1                           ; Untyped             ;
; E1_INITIAL                    ; 1                           ; Untyped             ;
; E2_INITIAL                    ; 1                           ; Untyped             ;
; E3_INITIAL                    ; 1                           ; Untyped             ;
; L0_MODE                       ; BYPASS                      ; Untyped             ;
; L1_MODE                       ; BYPASS                      ; Untyped             ;
; G0_MODE                       ; BYPASS                      ; Untyped             ;
; G1_MODE                       ; BYPASS                      ; Untyped             ;
; G2_MODE                       ; BYPASS                      ; Untyped             ;
; G3_MODE                       ; BYPASS                      ; Untyped             ;
; E0_MODE                       ; BYPASS                      ; Untyped             ;
; E1_MODE                       ; BYPASS                      ; Untyped             ;
; E2_MODE                       ; BYPASS                      ; Untyped             ;
; E3_MODE                       ; BYPASS                      ; Untyped             ;
; L0_PH                         ; 0                           ; Untyped             ;
; L1_PH                         ; 0                           ; Untyped             ;
; G0_PH                         ; 0                           ; Untyped             ;
; G1_PH                         ; 0                           ; Untyped             ;
; G2_PH                         ; 0                           ; Untyped             ;
; G3_PH                         ; 0                           ; Untyped             ;
; E0_PH                         ; 0                           ; Untyped             ;
; E1_PH                         ; 0                           ; Untyped             ;
; E2_PH                         ; 0                           ; Untyped             ;
; E3_PH                         ; 0                           ; Untyped             ;
; M_PH                          ; 0                           ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped             ;
; CLK0_COUNTER                  ; G0                          ; Untyped             ;
; CLK1_COUNTER                  ; G0                          ; Untyped             ;
; CLK2_COUNTER                  ; G0                          ; Untyped             ;
; CLK3_COUNTER                  ; G0                          ; Untyped             ;
; CLK4_COUNTER                  ; G0                          ; Untyped             ;
; CLK5_COUNTER                  ; G0                          ; Untyped             ;
; CLK6_COUNTER                  ; E0                          ; Untyped             ;
; CLK7_COUNTER                  ; E1                          ; Untyped             ;
; CLK8_COUNTER                  ; E2                          ; Untyped             ;
; CLK9_COUNTER                  ; E3                          ; Untyped             ;
; L0_TIME_DELAY                 ; 0                           ; Untyped             ;
; L1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G0_TIME_DELAY                 ; 0                           ; Untyped             ;
; G1_TIME_DELAY                 ; 0                           ; Untyped             ;
; G2_TIME_DELAY                 ; 0                           ; Untyped             ;
; G3_TIME_DELAY                 ; 0                           ; Untyped             ;
; E0_TIME_DELAY                 ; 0                           ; Untyped             ;
; E1_TIME_DELAY                 ; 0                           ; Untyped             ;
; E2_TIME_DELAY                 ; 0                           ; Untyped             ;
; E3_TIME_DELAY                 ; 0                           ; Untyped             ;
; M_TIME_DELAY                  ; 0                           ; Untyped             ;
; N_TIME_DELAY                  ; 0                           ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped             ;
; ENABLE0_COUNTER               ; L0                          ; Untyped             ;
; ENABLE1_COUNTER               ; L0                          ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped             ;
; LOOP_FILTER_C                 ; 5                           ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped             ;
; VCO_POST_SCALE                ; 0                           ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                      ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped             ;
; M_TEST_SOURCE                 ; 5                           ; Untyped             ;
; C0_TEST_SOURCE                ; 5                           ; Untyped             ;
; C1_TEST_SOURCE                ; 5                           ; Untyped             ;
; C2_TEST_SOURCE                ; 5                           ; Untyped             ;
; C3_TEST_SOURCE                ; 5                           ; Untyped             ;
; C4_TEST_SOURCE                ; 5                           ; Untyped             ;
; C5_TEST_SOURCE                ; 5                           ; Untyped             ;
; C6_TEST_SOURCE                ; 5                           ; Untyped             ;
; C7_TEST_SOURCE                ; 5                           ; Untyped             ;
; C8_TEST_SOURCE                ; 5                           ; Untyped             ;
; C9_TEST_SOURCE                ; 5                           ; Untyped             ;
; CBXI_PARAMETER                ; SDRAM_PLL_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped             ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                      ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                   ;
; SI_DataL       ; 15     ; Signed Integer                                   ;
; SO_DataL       ; 7      ; Signed Integer                                   ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                  ;
; READ_MODE      ; 10     ; Unsigned Binary                                  ;
; INI_NUMBER     ; 1011   ; Unsigned Binary                                  ;
; IDLE           ; 0      ; Unsigned Binary                                  ;
; TRANSFER       ; 1      ; Unsigned Binary                                  ;
; BW_RATE        ; 101100 ; Unsigned Binary                                  ;
; POWER_CONTROL  ; 101101 ; Unsigned Binary                                  ;
; DATA_FORMAT    ; 110001 ; Unsigned Binary                                  ;
; INT_ENABLE     ; 101110 ; Unsigned Binary                                  ;
; INT_MAP        ; 101111 ; Unsigned Binary                                  ;
; THRESH_ACT     ; 100100 ; Unsigned Binary                                  ;
; THRESH_INACT   ; 100101 ; Unsigned Binary                                  ;
; TIME_INACT     ; 100110 ; Unsigned Binary                                  ;
; ACT_INACT_CTL  ; 100111 ; Unsigned Binary                                  ;
; THRESH_FF      ; 101000 ; Unsigned Binary                                  ;
; TIME_FF        ; 101001 ; Unsigned Binary                                  ;
; INT_SOURCE     ; 110000 ; Unsigned Binary                                  ;
; X_LB           ; 110010 ; Unsigned Binary                                  ;
; X_HB           ; 110011 ; Unsigned Binary                                  ;
; Y_LB           ; 110100 ; Unsigned Binary                                  ;
; Y_HB           ; 110101 ; Unsigned Binary                                  ;
; Z_LB           ; 110110 ; Unsigned Binary                                  ;
; Z_HB           ; 110111 ; Unsigned Binary                                  ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller ;
+----------------+--------+----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------+
; IDLE_MSB       ; 14     ; Signed Integer                                                                   ;
; SI_DataL       ; 15     ; Signed Integer                                                                   ;
; SO_DataL       ; 7      ; Signed Integer                                                                   ;
; WRITE_MODE     ; 00     ; Unsigned Binary                                                                  ;
; READ_MODE      ; 10     ; Unsigned Binary                                                                  ;
; INI_NUMBER     ; 1011   ; Unsigned Binary                                                                  ;
; IDLE           ; 0      ; Unsigned Binary                                                                  ;
; TRANSFER       ; 1      ; Unsigned Binary                                                                  ;
; BW_RATE        ; 101100 ; Unsigned Binary                                                                  ;
; POWER_CONTROL  ; 101101 ; Unsigned Binary                                                                  ;
; DATA_FORMAT    ; 110001 ; Unsigned Binary                                                                  ;
; INT_ENABLE     ; 101110 ; Unsigned Binary                                                                  ;
; INT_MAP        ; 101111 ; Unsigned Binary                                                                  ;
; THRESH_ACT     ; 100100 ; Unsigned Binary                                                                  ;
; THRESH_INACT   ; 100101 ; Unsigned Binary                                                                  ;
; TIME_INACT     ; 100110 ; Unsigned Binary                                                                  ;
; ACT_INACT_CTL  ; 100111 ; Unsigned Binary                                                                  ;
; THRESH_FF      ; 101000 ; Unsigned Binary                                                                  ;
; TIME_FF        ; 101001 ; Unsigned Binary                                                                  ;
; INT_SOURCE     ; 110000 ; Unsigned Binary                                                                  ;
; X_LB           ; 110010 ; Unsigned Binary                                                                  ;
; X_HB           ; 110011 ; Unsigned Binary                                                                  ;
; Y_LB           ; 110100 ; Unsigned Binary                                                                  ;
; Y_HB           ; 110101 ; Unsigned Binary                                                                  ;
; Z_LB           ; 110110 ; Unsigned Binary                                                                  ;
; Z_HB           ; 110111 ; Unsigned Binary                                                                  ;
+----------------+--------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; HA_END         ; 639   ; Signed Integer               ;
; HS_STA         ; 655   ; Signed Integer               ;
; HS_END         ; 751   ; Signed Integer               ;
; LAST_PIXEL     ; 799   ; Signed Integer               ;
; VA_END         ; 479   ; Signed Integer               ;
; VS_STA         ; 489   ; Signed Integer               ;
; VS_END         ; 491   ; Signed Integer               ;
; LAST_ROW       ; 524   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_logic:gl1|pseudo_rng:rng ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; BITS           ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_logic:gl1|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 28             ; Untyped                               ;
; LPM_WIDTHD             ; 4              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_stl ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 2                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
; Entity Instance               ; SDRAM_PLL:p2|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_logic:gl1|pseudo_rng:rng"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_logic:gl1"                                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; disp_scene ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; cont_key   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_ee_config:u_spi_ee_config"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; oDATA_H[7..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SDRAM_PLL:p2"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_6:u0"                                                                                                                                                         ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSEG0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oSEG1 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oSEG2 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oSEG3 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oSEG4 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oSEG5 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 243                         ;
;     CLR               ; 52                          ;
;     ENA               ; 60                          ;
;     ENA CLR           ; 71                          ;
;     ENA CLR SCLR      ; 21                          ;
;     plain             ; 39                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 698                         ;
;     arith             ; 257                         ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 102                         ;
;     normal            ; 441                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 206                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 67.10                       ;
; Average LUT depth     ; 24.54                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Jul 02 17:14:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FishingGame -c FishingGame
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_ee_config.v
    Info (12023): Found entity 1: spi_ee_config File: F:/QuartusStuff/Projects/FishingGame/v/spi_ee_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/spi_controller.v
    Info (12023): Found entity 1: spi_controller File: F:/QuartusStuff/Projects/FishingGame/v/spi_controller.v Line: 1
Warning (10229): Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits File: F:/QuartusStuff/Projects/FishingGame/v/led_driver.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/led_driver.v
    Info (12023): Found entity 1: led_driver File: F:/QuartusStuff/Projects/FishingGame/v/led_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: F:/QuartusStuff/Projects/FishingGame/v/SEG7_LUT_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: F:/QuartusStuff/Projects/FishingGame/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: F:/QuartusStuff/Projects/FishingGame/v/Reset_Delay.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at DE10_LITE_Default.v(164): ignored dangling comma in List of Port Connections File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_default.v
    Info (12023): Found entity 1: DE10_LITE_Default File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga_audio_pll.v
    Info (12023): Found entity 1: VGA_Audio_PLL File: F:/QuartusStuff/Projects/FishingGame/VGA_Audio_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file v/pseudo_rng.sv
    Info (12023): Found entity 1: pseudo_rng File: F:/QuartusStuff/Projects/FishingGame/v/pseudo_rng.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.sv
    Info (12023): Found entity 1: debouncer File: F:/QuartusStuff/Projects/FishingGame/debouncer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_logic.sv
    Info (12023): Found entity 1: game_logic File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: VGA File: F:/QuartusStuff/Projects/FishingGame/VGA.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /quartusstuff/projects/chiptune/audio_gen.sv
    Info (12023): Found entity 1: audio_gen File: F:/QuartusStuff/Projects/Chiptune/audio_gen.sv Line: 1
Info (15248): File "F:/QuartusStuff/Projects/FishingGame/Reset_Delay.v" is a duplicate of already analyzed file "F:/QuartusStuff/Projects/FishingGame/v/Reset_Delay.v" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file reset_delay.v
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.sv
    Info (12023): Found entity 1: SDRAM_CONTROLLER File: F:/QuartusStuff/Projects/FishingGame/SDRAM_CONTROLLER.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_pll.v
    Info (12023): Found entity 1: SDRAM_PLL File: F:/QuartusStuff/Projects/FishingGame/SDRAM_PLL.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at DE10_LITE_Default.v(110): created implicit net for "spi_clk" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at DE10_LITE_Default.v(116): created implicit net for "DRAM_CLK" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 116
Warning (10236): Verilog HDL Implicit Net warning at DE10_LITE_Default.v(166): created implicit net for "disp_scene" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 166
Info (12127): Elaborating entity "DE10_LITE_Default" for the top level hierarchy
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Default.v(47) has no driver File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 47
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 94
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20) File: F:/QuartusStuff/Projects/FishingGame/v/Reset_Delay.v Line: 10
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u0" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 105
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u0|SEG7_LUT:u0" File: F:/QuartusStuff/Projects/FishingGame/v/SEG7_LUT_6.v Line: 5
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 112
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component" File: F:/QuartusStuff/Projects/FishingGame/VGA_Audio_PLL.v Line: 112
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component" File: F:/QuartusStuff/Projects/FishingGame/VGA_Audio_PLL.v Line: 112
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter: File: F:/QuartusStuff/Projects/FishingGame/VGA_Audio_PLL.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "277778"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "166667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=VGA_Audio_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_audio_pll_altpll.v
    Info (12023): Found entity 1: VGA_Audio_PLL_altpll File: F:/QuartusStuff/Projects/FishingGame/db/vga_audio_pll_altpll.v Line: 31
Info (12128): Elaborating entity "VGA_Audio_PLL_altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component|VGA_Audio_PLL_altpll:auto_generated" File: f:/quartusstuff/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "SDRAM_PLL" for hierarchy "SDRAM_PLL:p2" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 117
Info (12128): Elaborating entity "altpll" for hierarchy "SDRAM_PLL:p2|altpll:altpll_component" File: F:/QuartusStuff/Projects/FishingGame/SDRAM_PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "SDRAM_PLL:p2|altpll:altpll_component" File: F:/QuartusStuff/Projects/FishingGame/SDRAM_PLL.v Line: 104
Info (12133): Instantiated megafunction "SDRAM_PLL:p2|altpll:altpll_component" with the following parameter: File: F:/QuartusStuff/Projects/FishingGame/SDRAM_PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "133"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=SDRAM_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info (12023): Found entity 1: SDRAM_PLL_altpll File: F:/QuartusStuff/Projects/FishingGame/db/sdram_pll_altpll.v Line: 31
Info (12128): Elaborating entity "SDRAM_PLL_altpll" for hierarchy "SDRAM_PLL:p2|altpll:altpll_component|SDRAM_PLL_altpll:auto_generated" File: f:/quartusstuff/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_gen" for hierarchy "audio_gen:audio" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 123
Warning (10230): Verilog HDL assignment warning at audio_gen.sv(28): truncated value with size 32 to match size of target (23) File: F:/QuartusStuff/Projects/Chiptune/audio_gen.sv Line: 28
Warning (10230): Verilog HDL assignment warning at audio_gen.sv(29): truncated value with size 32 to match size of target (17) File: F:/QuartusStuff/Projects/Chiptune/audio_gen.sv Line: 29
Info (12128): Elaborating entity "spi_ee_config" for hierarchy "spi_ee_config:u_spi_ee_config" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 139
Warning (10230): Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15) File: F:/QuartusStuff/Projects/FishingGame/v/spi_ee_config.v Line: 113
Info (12128): Elaborating entity "spi_controller" for hierarchy "spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller" File: F:/QuartusStuff/Projects/FishingGame/v/spi_ee_config.v Line: 60
Info (12128): Elaborating entity "led_driver" for hierarchy "led_driver:u_led_driver" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at led_driver.v(16): object "int2_count_en" assigned a value but never read File: F:/QuartusStuff/Projects/FishingGame/v/led_driver.v Line: 16
Warning (10230): Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24) File: F:/QuartusStuff/Projects/FishingGame/v/led_driver.v Line: 69
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vga1" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 164
Warning (10230): Verilog HDL assignment warning at VGA.sv(95): truncated value with size 32 to match size of target (9) File: F:/QuartusStuff/Projects/FishingGame/VGA.sv Line: 95
Warning (10230): Verilog HDL assignment warning at VGA.sv(98): truncated value with size 32 to match size of target (10) File: F:/QuartusStuff/Projects/FishingGame/VGA.sv Line: 98
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:gl1" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 166
Warning (10230): Verilog HDL assignment warning at game_logic.sv(74): truncated value with size 32 to match size of target (28) File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 74
Warning (10230): Verilog HDL assignment warning at game_logic.sv(99): truncated value with size 32 to match size of target (6) File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 99
Critical Warning (10237): Verilog HDL warning at game_logic.sv(127): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 127
Info (12128): Elaborating entity "debouncer" for hierarchy "game_logic:gl1|debouncer:db" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 36
Info (12128): Elaborating entity "pseudo_rng" for hierarchy "game_logic:gl1|pseudo_rng:rng" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 38
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "SDRAM_PLL:p2|altpll:altpll_component|SDRAM_PLL_altpll:auto_generated|wire_pll1_clk[0]" File: F:/QuartusStuff/Projects/FishingGame/db/sdram_pll_altpll.v Line: 93
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_logic:gl1|Div0" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 76
Info (12130): Elaborated megafunction instantiation "game_logic:gl1|lpm_divide:Div0" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 76
Info (12133): Instantiated megafunction "game_logic:gl1|lpm_divide:Div0" with the following parameter: File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 76
    Info (12134): Parameter "LPM_WIDTHN" = "28"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf
    Info (12023): Found entity 1: lpm_divide_stl File: F:/QuartusStuff/Projects/FishingGame/db/lpm_divide_stl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: F:/QuartusStuff/Projects/FishingGame/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_5ie.tdf
    Info (12023): Found entity 1: alt_u_div_5ie File: F:/QuartusStuff/Projects/FishingGame/db/alt_u_div_5ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: F:/QuartusStuff/Projects/FishingGame/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: F:/QuartusStuff/Projects/FishingGame/db/add_sub_u3c.tdf Line: 23
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 43
Info (13000): Registers with preset signals will power-up high File: F:/QuartusStuff/Projects/FishingGame/v/led_driver.v Line: 59
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "game_logic:gl1|fish_size[2]" is converted into an equivalent circuit using register "game_logic:gl1|fish_size[2]~_emulated" and latch "game_logic:gl1|fish_size[2]~1" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 59
    Warning (13310): Register "game_logic:gl1|fish_size[1]" is converted into an equivalent circuit using register "game_logic:gl1|fish_size[1]~_emulated" and latch "game_logic:gl1|fish_size[1]~5" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 59
    Warning (13310): Register "game_logic:gl1|fish_size[0]" is converted into an equivalent circuit using register "game_logic:gl1|fish_size[0]~_emulated" and latch "game_logic:gl1|fish_size[0]~9" File: F:/QuartusStuff/Projects/FishingGame/game_logic.sv Line: 59
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 15
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 16
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 17
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 47
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file F:/QuartusStuff/Projects/FishingGame/FishingGame.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 23
    Warning (15610): No output dependent on input pin "SW[1]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[2]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[3]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[4]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[5]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[6]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[7]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[8]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "SW[9]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 29
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: F:/QuartusStuff/Projects/FishingGame/DE10_LITE_Default.v Line: 40
Info (21057): Implemented 832 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 76 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 736 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Tue Jul 02 17:14:20 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/QuartusStuff/Projects/FishingGame/FishingGame.map.smsg.


