#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  5 15:32:23 2019
# Process ID: 17112
# Current directory: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13856 C:\Users\ZZ\Documents\Xilinx_Ethernet_1G_ZZ\Ethernet_1G_ZZ.xpr
# Log file: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/vivado.log
# Journal file: C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 fifo_x_synth_1
reset_run fifo_x_synth_1
set_property -dict [list CONFIG.Performance_Options {First_Word_Fall_Through}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
launch_runs -jobs 4 fifo_x_synth_1
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 1 ms
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
open_run synth_1 -name synth_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
save_wave_config {C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg}
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
run 100 us
run 100 us
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE1_WIDTH {8} CONFIG.C_PROBE0_WIDTH {4} CONFIG.C_DATA_DEPTH {65536} CONFIG.C_NUM_OF_PROBES {3}] [get_ips ila_0]
generate_target {instantiation_template} [get_files c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 4 ila_0_synth_1
export_simulation -of_objects [get_files c:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation -mode post-implementation -type timing
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
run 100 us
run 100 us
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
run all
refresh_design
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE false [get_runs impl_1]
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_design impl_1
refresh_design
set_property strategy Performance_Retiming [get_runs impl_1]
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
reset_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
reset_run fifo_x_synth_1
launch_simulation
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run all
relaunch_sim
run 100 us
run all
relaunch_sim
run 100 us
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run all
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 ms
relaunch_sim
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
run 100 us
relaunch_sim
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
close_sim
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
close_sim
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Distributed_RAM} CONFIG.Enable_Reset_Synchronization {false} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {true} CONFIG.Dout_Reset_Value {00} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips fifo_x]
generate_target all [get_files  C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci]
catch { config_ip_cache -export [get_ips -all fifo_x] }
export_ip_user_files -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -no_script -sync -force -quiet
reset_run fifo_x_synth_1
launch_runs -jobs 4 fifo_x_synth_1
export_simulation -of_objects [get_files C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/ip/fifo_x/fifo_x.xci] -directory C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files -ipstatic_source_dir C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/modelsim} {questa=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/questa} {riviera=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/riviera} {activehdl=C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/ZZ/Documents/Xilinx_Ethernet_1G_ZZ/testbench_top_behav.wcfg
source testbench_top.tcl
run 100 us
run 100 us
close_sim
