digraph G {
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis-Tutorials" -> "Xilinx/XRT"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis-Tutorials" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis-Tutorials" -> "Xilinx/PYNQ"
"Xilinx/Vitis-Tutorials" -> "fastmachinelearning/hls4ml"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis-Tutorials" -> "KastnerRG/pp4fpgas"
"Xilinx/Vitis-Tutorials" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis-Tutorials" -> "Xilinx/finn"
"Xilinx/Vitis-Tutorials" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/Vitis-Tutorials" -> "Xilinx/PYNQ_Workshop"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis_Libraries" -> "Xilinx/XRT"
"Xilinx/Vitis_Libraries" -> "definelicht/hlslib"
"Xilinx/Vitis_Libraries" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis_Libraries" -> "spcl/gemm_hls"
"Xilinx/Vitis_Libraries" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Xilinx/Vitis_Libraries" -> "Xilinx/HLS"
"Xilinx/Vitis_Libraries" -> "Xilinx/finn"
"Xilinx/Vitis_Libraries" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/Vitis_Libraries" -> "Xilinx/PYNQ"
"Xilinx/Vitis_Libraries" -> "Xilinx/xfopencv"
"Xilinx/Vitis_Libraries" -> "KastnerRG/pp4fpgas"
"Xilinx/Vitis_Libraries" -> "Xilinx/HLx_Examples"
"dtysky/FPGA-Imaging-Library" -> "becomequantum/Kryon"
"dtysky/FPGA-Imaging-Library" -> "hunterlew/convolution_network_on_FPGA"
"dtysky/FPGA-Imaging-Library" -> "xupsh/pp4fpgas-cn"
"dtysky/FPGA-Imaging-Library" -> "aolofsson/oh" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"dtysky/FPGA-Imaging-Library" -> "dem123456789/FPGA-CNN"
"dtysky/FPGA-Imaging-Library" -> "QShen3/CNN-FPGA"
"dtysky/FPGA-Imaging-Library" -> "alexforencich/verilog-axis" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "mtmd/FPGA_Based_CNN"
"dtysky/FPGA-Imaging-Library" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"dtysky/FPGA-Imaging-Library" -> "alexforencich/verilog-axi" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "cornell-zhang/bnn-fpga"
"dtysky/FPGA-Imaging-Library" -> "Digilent/vivado-library" ["e"=1]
"dtysky/FPGA-Imaging-Library" -> "doonny/PipeCNN"
"dtysky/FPGA-Imaging-Library" -> "analogdevicesinc/hdl" ["e"=1]
"hunterlew/convolution_network_on_FPGA" -> "QShen3/CNN-FPGA"
"hunterlew/convolution_network_on_FPGA" -> "mtmd/FPGA_Based_CNN"
"hunterlew/convolution_network_on_FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"hunterlew/convolution_network_on_FPGA" -> "lulinchen/cnn_open"
"hunterlew/convolution_network_on_FPGA" -> "dem123456789/FPGA-CNN"
"hunterlew/convolution_network_on_FPGA" -> "doonny/PipeCNN"
"hunterlew/convolution_network_on_FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"hunterlew/convolution_network_on_FPGA" -> "changwoolee/lenet5_hls"
"hunterlew/convolution_network_on_FPGA" -> "alan4186/Hardware-CNN"
"hunterlew/convolution_network_on_FPGA" -> "awai54st/PYNQ-Classification"
"hunterlew/convolution_network_on_FPGA" -> "pp-Innovate/FPGA-ZynqNet"
"hunterlew/convolution_network_on_FPGA" -> "dgschwend/zynqnet"
"hunterlew/convolution_network_on_FPGA" -> "cornell-zhang/bnn-fpga"
"hunterlew/convolution_network_on_FPGA" -> "AniketBadhan/Convolutional-Neural-Network"
"hunterlew/convolution_network_on_FPGA" -> "dhm2013724/yolov2_xilinx_fpga"
"gthparch/macsim" -> "macsimgt/macsim-public"
"EECS-NTNU/bismo" -> "hsharma35/bitfusion"
"Xilinx/RapidWright" -> "Xilinx/HLS"
"Xilinx/RapidWright" -> "cornell-zhang/rosetta"
"Xilinx/RapidWright" -> "Licheng-Guo/AutoBridge"
"Xilinx/RapidWright" -> "masc-ucsc/livehd"
"Xilinx/RapidWright" -> "cuhk-eda/ripple-fpga" ["e"=1]
"Xilinx/RapidWright" -> "verilog-to-routing/vtr-verilog-to-routing" ["e"=1]
"Xilinx/RapidWright" -> "hanchenye/scalehls"
"Xilinx/RapidWright" -> "definelicht/hlslib"
"Xilinx/RapidWright" -> "byuccl/RapidSmith2"
"Xilinx/RapidWright" -> "lana555/dynamatic"
"Xilinx/RapidWright" -> "Licheng-Guo/RapidStream"
"Xilinx/RapidWright" -> "freechipsproject/firrtl" ["e"=1]
"Xilinx/RapidWright" -> "Xilinx/SDAccel_Examples"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "definelicht/hlslib"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "hanchenye/scalehls"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "xupsh/pp4fpgas-cn-hls"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-HLS-Introductory-Examples" -> "fastmachinelearning/hls4ml"
"arm-university/arm-gem5-rsk" -> "tukl-msd/gem5.TnT"
"gem5/gem5" -> "powerjg/learning_gem5"
"gem5/gem5" -> "s5z/zsim"
"gem5/gem5" -> "CMU-SAFARI/ramulator"
"gem5/gem5" -> "vineodd/PIMSim"
"gem5/gem5" -> "HewlettPackard/cacti"
"gem5/gem5" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"gem5/gem5" -> "harvard-acc/gem5-aladdin"
"gem5/gem5" -> "arm-university/arm-gem5-rsk"
"gem5/gem5" -> "umd-memsys/DRAMsim3"
"gem5/gem5" -> "umd-memsys/DRAMSim2"
"gem5/gem5" -> "riscv/riscv-isa-sim" ["e"=1]
"gem5/gem5" -> "ChampSim/ChampSim"
"gem5/gem5" -> "chipsalliance/rocket-chip" ["e"=1]
"gem5/gem5" -> "freechipsproject/chisel3" ["e"=1]
"gem5/gem5" -> "riscv-boom/riscv-boom" ["e"=1]
"google/CFU-Playground" -> "google/xls"
"google/CFU-Playground" -> "tensil-ai/tensil"
"google/CFU-Playground" -> "hanchenye/scalehls"
"google/CFU-Playground" -> "siliconcompiler/siliconcompiler" ["e"=1]
"google/CFU-Playground" -> "lnis-uofu/OpenFPGA" ["e"=1]
"google/CFU-Playground" -> "Xilinx/HLS"
"google/CFU-Playground" -> "chipsalliance/f4pga" ["e"=1]
"google/CFU-Playground" -> "UCLA-VAST/AutoSA"
"google/CFU-Playground" -> "efabless/caravel" ["e"=1]
"google/CFU-Playground" -> "bespoke-silicon-group/bsg_manycore" ["e"=1]
"google/xls" -> "llvm/circt" ["e"=1]
"google/xls" -> "Xilinx/HLS"
"google/xls" -> "NVlabs/matchlib"
"google/xls" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"google/xls" -> "efabless/openlane" ["e"=1]
"google/xls" -> "YosysHQ/yosys" ["e"=1]
"google/xls" -> "B-Lang-org/bsc" ["e"=1]
"google/xls" -> "google/CFU-Playground"
"google/xls" -> "alainmarcel/Surelog" ["e"=1]
"google/xls" -> "Xilinx/RapidWright"
"google/xls" -> "google/verible" ["e"=1]
"google/xls" -> "siliconcompiler/siliconcompiler" ["e"=1]
"google/xls" -> "olofk/edalize" ["e"=1]
"google/xls" -> "The-OpenROAD-Project/OpenROAD" ["e"=1]
"google/xls" -> "JulianKemmerer/PipelineC" ["e"=1]
"jneless/EyerissF" -> "zihuatanejp/xor-crypto-js"
"jneless/EyerissF" -> "sunyiyue/CCIMLib"
"jneless/EyerissF" -> "SingularityKChen/dl_accelerator"
"jneless/EyerissF" -> "jonnyshao/wechat-fetch" ["e"=1]
"jneless/EyerissF" -> "ssshaiyang/LetsPlayBall"
"jneless/EyerissF" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"jneless/EyerissF" -> "taoyilee/clacc"
"jneless/EyerissF" -> "xuuhaoo/DefenseCrash" ["e"=1]
"jneless/EyerissF" -> "milanyangbo/myrpc" ["e"=1]
"jneless/EyerissF" -> "sasou/gene-for-php7" ["e"=1]
"jneless/EyerissF" -> "zhang-rf/mybatis-boost" ["e"=1]
"jneless/EyerissF" -> "Ke-Coding/Gobang_by_Kevin-by-Qt-"
"jneless/EyerissF" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"jneless/EyerissF" -> "stanford-mast/nn_dataflow"
"jneless/EyerissF" -> "yanym/Cornell-Club" ["e"=1]
"vineodd/PIMSim" -> "CMU-SAFARI/ramulator-pim"
"vineodd/PIMSim" -> "SEAL-UCSB/NVSim"
"vineodd/PIMSim" -> "CMU-SAFARI/IMPICA"
"vineodd/PIMSim" -> "umd-memsys/DRAMSim2"
"vineodd/PIMSim" -> "umd-memsys/DRAMsim3"
"vineodd/PIMSim" -> "Systems-ShiftLab/MultiPIM"
"vineodd/PIMSim" -> "s5z/zsim"
"vineodd/PIMSim" -> "powerjg/learning_gem5"
"xupsh/pp4fpgas-cn-hls" -> "xupsh/pp4fpgas-cn"
"xupsh/pp4fpgas-cn-hls" -> "Xilinx/QNN-MO-PYNQ"
"xupsh/pp4fpgas-cn-hls" -> "louisliuwei/PynqDocs"
"xupsh/pp4fpgas-cn-hls" -> "sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS"
"xupsh/pp4fpgas-cn-hls" -> "onioncc/iSmartDNN"
"xupsh/pp4fpgas-cn-hls" -> "spcl/hls_tutorial_examples"
"xupsh/pp4fpgas-cn-hls" -> "heheda365/ultra_net"
"xupsh/pp4fpgas-cn-hls" -> "fpgasystems/spooNN"
"xupsh/pp4fpgas-cn-hls" -> "TomG008/SkyNet"
"xupsh/pp4fpgas-cn-hls" -> "jiangwx/SkrSkr"
"xupsh/pp4fpgas-cn-hls" -> "dhm2013724/yolov2_xilinx_fpga"
"xupsh/pp4fpgas-cn-hls" -> "venturezhao/XJTU-Tripler"
"xupsh/pp4fpgas-cn-hls" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"xupsh/pp4fpgas-cn-hls" -> "spcl/gemm_hls"
"xupsh/pp4fpgas-cn-hls" -> "Xilinx/finn-hlslib"
"ARM-software/SCALE-Sim" -> "stanford-mast/nn_dataflow"
"ARM-software/SCALE-Sim" -> "HewlettPackard/cacti"
"ARM-software/SCALE-Sim" -> "NVlabs/timeloop"
"ARM-software/SCALE-Sim" -> "ucb-bar/gemmini" ["e"=1]
"ARM-software/SCALE-Sim" -> "fengbintu/Neural-Networks-on-Silicon"
"ARM-software/SCALE-Sim" -> "scalesim-project/scale-sim-v2"
"ARM-software/SCALE-Sim" -> "jneless/EyerissF"
"ARM-software/SCALE-Sim" -> "IBM/AccDNN"
"ARM-software/SCALE-Sim" -> "maestro-project/maestro"
"ARM-software/SCALE-Sim" -> "umd-memsys/DRAMSim2"
"ARM-software/SCALE-Sim" -> "BirenResearch/AIChip_Paper_List"
"ARM-software/SCALE-Sim" -> "harvard-acc/gem5-aladdin"
"ARM-software/SCALE-Sim" -> "UCSBarchlab/OpenTPU"
"ARM-software/SCALE-Sim" -> "SingularityKChen/dl_accelerator"
"ARM-software/SCALE-Sim" -> "CMU-SAFARI/ramulator"
"stanford-mast/nn_dataflow" -> "hsharma35/bitfusion"
"stanford-mast/nn_dataflow" -> "xuanyoya/Interstellar-CNN-scheduler"
"stanford-mast/nn_dataflow" -> "ARM-software/SCALE-Sim"
"stanford-mast/nn_dataflow" -> "NVlabs/timeloop"
"stanford-mast/nn_dataflow" -> "jneless/EyerissF"
"stanford-mast/nn_dataflow" -> "taoyilee/clacc"
"stanford-mast/nn_dataflow" -> "maestro-project/maestro"
"stanford-mast/nn_dataflow" -> "hsharma35/dnnweaver2"
"stanford-mast/nn_dataflow" -> "ucb-bar/gemmini" ["e"=1]
"stanford-mast/nn_dataflow" -> "ysshao/ALADDIN"
"stanford-mast/nn_dataflow" -> "EECS-NTNU/bismo"
"stanford-mast/nn_dataflow" -> "RICE-EIC/AutoDNNchip"
"stanford-mast/nn_dataflow" -> "IBM/AccDNN"
"stanford-mast/nn_dataflow" -> "umd-memsys/DRAMSim2"
"BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" -> "google/qkeras"
"BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" -> "TropComplique/trained-ternary-quantization" ["e"=1]
"BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" -> "qinyao-he/bit-rnn"
"basicmi/AI-Chip" -> "fengbintu/Neural-Networks-on-Silicon"
"basicmi/AI-Chip" -> "BirenResearch/AIChip_Paper_List"
"basicmi/AI-Chip" -> "nvdla/hw" ["e"=1]
"basicmi/AI-Chip" -> "ARM-software/SCALE-Sim"
"basicmi/AI-Chip" -> "ucb-bar/gemmini" ["e"=1]
"basicmi/AI-Chip" -> "doonny/PipeCNN"
"basicmi/AI-Chip" -> "baidu-research/DeepBench" ["e"=1]
"basicmi/AI-Chip" -> "IBM/AccDNN"
"basicmi/AI-Chip" -> "pytorch/QNNPACK" ["e"=1]
"basicmi/AI-Chip" -> "firesim/firesim" ["e"=1]
"basicmi/AI-Chip" -> "merrymercy/awesome-tensor-compilers" ["e"=1]
"basicmi/AI-Chip" -> "apache/incubator-tvm" ["e"=1]
"basicmi/AI-Chip" -> "ONNC/onnc" ["e"=1]
"basicmi/AI-Chip" -> "stanford-mast/nn_dataflow"
"basicmi/AI-Chip" -> "google/iree" ["e"=1]
"Xilinx/XRT" -> "Xilinx/Vitis_Libraries"
"Xilinx/XRT" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/XRT" -> "Xilinx/Vitis-Tutorials"
"Xilinx/XRT" -> "Xilinx/FPGA_as_a_Service"
"Xilinx/XRT" -> "definelicht/hlslib"
"Xilinx/XRT" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/XRT" -> "Xilinx/dma_ip_drivers" ["e"=1]
"Xilinx/XRT" -> "Xilinx/Vitis-AI"
"Xilinx/XRT" -> "Xilinx/finn"
"Xilinx/XRT" -> "Xilinx/ml-suite"
"Xilinx/XRT" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Xilinx/XRT" -> "Xilinx/RapidWright"
"Xilinx/XRT" -> "Xilinx/SDAccel_Examples"
"Xilinx/XRT" -> "KastnerRG/pp4fpgas"
"Xilinx/XRT" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP" ["e"=1]
"shioyadan/Konata" -> "rsd-devel/rsd" ["e"=1]
"shioyadan/Konata" -> "powerjg/learning_gem5"
"shioyadan/Konata" -> "ChampSim/ChampSim"
"Xilinx/brevitas" -> "Xilinx/finn"
"Xilinx/brevitas" -> "Xilinx/finn-hlslib"
"Xilinx/brevitas" -> "htqin/awesome-model-quantization" ["e"=1]
"Xilinx/brevitas" -> "Xilinx/finn-examples"
"Xilinx/brevitas" -> "Zhen-Dong/HAWQ" ["e"=1]
"Xilinx/brevitas" -> "fastmachinelearning/hls4ml"
"Xilinx/brevitas" -> "quic/aimet" ["e"=1]
"Xilinx/brevitas" -> "submission2019/cnn-quantization" ["e"=1]
"Xilinx/brevitas" -> "Xilinx/Vitis-AI"
"Xilinx/brevitas" -> "ModelTC/MQBench" ["e"=1]
"Xilinx/brevitas" -> "EECS-NTNU/bismo"
"Xilinx/brevitas" -> "Xilinx/Vitis-Tutorials"
"Xilinx/brevitas" -> "Tiiiger/QPyTorch" ["e"=1]
"Xilinx/brevitas" -> "google/qkeras"
"Xilinx/brevitas" -> "Xilinx/BNN-PYNQ"
"aws/aws-fpga" -> "Xilinx/SDAccel_Examples"
"aws/aws-fpga" -> "fpgasystems/fpga-network-stack" ["e"=1]
"aws/aws-fpga" -> "nvdla/hw" ["e"=1]
"aws/aws-fpga" -> "Xilinx/Vitis_Libraries"
"aws/aws-fpga" -> "google/xls"
"aws/aws-fpga" -> "Xilinx/Vitis_Accel_Examples"
"aws/aws-fpga" -> "KastnerRG/pp4fpgas"
"aws/aws-fpga" -> "doonny/PipeCNN"
"aws/aws-fpga" -> "Xilinx/HLx_Examples"
"aws/aws-fpga" -> "ucsdsysnet/corundum" ["e"=1]
"aws/aws-fpga" -> "definelicht/hlslib"
"aws/aws-fpga" -> "alexforencich/verilog-ethernet" ["e"=1]
"aws/aws-fpga" -> "Xilinx/PYNQ"
"aws/aws-fpga" -> "olofk/fusesoc" ["e"=1]
"aws/aws-fpga" -> "Xilinx/XRT"
"mgaudet/CompilerJobs" -> "SomewhatML/sml-compiler"
"mgaudet/CompilerJobs" -> "jeanqasaur/learn-programming-languages"
"mgaudet/CompilerJobs" -> "sampsyo/cs6120"
"mgaudet/CompilerJobs" -> "sampsyo/bril"
"danielholanda/LeFlow" -> "jofrfu/tinyTPU"
"danielholanda/LeFlow" -> "hls-fpga-machine-learning/hls4ml"
"danielholanda/LeFlow" -> "hsharma35/dnnweaver2"
"danielholanda/LeFlow" -> "fpgasystems/spooNN"
"danielholanda/LeFlow" -> "dgschwend/zynqnet"
"danielholanda/LeFlow" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"danielholanda/LeFlow" -> "IBM/AccDNN"
"danielholanda/LeFlow" -> "doonny/PipeCNN"
"danielholanda/LeFlow" -> "Xilinx/ml-suite"
"danielholanda/LeFlow" -> "JulianKemmerer/PipelineC" ["e"=1]
"danielholanda/LeFlow" -> "mtmd/FPGA_Based_CNN"
"danielholanda/LeFlow" -> "dicecco1/fpga_caffe"
"danielholanda/LeFlow" -> "Xilinx/BNN-PYNQ"
"danielholanda/LeFlow" -> "Xilinx/CHaiDNN"
"danielholanda/LeFlow" -> "KastnerRG/pp4fpgas"
"nlsynth/karuta" -> "nlsynth/iroha"
"s5z/zsim" -> "CMU-SAFARI/ramulator-pim"
"s5z/zsim" -> "umd-memsys/DRAMSim2"
"s5z/zsim" -> "vineodd/PIMSim"
"s5z/zsim" -> "gem5/gem5"
"s5z/zsim" -> "AXLEproject/axle-zsim-nvmain"
"s5z/zsim" -> "HewlettPackard/cacti"
"s5z/zsim" -> "cyjseagull/SHMA"
"s5z/zsim" -> "mjyan0720/InvisiSpec-1.0" ["e"=1]
"s5z/zsim" -> "CMU-SAFARI/ramulator"
"s5z/zsim" -> "HewlettPackard/mcpat"
"s5z/zsim" -> "umd-memsys/DRAMsim3"
"s5z/zsim" -> "powerjg/learning_gem5"
"s5z/zsim" -> "mit-carbon/Graphite"
"s5z/zsim" -> "sbeamer/gapbs" ["e"=1]
"s5z/zsim" -> "harvard-acc/gem5-aladdin"
"sampsyo/cs6120" -> "sampsyo/bril"
"sampsyo/cs6120" -> "mgaudet/CompilerJobs"
"sampsyo/cs6120" -> "kumasento/polymer"
"sampsyo/cs6120" -> "IUCompilerCourse/Essentials-of-Compilation" ["e"=1]
"sampsyo/cs6120" -> "banach-space/llvm-tutor" ["e"=1]
"sampsyo/cs6120" -> "cucapra/turnt"
"sampsyo/cs6120" -> "LeifAndersen/PLGradSchools" ["e"=1]
"sampsyo/cs6120" -> "cucapra/dahlia" ["e"=1]
"sampsyo/cs6120" -> "hanchenye/scalehls"
"sampsyo/cs6120" -> "wsmoses/Polygeist"
"Xilinx/BNN-PYNQ" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/BNN-PYNQ" -> "awai54st/PYNQ-Classification"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/BNN-PYNQ" -> "dgschwend/zynqnet"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ_Workshop"
"Xilinx/BNN-PYNQ" -> "Xilinx/FINN"
"Xilinx/BNN-PYNQ" -> "Xilinx/PYNQ-DL"
"Xilinx/BNN-PYNQ" -> "Xilinx/LSTM-PYNQ"
"Xilinx/BNN-PYNQ" -> "MatthieuCourbariaux/BinaryNet" ["e"=1]
"Xilinx/BNN-PYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/BNN-PYNQ" -> "cornell-zhang/bnn-fpga"
"Xilinx/BNN-PYNQ" -> "Xilinx/finn"
"Xilinx/BNN-PYNQ" -> "Xilinx/CHaiDNN"
"Xilinx/BNN-PYNQ" -> "Xilinx/ml-suite"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ_Workshop" -> "Xilinx/BNN-PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/LSTM-PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-Networking"
"Xilinx/PYNQ_Workshop" -> "awai54st/PYNQ-Classification"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/PYNQ_Workshop" -> "hillhao/PYNQ-project"
"Xilinx/PYNQ_Workshop" -> "drichmond/PYNQ-HLS"
"Xilinx/PYNQ_Workshop" -> "Xilinx/PYNQ-DL"
"Xilinx/PYNQ_Workshop" -> "louisliuwei/PynqDocs"
"Xilinx/PYNQ_Workshop" -> "Xilinx/finn-examples"
"Xilinx/PYNQ_Workshop" -> "Avnet/Ultra96-PYNQ"
"Xilinx/PYNQ_Workshop" -> "drichmond/RISC-V-On-PYNQ"
"hillhao/PYNQ-project" -> "Xilinx/LSTM-PYNQ"
"ChampSim/ChampSim" -> "CMU-SAFARI/Pythia"
"ChampSim/ChampSim" -> "HewlettPackard/cacti"
"ChampSim/ChampSim" -> "CMU-SAFARI/Hermes"
"ChampSim/ChampSim" -> "shioyadan/Konata"
"ChampSim/ChampSim" -> "s5z/zsim"
"ChampSim/ChampSim" -> "gem5/gem5"
"ChampSim/ChampSim" -> "harvard-acc/gem5-aladdin"
"ChampSim/ChampSim" -> "agusnt/Berti-Artifact"
"ChampSim/ChampSim" -> "hpsresearchgroup/scarab"
"ChampSim/ChampSim" -> "CMU-SAFARI/ramulator-pim"
"ChampSim/ChampSim" -> "powerjg/learning_gem5"
"ChampSim/ChampSim" -> "PrincetonUniversity/openpiton" ["e"=1]
"ChampSim/ChampSim" -> "0xd3ba/build-your-own-prefetcher"
"ChampSim/ChampSim" -> "CMU-SAFARI/ramulator"
"ChampSim/ChampSim" -> "darchr/gem5art"
"Xilinx/PYNQ" -> "Xilinx/BNN-PYNQ"
"Xilinx/PYNQ" -> "Xilinx/PYNQ_Workshop"
"Xilinx/PYNQ" -> "awai54st/PYNQ-Classification"
"Xilinx/PYNQ" -> "Xilinx/Vitis-AI"
"Xilinx/PYNQ" -> "Xilinx/Vitis-Tutorials"
"Xilinx/PYNQ" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/PYNQ" -> "Xilinx/Vitis_Libraries"
"Xilinx/PYNQ" -> "xupsh/pp4fpgas-cn"
"Xilinx/PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ" -> "dgschwend/zynqnet"
"Xilinx/PYNQ" -> "doonny/PipeCNN"
"Xilinx/PYNQ" -> "xupsh/pp4fpgas-cn-hls"
"Xilinx/PYNQ" -> "Xilinx/linux-xlnx" ["e"=1]
"Xilinx/PYNQ" -> "Avnet/Ultra96-PYNQ"
"google/qkeras" -> "BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow"
"google/qkeras" -> "fastmachinelearning/hls4ml"
"google/qkeras" -> "Xilinx/brevitas"
"google/qkeras" -> "fastmachinelearning/hls4ml-tutorial"
"google/qkeras" -> "hls-fpga-machine-learning/hls4ml"
"google/qkeras" -> "Xilinx/finn"
"google/qkeras" -> "Xilinx/RFNoC-HLS-NeuralNet"
"google/qkeras" -> "mlcommons/tiny" ["e"=1]
"google/qkeras" -> "larq/larq" ["e"=1]
"google/qkeras" -> "tensorflow/model-optimization" ["e"=1]
"google/qkeras" -> "Zhen-Dong/HAWQ" ["e"=1]
"google/qkeras" -> "microsoft/LQ-Nets" ["e"=1]
"google/qkeras" -> "submission2019/cnn-quantization" ["e"=1]
"google/qkeras" -> "google/CFU-Playground"
"google/qkeras" -> "larq/zoo" ["e"=1]
"knowm/memristor-discovery" -> "knowm/waveforms4j"
"knowm/memristor-models-4-all" -> "knowm/memristor-discovery"
"xupsh/pp4fpgas-cn" -> "xupsh/pp4fpgas-cn-hls"
"xupsh/pp4fpgas-cn" -> "dhm2013724/yolov2_xilinx_fpga"
"xupsh/pp4fpgas-cn" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"xupsh/pp4fpgas-cn" -> "awai54st/PYNQ-Classification"
"xupsh/pp4fpgas-cn" -> "doonny/PipeCNN"
"xupsh/pp4fpgas-cn" -> "KastnerRG/pp4fpgas"
"xupsh/pp4fpgas-cn" -> "dgschwend/zynqnet"
"xupsh/pp4fpgas-cn" -> "changwoolee/lenet5_hls"
"xupsh/pp4fpgas-cn" -> "hls-fpga-machine-learning/hls4ml"
"xupsh/pp4fpgas-cn" -> "louisliuwei/PynqDocs"
"xupsh/pp4fpgas-cn" -> "QShen3/CNN-FPGA"
"xupsh/pp4fpgas-cn" -> "Xilinx/HLx_Examples"
"xupsh/pp4fpgas-cn" -> "hunterlew/convolution_network_on_FPGA"
"xupsh/pp4fpgas-cn" -> "Xilinx/PYNQ"
"xupsh/pp4fpgas-cn" -> "Xilinx/xfopencv"
"KastnerRG/pp4fpgas" -> "xupsh/pp4fpgas-cn"
"KastnerRG/pp4fpgas" -> "definelicht/hlslib"
"KastnerRG/pp4fpgas" -> "Xilinx/HLx_Examples"
"KastnerRG/pp4fpgas" -> "Xilinx/HLS-Tiny-Tutorials"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis-Tutorials"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis_Libraries"
"KastnerRG/pp4fpgas" -> "Xilinx/Vitis_Accel_Examples"
"KastnerRG/pp4fpgas" -> "spcl/gemm_hls"
"KastnerRG/pp4fpgas" -> "xupsh/pp4fpgas-cn-hls"
"KastnerRG/pp4fpgas" -> "hls-fpga-machine-learning/hls4ml"
"KastnerRG/pp4fpgas" -> "Xilinx/CHaiDNN"
"KastnerRG/pp4fpgas" -> "cornell-zhang/rosetta"
"KastnerRG/pp4fpgas" -> "fpgasystems/fpga-network-stack" ["e"=1]
"KastnerRG/pp4fpgas" -> "spcl/hls_tutorial_examples"
"KastnerRG/pp4fpgas" -> "hughperkins/VeriGPU" ["e"=1]
"Avnet/hdl" -> "Avnet/petalinux"
"CMU-SAFARI/ramulator" -> "umd-memsys/DRAMsim3"
"CMU-SAFARI/ramulator" -> "umd-memsys/DRAMSim2"
"CMU-SAFARI/ramulator" -> "CMU-SAFARI/ramulator-pim"
"CMU-SAFARI/ramulator" -> "HewlettPackard/cacti"
"CMU-SAFARI/ramulator" -> "vineodd/PIMSim"
"CMU-SAFARI/ramulator" -> "s5z/zsim"
"CMU-SAFARI/ramulator" -> "harvard-acc/gem5-aladdin"
"CMU-SAFARI/ramulator" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"CMU-SAFARI/ramulator" -> "CMU-SAFARI/SoftMC"
"CMU-SAFARI/ramulator" -> "gem5/gem5"
"CMU-SAFARI/ramulator" -> "HewlettPackard/mcpat"
"CMU-SAFARI/ramulator" -> "ARM-software/SCALE-Sim"
"CMU-SAFARI/ramulator" -> "ucb-bar/gemmini" ["e"=1]
"CMU-SAFARI/ramulator" -> "tukl-msd/DRAMPower"
"CMU-SAFARI/ramulator" -> "gthparch/macsim"
"Multi2Sim/multi2sim" -> "gthparch/macsim"
"SEAL-UCSB/NVmain" -> "SEAL-UCSB/NVSim"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/AI-Model-Zoo"
"Xilinx/Vitis-AI-Tutorials" -> "gewuek/vitis_ai_custom_platform_flow"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-AI-Tutorials" -> "fastmachinelearning/hls4ml"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/finn"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/Vitis-AI-Tutorials" -> "Xilinx/finn-hlslib"
"Xilinx/Vitis-AI-Tutorials" -> "TomG008/SkyNet"
"cornell-zhang/HiSparse" -> "cornell-zhang/GraphLily"
"cornell-zhang/HiSparse" -> "cornell-zhang/uptune"
"williamdemeo/TypeFunc" -> "jstolarek/why-dependent-types-matter"
"sampsyo/bril" -> "sampsyo/cs6120"
"sampsyo/bril" -> "cucapra/turnt"
"sampsyo/bril" -> "wsmoses/Polygeist"
"jeanqasaur/learn-programming-languages" -> "jeanqasaur/pltalk"
"jeanqasaur/learn-programming-languages" -> "jeanqasaur/dsl-syllabus-fall-2016"
"jeanqasaur/learn-programming-languages" -> "williamdemeo/TypeFunc"
"jeanqasaur/learn-programming-languages" -> "mgaudet/CompilerJobs"
"jeanqasaur/learn-programming-languages" -> "lazear/types-and-programming-languages"
"jeanqasaur/learn-programming-languages" -> "keleshev/compiling-to-assembly-from-scratch"
"jeanqasaur/pltalk" -> "jeanqasaur/learn-programming-languages"
"Xilinx/finn" -> "Xilinx/finn-hlslib"
"Xilinx/finn" -> "Xilinx/brevitas"
"Xilinx/finn" -> "Xilinx/finn-examples"
"Xilinx/finn" -> "fastmachinelearning/hls4ml"
"Xilinx/finn" -> "spcl/gemm_hls"
"Xilinx/finn" -> "maltanar/qnn-inference-examples"
"Xilinx/finn" -> "Xilinx/BNN-PYNQ"
"Xilinx/finn" -> "Xilinx/DPU-PYNQ"
"Xilinx/finn" -> "Xilinx/Vitis_Libraries"
"Xilinx/finn" -> "Xilinx/Vitis-Tutorials"
"Xilinx/finn" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/finn" -> "Xilinx/CHaiDNN"
"Xilinx/finn" -> "Xilinx/ResNet50-PYNQ"
"Xilinx/finn" -> "Xilinx/Vitis-AI"
"Xilinx/finn" -> "Xilinx/Vitis_Accel_Examples"
"fengbintu/Neural-Networks-on-Silicon" -> "nvdla/hw" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "ZhishengWang/Embedded-Neural-Network"
"fengbintu/Neural-Networks-on-Silicon" -> "doonny/PipeCNN"
"fengbintu/Neural-Networks-on-Silicon" -> "dgschwend/zynqnet"
"fengbintu/Neural-Networks-on-Silicon" -> "BirenResearch/AIChip_Paper_List"
"fengbintu/Neural-Networks-on-Silicon" -> "ARM-software/SCALE-Sim"
"fengbintu/Neural-Networks-on-Silicon" -> "ucb-bar/gemmini" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "basicmi/AI-Chip"
"fengbintu/Neural-Networks-on-Silicon" -> "Xilinx/BNN-PYNQ"
"fengbintu/Neural-Networks-on-Silicon" -> "stanford-mast/nn_dataflow"
"fengbintu/Neural-Networks-on-Silicon" -> "IBM/AccDNN"
"fengbintu/Neural-Networks-on-Silicon" -> "cornell-zhang/bnn-fpga"
"fengbintu/Neural-Networks-on-Silicon" -> "gpgpu-sim/gpgpu-sim_distribution" ["e"=1]
"fengbintu/Neural-Networks-on-Silicon" -> "Xilinx/CHaiDNN"
"fengbintu/Neural-Networks-on-Silicon" -> "google/gemmlowp" ["e"=1]
"ZigZag-Project/zigzag" -> "maestro-project/gamma"
"ZFTurbo/MobileNet-in-FPGA" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"dhm2013724/yolov2_xilinx_fpga" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"dhm2013724/yolov2_xilinx_fpga" -> "awai54st/PYNQ-Classification"
"dhm2013724/yolov2_xilinx_fpga" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"dhm2013724/yolov2_xilinx_fpga" -> "dgschwend/zynqnet"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/QNN-MO-PYNQ"
"dhm2013724/yolov2_xilinx_fpga" -> "changwoolee/lenet5_hls"
"dhm2013724/yolov2_xilinx_fpga" -> "fpgasystems/spooNN"
"dhm2013724/yolov2_xilinx_fpga" -> "doonny/PipeCNN"
"dhm2013724/yolov2_xilinx_fpga" -> "xupsh/pp4fpgas-cn"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/CHaiDNN"
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/BNN-PYNQ"
"dhm2013724/yolov2_xilinx_fpga" -> "hunterlew/convolution_network_on_FPGA"
"dhm2013724/yolov2_xilinx_fpga" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"dhm2013724/yolov2_xilinx_fpga" -> "LeiWang1999/ZYNQ-NVDLA" ["e"=1]
"dhm2013724/yolov2_xilinx_fpga" -> "Xilinx/Vitis-AI"
"CMU-SAFARI/ramulator-pim" -> "vineodd/PIMSim"
"CMU-SAFARI/ramulator-pim" -> "Systems-ShiftLab/MultiPIM"
"CMU-SAFARI/ramulator-pim" -> "CMU-SAFARI/DAMOV"
"CMU-SAFARI/ramulator-pim" -> "CMU-SAFARI/ramulator"
"CMU-SAFARI/ramulator-pim" -> "s5z/zsim"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/HLS-Tiny-Tutorials" -> "spcl/gemm_hls"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/finn-hlslib"
"Xilinx/HLS-Tiny-Tutorials" -> "spcl/hls_tutorial_examples"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/Vitis-Tutorials"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/HLx_Examples"
"Xilinx/HLS-Tiny-Tutorials" -> "definelicht/hlslib"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/HLS"
"Xilinx/HLS-Tiny-Tutorials" -> "onioncc/iSmartDNN"
"Xilinx/HLS-Tiny-Tutorials" -> "hls-fpga-machine-learning/hls4ml"
"Xilinx/HLS-Tiny-Tutorials" -> "Xilinx/DPU-PYNQ"
"Xilinx/HLS-Tiny-Tutorials" -> "IBM/AccDNN"
"jeanqasaur/dsl-syllabus-fall-2016" -> "jeanqasaur/learn-programming-languages"
"jeanqasaur/dsl-syllabus-fall-2016" -> "jeanqasaur/pltalk"
"ZhishengWang/Embedded-Neural-Network" -> "fengbintu/Neural-Networks-on-Silicon"
"ZhishengWang/Embedded-Neural-Network" -> "wenwei202/caffe" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "cornell-zhang/bnn-fpga"
"ZhishengWang/Embedded-Neural-Network" -> "dgschwend/zynqnet"
"ZhishengWang/Embedded-Neural-Network" -> "pmgysel/caffe" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "jiaxiang-wu/quantized-cnn" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "ysh329/awesome-embedded-ai"
"ZhishengWang/Embedded-Neural-Network" -> "garion9013/impl-pruning-TF" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "doonny/PipeCNN"
"ZhishengWang/Embedded-Neural-Network" -> "sun254/awesome-model-compression-and-acceleration" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "yihui-he/channel-pruning" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "csarron/emdl"
"ZhishengWang/Embedded-Neural-Network" -> "TropComplique/trained-ternary-quantization" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "MingSun-Tse/EfficientDNNs" ["e"=1]
"ZhishengWang/Embedded-Neural-Network" -> "Xilinx/BNN-PYNQ"
"becomequantum/Kryon" -> "dtysky/FPGA-Imaging-Library"
"becomequantum/Kryon" -> "hunterlew/convolution_network_on_FPGA"
"becomequantum/Kryon" -> "awai54st/PYNQ-Classification"
"becomequantum/Kryon" -> "Xilinx/xfopencv"
"becomequantum/Kryon" -> "fpgasystems/spooNN"
"becomequantum/Kryon" -> "xupsh/pp4fpgas-cn-hls"
"becomequantum/Kryon" -> "QShen3/CNN-FPGA"
"becomequantum/Kryon" -> "doonny/PipeCNN"
"becomequantum/Kryon" -> "dhm2013724/yolov2_xilinx_fpga"
"becomequantum/Kryon" -> "Xilinx/HLx_Examples"
"becomequantum/Kryon" -> "KastnerRG/riffa" ["e"=1]
"doonny/PipeCNN" -> "dgschwend/zynqnet"
"doonny/PipeCNN" -> "awai54st/PYNQ-Classification"
"doonny/PipeCNN" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"doonny/PipeCNN" -> "hunterlew/convolution_network_on_FPGA"
"doonny/PipeCNN" -> "changwoolee/lenet5_hls"
"doonny/PipeCNN" -> "fengbintu/Neural-Networks-on-Silicon"
"doonny/PipeCNN" -> "dhm2013724/yolov2_xilinx_fpga"
"doonny/PipeCNN" -> "QShen3/CNN-FPGA"
"doonny/PipeCNN" -> "xupsh/pp4fpgas-cn"
"doonny/PipeCNN" -> "Xilinx/CHaiDNN"
"doonny/PipeCNN" -> "Xilinx/BNN-PYNQ"
"doonny/PipeCNN" -> "cornell-zhang/bnn-fpga"
"doonny/PipeCNN" -> "mtmd/FPGA_Based_CNN"
"doonny/PipeCNN" -> "nvdla/hw" ["e"=1]
"doonny/PipeCNN" -> "dem123456789/FPGA-CNN"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "mfarhadi/CNNIOT"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "hisrg/-Neural-Networks-and-Neuromophic-Computing-on-Silicon"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "louisliuwei/PynqDocs"
"hisrg/PYNQ_CNN_Accelerator_Tutorial" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis-In-Depth-Tutorial" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/XRT"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-AI"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis-In-Depth-Tutorial"
"Xilinx/Vitis_Accel_Examples" -> "definelicht/hlslib"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/SDAccel_Examples"
"Xilinx/Vitis_Accel_Examples" -> "spcl/gemm_hls"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/HLS"
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/xup_vitis_network_example" ["e"=1]
"Xilinx/Vitis_Accel_Examples" -> "Xilinx/SDAccel-Tutorials"
"Xilinx/Vitis_Accel_Examples" -> "fpgasystems/fpga-network-stack" ["e"=1]
"QShen3/CNN-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"QShen3/CNN-FPGA" -> "mtmd/FPGA_Based_CNN"
"QShen3/CNN-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"QShen3/CNN-FPGA" -> "dem123456789/FPGA-CNN"
"QShen3/CNN-FPGA" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"QShen3/CNN-FPGA" -> "lulinchen/cnn_open"
"QShen3/CNN-FPGA" -> "suisuisi/FPGAandCNN"
"QShen3/CNN-FPGA" -> "MasLiang/CNN-On-FPGA"
"QShen3/CNN-FPGA" -> "awai54st/PYNQ-Classification"
"QShen3/CNN-FPGA" -> "doonny/PipeCNN"
"QShen3/CNN-FPGA" -> "omarelhedaby/CNN-FPGA"
"QShen3/CNN-FPGA" -> "dgschwend/zynqnet"
"QShen3/CNN-FPGA" -> "alan4186/Hardware-CNN"
"QShen3/CNN-FPGA" -> "AniketBadhan/Convolutional-Neural-Network"
"QShen3/CNN-FPGA" -> "changwoolee/lenet5_hls"
"suisuisi/FPGAandCNN" -> "omarelhedaby/CNN-FPGA"
"suisuisi/FPGAandCNN" -> "QShen3/CNN-FPGA"
"suisuisi/FPGAandCNN" -> "cxlisme/FPGA-proj"
"suisuisi/FPGAandCNN" -> "lulinchen/cnn_open"
"suisuisi/FPGAandCNN" -> "MasLiang/CNN-On-FPGA"
"suisuisi/FPGAandCNN" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "pp-Innovate/FPGA-ZynqNet"
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" -> "a2824256/HLS-LeNet"
"omarelhedaby/CNN-FPGA" -> "suisuisi/FPGAandCNN"
"omarelhedaby/CNN-FPGA" -> "cxlisme/FPGA-proj"
"omarelhedaby/CNN-FPGA" -> "JiachengCao/cnn_accelerator"
"omarelhedaby/CNN-FPGA" -> "MasLiang/CNN-On-FPGA"
"omarelhedaby/CNN-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"omarelhedaby/CNN-FPGA" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"omarelhedaby/CNN-FPGA" -> "QShen3/CNN-FPGA"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis-Tutorials"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis_Libraries"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/Vitis-AI" -> "Xilinx/DPU-PYNQ"
"Xilinx/Vitis-AI" -> "Xilinx/PYNQ"
"Xilinx/Vitis-AI" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/Vitis-AI" -> "Xilinx/finn"
"Xilinx/Vitis-AI" -> "Xilinx/XRT"
"Xilinx/Vitis-AI" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/Vitis-AI" -> "Xilinx/BNN-PYNQ"
"Xilinx/Vitis-AI" -> "Xilinx/brevitas"
"Xilinx/Vitis-AI" -> "dgschwend/zynqnet"
"Xilinx/Vitis-AI" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/Vitis-AI" -> "fastmachinelearning/hls4ml"
"HirokiNakahara/GUINNESS" -> "cornell-zhang/bnn-fpga"
"HirokiNakahara/GUINNESS" -> "hillbig/binary_net"
"HirokiNakahara/GUINNESS" -> "Xilinx/CHaiDNN"
"HirokiNakahara/GUINNESS" -> "Xilinx/FINN"
"HirokiNakahara/GUINNESS" -> "Xilinx/QNN-MO-PYNQ"
"HirokiNakahara/GUINNESS" -> "Xilinx/BNN-PYNQ"
"HirokiNakahara/GUINNESS" -> "dgschwend/zynqnet"
"HirokiNakahara/GUINNESS" -> "dicecco1/fpga_caffe"
"HirokiNakahara/GUINNESS" -> "Xilinx/Edge-AI-Platform-Tutorials"
"HirokiNakahara/GUINNESS" -> "b9515308/ZCU102_YOLO"
"HirokiNakahara/GUINNESS" -> "Xilinx/xfopencv"
"HirokiNakahara/GUINNESS" -> "pmgysel/caffe" ["e"=1]
"Xilinx/SDAccel_Examples" -> "Xilinx/SDAccel-Tutorials"
"Xilinx/SDAccel_Examples" -> "Xilinx/HLx_Examples"
"Xilinx/SDAccel_Examples" -> "aws/aws-fpga"
"Xilinx/SDAccel_Examples" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/SDAccel_Examples" -> "Xilinx/SDSoC_Examples"
"Xilinx/SDAccel_Examples" -> "definelicht/hlslib"
"Xilinx/SDAccel_Examples" -> "Xilinx/RapidWright"
"Xilinx/SDAccel_Examples" -> "Xilinx/Applications"
"Xilinx/SDAccel_Examples" -> "Xilinx/ml-suite"
"Xilinx/SDAccel_Examples" -> "Xilinx/xfopencv"
"Xilinx/SDAccel_Examples" -> "Xilinx/CHaiDNN"
"Xilinx/SDAccel_Examples" -> "Xilinx/Vitis-Tutorials"
"Xilinx/SDAccel_Examples" -> "cornell-zhang/bnn-fpga"
"Xilinx/SDAccel_Examples" -> "spcl/hls_tutorial_examples"
"Xilinx/SDAccel_Examples" -> "spcl/gemm_hls"
"Xilinx/SDSoC_Examples" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/SDSoC_Examples" -> "Xilinx/xfopencv"
"Xilinx/SDSoC_Examples" -> "Xilinx/reVISION-Getting-Started-Guide"
"Xilinx/SDSoC_Examples" -> "Xilinx/PYNQ-DL"
"Xilinx/xilinx-tiny-cnn" -> "Xilinx/PYNQ-DL"
"Xilinx/xilinx-tiny-cnn" -> "Xilinx/SDSoC_Examples"
"awai54st/PYNQ-Classification" -> "Xilinx/BNN-PYNQ"
"awai54st/PYNQ-Classification" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"awai54st/PYNQ-Classification" -> "doonny/PipeCNN"
"awai54st/PYNQ-Classification" -> "Xilinx/QNN-MO-PYNQ"
"awai54st/PYNQ-Classification" -> "dgschwend/zynqnet"
"awai54st/PYNQ-Classification" -> "dhm2013724/yolov2_xilinx_fpga"
"awai54st/PYNQ-Classification" -> "Xilinx/PYNQ"
"awai54st/PYNQ-Classification" -> "QShen3/CNN-FPGA"
"awai54st/PYNQ-Classification" -> "hunterlew/convolution_network_on_FPGA"
"awai54st/PYNQ-Classification" -> "xupsh/pp4fpgas-cn"
"awai54st/PYNQ-Classification" -> "changwoolee/lenet5_hls"
"awai54st/PYNQ-Classification" -> "Xilinx/PYNQ_Workshop"
"awai54st/PYNQ-Classification" -> "cornell-zhang/bnn-fpga"
"awai54st/PYNQ-Classification" -> "fpgasystems/spooNN"
"awai54st/PYNQ-Classification" -> "hirayaku/DAC2018-TGIIF"
"dgschwend/zynqnet" -> "doonny/PipeCNN"
"dgschwend/zynqnet" -> "awai54st/PYNQ-Classification"
"dgschwend/zynqnet" -> "pp-Innovate/FPGA-ZynqNet"
"dgschwend/zynqnet" -> "dhm2013724/yolov2_xilinx_fpga"
"dgschwend/zynqnet" -> "changwoolee/lenet5_hls"
"dgschwend/zynqnet" -> "cornell-zhang/bnn-fpga"
"dgschwend/zynqnet" -> "Xilinx/BNN-PYNQ"
"dgschwend/zynqnet" -> "fengbintu/Neural-Networks-on-Silicon"
"dgschwend/zynqnet" -> "Xilinx/CHaiDNN"
"dgschwend/zynqnet" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"dgschwend/zynqnet" -> "hunterlew/convolution_network_on_FPGA"
"dgschwend/zynqnet" -> "mtmd/FPGA_Based_CNN"
"dgschwend/zynqnet" -> "QShen3/CNN-FPGA"
"dgschwend/zynqnet" -> "Xilinx/QNN-MO-PYNQ"
"dgschwend/zynqnet" -> "xupsh/pp4fpgas-cn"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "adamgallas/fpga_accelerator_yolov3tiny"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" -> "embedeep/Free-TPU"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/SDSoC_Examples"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/reVISION-Getting-Started-Guide"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/CHaiDNN"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/PYNQ-DL"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/xfopencv"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/SDSoC-Tutorials" -> "Xilinx/LSTM-PYNQ"
"cornell-zhang/GraphZoom" -> "cornell-zhang/uptune"
"cornell-zhang/GraphZoom" -> "cornell-zhang/GARNET"
"cornell-zhang/GraphZoom" -> "cornell-zhang/FracBNN"
"cornell-zhang/GraphZoom" -> "cornell-zhang/SPADE"
"cornell-zhang/GraphZoom" -> "cornell-zhang/dnn-gating"
"cornell-zhang/GraphZoom" -> "cornell-zhang/bsg_bladerunner"
"cornell-zhang/GraphZoom" -> "cornell-zhang/dnn-quant-ocs"
"cornell-zhang/GraphZoom" -> "cornell-zhang/GraphLily"
"cornell-zhang/GraphZoom" -> "cornell-zhang/quickest"
"cornell-zhang/GraphZoom" -> "cornell-zhang/GLAIVE"
"cornell-zhang/GraphZoom" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/GraphZoom" -> "cornell-zhang/rosetta"
"cornell-zhang/GraphZoom" -> "cornell-zhang/FeatGraph"
"Xilinx/finn-examples" -> "Xilinx/finn"
"Xilinx/finn-examples" -> "Xilinx/finn-hlslib"
"Xilinx/finn-examples" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/finn-examples" -> "Xilinx/logicnets"
"Xilinx/finn-examples" -> "Xilinx/finn-base"
"666DZY666/Design-and-Implementation-of-Face-Recognition-based-on-PYNQ" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"venturezhao/XJTU-Tripler" -> "TomG008/SkyNet"
"venturezhao/XJTU-Tripler" -> "jiangwx/SkrSkr"
"venturezhao/XJTU-Tripler" -> "hirayaku/DAC2018-TGIIF"
"venturezhao/XJTU-Tripler" -> "onioncc/iSmartDNN"
"venturezhao/XJTU-Tripler" -> "heheda365/ultra_net"
"venturezhao/XJTU-Tripler" -> "fpgasystems/spooNN"
"venturezhao/XJTU-Tripler" -> "jgoeders/dac_sdc_2020"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "awai54st/PYNQ-Classification"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "dhm2013724/yolov2_xilinx_fpga"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "doonny/PipeCNN"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "QShen3/CNN-FPGA"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "changwoolee/lenet5_hls"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "xupsh/pp4fpgas-cn"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "dgschwend/zynqnet"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "Xilinx/CHaiDNN"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "lulinchen/cnn_open"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "embedeep/Free-TPU"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "heheda365/ultra_net"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "suisuisi/FPGAandCNN"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"WalkerLau/Accelerating-CNN-with-FPGA" -> "dtysky/FPGA-Imaging-Library"
"louisliuwei/PynqDocs" -> "hisrg/PYNQ_CNN_Accelerator_Tutorial"
"louisliuwei/PynqDocs" -> "sazczmh/PYNQ_Workshop"
"louisliuwei/PynqDocs" -> "sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS"
"louisliuwei/PynqDocs" -> "xupsh/pp4fpgas-cn-hls"
"louisliuwei/PynqDocs" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"MasLiang/CNN-On-FPGA" -> "lulinchen/cnn_open"
"MasLiang/CNN-On-FPGA" -> "QShen3/CNN-FPGA"
"MasLiang/CNN-On-FPGA" -> "omarelhedaby/CNN-FPGA"
"MasLiang/CNN-On-FPGA" -> "cxlisme/FPGA-proj"
"MasLiang/CNN-On-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"MasLiang/CNN-On-FPGA" -> "suisuisi/FPGAandCNN"
"MasLiang/CNN-On-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"MasLiang/CNN-On-FPGA" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "ZFTurbo/MobileNet-in-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "mtmd/FPGA_Based_CNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "lulinchen/cnn_open"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "QShen3/CNN-FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "alan4186/Hardware-CNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "hirayaku/DAC2018-TGIIF"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "hunterlew/convolution_network_on_FPGA"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "Xilinx/CHaiDNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "fpgasystems/spooNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "ilaydayaman/CNN_for_SLR"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "danielholanda/LeFlow"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "onioncc/iSmartDNN"
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" -> "heheda365/ultra_net"
"AniketBadhan/Convolutional-Neural-Network" -> "alan4186/Hardware-CNN"
"AniketBadhan/Convolutional-Neural-Network" -> "romulus0914/CNN_VGG19_verilog"
"AniketBadhan/Convolutional-Neural-Network" -> "lulinchen/cnn_open"
"AniketBadhan/Convolutional-Neural-Network" -> "hunterlew/convolution_network_on_FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "QShen3/CNN-FPGA"
"AniketBadhan/Convolutional-Neural-Network" -> "mtmd/FPGA_Based_CNN"
"AniketBadhan/Convolutional-Neural-Network" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"alan4186/Hardware-CNN" -> "mtmd/FPGA_Based_CNN"
"alan4186/Hardware-CNN" -> "AniketBadhan/Convolutional-Neural-Network"
"alan4186/Hardware-CNN" -> "hunterlew/convolution_network_on_FPGA"
"alan4186/Hardware-CNN" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"alan4186/Hardware-CNN" -> "QShen3/CNN-FPGA"
"alan4186/Hardware-CNN" -> "dem123456789/FPGA-CNN"
"lulinchen/cnn_open" -> "hunterlew/convolution_network_on_FPGA"
"lulinchen/cnn_open" -> "MasLiang/CNN-On-FPGA"
"lulinchen/cnn_open" -> "QShen3/CNN-FPGA"
"lulinchen/cnn_open" -> "mtmd/FPGA_Based_CNN"
"lulinchen/cnn_open" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"lulinchen/cnn_open" -> "suisuisi/FPGAandCNN"
"lulinchen/cnn_open" -> "papcjy/mnist_fpga"
"lulinchen/cnn_open" -> "cxlisme/FPGA-proj"
"lulinchen/cnn_open" -> "AniketBadhan/Convolutional-Neural-Network"
"lulinchen/cnn_open" -> "yztong/LeNet_RTL"
"lulinchen/cnn_open" -> "ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA"
"lulinchen/cnn_open" -> "MinstrelZal/FPGA-Accelerator-for-AES-LeNet-VGG16"
"lulinchen/cnn_open" -> "dhm2013724/yolov2_xilinx_fpga"
"lulinchen/cnn_open" -> "ZFTurbo/MobileNet-in-FPGA"
"HewlettPackard/mcpat" -> "harvard-acc/gem5-aladdin"
"HewlettPackard/mcpat" -> "harvard-acc/ALADDIN"
"HewlettPackard/mcpat" -> "umd-memsys/DRAMSim2"
"HewlettPackard/mcpat" -> "HewlettPackard/cacti"
"HewlettPackard/mcpat" -> "umd-memsys/DRAMsim3"
"HewlettPackard/mcpat" -> "tukl-msd/DRAMPower"
"fastmachinelearning/hls4ml" -> "fastmachinelearning/hls4ml-tutorial"
"fastmachinelearning/hls4ml" -> "Xilinx/finn"
"fastmachinelearning/hls4ml" -> "spcl/gemm_hls"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis-Tutorials"
"fastmachinelearning/hls4ml" -> "google/qkeras"
"fastmachinelearning/hls4ml" -> "Xilinx/finn-hlslib"
"fastmachinelearning/hls4ml" -> "definelicht/hlslib"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis_Accel_Examples"
"fastmachinelearning/hls4ml" -> "Xilinx/brevitas"
"fastmachinelearning/hls4ml" -> "Xilinx/finn-examples"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis-AI-Tutorials"
"fastmachinelearning/hls4ml" -> "Xilinx/HLS"
"fastmachinelearning/hls4ml" -> "Xilinx/CHaiDNN"
"fastmachinelearning/hls4ml" -> "Xilinx/Vitis-HLS-Introductory-Examples"
"fastmachinelearning/hls4ml" -> "dhm2013724/yolov2_xilinx_fpga"
"accellera-official/systemc" -> "mariusmm/RISC-V-TLM"
"accellera-official/systemc" -> "intel/systemc-compiler"
"accellera-official/systemc" -> "Xilinx/libsystemctlm-soc"
"accellera-official/systemc" -> "tukl-msd/DRAMSys"
"accellera-official/systemc" -> "dcblack/ModernSystemC"
"accellera-official/systemc" -> "NVlabs/matchlib"
"accellera-official/systemc" -> "systemc/systemc-2.3"
"accellera-official/systemc" -> "learnwithexamples/learnsystemc"
"accellera-official/systemc" -> "google/verible" ["e"=1]
"accellera-official/systemc" -> "tymonx/logic" ["e"=1]
"accellera-official/systemc" -> "zachjs/sv2v" ["e"=1]
"accellera-official/systemc" -> "Minres/SystemC-Components"
"accellera-official/systemc" -> "verilator/verilator" ["e"=1]
"accellera-official/systemc" -> "anikau31/systemc-clang"
"accellera-official/systemc" -> "Muriukidavid/systemc-examples"
"masc-ucsc/livehd" -> "The-OpenROAD-Project/OpenDB" ["e"=1]
"masc-ucsc/livehd" -> "David-Durst/embeddedHaskellAetherling"
"masc-ucsc/livehd" -> "Xilinx/RapidWright"
"MIPT-ILab/mipt-mips" -> "CMU-SAFARI/ramulator"
"MIPT-ILab/mipt-mips" -> "hehao98/RISCV-Simulator"
"MIPT-ILab/mipt-mips" -> "rv8-io/rv8" ["e"=1]
"Xilinx/HLx_Examples" -> "fpgasystems/fpga-network-stack" ["e"=1]
"Xilinx/HLx_Examples" -> "Xilinx/SDAccel_Examples"
"Xilinx/HLx_Examples" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/HLx_Examples" -> "Xilinx/xfopencv"
"Xilinx/HLx_Examples" -> "definelicht/hlslib"
"Xilinx/HLx_Examples" -> "KastnerRG/pp4fpgas"
"Xilinx/HLx_Examples" -> "Xilinx/CHaiDNN"
"Xilinx/HLx_Examples" -> "alexforencich/verilog-axis" ["e"=1]
"Xilinx/HLx_Examples" -> "xupsh/pp4fpgas-cn"
"Xilinx/HLx_Examples" -> "hls-fpga-machine-learning/hls4ml"
"Xilinx/HLx_Examples" -> "Xilinx/Vitis_Libraries"
"Xilinx/HLx_Examples" -> "Xilinx/SDSoC_Examples"
"Xilinx/HLx_Examples" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/HLx_Examples" -> "Xilinx/XilinxTclStore" ["e"=1]
"Xilinx/HLx_Examples" -> "ATaylorCEngFIET/MicroZed-Chronicles" ["e"=1]
"Xilinx/xfopencv" -> "Xilinx/SDSoC_Examples"
"Xilinx/xfopencv" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/xfopencv" -> "Xilinx/HLx_Examples"
"Xilinx/xfopencv" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/xfopencv" -> "Xilinx/CHaiDNN"
"Xilinx/xfopencv" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/xfopencv" -> "Xilinx/Vitis_Libraries"
"Xilinx/xfopencv" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/xfopencv" -> "HirokiNakahara/GUINNESS"
"Xilinx/xfopencv" -> "xupsh/pp4fpgas-cn"
"Xilinx/xfopencv" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/xfopencv" -> "Xilinx/SDAccel_Examples"
"Xilinx/xfopencv" -> "onioncc/iSmartDNN"
"Xilinx/xfopencv" -> "Xilinx/reVISION-Getting-Started-Guide"
"Xilinx/xfopencv" -> "Xilinx/BNN-PYNQ"
"cxlisme/FPGA-proj" -> "omarelhedaby/CNN-FPGA"
"cxlisme/FPGA-proj" -> "suisuisi/FPGAandCNN"
"cxlisme/FPGA-proj" -> "MasLiang/CNN-On-FPGA"
"cxlisme/FPGA-proj" -> "lulinchen/cnn_open"
"cxlisme/FPGA-proj" -> "LeiWang1999/ZYNQ-NVDLA" ["e"=1]
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/CHaiDNN"
"hls-fpga-machine-learning/hls4ml" -> "definelicht/hlslib"
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/FINN"
"hls-fpga-machine-learning/hls4ml" -> "changwoolee/lenet5_hls"
"hls-fpga-machine-learning/hls4ml" -> "dgschwend/zynqnet"
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/RFNoC-HLS-NeuralNet"
"hls-fpga-machine-learning/hls4ml" -> "spcl/hls_tutorial_examples"
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/HLS-Tiny-Tutorials"
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/ml-suite"
"hls-fpga-machine-learning/hls4ml" -> "xupsh/pp4fpgas-cn"
"hls-fpga-machine-learning/hls4ml" -> "danielholanda/LeFlow"
"hls-fpga-machine-learning/hls4ml" -> "cornell-zhang/bnn-fpga"
"hls-fpga-machine-learning/hls4ml" -> "cornell-zhang/heterocl"
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/finn-hlslib"
"hls-fpga-machine-learning/hls4ml" -> "Xilinx/HLx_Examples"
"mtmd/FPGA_Based_CNN" -> "hunterlew/convolution_network_on_FPGA"
"mtmd/FPGA_Based_CNN" -> "dem123456789/FPGA-CNN"
"mtmd/FPGA_Based_CNN" -> "alan4186/Hardware-CNN"
"mtmd/FPGA_Based_CNN" -> "xiangze/CNN_FPGA"
"mtmd/FPGA_Based_CNN" -> "QShen3/CNN-FPGA"
"mtmd/FPGA_Based_CNN" -> "pp-Innovate/FPGA-ZynqNet"
"mtmd/FPGA_Based_CNN" -> "lulinchen/cnn_open"
"mtmd/FPGA_Based_CNN" -> "onioncc/iSmartDNN"
"mtmd/FPGA_Based_CNN" -> "MinstrelZal/FPGA-Accelerator-for-AES-LeNet-VGG16"
"mtmd/FPGA_Based_CNN" -> "ilaydayaman/CNN_for_SLR"
"mtmd/FPGA_Based_CNN" -> "changwoolee/lenet5_hls"
"byuccl/RapidSmith2" -> "byuccl/tincr"
"byuccl/tincr" -> "byuccl/RapidSmith2"
"exo-lang/exo" -> "kumasento/polymer"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/BNN-PYNQ"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/QNN-MO-PYNQ" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/QNN-MO-PYNQ" -> "awai54st/PYNQ-Classification"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/PYNQ-DL"
"Xilinx/QNN-MO-PYNQ" -> "fpgasystems/spooNN"
"Xilinx/QNN-MO-PYNQ" -> "onioncc/iSmartDNN"
"Xilinx/QNN-MO-PYNQ" -> "dhm2013724/yolov2_xilinx_fpga"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/FINN"
"Xilinx/QNN-MO-PYNQ" -> "drichmond/PYNQ-HLS"
"Xilinx/QNN-MO-PYNQ" -> "xupsh/pp4fpgas-cn-hls"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/LSTM-PYNQ"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/PYNQ_Workshop"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/CHaiDNN"
"Xilinx/QNN-MO-PYNQ" -> "Xilinx/ml-suite"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/dnn-gating"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/uptune"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/GARNET"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/GraphZoom"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/FracBNN"
"cornell-zhang/dnn-quant-ocs" -> "cornell-zhang/facedetect-fpga"
"itenyh/DynamicDevelopment" -> "zihuatanejp/xor-crypto-js"
"itenyh/DynamicDevelopment" -> "sunyiyue/CCIMLib"
"neurosim/MLP_NeuroSim_V3.0" -> "SEAL-UCSB/NVSim"
"neurosim/MLP_NeuroSim_V3.0" -> "neurosim/MLP_NeuroSim_V1.0"
"neurosim/MLP_NeuroSim_V3.0" -> "neurosim/DNN_NeuroSim_V1.3"
"neurosim/MLP_NeuroSim_V3.0" -> "thuime/XPEsim"
"neurosim/MLP_NeuroSim_V3.0" -> "thu-nics/MNSIM-2.0"
"neurosim/MLP_NeuroSim_V3.0" -> "neurosim/DNN_NeuroSim_V2.1"
"neurosim/MLP_NeuroSim_V3.0" -> "coreylammie/MemTorch"
"PerfXLab/embedded_ai" -> "ysh329/awesome-embedded-ai"
"dcblack/ModernSystemC" -> "Minres/SystemC-Quickstart"
"dcblack/ModernSystemC" -> "Minres/SystemC-Components"
"umd-memsys/DRAMsim3" -> "umd-memsys/DRAMSim2"
"umd-memsys/DRAMsim3" -> "tukl-msd/DRAMSys"
"umd-memsys/DRAMsim3" -> "CMU-SAFARI/ramulator"
"umd-memsys/DRAMsim3" -> "HewlettPackard/mcpat"
"umd-memsys/DRAMsim3" -> "vineodd/PIMSim"
"umd-memsys/DRAMsim3" -> "stonne-simulator/stonne"
"umd-memsys/DRAMsim3" -> "umd-memsys/gem5"
"umd-memsys/DRAMsim3" -> "CMU-SAFARI/ramulator-pim"
"umd-memsys/DRAMsim3" -> "maestro-project/maestro"
"umd-memsys/DRAMsim3" -> "harvard-acc/gem5-aladdin"
"changwoolee/lenet5_hls" -> "pp-Innovate/FPGA-ZynqNet"
"changwoolee/lenet5_hls" -> "dgschwend/zynqnet"
"changwoolee/lenet5_hls" -> "Xilinx/CHaiDNN"
"changwoolee/lenet5_hls" -> "amiq-consulting/CNN-using-HLS"
"changwoolee/lenet5_hls" -> "doonny/PipeCNN"
"changwoolee/lenet5_hls" -> "dhm2013724/yolov2_xilinx_fpga"
"changwoolee/lenet5_hls" -> "fpgasystems/spooNN"
"changwoolee/lenet5_hls" -> "WalkerLau/Accelerating-CNN-with-FPGA"
"changwoolee/lenet5_hls" -> "hunterlew/convolution_network_on_FPGA"
"changwoolee/lenet5_hls" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"changwoolee/lenet5_hls" -> "spcl/hls_tutorial_examples"
"changwoolee/lenet5_hls" -> "mtmd/FPGA_Based_CNN"
"changwoolee/lenet5_hls" -> "awai54st/PYNQ-Classification"
"changwoolee/lenet5_hls" -> "hls-fpga-machine-learning/hls4ml"
"changwoolee/lenet5_hls" -> "a2824256/HLS-LeNet"
"intel/systemc-compiler" -> "anikau31/systemc-clang"
"intel/systemc-compiler" -> "SystemRDL/systemrdl-compiler"
"intel/systemc-compiler" -> "Minres/SystemC-Components"
"intel/systemc-compiler" -> "accellera-official/systemc"
"intel/systemc-compiler" -> "tpoikela/uvm-python" ["e"=1]
"intel/systemc-compiler" -> "tukl-msd/DRAMSys"
"intel/systemc-compiler" -> "mariusmm/RISC-V-TLM"
"Juniper/open-register-design-tool" -> "SystemRDL/systemrdl-compiler"
"Juniper/open-register-design-tool" -> "rggen/rggen" ["e"=1]
"Juniper/open-register-design-tool" -> "olofk/ipyxact"
"Juniper/open-register-design-tool" -> "zhajio1988/Open_RegModel"
"Juniper/open-register-design-tool" -> "kactus2/kactus2dev"
"dicecco1/fpga_caffe" -> "BenBBear/VCNN"
"dicecco1/fpga_caffe" -> "dicecco1/fpga_cpfp"
"cornell-zhang/bnn-fpga" -> "dgschwend/zynqnet"
"cornell-zhang/bnn-fpga" -> "HirokiNakahara/GUINNESS"
"cornell-zhang/bnn-fpga" -> "fpgasystems/spooNN"
"cornell-zhang/bnn-fpga" -> "Xilinx/CHaiDNN"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/rosetta"
"cornell-zhang/bnn-fpga" -> "Xilinx/BNN-PYNQ"
"cornell-zhang/bnn-fpga" -> "hunterlew/convolution_network_on_FPGA"
"cornell-zhang/bnn-fpga" -> "awai54st/PYNQ-Classification"
"cornell-zhang/bnn-fpga" -> "onioncc/iSmartDNN"
"cornell-zhang/bnn-fpga" -> "mtmd/FPGA_Based_CNN"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/dnn-gating"
"cornell-zhang/bnn-fpga" -> "MatthieuCourbariaux/BinaryNet" ["e"=1]
"cornell-zhang/bnn-fpga" -> "doonny/PipeCNN"
"cornell-zhang/bnn-fpga" -> "cornell-zhang/FracBNN"
"kumasento/polymer" -> "wsmoses/Polygeist"
"kumasento/polymer" -> "circt-hls/circt-hls"
"kumasento/polymer" -> "iml130/mlir-emitc"
"kumasento/polymer" -> "hanchenye/scalehls"
"HewlettPackard/cacti" -> "HewlettPackard/mcpat"
"HewlettPackard/cacti" -> "NVlabs/timeloop"
"HewlettPackard/cacti" -> "SEAL-UCSB/NVSim"
"HewlettPackard/cacti" -> "CMU-SAFARI/ramulator"
"HewlettPackard/cacti" -> "ARM-software/SCALE-Sim"
"HewlettPackard/cacti" -> "umd-memsys/DRAMSim2"
"HewlettPackard/cacti" -> "harvard-acc/gem5-aladdin"
"HewlettPackard/cacti" -> "maestro-project/maestro"
"HewlettPackard/cacti" -> "s5z/zsim"
"HewlettPackard/cacti" -> "harvard-acc/ALADDIN"
"HewlettPackard/cacti" -> "stanford-mast/nn_dataflow"
"HewlettPackard/cacti" -> "vineodd/PIMSim"
"HewlettPackard/cacti" -> "umd-memsys/DRAMsim3"
"HewlettPackard/cacti" -> "jneless/EyerissF"
"HewlettPackard/cacti" -> "tukl-msd/DRAMPower"
"NVlabs/timeloop" -> "Accelergy-Project/accelergy"
"NVlabs/timeloop" -> "Accelergy-Project/timeloop-accelergy-exercises"
"NVlabs/timeloop" -> "maestro-project/maestro"
"NVlabs/timeloop" -> "ucb-bar/cosa"
"NVlabs/timeloop" -> "harvard-acc/ALADDIN"
"NVlabs/timeloop" -> "stanford-mast/nn_dataflow"
"NVlabs/timeloop" -> "maestro-project/gamma"
"NVlabs/timeloop" -> "ZigZag-Project/zigzag"
"NVlabs/timeloop" -> "scalesim-project/scale-sim-v2"
"NVlabs/timeloop" -> "HewlettPackard/cacti"
"NVlabs/timeloop" -> "ucb-bar/gemmini" ["e"=1]
"NVlabs/timeloop" -> "hsharma35/bitfusion"
"NVlabs/timeloop" -> "Accelergy-Project/timeloop-accelergy-tutorial"
"NVlabs/timeloop" -> "harvard-acc/gem5-aladdin"
"NVlabs/timeloop" -> "NVlabs/matchlib"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" -> "lirui-shanghaitech/CNN-Accelerator-VLSI"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "SingularityKChen/dl_accelerator"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "taoyilee/clacc"
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" -> "ramachav/Simple-Neural-Network-Accelerator"
"embedeep/Free-TPU" -> "jofrfu/tinyTPU"
"embedeep/Free-TPU" -> "IBM/AccDNN"
"embedeep/Free-TPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"embedeep/Free-TPU" -> "JunningWu/Learning-NVDLA-Notes" ["e"=1]
"embedeep/Free-TPU" -> "Xilinx/CHaiDNN"
"embedeep/Free-TPU" -> "dhm2013724/yolov2_xilinx_fpga"
"embedeep/Free-TPU" -> "UCSBarchlab/OpenTPU"
"embedeep/Free-TPU" -> "Yu-Zhewen/Tiny_YOLO_v3_ZYNQ"
"embedeep/Free-TPU" -> "dgschwend/zynqnet"
"embedeep/Free-TPU" -> "hirayaku/DAC2018-TGIIF"
"IBM/aihwkit" -> "thu-nics/MNSIM-2.0"
"IBM/aihwkit" -> "coreylammie/MemTorch"
"NVlabs/matchlib" -> "hlslibs/matchlib_connections"
"NVlabs/matchlib" -> "NVlabs/timeloop"
"NVlabs/matchlib" -> "tukl-msd/DRAMSys"
"NVlabs/matchlib" -> "sld-columbia/esp" ["e"=1]
"NVlabs/matchlib" -> "StanfordAHA/Halide-to-Hardware" ["e"=1]
"NVlabs/matchlib" -> "accellera-official/systemc"
"NVlabs/matchlib" -> "intel/systemc-compiler"
"NVlabs/matchlib" -> "mariusmm/RISC-V-TLM"
"NVlabs/matchlib" -> "bespoke-silicon-group/basejump_stl" ["e"=1]
"machineware-gmbh/vcml" -> "Minres/SystemC-Components"
"UCLA-VAST/AutoSA" -> "Licheng-Guo/AutoBridge"
"UCLA-VAST/AutoSA" -> "UCLA-VAST/tapa"
"UCLA-VAST/AutoSA" -> "kumasento/polymer"
"UCLA-VAST/AutoSA" -> "cornell-zhang/heterocl"
"UCLA-VAST/AutoSA" -> "hanchenye/scalehls"
"UCLA-VAST/AutoSA" -> "Xilinx/mlir-aie"
"jofrfu/tinyTPU" -> "cameronshinn/tiny-tpu"
"jofrfu/tinyTPU" -> "embedeep/Free-TPU"
"jofrfu/tinyTPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"jofrfu/tinyTPU" -> "UCSBarchlab/OpenTPU"
"jofrfu/tinyTPU" -> "cea-wind/SimpleTPU"
"jofrfu/tinyTPU" -> "taoyilee/clacc"
"jofrfu/tinyTPU" -> "danielholanda/LeFlow"
"jofrfu/tinyTPU" -> "IBM/AccDNN"
"jofrfu/tinyTPU" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"jofrfu/tinyTPU" -> "abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU"
"jofrfu/tinyTPU" -> "spcl/gemm_hls"
"jofrfu/tinyTPU" -> "hsharma35/dnnweaver2"
"jofrfu/tinyTPU" -> "dgschwend/zynqnet"
"jofrfu/tinyTPU" -> "jneless/EyerissF"
"jofrfu/tinyTPU" -> "StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator"
"taoyilee/clacc" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"taoyilee/clacc" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"taoyilee/clacc" -> "jneless/EyerissF"
"taoyilee/clacc" -> "SingularityKChen/dl_accelerator"
"taoyilee/clacc" -> "stanford-mast/nn_dataflow"
"TomG008/SkyNet" -> "jiangwx/SkrSkr"
"TomG008/SkyNet" -> "heheda365/ultra_net"
"TomG008/SkyNet" -> "onioncc/iSmartDNN"
"TomG008/SkyNet" -> "venturezhao/XJTU-Tripler"
"TomG008/SkyNet" -> "hirayaku/DAC2018-TGIIF"
"TomG008/SkyNet" -> "jgoeders/dac_sdc_2020_designs"
"TomG008/SkyNet" -> "fpgasystems/spooNN"
"TomG008/SkyNet" -> "RICE-EIC/AutoDNNchip"
"TomG008/SkyNet" -> "xyzxinyizhang/2019-DAC-System-Design-Contest"
"TomG008/SkyNet" -> "jgoeders/dac_sdc_2020"
"TomG008/SkyNet" -> "IBM/AccDNN"
"TomG008/SkyNet" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"TomG008/SkyNet" -> "spcl/gemm_hls"
"TomG008/SkyNet" -> "xupsh/pp4fpgas-cn-hls"
"SEAL-UCSB/NVSim" -> "SEAL-UCSB/NVmain"
"SEAL-UCSB/NVSim" -> "thuime/XPEsim"
"SEAL-UCSB/NVSim" -> "thu-nics/MNSIM-2.0"
"SEAL-UCSB/NVSim" -> "neurosim/MLP_NeuroSim_V3.0"
"SEAL-UCSB/NVSim" -> "vineodd/PIMSim"
"SEAL-UCSB/NVSim" -> "HewlettPackard/cacti"
"SEAL-UCSB/NVSim" -> "neurosim/DNN_NeuroSim_V1.0"
"ysh329/awesome-embedded-ai" -> "PerfXLab/embedded_ai"
"ysh329/awesome-embedded-ai" -> "EMDL/awesome-emdl"
"ysh329/awesome-embedded-ai" -> "ZhishengWang/Embedded-Neural-Network"
"ysh329/awesome-embedded-ai" -> "csarron/emdl"
"ysh329/awesome-embedded-ai" -> "Zhouaojun/Incremental-Network-Quantization" ["e"=1]
"ysh329/awesome-embedded-ai" -> "Zhouaojun/Efficient-Deep-Learning" ["e"=1]
"ysh329/awesome-embedded-ai" -> "iRapha/replayed_distillation" ["e"=1]
"Xilinx/FPGA_as_a_Service" -> "Xilinx/XRT"
"harvard-acc/gem5-aladdin" -> "harvard-acc/ALADDIN"
"harvard-acc/gem5-aladdin" -> "harvard-acc/smaug"
"harvard-acc/gem5-aladdin" -> "HewlettPackard/mcpat"
"harvard-acc/gem5-aladdin" -> "umd-memsys/DRAMSim2"
"harvard-acc/gem5-aladdin" -> "ysshao/ALADDIN"
"harvard-acc/gem5-aladdin" -> "NVlabs/timeloop"
"harvard-acc/gem5-aladdin" -> "maestro-project/maestro"
"harvard-acc/gem5-aladdin" -> "ucb-bar/gemmini" ["e"=1]
"harvard-acc/gem5-aladdin" -> "esl-epfl/gem5-X"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/CHaiDNN"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/ml-suite"
"Xilinx/Edge-AI-Platform-Tutorials" -> "onioncc/iSmartDNN"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/reVISION-Getting-Started-Guide"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/xfopencv"
"Xilinx/Edge-AI-Platform-Tutorials" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/Edge-AI-Platform-Tutorials" -> "XDF2018/ML_Embedded_Workshop"
"Xilinx/Edge-AI-Platform-Tutorials" -> "TomG008/SkyNet"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/AI-Model-Zoo"
"Xilinx/Edge-AI-Platform-Tutorials" -> "dgschwend/zynqnet"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Xilinx/PYNQ-DL"
"Xilinx/Edge-AI-Platform-Tutorials" -> "venturezhao/XJTU-Tripler"
"Xilinx/Edge-AI-Platform-Tutorials" -> "HirokiNakahara/GUINNESS"
"Xilinx/Edge-AI-Platform-Tutorials" -> "Avnet/Ultra96-PYNQ"
"SingularityKChen/dl_accelerator" -> "karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2"
"SingularityKChen/dl_accelerator" -> "jneless/EyerissF"
"SingularityKChen/dl_accelerator" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"SingularityKChen/dl_accelerator" -> "taoyilee/clacc"
"SingularityKChen/dl_accelerator" -> "soDLA-publishment/soDLA" ["e"=1]
"booksim/booksim2" -> "davidepatti/noxim"
"booksim/booksim2" -> "booksim/booksim"
"booksim/booksim2" -> "harvard-acc/gem5-aladdin"
"booksim/booksim2" -> "astra-sim/astra-sim"
"booksim/booksim2" -> "gthparch/macsim"
"booksim/booksim2" -> "umd-memsys/DRAMSim2"
"davidepatti/noxim" -> "booksim/booksim2"
"davidepatti/noxim" -> "LBL-CoDEx/OpenSoCFabric"
"davidepatti/noxim" -> "jessebarreto/NetworkOnChip"
"davidepatti/noxim" -> "mariusmm/RISC-V-TLM"
"davidepatti/noxim" -> "tukl-msd/DRAMSys"
"davidepatti/noxim" -> "harvard-acc/gem5-aladdin"
"davidepatti/noxim" -> "hyoukjun/OpenSMART"
"BirenResearch/AIChip_Paper_List" -> "fengbintu/Neural-Networks-on-Silicon"
"BirenResearch/AIChip_Paper_List" -> "ucb-bar/gemmini" ["e"=1]
"BirenResearch/AIChip_Paper_List" -> "NVlabs/timeloop"
"BirenResearch/AIChip_Paper_List" -> "ARM-software/SCALE-Sim"
"BirenResearch/AIChip_Paper_List" -> "basicmi/AI-Chip"
"BirenResearch/AIChip_Paper_List" -> "maestro-project/maestro"
"BirenResearch/AIChip_Paper_List" -> "IBM/AccDNN"
"BirenResearch/AIChip_Paper_List" -> "harvard-acc/gem5-aladdin"
"BirenResearch/AIChip_Paper_List" -> "taoyilee/clacc"
"BirenResearch/AIChip_Paper_List" -> "SingularityKChen/dl_accelerator"
"BirenResearch/AIChip_Paper_List" -> "georgia-tech-synergy-lab/SIGMA"
"BirenResearch/AIChip_Paper_List" -> "umd-memsys/DRAMsim3"
"BirenResearch/AIChip_Paper_List" -> "merrymercy/awesome-tensor-compilers" ["e"=1]
"BirenResearch/AIChip_Paper_List" -> "BirenResearch/NNparser"
"BirenResearch/AIChip_Paper_List" -> "scalesim-project/scale-sim-v2"
"lirui-shanghaitech/CNN-Accelerator-VLSI" -> "arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "thedatabusdotio/fpga-ml-accelerator"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "hunterlew/convolution_network_on_FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "QShen3/CNN-FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "padhi499/Image-Classification-using-CNN-on-FPGA"
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" -> "lulinchen/cnn_open"
"ysshao/ALADDIN" -> "harvard-acc/gem5-aladdin"
"ysshao/ALADDIN" -> "ysshao/LLVM-Tracer"
"dem123456789/FPGA-CNN" -> "mtmd/FPGA_Based_CNN"
"dem123456789/FPGA-CNN" -> "QShen3/CNN-FPGA"
"dem123456789/FPGA-CNN" -> "hunterlew/convolution_network_on_FPGA"
"dem123456789/FPGA-CNN" -> "xiangze/CNN_FPGA"
"TF2-Engine/TF2" -> "williamyang4978/PipeCNN_Winograd"
"TF2-Engine/TF2" -> "IBM/AccDNN"
"TF2-Engine/TF2" -> "SingularityKChen/dl_accelerator"
"definelicht/hlslib" -> "spcl/gemm_hls"
"definelicht/hlslib" -> "spcl/hls_tutorial_examples"
"definelicht/hlslib" -> "Xilinx/HLS"
"definelicht/hlslib" -> "UCLA-VAST/tapa"
"definelicht/hlslib" -> "Licheng-Guo/AutoBridge"
"definelicht/hlslib" -> "hls-fpga-machine-learning/hls4ml"
"definelicht/hlslib" -> "Xilinx/Vitis_Accel_Examples"
"definelicht/hlslib" -> "cornell-zhang/rosetta"
"definelicht/hlslib" -> "Xilinx/HLS-Tiny-Tutorials"
"definelicht/hlslib" -> "Xilinx/Vitis_Libraries"
"definelicht/hlslib" -> "UCLA-VAST/AutoSA"
"definelicht/hlslib" -> "fpgasystems/Vitis_with_100Gbps_TCP-IP" ["e"=1]
"definelicht/hlslib" -> "cornell-zhang/heterocl"
"definelicht/hlslib" -> "Xilinx/RapidWright"
"definelicht/hlslib" -> "Xilinx/SDAccel_Examples"
"tukl-msd/DRAMSys" -> "Minres/SystemC-Components"
"tukl-msd/DRAMSys" -> "dcblack/ModernSystemC"
"tukl-msd/DRAMSys" -> "mariusmm/RISC-V-TLM"
"tukl-msd/DRAMSys" -> "umd-memsys/DRAMsim3"
"tukl-msd/DRAMSys" -> "Xilinx/libsystemctlm-soc"
"tukl-msd/DRAMSys" -> "Liu-Cheng/cycle-accurate-SystemC-simulator-over-ramulator"
"LBL-CoDEx/OpenSoCFabric" -> "anan-cn/Open-Source-Network-on-Chip-Router-RTL"
"LBL-CoDEx/OpenSoCFabric" -> "aignacio/ravenoc" ["e"=1]
"LBL-CoDEx/OpenSoCFabric" -> "maltanar/axi-in-chisel" ["e"=1]
"LBL-CoDEx/OpenSoCFabric" -> "davidepatti/noxim"
"Xilinx/CHaiDNN" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/CHaiDNN" -> "Xilinx/FINN"
"Xilinx/CHaiDNN" -> "onioncc/iSmartDNN"
"Xilinx/CHaiDNN" -> "changwoolee/lenet5_hls"
"Xilinx/CHaiDNN" -> "spcl/gemm_hls"
"Xilinx/CHaiDNN" -> "Xilinx/ml-suite"
"Xilinx/CHaiDNN" -> "hsharma35/dnnweaver2"
"Xilinx/CHaiDNN" -> "hls-fpga-machine-learning/hls4ml"
"Xilinx/CHaiDNN" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/CHaiDNN" -> "fpgasystems/spooNN"
"Xilinx/CHaiDNN" -> "cornell-zhang/bnn-fpga"
"Xilinx/CHaiDNN" -> "dgschwend/zynqnet"
"Xilinx/CHaiDNN" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/CHaiDNN" -> "venturezhao/XJTU-Tripler"
"Xilinx/CHaiDNN" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/FINN" -> "Xilinx/LSTM-PYNQ"
"Xilinx/FINN" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/FINN" -> "Xilinx/CHaiDNN"
"Xilinx/XilinxBoardStore" -> "definelicht/hlslib"
"cornell-zhang/heterocl" -> "cornell-zhang/HiSparse"
"cornell-zhang/heterocl" -> "cornell-zhang/rosetta"
"cornell-zhang/heterocl" -> "cornell-zhang/FracBNN"
"cornell-zhang/heterocl" -> "UCLA-VAST/AutoSA"
"cornell-zhang/heterocl" -> "UCLA-VAST/tapa"
"cornell-zhang/heterocl" -> "hanchenye/scalehls"
"cornell-zhang/heterocl" -> "cornell-zhang/uptune"
"cornell-zhang/heterocl" -> "spcl/gemm_hls"
"cornell-zhang/heterocl" -> "cornell-zhang/GraphZoom"
"cornell-zhang/heterocl" -> "Xilinx/HLS"
"cornell-zhang/heterocl" -> "cornell-zhang/dnn-gating"
"cornell-zhang/heterocl" -> "Licheng-Guo/AutoBridge"
"cornell-zhang/heterocl" -> "cornell-zhang/GraphLily"
"cornell-zhang/heterocl" -> "definelicht/hlslib"
"cornell-zhang/heterocl" -> "cornell-zhang/GARNET"
"hsharma35/dnnweaver2" -> "hsharma35/bitfusion"
"hsharma35/dnnweaver2" -> "stanford-mast/nn_dataflow"
"hsharma35/dnnweaver2" -> "Xilinx/CHaiDNN"
"hsharma35/dnnweaver2" -> "Xilinx/FINN"
"hsharma35/dnnweaver2" -> "EECS-NTNU/bismo"
"hsharma35/dnnweaver2" -> "IBM/AccDNN"
"hsharma35/dnnweaver2" -> "jongse-park/dnnweaver2.drone"
"hsharma35/dnnweaver2" -> "Xilinx/finn-hlslib"
"spcl/gemm_hls" -> "definelicht/hlslib"
"spcl/gemm_hls" -> "spcl/hls_tutorial_examples"
"spcl/gemm_hls" -> "Xilinx/finn-hlslib"
"spcl/gemm_hls" -> "Xilinx/HLS-Tiny-Tutorials"
"spcl/gemm_hls" -> "Xilinx/CHaiDNN"
"spcl/gemm_hls" -> "IBM/AccDNN"
"spcl/gemm_hls" -> "UCLA-VAST/AutoSA"
"spcl/gemm_hls" -> "cornell-zhang/heterocl"
"spcl/gemm_hls" -> "fpgasystems/spooNN"
"spcl/gemm_hls" -> "onioncc/iSmartDNN"
"spcl/gemm_hls" -> "cornell-zhang/HiSparse"
"spcl/gemm_hls" -> "Xilinx/finn"
"spcl/gemm_hls" -> "dicecco1/fpga_caffe"
"spcl/gemm_hls" -> "Xilinx/gemx"
"spcl/gemm_hls" -> "UCLA-VAST/tapa"
"cea-wind/SimpleTPU" -> "cameronshinn/tiny-tpu"
"cea-wind/SimpleTPU" -> "lirui-shanghaitech/A-convolution-kernel-implemented-by-Vivado-HLS"
"agra-uni-bremen/riscv-vp" -> "agra-uni-bremen/riscv-freertos"
"agra-uni-bremen/riscv-vp" -> "vherdt/riscv-vp"
"cameronshinn/tiny-tpu" -> "leo47007/TPU-Tensor-Processing-Unit"
"cameronshinn/tiny-tpu" -> "jofrfu/tinyTPU"
"UCSBarchlab/PyRTL" -> "UCSBarchlab/OpenTPU"
"UCSBarchlab/PyRTL" -> "UCSBarchlab/Charm"
"UCSBarchlab/PyRTL" -> "cornell-brg/pymtl" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucb-bar/hammer" ["e"=1]
"UCSBarchlab/PyRTL" -> "ucb-bar/midas" ["e"=1]
"csarron/emdl" -> "ysh329/awesome-embedded-ai"
"csarron/emdl" -> "ZhishengWang/Embedded-Neural-Network"
"csarron/emdl" -> "jiaxiang-wu/quantized-cnn" ["e"=1]
"csarron/emdl" -> "PerfXLab/embedded_ai"
"blue-oil/blueoil" -> "nlsynth/karuta"
"blue-oil/blueoil" -> "LeapMind/bluegrass"
"blue-oil/blueoil" -> "HirokiNakahara/GUINNESS"
"maestro-project/maestro" -> "maestro-project/gamma"
"maestro-project/maestro" -> "NVlabs/timeloop"
"maestro-project/maestro" -> "scalesim-project/scale-sim-v2"
"maestro-project/maestro" -> "stonne-simulator/stonne"
"maestro-project/maestro" -> "pku-liang/TENET"
"maestro-project/maestro" -> "maestro-project/confuciux"
"maestro-project/maestro" -> "georgia-tech-synergy-lab/SIGMA"
"maestro-project/maestro" -> "harvard-acc/ALADDIN"
"jiangwx/SkrSkr" -> "heheda365/ultra_net"
"jiangwx/SkrSkr" -> "TomG008/SkyNet"
"jiangwx/SkrSkr" -> "AILearnerLi/DAC-SDC-2020-SEUer"
"jiangwx/SkrSkr" -> "jgoeders/dac_sdc_2020_designs"
"jiangwx/SkrSkr" -> "venturezhao/XJTU-Tripler"
"jiangwx/SkrSkr" -> "onioncc/iSmartDNN"
"jiangwx/SkrSkr" -> "xliu0709/DACSDC2021"
"pp-Innovate/FPGA-ZynqNet" -> "changwoolee/lenet5_hls"
"pp-Innovate/FPGA-ZynqNet" -> "canteen-man/CNN_FPGA_ZYNQ_PYNQ"
"pp-Innovate/FPGA-ZynqNet" -> "dgschwend/zynqnet"
"pp-Innovate/FPGA-ZynqNet" -> "onioncc/iSmartDNN"
"pp-Innovate/FPGA-ZynqNet" -> "mtmd/FPGA_Based_CNN"
"ferrandi/PandA-bambu" -> "etherzhhb/Shang"
"ferrandi/PandA-bambu" -> "kumasento/polymer"
"ferrandi/PandA-bambu" -> "lana555/dynamatic"
"ferrandi/PandA-bambu" -> "hanchenye/scalehls"
"ferrandi/PandA-bambu" -> "dillonhuff/ahaHLS"
"ferrandi/PandA-bambu" -> "circt-hls/circt-hls"
"kactus2/kactus2dev" -> "olofk/ipyxact"
"kactus2/kactus2dev" -> "kactus2/ipxactexamplelib"
"neurosim/MLP_NeuroSim_V1.0" -> "neurosim/MLP_NeuroSim_V2.0"
"systemc/systemc-2.3" -> "mariusmm/RISC-V-TLM"
"systemc/systemc-2.3" -> "learnwithexamples/learnsystemc"
"systemc/systemc-2.3" -> "accellera-official/systemc"
"Xilinx/HLS" -> "Licheng-Guo/AutoBridge"
"Xilinx/HLS" -> "definelicht/hlslib"
"Xilinx/HLS" -> "UCLA-VAST/tapa"
"Xilinx/HLS" -> "Xilinx/mlir-aie"
"Xilinx/HLS" -> "UCLA-VAST/AutoSA"
"Xilinx/HLS" -> "cornell-zhang/heterocl"
"Xilinx/HLS" -> "Xilinx/RapidWright"
"Xilinx/HLS" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/HLS" -> "hanchenye/scalehls"
"Xilinx/HLS" -> "cornell-zhang/rosetta"
"Xilinx/HLS" -> "google/xls"
"Xilinx/HLS" -> "Xilinx/Vitis_Accel_Examples"
"Xilinx/HLS" -> "JianyiCheng/DSS"
"Xilinx/HLS" -> "ferrandi/PandA-bambu"
"Xilinx/HLS" -> "spcl/gemm_hls"
"fpgasystems/spooNN" -> "onioncc/iSmartDNN"
"fpgasystems/spooNN" -> "hirayaku/DAC2018-TGIIF"
"fpgasystems/spooNN" -> "Xilinx/QNN-MO-PYNQ"
"fpgasystems/spooNN" -> "TomG008/SkyNet"
"fpgasystems/spooNN" -> "venturezhao/XJTU-Tripler"
"fpgasystems/spooNN" -> "Xilinx/CHaiDNN"
"fpgasystems/spooNN" -> "cornell-zhang/bnn-fpga"
"fpgasystems/spooNN" -> "dhm2013724/yolov2_xilinx_fpga"
"fpgasystems/spooNN" -> "heheda365/ultra_net"
"fpgasystems/spooNN" -> "changwoolee/lenet5_hls"
"fpgasystems/spooNN" -> "spcl/gemm_hls"
"fpgasystems/spooNN" -> "Xilinx/PYNQ-DL"
"fpgasystems/spooNN" -> "jiangwx/SkrSkr"
"fpgasystems/spooNN" -> "spcl/hls_tutorial_examples"
"fpgasystems/spooNN" -> "drichmond/PYNQ-HLS"
"spcl/hls_tutorial_examples" -> "definelicht/hlslib"
"spcl/hls_tutorial_examples" -> "spcl/gemm_hls"
"spcl/hls_tutorial_examples" -> "Xilinx/HLS-Tiny-Tutorials"
"tensil-ai/tensil" -> "chiselverify/chiselverify" ["e"=1]
"tensil-ai/tensil" -> "google/CFU-Playground"
"tensil-ai/tensil" -> "definelicht/hlslib"
"tensil-ai/tensil" -> "SingularityKChen/dl_accelerator"
"tensil-ai/tensil" -> "hanchenye/scalehls"
"tensil-ai/tensil" -> "ucb-bar/gemmini" ["e"=1]
"tensil-ai/tensil" -> "ovh/sv2chisel" ["e"=1]
"tensil-ai/tensil" -> "spcl/gemm_hls"
"Avnet/Ultra96-PYNQ" -> "Xilinx/DPU-PYNQ"
"Avnet/Ultra96-PYNQ" -> "Avnet/bdf"
"Avnet/Ultra96-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Avnet/Ultra96-PYNQ" -> "Xilinx/FINN"
"Avnet/Ultra96-PYNQ" -> "Xilinx/Kria-PYNQ"
"Avnet/Ultra96-PYNQ" -> "jgoeders/dac_sdc_2020"
"Avnet/Ultra96-PYNQ" -> "Xilinx/LSTM-PYNQ"
"Xilinx/SDAccel-Tutorials" -> "Xilinx/SDAccel_Examples"
"mit-carbon/Graphite" -> "s5z/zsim"
"umd-memsys/DRAMSim2" -> "umd-memsys/DRAMsim3"
"umd-memsys/DRAMSim2" -> "harvard-acc/gem5-aladdin"
"umd-memsys/DRAMSim2" -> "HewlettPackard/mcpat"
"umd-memsys/DRAMSim2" -> "CMU-SAFARI/ramulator"
"umd-memsys/DRAMSim2" -> "vineodd/PIMSim"
"umd-memsys/DRAMSim2" -> "s5z/zsim"
"umd-memsys/DRAMSim2" -> "CMU-SAFARI/ramulator-pim"
"umd-memsys/DRAMSim2" -> "HewlettPackard/cacti"
"umd-memsys/DRAMSim2" -> "gthparch/macsim"
"Xilinx/ml-suite" -> "Xilinx/CHaiDNN"
"Xilinx/ml-suite" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/ml-suite" -> "Xilinx/Edge-AI-Platform-Tutorials"
"Xilinx/ml-suite" -> "Xilinx/BNN-PYNQ"
"Xilinx/ml-suite" -> "hls-fpga-machine-learning/hls4ml"
"Xilinx/ml-suite" -> "Xilinx/SDAccel_Examples"
"Xilinx/ml-suite" -> "Xilinx/SDAccel-Tutorials"
"Xilinx/ml-suite" -> "Xilinx/XRT"
"Xilinx/ml-suite" -> "hirayaku/DAC2018-TGIIF"
"Xilinx/ml-suite" -> "Xilinx/LSTM-PYNQ"
"Xilinx/ml-suite" -> "definelicht/hlslib"
"Xilinx/ml-suite" -> "danielholanda/LeFlow"
"Xilinx/ml-suite" -> "Xilinx/SDSoC-Tutorials"
"Xilinx/ml-suite" -> "awai54st/PYNQ-Classification"
"Xilinx/ml-suite" -> "Xilinx/PYNQ-DL"
"IBM/AccDNN" -> "spcl/gemm_hls"
"IBM/AccDNN" -> "TomG008/SkyNet"
"IBM/AccDNN" -> "embedeep/Free-TPU"
"IBM/AccDNN" -> "hsharma35/dnnweaver2"
"IBM/AccDNN" -> "stanford-mast/nn_dataflow"
"IBM/AccDNN" -> "TF2-Engine/TF2"
"IBM/AccDNN" -> "ucb-bar/gemmini" ["e"=1]
"IBM/AccDNN" -> "EECS-NTNU/bismo"
"IBM/AccDNN" -> "ARM-software/SCALE-Sim"
"IBM/AccDNN" -> "UCLA-VAST/AutoSA"
"IBM/AccDNN" -> "Xilinx/HLS-Tiny-Tutorials"
"IBM/AccDNN" -> "definelicht/hlslib"
"IBM/AccDNN" -> "NVlabs/matchlib"
"IBM/AccDNN" -> "fpgasystems/spooNN"
"IBM/AccDNN" -> "jofrfu/tinyTPU"
"Xilinx/mlir-aie" -> "Xilinx/mlir-air"
"Xilinx/mlir-aie" -> "kumasento/polymer"
"Xilinx/mlir-aie" -> "wsmoses/Polygeist"
"Xilinx/mlir-aie" -> "hanchenye/scalehls"
"Xilinx/mlir-aie" -> "iml130/mlir-emitc"
"Xilinx/mlir-aie" -> "cornell-zhang/HiSparse"
"Xilinx/mlir-aie" -> "circt-hls/circt-hls"
"hirayaku/DAC2018-TGIIF" -> "onioncc/iSmartDNN"
"hirayaku/DAC2018-TGIIF" -> "fpgasystems/spooNN"
"hirayaku/DAC2018-TGIIF" -> "Xilinx/QNN-MO-PYNQ"
"hirayaku/DAC2018-TGIIF" -> "venturezhao/XJTU-Tripler"
"hirayaku/DAC2018-TGIIF" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"Xilinx/DPU-PYNQ" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/DPU-PYNQ" -> "Avnet/Ultra96-PYNQ"
"Xilinx/DPU-PYNQ" -> "Xilinx/Vitis-AI-Tutorials"
"Xilinx/DPU-PYNQ" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/DPU-PYNQ" -> "Xilinx/Kria-PYNQ"
"Xilinx/DPU-PYNQ" -> "Xilinx/Vitis-AI"
"Xilinx/DPU-PYNQ" -> "Xilinx/Vitis_Embedded_Platform_Source"
"Xilinx/DPU-PYNQ" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/finn-hlslib" -> "Xilinx/finn"
"Xilinx/finn-hlslib" -> "Xilinx/ResNet50-PYNQ"
"Xilinx/finn-hlslib" -> "Xilinx/finn-examples"
"Xilinx/finn-hlslib" -> "spcl/gemm_hls"
"Xilinx/finn-hlslib" -> "Xilinx/HLS-Tiny-Tutorials"
"Xilinx/finn-hlslib" -> "Xilinx/logicnets"
"Xilinx/finn-hlslib" -> "EECS-NTNU/bismo"
"vipinkmenon/neuralNetwork" -> "MasLiang/CNN-On-FPGA"
"mariusmm/RISC-V-TLM" -> "tukl-msd/DRAMSys"
"mariusmm/RISC-V-TLM" -> "accellera-official/systemc"
"mariusmm/RISC-V-TLM" -> "Xilinx/libsystemctlm-soc"
"mariusmm/RISC-V-TLM" -> "Xilinx/systemctlm-cosim-demo"
"mariusmm/RISC-V-TLM" -> "Muriukidavid/systemc-examples"
"mariusmm/RISC-V-TLM" -> "Minres/SystemC-Components"
"mariusmm/RISC-V-TLM" -> "systemc/systemc-2.3"
"mariusmm/RISC-V-TLM" -> "dcblack/ModernSystemC"
"mariusmm/RISC-V-TLM" -> "intel/systemc-compiler"
"mariusmm/RISC-V-TLM" -> "davidepatti/noxim"
"mariusmm/RISC-V-TLM" -> "agra-uni-bremen/riscv-vp"
"mariusmm/RISC-V-TLM" -> "NVlabs/matchlib"
"mariusmm/RISC-V-TLM" -> "anikau31/systemc-clang"
"onioncc/iSmartDNN" -> "hirayaku/DAC2018-TGIIF"
"onioncc/iSmartDNN" -> "fpgasystems/spooNN"
"onioncc/iSmartDNN" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"onioncc/iSmartDNN" -> "TomG008/SkyNet"
"onioncc/iSmartDNN" -> "heheda365/ultra_net"
"onioncc/iSmartDNN" -> "venturezhao/XJTU-Tripler"
"onioncc/iSmartDNN" -> "jiangwx/SkrSkr"
"zhajio1988/Open_RegModel" -> "zhajio1988/YASA"
"stonne-simulator/stonne" -> "stonne-simulator/omega"
"stonne-simulator/stonne" -> "stonne-simulator/sst-elements-with-stonne"
"stonne-simulator/stonne" -> "scalesim-project/scale-sim-v2"
"fastmachinelearning/hls4ml-tutorial" -> "fastmachinelearning/hls4ml"
"fastmachinelearning/hls4ml-tutorial" -> "Xilinx/finn-examples"
"coreylammie/MemTorch" -> "akdimitri/RRAM_COMPILER"
"coreylammie/MemTorch" -> "knowm/memristor-models-4-all"
"powerjg/learning_gem5" -> "gem5/gem5"
"powerjg/learning_gem5" -> "vineodd/PIMSim"
"powerjg/learning_gem5" -> "CMU-SAFARI/ramulator-pim"
"powerjg/learning_gem5" -> "harvard-acc/gem5-aladdin"
"powerjg/learning_gem5" -> "lzyerste/gem5_doc"
"powerjg/learning_gem5" -> "s5z/zsim"
"powerjg/learning_gem5" -> "HewlettPackard/mcpat"
"breagen/MachSuite" -> "KastnerRG/spector"
"breagen/MachSuite" -> "cornell-zhang/rosetta"
"CMU-SAFARI/Pythia" -> "CMU-SAFARI/Hermes"
"cyjseagull/SHMA" -> "AXLEproject/axle-zsim-nvmain"
"Avnet/bdf" -> "Avnet/petalinux"
"Avnet/bdf" -> "Avnet/Ultra96-PYNQ"
"drichmond/RISC-V-On-PYNQ" -> "drichmond/PYNQ-HLS"
"AleksandarKostovic/SystemC-tutorial" -> "Muriukidavid/systemc-examples"
"SystemRDL/systemrdl-compiler" -> "Juniper/open-register-design-tool"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-html"
"SystemRDL/systemrdl-compiler" -> "zhajio1988/YASA"
"SystemRDL/systemrdl-compiler" -> "intel/systemc-compiler"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-regblock"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL"
"SystemRDL/systemrdl-compiler" -> "SystemRDL/PeakRDL-uvm"
"Licheng-Guo/AutoBridge" -> "UCLA-VAST/tapa"
"Licheng-Guo/AutoBridge" -> "Licheng-Guo/RapidStream"
"Licheng-Guo/AutoBridge" -> "UCLA-VAST/AutoSA"
"Licheng-Guo/AutoBridge" -> "JianyiCheng/DSS"
"Licheng-Guo/AutoBridge" -> "Licheng-Guo/vivado-hls-broadcast-optimization"
"Licheng-Guo/AutoBridge" -> "cornell-zhang/HiSparse"
"UCLA-VAST/tapa" -> "Licheng-Guo/AutoBridge"
"UCLA-VAST/tapa" -> "cornell-zhang/HiSparse"
"UCLA-VAST/tapa" -> "Licheng-Guo/vivado-hls-broadcast-optimization"
"UCLA-VAST/tapa" -> "Licheng-Guo/RapidStream"
"UCLA-VAST/tapa" -> "UCLA-VAST/AutoSA"
"UCLA-VAST/tapa" -> "UCLA-VAST/FlexCNN"
"UCLA-VAST/tapa" -> "hanchenye/scalehls"
"Xtra-Computing/ThunderGP" -> "cornell-zhang/HiSparse"
"cornell-zhang/rosetta" -> "cornell-zhang/quickest"
"cornell-zhang/rosetta" -> "cornell-zhang/FracBNN"
"cornell-zhang/rosetta" -> "cornell-zhang/uptune"
"cornell-zhang/rosetta" -> "cornell-zhang/heterocl"
"cornell-zhang/rosetta" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/rosetta" -> "cornell-zhang/GARNET"
"cornell-zhang/rosetta" -> "cornell-zhang/dnn-gating"
"cornell-zhang/rosetta" -> "cornell-zhang/GraphZoom"
"cornell-zhang/rosetta" -> "breagen/MachSuite"
"cornell-zhang/rosetta" -> "cornell-zhang/dnn-quant-ocs"
"harvard-acc/ALADDIN" -> "harvard-acc/gem5-aladdin"
"harvard-acc/smaug" -> "harvard-acc/gem5-aladdin"
"heheda365/ultra_net" -> "jiangwx/SkrSkr"
"heheda365/ultra_net" -> "TomG008/SkyNet"
"heheda365/ultra_net" -> "onioncc/iSmartDNN"
"heheda365/ultra_net" -> "jgoeders/dac_sdc_2020_designs"
"heheda365/ultra_net" -> "jgoeders/dac_sdc_2020"
"heheda365/ultra_net" -> "jgoeders/dac_sdc_2021_designs"
"zhajio1988/YASA" -> "zhajio1988/Open_RegModel"
"zhajio1988/YASA" -> "zhajio1988/YasaUvk"
"Xilinx/libsystemctlm-soc" -> "Xilinx/systemctlm-cosim-demo"
"Xilinx/libsystemctlm-soc" -> "tukl-msd/DRAMSys"
"Xilinx/libsystemctlm-soc" -> "mariusmm/RISC-V-TLM"
"Xilinx/libsystemctlm-soc" -> "accellera-official/systemc"
"etherzhhb/Shang" -> "dillonhuff/ahaHLS"
"CMU-SAFARI/prim-benchmarks" -> "CMU-SAFARI/DAMOV"
"CMU-SAFARI/prim-benchmarks" -> "CMU-SAFARI/ramulator-pim"
"georgia-tech-synergy-lab/SIGMA" -> "sfu-arch/SpGEMM"
"scalesim-project/scale-sim-v2" -> "maestro-project/maestro"
"scalesim-project/scale-sim-v2" -> "stonne-simulator/stonne"
"scalesim-project/scale-sim-v2" -> "Accelergy-Project/accelergy"
"Xilinx/PYNQ-DL" -> "Xilinx/PYNQ-ComputerVision"
"Xilinx/PYNQ-DL" -> "Xilinx/PYNQ-Networking"
"Xilinx/PYNQ-DL" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ-DL" -> "hirayaku/DAC2018-TGIIF"
"olofk/ipyxact" -> "kactus2/kactus2dev"
"olofk/ipyxact" -> "oddball/ipxact2systemverilog"
"leo47007/TPU-Tensor-Processing-Unit" -> "cameronshinn/tiny-tpu"
"EMDL/awesome-emdl" -> "ysh329/awesome-embedded-ai"
"EMDL/awesome-emdl" -> "Mxbonn/INQ-pytorch" ["e"=1]
"EMDL/awesome-emdl" -> "MingSun-Tse/EfficientDNNs" ["e"=1]
"EMDL/awesome-emdl" -> "HolmesShuan/CNN-Inference-Engine-Quick-View" ["e"=1]
"EMDL/awesome-emdl" -> "XiaoMi/mobile-ai-bench" ["e"=1]
"EMDL/awesome-emdl" -> "statsml/compress-net-notes"
"Xilinx/LSTM-PYNQ" -> "Xilinx/PYNQ-Networking"
"Xilinx/LSTM-PYNQ" -> "Xilinx/pytorch-ocr"
"Xilinx/LSTM-PYNQ" -> "tukl-msd/LSTM-PYNQ"
"Xilinx/LSTM-PYNQ" -> "Xilinx/FINN"
"Xilinx/LSTM-PYNQ" -> "hillhao/PYNQ-project"
"dillonhuff/ahaHLS" -> "etherzhhb/Shang"
"dillonhuff/ahaHLS" -> "lana555/dynamatic"
"Muriukidavid/systemc-examples" -> "AleksandarKostovic/SystemC-tutorial"
"Xilinx/Vitis_Embedded_Platform_Source" -> "Xilinx/Embedded-Reference-Platforms-User-Guide"
"Licheng-Guo/RapidStream" -> "Licheng-Guo/AutoBridge"
"Licheng-Guo/RapidStream" -> "UCLA-VAST/tapa"
"hanchenye/scalehls" -> "kumasento/polymer"
"hanchenye/scalehls" -> "hst10/pylog"
"hanchenye/scalehls" -> "circt-hls/circt-hls"
"hanchenye/scalehls" -> "UCLA-VAST/tapa"
"hanchenye/scalehls" -> "Licheng-Guo/AutoBridge"
"hanchenye/scalehls" -> "Xilinx/mlir-aie"
"hanchenye/scalehls" -> "Xilinx/mlir-air"
"hanchenye/scalehls" -> "UCLA-VAST/FlexCNN"
"hanchenye/scalehls" -> "Xtra-Computing/ThunderGP"
"hanchenye/scalehls" -> "cornell-zhang/heterocl"
"wsmoses/Polygeist" -> "kumasento/polymer"
"wsmoses/Polygeist" -> "circt-hls/circt-hls"
"wsmoses/Polygeist" -> "iml130/mlir-emitc"
"thedatabusdotio/fpga-ml-accelerator" -> "sumanth-kalluri/cnn_hardware_acclerator_for_fpga"
"UCSBarchlab/OpenTPU" -> "UCSBarchlab/PyRTL"
"UCSBarchlab/OpenTPU" -> "jofrfu/tinyTPU"
"UCSBarchlab/OpenTPU" -> "leo47007/TPU-Tensor-Processing-Unit"
"UCSBarchlab/OpenTPU" -> "cea-wind/SimpleTPU"
"UCSBarchlab/OpenTPU" -> "cameronshinn/tiny-tpu"
"UCSBarchlab/OpenTPU" -> "taoyilee/clacc"
"UCSBarchlab/OpenTPU" -> "bu-icsg/dana" ["e"=1]
"UCSBarchlab/OpenTPU" -> "embedeep/Free-TPU"
"UCSBarchlab/OpenTPU" -> "ARM-software/SCALE-Sim"
"UCSBarchlab/OpenTPU" -> "ucb-bar/gemmini" ["e"=1]
"UCSBarchlab/OpenTPU" -> "stanford-mast/nn_dataflow"
"UCSBarchlab/OpenTPU" -> "harvard-acc/gem5-aladdin"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/PYNQ_Composable_Pipeline"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/DPU-PYNQ"
"Xilinx/PYNQ-HelloWorld" -> "Xilinx/PYNQ-ComputerVision"
"cornell-zhang/uptune" -> "cornell-zhang/bsg_bladerunner"
"cornell-zhang/uptune" -> "cornell-zhang/SPADE"
"cornell-zhang/uptune" -> "cornell-zhang/GARNET"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/QNN-MO-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ-DL"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ-HelloWorld"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/BNN-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ_Workshop"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/PYNQ-Networking"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/LSTM-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "Xilinx/DPU-PYNQ"
"Xilinx/PYNQ-ComputerVision" -> "sfox14/pynq-ekf"
"Xilinx/PYNQ-ComputerVision" -> "Avnet/Ultra96-PYNQ"
"drichmond/PYNQ-HLS" -> "Xilinx/PYNQ-Networking"
"spcl/dace" -> "spcl/daceml"
"spcl/dace" -> "spcl/substation"
"spcl/dace" -> "spcl/npbench"
"spcl/dace" -> "spcl/dace-vscode"
"spcl/dace" -> "cornell-zhang/heterocl"
"spcl/dace" -> "definelicht/hlslib"
"spcl/dace" -> "spcl/open-earth-compiler"
"spcl/dace" -> "deep500/deep500"
"spcl/dace" -> "spcl/mlir-dace"
"spcl/dace" -> "spcl/gemm_hls"
"spcl/dace" -> "hanchenye/scalehls"
"spcl/dace" -> "spcl/FBLAS"
"spcl/dace" -> "ferrandi/PandA-bambu"
"spcl/dace" -> "UCLA-VAST/tapa"
"Xilinx/systemctlm-cosim-demo" -> "Xilinx/libsystemctlm-soc"
"sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS" -> "sazczmh/PYNQ_Workshop"
"cornell-zhang/FracBNN" -> "cornell-zhang/uptune"
"cornell-zhang/FracBNN" -> "cornell-zhang/SPADE"
"cornell-zhang/FracBNN" -> "cornell-zhang/GARNET"
"cornell-zhang/FracBNN" -> "cornell-zhang/dnn-gating"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/uptune"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/GLAIVE"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/FeatGraph"
"cornell-zhang/facedetect-fpga" -> "cornell-zhang/bsg_bladerunner"
"vtsynergy/OpenDwarfs" -> "KastnerRG/spector"
"hsharma35/bitfusion" -> "EECS-NTNU/bismo"
"hsharma35/bitfusion" -> "stanford-mast/nn_dataflow"
"pku-liang/TENET" -> "pku-liang/TensorLib"
"pku-liang/TENET" -> "pku-liang/HASCO"
"thu-nics/MNSIM-2.0" -> "Zhu-Zhenhua/MNSIM_Python"
"thu-nics/MNSIM-2.0" -> "neurosim/DNN_NeuroSim_V1.3"
"ucb-bar/cosa" -> "maestro-project/gamma"
"ucb-bar/cosa" -> "kartik-hegde/mindmappings"
"b9515308/ZCU102_YOLO" -> "b9515308/YOLO_quantize"
"cyjseagull/gem5-nvmain-hybrid-simulator" -> "AXLEproject/axle-zsim-nvmain"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "xyzxinyizhang/2019-DAC-System-Design-Contest"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "onioncc/iSmartDNN"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "jndeng/DACSDC-DeepZ"
"xyzxinyizhang/2018-DAC-System-Design-Contest" -> "jgoeders/dac_2019_contest"
"xyzxinyizhang/2019-DAC-System-Design-Contest" -> "xyzxinyizhang/2018-DAC-System-Design-Contest"
"xyzxinyizhang/2019-DAC-System-Design-Contest" -> "jgoeders/dac_sdc_2020"
"Accelergy-Project/accelergy" -> "NVlabs/timeloop"
"Accelergy-Project/accelergy" -> "Accelergy-Project/timeloop-accelergy-exercises"
"Accelergy-Project/accelergy" -> "scalesim-project/scale-sim-v2"
"Accelergy-Project/accelergy" -> "georgia-tech-synergy-lab/SIGMA"
"cornell-zhang/dnn-gating" -> "cornell-zhang/uptune"
"cornell-zhang/dnn-gating" -> "cornell-zhang/FracBNN"
"cornell-zhang/dnn-gating" -> "cornell-zhang/bsg_bladerunner"
"cornell-zhang/dnn-gating" -> "cornell-zhang/SPADE"
"cornell-zhang/dnn-gating" -> "cornell-zhang/dnn-quant-ocs"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GARNET"
"cornell-zhang/dnn-gating" -> "cornell-zhang/FeatGraph"
"cornell-zhang/dnn-gating" -> "cornell-zhang/quickest"
"cornell-zhang/dnn-gating" -> "cornell-zhang/facedetect-fpga"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GraphZoom"
"cornell-zhang/dnn-gating" -> "cornell-zhang/GLAIVE"
"Accelergy-Project/timeloop-accelergy-exercises" -> "NVlabs/timeloop"
"Accelergy-Project/timeloop-accelergy-exercises" -> "Accelergy-Project/accelergy-timeloop-infrastructure"
"Accelergy-Project/timeloop-accelergy-exercises" -> "Accelergy-Project/accelergy"
"Accelergy-Project/timeloop-accelergy-exercises" -> "Accelergy-Project/timeloop-accelergy-tutorial"
"cornell-zhang/GraphLily" -> "cornell-zhang/uptune"
"cornell-zhang/quickest" -> "cornell-zhang/uptune"
"spcl/open-earth-compiler" -> "spcl/open-earth-benchmarks"
"jgoeders/dac_sdc_2020_designs" -> "jgoeders/dac_sdc_2021"
"jgoeders/dac_sdc_2020_designs" -> "jgoeders/dac_sdc_2021_designs"
"spcl/daceml" -> "spcl/dace-vscode"
"jndeng/DACSDC-DeepZ" -> "xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2"
"iml130/mlir-emitc" -> "kumasento/polymer"
"iml130/mlir-emitc" -> "wsmoses/Polygeist"
"iml130/mlir-emitc" -> "plaidml/tpp-mlir"
"cornell-zhang/GARNET" -> "cornell-zhang/uptune"
"Xilinx/Vitis-Tutorials" ["l"="-8.082,47.197"]
"Xilinx/Vitis_Accel_Examples" ["l"="-8.091,47.209"]
"Xilinx/Vitis_Libraries" ["l"="-8.071,47.213"]
"Xilinx/Vitis-AI" ["l"="-8.05,47.19"]
"Xilinx/XRT" ["l"="-8.086,47.228"]
"Xilinx/Vitis-AI-Tutorials" ["l"="-8.059,47.199"]
"Xilinx/HLS-Tiny-Tutorials" ["l"="-8.067,47.193"]
"Xilinx/Vitis-HLS-Introductory-Examples" ["l"="-8.113,47.212"]
"Xilinx/PYNQ" ["l"="-8.016,47.193"]
"fastmachinelearning/hls4ml" ["l"="-8.089,47.181"]
"Xilinx/Vitis_Embedded_Platform_Source" ["l"="-8.086,47.217"]
"KastnerRG/pp4fpgas" ["l"="-8.055,47.22"]
"Xilinx/DPU-PYNQ" ["l"="-8.034,47.184"]
"Xilinx/finn" ["l"="-8.069,47.18"]
"Xilinx/Vitis-In-Depth-Tutorial" ["l"="-8.099,47.191"]
"Xilinx/PYNQ_Workshop" ["l"="-7.998,47.231"]
"definelicht/hlslib" ["l"="-8.101,47.221"]
"spcl/gemm_hls" ["l"="-8.07,47.202"]
"fpgasystems/fpga-network-stack" ["l"="-9.856,46.514"]
"Xilinx/HLS" ["l"="-8.134,47.219"]
"Xilinx/xfopencv" ["l"="-8.018,47.232"]
"Xilinx/HLx_Examples" ["l"="-8.043,47.226"]
"dtysky/FPGA-Imaging-Library" ["l"="-7.908,47.209"]
"becomequantum/Kryon" ["l"="-7.943,47.214"]
"hunterlew/convolution_network_on_FPGA" ["l"="-7.92,47.222"]
"xupsh/pp4fpgas-cn" ["l"="-7.976,47.217"]
"aolofsson/oh" ["l"="-9.709,46.59"]
"WalkerLau/Accelerating-CNN-with-FPGA" ["l"="-7.929,47.206"]
"dem123456789/FPGA-CNN" ["l"="-7.899,47.231"]
"QShen3/CNN-FPGA" ["l"="-7.901,47.221"]
"alexforencich/verilog-axis" ["l"="-9.801,46.537"]
"mtmd/FPGA_Based_CNN" ["l"="-7.92,47.232"]
"ZFTurbo/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA" ["l"="-7.933,47.223"]
"alexforencich/verilog-axi" ["l"="-9.743,46.542"]
"cornell-zhang/bnn-fpga" ["l"="-7.983,47.226"]
"Digilent/vivado-library" ["l"="-9.824,46.462"]
"doonny/PipeCNN" ["l"="-7.943,47.194"]
"analogdevicesinc/hdl" ["l"="-9.818,46.507"]
"sumanth-kalluri/cnn_hardware_acclerator_for_fpga" ["l"="-7.871,47.235"]
"lulinchen/cnn_open" ["l"="-7.884,47.231"]
"changwoolee/lenet5_hls" ["l"="-7.96,47.227"]
"alan4186/Hardware-CNN" ["l"="-7.901,47.241"]
"awai54st/PYNQ-Classification" ["l"="-7.959,47.217"]
"pp-Innovate/FPGA-ZynqNet" ["l"="-7.94,47.237"]
"dgschwend/zynqnet" ["l"="-7.961,47.198"]
"AniketBadhan/Convolutional-Neural-Network" ["l"="-7.885,47.242"]
"dhm2013724/yolov2_xilinx_fpga" ["l"="-7.963,47.208"]
"gthparch/macsim" ["l"="-8.018,46.966"]
"macsimgt/macsim-public" ["l"="-8.027,46.949"]
"EECS-NTNU/bismo" ["l"="-8.044,47.124"]
"hsharma35/bitfusion" ["l"="-8.032,47.099"]
"Xilinx/RapidWright" ["l"="-8.138,47.244"]
"cornell-zhang/rosetta" ["l"="-8.094,47.261"]
"Licheng-Guo/AutoBridge" ["l"="-8.154,47.238"]
"masc-ucsc/livehd" ["l"="-8.165,47.278"]
"cuhk-eda/ripple-fpga" ["l"="-9.949,46.795"]
"verilog-to-routing/vtr-verilog-to-routing" ["l"="-9.762,46.717"]
"hanchenye/scalehls" ["l"="-8.185,47.238"]
"byuccl/RapidSmith2" ["l"="-8.162,47.296"]
"lana555/dynamatic" ["l"="-8.193,47.278"]
"Licheng-Guo/RapidStream" ["l"="-8.166,47.249"]
"freechipsproject/firrtl" ["l"="-9.667,46.472"]
"Xilinx/SDAccel_Examples" ["l"="-8.069,47.23"]
"xupsh/pp4fpgas-cn-hls" ["l"="-7.994,47.198"]
"arm-university/arm-gem5-rsk" ["l"="-7.869,46.999"]
"tukl-msd/gem5.TnT" ["l"="-7.832,46.995"]
"gem5/gem5" ["l"="-7.944,46.997"]
"powerjg/learning_gem5" ["l"="-7.944,46.979"]
"s5z/zsim" ["l"="-7.96,46.985"]
"CMU-SAFARI/ramulator" ["l"="-7.982,46.99"]
"vineodd/PIMSim" ["l"="-7.975,46.976"]
"HewlettPackard/cacti" ["l"="-7.976,47.013"]
"gpgpu-sim/gpgpu-sim_distribution" ["l"="-9.486,46.559"]
"harvard-acc/gem5-aladdin" ["l"="-7.99,47.019"]
"umd-memsys/DRAMsim3" ["l"="-8.007,47.001"]
"umd-memsys/DRAMSim2" ["l"="-7.991,47.002"]
"riscv/riscv-isa-sim" ["l"="-9.555,46.448"]
"ChampSim/ChampSim" ["l"="-7.92,46.986"]
"chipsalliance/rocket-chip" ["l"="-9.597,46.502"]
"freechipsproject/chisel3" ["l"="-9.634,46.489"]
"riscv-boom/riscv-boom" ["l"="-9.583,46.512"]
"google/CFU-Playground" ["l"="-8.169,47.192"]
"google/xls" ["l"="-8.168,47.171"]
"tensil-ai/tensil" ["l"="-8.135,47.181"]
"siliconcompiler/siliconcompiler" ["l"="-9.771,46.707"]
"lnis-uofu/OpenFPGA" ["l"="-9.715,46.693"]
"chipsalliance/f4pga" ["l"="-9.555,46.727"]
"UCLA-VAST/AutoSA" ["l"="-8.15,47.221"]
"efabless/caravel" ["l"="-9.763,46.764"]
"bespoke-silicon-group/bsg_manycore" ["l"="-9.548,46.597"]
"llvm/circt" ["l"="-9.624,46.527"]
"NVlabs/matchlib" ["l"="-8.121,47.039"]
"bespoke-silicon-group/basejump_stl" ["l"="-9.666,46.608"]
"efabless/openlane" ["l"="-9.73,46.721"]
"YosysHQ/yosys" ["l"="-9.73,46.645"]
"B-Lang-org/bsc" ["l"="-9.567,46.608"]
"alainmarcel/Surelog" ["l"="-9.726,46.673"]
"google/verible" ["l"="-9.709,46.652"]
"olofk/edalize" ["l"="-9.721,46.664"]
"The-OpenROAD-Project/OpenROAD" ["l"="-9.795,46.745"]
"JulianKemmerer/PipelineC" ["l"="-9.667,46.661"]
"jneless/EyerissF" ["l"="-7.967,47.074"]
"zihuatanejp/xor-crypto-js" ["l"="-7.909,47.062"]
"sunyiyue/CCIMLib" ["l"="-7.921,47.055"]
"SingularityKChen/dl_accelerator" ["l"="-8.006,47.096"]
"jonnyshao/wechat-fetch" ["l"="8.944,17.224"]
"ssshaiyang/LetsPlayBall" ["l"="-7.94,47.065"]
"karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2" ["l"="-7.97,47.092"]
"taoyilee/clacc" ["l"="-7.986,47.09"]
"xuuhaoo/DefenseCrash" ["l"="8.956,17.24"]
"milanyangbo/myrpc" ["l"="8.946,17.264"]
"sasou/gene-for-php7" ["l"="8.925,17.205"]
"zhang-rf/mybatis-boost" ["l"="8.936,17.246"]
"Ke-Coding/Gobang_by_Kevin-by-Qt-" ["l"="-7.94,47.054"]
"arasi15/CNN-Accelerator-Implementation-based-on-Eyerissv2" ["l"="-7.955,47.083"]
"stanford-mast/nn_dataflow" ["l"="-8.007,47.085"]
"yanym/Cornell-Club" ["l"="8.934,17.236"]
"CMU-SAFARI/ramulator-pim" ["l"="-7.967,46.97"]
"SEAL-UCSB/NVSim" ["l"="-7.94,46.94"]
"CMU-SAFARI/IMPICA" ["l"="-7.987,46.948"]
"Systems-ShiftLab/MultiPIM" ["l"="-7.976,46.956"]
"Xilinx/QNN-MO-PYNQ" ["l"="-7.994,47.22"]
"louisliuwei/PynqDocs" ["l"="-7.945,47.23"]
"sazczmh/High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS" ["l"="-7.919,47.198"]
"onioncc/iSmartDNN" ["l"="-7.976,47.197"]
"spcl/hls_tutorial_examples" ["l"="-8.048,47.211"]
"heheda365/ultra_net" ["l"="-7.955,47.182"]
"fpgasystems/spooNN" ["l"="-7.986,47.203"]
"TomG008/SkyNet" ["l"="-7.988,47.174"]
"jiangwx/SkrSkr" ["l"="-7.959,47.173"]
"venturezhao/XJTU-Tripler" ["l"="-7.974,47.185"]
"hisrg/PYNQ_CNN_Accelerator_Tutorial" ["l"="-7.928,47.245"]
"Xilinx/finn-hlslib" ["l"="-8.058,47.169"]
"ARM-software/SCALE-Sim" ["l"="-7.991,47.064"]
"NVlabs/timeloop" ["l"="-8.032,47.045"]
"ucb-bar/gemmini" ["l"="-9.576,46.482"]
"fengbintu/Neural-Networks-on-Silicon" ["l"="-7.959,47.14"]
"scalesim-project/scale-sim-v2" ["l"="-8.015,47.047"]
"IBM/AccDNN" ["l"="-8.027,47.14"]
"maestro-project/maestro" ["l"="-8.015,47.037"]
"BirenResearch/AIChip_Paper_List" ["l"="-7.991,47.075"]
"UCSBarchlab/OpenTPU" ["l"="-7.976,47.102"]
"xuanyoya/Interstellar-CNN-scheduler" ["l"="-8.046,47.073"]
"hsharma35/dnnweaver2" ["l"="-8.016,47.147"]
"ysshao/ALADDIN" ["l"="-7.998,47.036"]
"RICE-EIC/AutoDNNchip" ["l"="-8.002,47.123"]
"BertMoons/QuantizedNeuralNetworks-Keras-Tensorflow" ["l"="-8.172,47.137"]
"google/qkeras" ["l"="-8.126,47.161"]
"TropComplique/trained-ternary-quantization" ["l"="30.649,35.619"]
"qinyao-he/bit-rnn" ["l"="-8.208,47.122"]
"basicmi/AI-Chip" ["l"="-7.955,47.109"]
"nvdla/hw" ["l"="-9.565,46.526"]
"baidu-research/DeepBench" ["l"="27.749,35.345"]
"pytorch/QNNPACK" ["l"="27.619,35.429"]
"firesim/firesim" ["l"="-9.587,46.472"]
"merrymercy/awesome-tensor-compilers" ["l"="27.732,35.525"]
"apache/incubator-tvm" ["l"="27.688,35.501"]
"ONNC/onnc" ["l"="-9.474,46.49"]
"google/iree" ["l"="27.677,35.528"]
"Xilinx/FPGA_as_a_Service" ["l"="-8.105,47.252"]
"Xilinx/dma_ip_drivers" ["l"="-9.838,46.489"]
"Xilinx/ml-suite" ["l"="-8.027,47.222"]
"fpgasystems/Vitis_with_100Gbps_TCP-IP" ["l"="-9.915,46.512"]
"shioyadan/Konata" ["l"="-7.901,46.969"]
"rsd-devel/rsd" ["l"="-9.584,46.568"]
"Xilinx/brevitas" ["l"="-8.083,47.161"]
"htqin/awesome-model-quantization" ["l"="30.811,35.683"]
"Xilinx/finn-examples" ["l"="-8.064,47.16"]
"Zhen-Dong/HAWQ" ["l"="30.782,35.717"]
"quic/aimet" ["l"="30.84,35.704"]
"submission2019/cnn-quantization" ["l"="30.75,35.688"]
"ModelTC/MQBench" ["l"="30.816,35.727"]
"Tiiiger/QPyTorch" ["l"="30.71,35.664"]
"Xilinx/BNN-PYNQ" ["l"="-7.996,47.209"]
"aws/aws-fpga" ["l"="-8.109,47.201"]
"ucsdsysnet/corundum" ["l"="-9.833,46.533"]
"alexforencich/verilog-ethernet" ["l"="-9.778,46.547"]
"olofk/fusesoc" ["l"="-9.714,46.637"]
"mgaudet/CompilerJobs" ["l"="-8.375,47.309"]
"SomewhatML/sml-compiler" ["l"="-8.391,47.332"]
"jeanqasaur/learn-programming-languages" ["l"="-8.442,47.331"]
"sampsyo/cs6120" ["l"="-8.308,47.28"]
"sampsyo/bril" ["l"="-8.331,47.292"]
"danielholanda/LeFlow" ["l"="-7.995,47.186"]
"jofrfu/tinyTPU" ["l"="-7.991,47.14"]
"hls-fpga-machine-learning/hls4ml" ["l"="-8.035,47.207"]
"dicecco1/fpga_caffe" ["l"="-8.044,47.254"]
"Xilinx/CHaiDNN" ["l"="-8.008,47.203"]
"nlsynth/karuta" ["l"="-8.254,47.178"]
"nlsynth/iroha" ["l"="-8.285,47.17"]
"AXLEproject/axle-zsim-nvmain" ["l"="-7.911,46.954"]
"cyjseagull/SHMA" ["l"="-7.924,46.964"]
"mjyan0720/InvisiSpec-1.0" ["l"="-20.561,-30.985"]
"HewlettPackard/mcpat" ["l"="-7.976,47.001"]
"mit-carbon/Graphite" ["l"="-7.947,46.958"]
"sbeamer/gapbs" ["l"="10.306,26.705"]
"kumasento/polymer" ["l"="-8.233,47.261"]
"IUCompilerCourse/Essentials-of-Compilation" ["l"="-7.881,13.459"]
"banach-space/llvm-tutor" ["l"="-17.577,-32.185"]
"cucapra/turnt" ["l"="-8.343,47.28"]
"LeifAndersen/PLGradSchools" ["l"="-9.35,13.307"]
"cucapra/dahlia" ["l"="-9.798,46.556"]
"wsmoses/Polygeist" ["l"="-8.265,47.268"]
"Xilinx/PYNQ-ComputerVision" ["l"="-8.011,47.215"]
"Xilinx/FINN" ["l"="-8.019,47.211"]
"Xilinx/PYNQ-DL" ["l"="-8.002,47.24"]
"Xilinx/LSTM-PYNQ" ["l"="-7.99,47.243"]
"MatthieuCourbariaux/BinaryNet" ["l"="30.631,35.626"]
"Xilinx/PYNQ-Networking" ["l"="-7.996,47.253"]
"Xilinx/PYNQ-HelloWorld" ["l"="-8.032,47.197"]
"hillhao/PYNQ-project" ["l"="-7.988,47.267"]
"drichmond/PYNQ-HLS" ["l"="-7.979,47.254"]
"Avnet/Ultra96-PYNQ" ["l"="-7.984,47.191"]
"drichmond/RISC-V-On-PYNQ" ["l"="-7.979,47.285"]
"CMU-SAFARI/Pythia" ["l"="-7.866,46.971"]
"CMU-SAFARI/Hermes" ["l"="-7.872,46.983"]
"agusnt/Berti-Artifact" ["l"="-7.895,46.988"]
"hpsresearchgroup/scarab" ["l"="-7.881,46.962"]
"PrincetonUniversity/openpiton" ["l"="-9.591,46.578"]
"0xd3ba/build-your-own-prefetcher" ["l"="-7.889,46.981"]
"darchr/gem5art" ["l"="-7.893,46.997"]
"Xilinx/linux-xlnx" ["l"="-9.893,46.46"]
"fastmachinelearning/hls4ml-tutorial" ["l"="-8.109,47.15"]
"Xilinx/RFNoC-HLS-NeuralNet" ["l"="-8.106,47.168"]
"mlcommons/tiny" ["l"="27.401,35.577"]
"larq/larq" ["l"="30.659,35.704"]
"tensorflow/model-optimization" ["l"="25.618,34.173"]
"microsoft/LQ-Nets" ["l"="30.721,35.714"]
"larq/zoo" ["l"="30.634,35.707"]
"knowm/memristor-discovery" ["l"="-7.868,46.801"]
"knowm/waveforms4j" ["l"="-7.861,46.787"]
"knowm/memristor-models-4-all" ["l"="-7.879,46.82"]
"hughperkins/VeriGPU" ["l"="-9.513,46.556"]
"Avnet/hdl" ["l"="-7.768,47.191"]
"Avnet/petalinux" ["l"="-7.816,47.188"]
"CMU-SAFARI/SoftMC" ["l"="-8,46.958"]
"tukl-msd/DRAMPower" ["l"="-8,46.986"]
"Multi2Sim/multi2sim" ["l"="-8.034,46.933"]
"SEAL-UCSB/NVmain" ["l"="-7.923,46.926"]
"Xilinx/AI-Model-Zoo" ["l"="-8.052,47.243"]
"gewuek/vitis_ai_custom_platform_flow" ["l"="-8.117,47.178"]
"Xilinx/SDSoC-Tutorials" ["l"="-8.018,47.243"]
"cornell-zhang/HiSparse" ["l"="-8.146,47.251"]
"cornell-zhang/GraphLily" ["l"="-8.129,47.268"]
"cornell-zhang/uptune" ["l"="-8.109,47.273"]
"williamdemeo/TypeFunc" ["l"="-8.494,47.358"]
"jstolarek/why-dependent-types-matter" ["l"="-8.519,47.371"]
"jeanqasaur/pltalk" ["l"="-8.44,47.352"]
"jeanqasaur/dsl-syllabus-fall-2016" ["l"="-8.463,47.346"]
"lazear/types-and-programming-languages" ["l"="-8.465,47.313"]
"keleshev/compiling-to-assembly-from-scratch" ["l"="-8.49,47.329"]
"maltanar/qnn-inference-examples" ["l"="-8.111,47.138"]
"Xilinx/ResNet50-PYNQ" ["l"="-8.07,47.147"]
"ZhishengWang/Embedded-Neural-Network" ["l"="-7.893,47.167"]
"google/gemmlowp" ["l"="27.663,35.41"]
"ZigZag-Project/zigzag" ["l"="-8.071,47.049"]
"maestro-project/gamma" ["l"="-8.052,47.041"]
"ZFTurbo/MobileNet-in-FPGA" ["l"="-7.9,47.254"]
"Yu-Zhewen/Tiny_YOLO_v3_ZYNQ" ["l"="-7.923,47.185"]
"LeiWang1999/ZYNQ-NVDLA" ["l"="-9.517,46.489"]
"CMU-SAFARI/DAMOV" ["l"="-7.964,46.944"]
"wenwei202/caffe" ["l"="30.685,35.579"]
"pmgysel/caffe" ["l"="30.635,35.584"]
"jiaxiang-wu/quantized-cnn" ["l"="30.633,35.605"]
"ysh329/awesome-embedded-ai" ["l"="-7.81,47.153"]
"garion9013/impl-pruning-TF" ["l"="30.682,35.553"]
"sun254/awesome-model-compression-and-acceleration" ["l"="30.769,35.585"]
"yihui-he/channel-pruning" ["l"="30.813,35.612"]
"csarron/emdl" ["l"="-7.836,47.15"]
"MingSun-Tse/EfficientDNNs" ["l"="30.831,35.622"]
"KastnerRG/riffa" ["l"="-9.774,46.521"]
"mfarhadi/CNNIOT" ["l"="-7.892,47.276"]
"hisrg/-Neural-Networks-and-Neuromophic-Computing-on-Silicon" ["l"="-7.911,47.274"]
"canteen-man/CNN_FPGA_ZYNQ_PYNQ" ["l"="-7.94,47.254"]
"Xilinx/xup_vitis_network_example" ["l"="-9.932,46.512"]
"Xilinx/SDAccel-Tutorials" ["l"="-8.075,47.245"]
"suisuisi/FPGAandCNN" ["l"="-7.864,47.22"]
"MasLiang/CNN-On-FPGA" ["l"="-7.856,47.231"]
"omarelhedaby/CNN-FPGA" ["l"="-7.842,47.221"]
"cxlisme/FPGA-proj" ["l"="-7.841,47.234"]
"a2824256/HLS-LeNet" ["l"="-7.947,47.264"]
"JiachengCao/cnn_accelerator" ["l"="-7.797,47.222"]
"padhi499/Image-Classification-using-CNN-on-FPGA" ["l"="-7.824,47.232"]
"HirokiNakahara/GUINNESS" ["l"="-8.03,47.24"]
"hillbig/binary_net" ["l"="-8.032,47.298"]
"Xilinx/Edge-AI-Platform-Tutorials" ["l"="-8.007,47.223"]
"b9515308/ZCU102_YOLO" ["l"="-8.026,47.283"]
"Xilinx/SDSoC_Examples" ["l"="-8.027,47.256"]
"Xilinx/Applications" ["l"="-8.044,47.172"]
"Xilinx/reVISION-Getting-Started-Guide" ["l"="-8.012,47.26"]
"Xilinx/xilinx-tiny-cnn" ["l"="-8.006,47.286"]
"hirayaku/DAC2018-TGIIF" ["l"="-7.978,47.206"]
"adamgallas/fpga_accelerator_yolov3tiny" ["l"="-7.858,47.177"]
"embedeep/Free-TPU" ["l"="-7.972,47.159"]
"cornell-zhang/GraphZoom" ["l"="-8.097,47.279"]
"cornell-zhang/GARNET" ["l"="-8.101,47.269"]
"cornell-zhang/FracBNN" ["l"="-8.078,47.266"]
"cornell-zhang/SPADE" ["l"="-8.099,47.286"]
"cornell-zhang/dnn-gating" ["l"="-8.082,47.275"]
"cornell-zhang/bsg_bladerunner" ["l"="-8.083,47.284"]
"cornell-zhang/dnn-quant-ocs" ["l"="-8.09,47.289"]
"cornell-zhang/quickest" ["l"="-8.11,47.286"]
"cornell-zhang/GLAIVE" ["l"="-8.077,47.293"]
"cornell-zhang/facedetect-fpga" ["l"="-8.066,47.276"]
"cornell-zhang/FeatGraph" ["l"="-8.074,47.288"]
"Xilinx/PYNQ_Composable_Pipeline" ["l"="-8.039,47.161"]
"Xilinx/logicnets" ["l"="-8.078,47.137"]
"Xilinx/finn-base" ["l"="-8.093,47.129"]
"666DZY666/Design-and-Implementation-of-Face-Recognition-based-on-PYNQ" ["l"="-7.903,47.289"]
"jgoeders/dac_sdc_2020" ["l"="-7.968,47.169"]
"sazczmh/PYNQ_Workshop" ["l"="-7.888,47.207"]
"StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator" ["l"="-7.96,47.237"]
"ilaydayaman/CNN_for_SLR" ["l"="-7.915,47.26"]
"romulus0914/CNN_VGG19_verilog" ["l"="-7.857,47.27"]
"papcjy/mnist_fpga" ["l"="-7.829,47.264"]
"yztong/LeNet_RTL" ["l"="-7.833,47.248"]
"MinstrelZal/FPGA-Accelerator-for-AES-LeNet-VGG16" ["l"="-7.872,47.25"]
"harvard-acc/ALADDIN" ["l"="-8.006,47.02"]
"accellera-official/systemc" ["l"="-8.157,47"]
"mariusmm/RISC-V-TLM" ["l"="-8.145,46.991"]
"intel/systemc-compiler" ["l"="-8.172,46.982"]
"Xilinx/libsystemctlm-soc" ["l"="-8.134,46.982"]
"tukl-msd/DRAMSys" ["l"="-8.111,46.994"]
"dcblack/ModernSystemC" ["l"="-8.137,47.002"]
"systemc/systemc-2.3" ["l"="-8.178,46.998"]
"learnwithexamples/learnsystemc" ["l"="-8.194,47.007"]
"tymonx/logic" ["l"="-9.704,46.708"]
"zachjs/sv2v" ["l"="-9.704,46.66"]
"Minres/SystemC-Components" ["l"="-8.15,46.981"]
"verilator/verilator" ["l"="-9.682,46.602"]
"anikau31/systemc-clang" ["l"="-8.163,46.973"]
"Muriukidavid/systemc-examples" ["l"="-8.189,46.979"]
"The-OpenROAD-Project/OpenDB" ["l"="-9.865,46.802"]
"David-Durst/embeddedHaskellAetherling" ["l"="-8.184,47.299"]
"MIPT-ILab/mipt-mips" ["l"="-8,46.916"]
"hehao98/RISCV-Simulator" ["l"="-8.008,46.886"]
"rv8-io/rv8" ["l"="-9.508,46.413"]
"Xilinx/XilinxTclStore" ["l"="-9.858,46.498"]
"ATaylorCEngFIET/MicroZed-Chronicles" ["l"="-9.857,46.411"]
"cornell-zhang/heterocl" ["l"="-8.122,47.24"]
"xiangze/CNN_FPGA" ["l"="-7.885,47.256"]
"byuccl/tincr" ["l"="-8.17,47.314"]
"exo-lang/exo" ["l"="-8.268,47.3"]
"itenyh/DynamicDevelopment" ["l"="-7.893,47.052"]
"neurosim/MLP_NeuroSim_V3.0" ["l"="-7.917,46.895"]
"neurosim/MLP_NeuroSim_V1.0" ["l"="-7.884,46.881"]
"neurosim/DNN_NeuroSim_V1.3" ["l"="-7.904,46.881"]
"thuime/XPEsim" ["l"="-7.925,46.912"]
"thu-nics/MNSIM-2.0" ["l"="-7.896,46.895"]
"neurosim/DNN_NeuroSim_V2.1" ["l"="-7.928,46.873"]
"coreylammie/MemTorch" ["l"="-7.896,46.849"]
"PerfXLab/embedded_ai" ["l"="-7.79,47.138"]
"Minres/SystemC-Quickstart" ["l"="-8.154,47.017"]
"stonne-simulator/stonne" ["l"="-8.028,47.022"]
"umd-memsys/gem5" ["l"="-8.026,46.989"]
"amiq-consulting/CNN-using-HLS" ["l"="-7.935,47.276"]
"SystemRDL/systemrdl-compiler" ["l"="-8.234,46.937"]
"tpoikela/uvm-python" ["l"="-9.785,46.646"]
"Juniper/open-register-design-tool" ["l"="-8.279,46.913"]
"rggen/rggen" ["l"="-9.738,46.656"]
"olofk/ipyxact" ["l"="-8.307,46.889"]
"zhajio1988/Open_RegModel" ["l"="-8.267,46.898"]
"kactus2/kactus2dev" ["l"="-8.317,46.902"]
"BenBBear/VCNN" ["l"="-8.043,47.276"]
"dicecco1/fpga_cpfp" ["l"="-8.047,47.282"]
"circt-hls/circt-hls" ["l"="-8.228,47.253"]
"iml130/mlir-emitc" ["l"="-8.249,47.27"]
"Accelergy-Project/accelergy" ["l"="-8.032,47.035"]
"Accelergy-Project/timeloop-accelergy-exercises" ["l"="-8.052,47.03"]
"ucb-bar/cosa" ["l"="-8.077,47.036"]
"Accelergy-Project/timeloop-accelergy-tutorial" ["l"="-8.062,47.038"]
"lirui-shanghaitech/CNN-Accelerator-VLSI" ["l"="-7.927,47.075"]
"ramachav/Simple-Neural-Network-Accelerator" ["l"="-7.941,47.085"]
"leo47007/TPU-Tensor-Processing-Unit" ["l"="-7.975,47.125"]
"JunningWu/Learning-NVDLA-Notes" ["l"="-9.48,46.5"]
"IBM/aihwkit" ["l"="-7.877,46.862"]
"hlslibs/matchlib_connections" ["l"="-8.15,47.04"]
"sld-columbia/esp" ["l"="-9.62,46.579"]
"StanfordAHA/Halide-to-Hardware" ["l"="-9.906,46.573"]
"machineware-gmbh/vcml" ["l"="-8.168,46.955"]
"UCLA-VAST/tapa" ["l"="-8.161,47.231"]
"Xilinx/mlir-aie" ["l"="-8.202,47.249"]
"cameronshinn/tiny-tpu" ["l"="-7.988,47.119"]
"cea-wind/SimpleTPU" ["l"="-8.006,47.109"]
"abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU" ["l"="-8.018,47.118"]
"jgoeders/dac_sdc_2020_designs" ["l"="-7.939,47.161"]
"xyzxinyizhang/2019-DAC-System-Design-Contest" ["l"="-7.951,47.16"]
"xyzxinyizhang/2018-DAC-System-Design-Contest" ["l"="-7.94,47.171"]
"neurosim/DNN_NeuroSim_V1.0" ["l"="-7.945,46.916"]
"EMDL/awesome-emdl" ["l"="-7.758,47.15"]
"Zhouaojun/Incremental-Network-Quantization" ["l"="30.647,35.573"]
"Zhouaojun/Efficient-Deep-Learning" ["l"="30.598,35.55"]
"iRapha/replayed_distillation" ["l"="30.686,35.489"]
"harvard-acc/smaug" ["l"="-7.963,47.026"]
"esl-epfl/gem5-X" ["l"="-7.945,47.022"]
"XDF2018/ML_Embedded_Workshop" ["l"="-8.012,47.178"]
"soDLA-publishment/soDLA" ["l"="-9.45,46.493"]
"booksim/booksim2" ["l"="-8.043,46.976"]
"davidepatti/noxim" ["l"="-8.087,46.975"]
"booksim/booksim" ["l"="-8.054,46.961"]
"astra-sim/astra-sim" ["l"="-8.059,46.946"]
"LBL-CoDEx/OpenSoCFabric" ["l"="-8.101,46.943"]
"jessebarreto/NetworkOnChip" ["l"="-8.086,46.956"]
"hyoukjun/OpenSMART" ["l"="-8.106,46.957"]
"georgia-tech-synergy-lab/SIGMA" ["l"="-7.995,47.048"]
"BirenResearch/NNparser" ["l"="-7.964,47.056"]
"thedatabusdotio/fpga-ml-accelerator" ["l"="-7.846,47.254"]
"ysshao/LLVM-Tracer" ["l"="-8.028,47.009"]
"TF2-Engine/TF2" ["l"="-8.052,47.108"]
"williamyang4978/PipeCNN_Winograd" ["l"="-8.082,47.094"]
"Liu-Cheng/cycle-accurate-SystemC-simulator-over-ramulator" ["l"="-8.113,46.976"]
"anan-cn/Open-Source-Network-on-Chip-Router-RTL" ["l"="-8.113,46.92"]
"aignacio/ravenoc" ["l"="-9.527,46.702"]
"maltanar/axi-in-chisel" ["l"="-9.407,46.344"]
"Xilinx/XilinxBoardStore" ["l"="-8.138,47.282"]
"jongse-park/dnnweaver2.drone" ["l"="-8.027,47.127"]
"Xilinx/gemx" ["l"="-8.141,47.199"]
"lirui-shanghaitech/A-convolution-kernel-implemented-by-Vivado-HLS" ["l"="-8.034,47.088"]
"agra-uni-bremen/riscv-vp" ["l"="-8.217,46.986"]
"agra-uni-bremen/riscv-freertos" ["l"="-8.238,46.977"]
"vherdt/riscv-vp" ["l"="-8.249,46.987"]
"UCSBarchlab/PyRTL" ["l"="-7.92,47.092"]
"UCSBarchlab/Charm" ["l"="-7.887,47.086"]
"cornell-brg/pymtl" ["l"="-9.733,46.511"]
"ucb-bar/hammer" ["l"="-9.651,46.44"]
"ucb-bar/midas" ["l"="-9.639,46.392"]
"blue-oil/blueoil" ["l"="-8.193,47.201"]
"LeapMind/bluegrass" ["l"="-8.217,47.192"]
"pku-liang/TENET" ["l"="-8.062,47.009"]
"maestro-project/confuciux" ["l"="-8.047,47.05"]
"AILearnerLi/DAC-SDC-2020-SEUer" ["l"="-7.927,47.149"]
"xliu0709/DACSDC2021" ["l"="-7.927,47.159"]
"ferrandi/PandA-bambu" ["l"="-8.209,47.262"]
"etherzhhb/Shang" ["l"="-8.236,47.292"]
"dillonhuff/ahaHLS" ["l"="-8.217,47.29"]
"kactus2/ipxactexamplelib" ["l"="-8.341,46.896"]
"neurosim/MLP_NeuroSim_V2.0" ["l"="-7.858,46.874"]
"JianyiCheng/DSS" ["l"="-8.172,47.221"]
"chiselverify/chiselverify" ["l"="-9.482,46.419"]
"ovh/sv2chisel" ["l"="-9.589,46.386"]
"Avnet/bdf" ["l"="-7.896,47.186"]
"Xilinx/Kria-PYNQ" ["l"="-8.007,47.162"]
"Xilinx/mlir-air" ["l"="-8.22,47.244"]
"vipinkmenon/neuralNetwork" ["l"="-7.794,47.247"]
"Xilinx/systemctlm-cosim-demo" ["l"="-8.142,46.966"]
"zhajio1988/YASA" ["l"="-8.248,46.906"]
"stonne-simulator/omega" ["l"="-8.044,47.007"]
"stonne-simulator/sst-elements-with-stonne" ["l"="-8.048,47.016"]
"akdimitri/RRAM_COMPILER" ["l"="-7.901,46.832"]
"lzyerste/gem5_doc" ["l"="-7.928,46.954"]
"breagen/MachSuite" ["l"="-8.107,47.307"]
"KastnerRG/spector" ["l"="-8.118,47.345"]
"AleksandarKostovic/SystemC-tutorial" ["l"="-8.208,46.967"]
"SystemRDL/PeakRDL-html" ["l"="-8.249,46.924"]
"SystemRDL/PeakRDL-regblock" ["l"="-8.262,46.934"]
"SystemRDL/PeakRDL" ["l"="-8.257,46.944"]
"SystemRDL/PeakRDL-uvm" ["l"="-8.226,46.921"]
"Licheng-Guo/vivado-hls-broadcast-optimization" ["l"="-8.18,47.248"]
"UCLA-VAST/FlexCNN" ["l"="-8.201,47.235"]
"Xtra-Computing/ThunderGP" ["l"="-8.182,47.263"]
"jgoeders/dac_sdc_2021_designs" ["l"="-7.923,47.168"]
"zhajio1988/YasaUvk" ["l"="-8.248,46.89"]
"CMU-SAFARI/prim-benchmarks" ["l"="-7.971,46.933"]
"sfu-arch/SpGEMM" ["l"="-7.968,47.041"]
"oddball/ipxact2systemverilog" ["l"="-8.323,46.87"]
"Mxbonn/INQ-pytorch" ["l"="30.706,35.651"]
"HolmesShuan/CNN-Inference-Engine-Quick-View" ["l"="27.471,35.341"]
"XiaoMi/mobile-ai-bench" ["l"="27.556,35.378"]
"statsml/compress-net-notes" ["l"="-7.729,47.147"]
"Xilinx/pytorch-ocr" ["l"="-7.96,47.283"]
"tukl-msd/LSTM-PYNQ" ["l"="-7.968,47.272"]
"Xilinx/Embedded-Reference-Platforms-User-Guide" ["l"="-8.121,47.253"]
"hst10/pylog" ["l"="-8.232,47.238"]
"bu-icsg/dana" ["l"="-9.596,46.421"]
"sfox14/pynq-ekf" ["l"="-8.02,47.171"]
"spcl/dace" ["l"="-8.209,47.222"]
"spcl/daceml" ["l"="-8.25,47.215"]
"spcl/substation" ["l"="-8.273,47.236"]
"spcl/npbench" ["l"="-8.252,47.231"]
"spcl/dace-vscode" ["l"="-8.233,47.213"]
"spcl/open-earth-compiler" ["l"="-8.273,47.221"]
"deep500/deep500" ["l"="-8.269,47.205"]
"spcl/mlir-dace" ["l"="-8.237,47.223"]
"spcl/FBLAS" ["l"="-8.246,47.201"]
"vtsynergy/OpenDwarfs" ["l"="-8.125,47.37"]
"pku-liang/TensorLib" ["l"="-8.086,47.002"]
"pku-liang/HASCO" ["l"="-8.071,46.993"]
"Zhu-Zhenhua/MNSIM_Python" ["l"="-7.866,46.891"]
"kartik-hegde/mindmappings" ["l"="-8.099,47.028"]
"b9515308/YOLO_quantize" ["l"="-8.02,47.309"]
"cyjseagull/gem5-nvmain-hybrid-simulator" ["l"="-7.877,46.934"]
"xiaoyuuuuu/dac-hdc-2018-object-detection-in-Jetson-TX2" ["l"="-7.909,47.15"]
"jndeng/DACSDC-DeepZ" ["l"="-7.895,47.15"]
"jgoeders/dac_2019_contest" ["l"="-7.911,47.158"]
"Accelergy-Project/accelergy-timeloop-infrastructure" ["l"="-8.078,47.02"]
"spcl/open-earth-benchmarks" ["l"="-8.297,47.219"]
"jgoeders/dac_sdc_2021" ["l"="-7.907,47.138"]
"plaidml/tpp-mlir" ["l"="-8.273,47.281"]
}