// Seed: 1053869114
module module_0;
  wire id_1;
  assign module_1.id_6 = 0;
  tri  id_3 = 1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
);
  wire id_3;
  module_0 modCall_1 ();
  wire id_5;
  tri1 id_6, id_7, id_8, id_9, id_10, id_11 = 1;
  assign id_4 = 1;
  wire id_12;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = ~id_4;
  module_0 modCall_1 ();
endmodule
