<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2025 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<!--The data contained in this document is preliminary and subject to change or correction following further review. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>







<register_page>
  <registers>
  
    <register is_register="True" is_internal="False" is_stub_entry="False">
      <reg_short_name>PMCFGR</reg_short_name>
        
        <reg_long_name>Performance Monitors Configuration Register</reg_long_name>


        <reg_parent_link id="pmu.xml">PMU</reg_parent_link>

      
            <reg_condition otherwise="RES0">when FEAT_PMUv3_EXT is implemented</reg_condition>
      



    
    <reg_address
        external_access="False"
        mem_map_access="False"
        block_access="True"
        memory_access="True"
            
            register_startbit="63"
            register_endbit="0"
        table_id="PMUacccessor0"
    >
  
  <reg_frame>PMU</reg_frame>
  
    
    <reg_offset><hexnumber>0xE00</hexnumber></reg_offset>
    <reg_access>
    
        
      <reg_access_state>
          <reg_access_level>When DoubleLockStatus(), or !IsCorePowered(), or !AllowExternalPMUAccess()</reg_access_level>
          <reg_access_type>ERROR</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_level>When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(), or PMCCR.OSLO == 0) and OSLockStatus()</reg_access_level>
          <reg_access_type>ERROR</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>

    
    <reg_address
        external_access="False"
        mem_map_access="False"
        block_access="True"
        memory_access="True"
            
            register_startbit="31"
            register_endbit="0"
        table_id="PMUacccessor1"
    >
  
  <reg_frame>PMU</reg_frame>
  
    
    <reg_offset><hexnumber>0xE00</hexnumber></reg_offset>
    <reg_access>
    
        
      <reg_access_state>
          <reg_access_level>When DoubleLockStatus(), or !IsCorePowered(), or !AllowExternalPMUAccess()</reg_access_level>
          <reg_access_type>ERROR</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_level>When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(), or PMCCR.OSLO == 0) and OSLockStatus()</reg_access_level>
          <reg_access_type>ERROR</reg_access_type>
      </reg_access_state>
        
      <reg_access_state>
          <reg_access_type>RO</reg_access_type>
      </reg_access_state>
    </reg_access>
</reg_address>


          <reg_reset_value></reg_reset_value>

      <reg_mappings>
        




      </reg_mappings>

        <reg_purpose>
          
    
      <purpose_text>
        <para>Contains PMU-specific configuration data.</para>
      </purpose_text>

        </reg_purpose>

      <reg_groups>
          <reg_group>PMU</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>PMCFGR is in the Core power domain.</para>
      </configuration_text>

      </reg_configuration>
      
      
        
      <reg_attributes>
          
    
      <attributes_text>
        <para>PMCFGR is a:</para>

      </attributes_text>
      <attributes_text>
        <list type="unordered">
<listitem><content>64-bit register when FEAT_PMUv3_EXT64 is implemented</content>
</listitem><listitem><content>32-bit register otherwise</content>
</listitem></list>
      </attributes_text>

      </reg_attributes>
      <reg_fieldsets>
        





<fields id="fieldset_0" length="64">
  <fields_condition>When FEAT_PMUv3_EXT64 is implemented</fields_condition>
  <text_before_fields/>
  <field id="fieldset_0-63_32" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>63</field_msb>
    <field_lsb>32</field_lsb>
    <rel_range>63:32</rel_range>
    <field_description order="before"/>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-31_28" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>NCG</field_name>
    <field_msb>31</field_msb>
    <field_lsb>28</field_lsb>
    <rel_range>31:28</rel_range>
    <field_description order="before">
      <para>Defines the number of counter groups implemented, minus one.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para><xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> implements the functionality identified by the value <binarynumber>0b0001</binarynumber>.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
          <para>One counter group implemented.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
          <para>Two counter groups implemented.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-27_23" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>27</field_msb>
    <field_lsb>23</field_lsb>
    <rel_range>27:23</rel_range>
    <field_description order="before"/>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-22_22" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>SS</field_name>
    <field_msb>22</field_msb>
    <field_lsb>22</field_lsb>
    <rel_range>22</rel_range>
    <field_description order="before">
      <para>Snapshot supported.</para>
    </field_description>
    <field_description order="after"><para><xref linkend="#FEAT_PMUv3_SS">FEAT_PMUv3_SS</xref> implements the functionality identified by the value 1.</para>
<para>If <xref linkend="#FEAT_PMUv3_SS">FEAT_PMUv3_SS</xref> is not implemented, a PMU might include an <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> snapshot mechanism, including one using the <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> registers <hexnumber>0x600</hexnumber>-<hexnumber>0x7FC</hexnumber> and <hexnumber>0xE30</hexnumber>-<hexnumber>0xE3C</hexnumber>.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Snapshot mechanism not supported. The locations <hexnumber>0x600</hexnumber>-<hexnumber>0x7FC</hexnumber> and <hexnumber>0xE30</hexnumber>-<hexnumber>0xE3C</hexnumber> are <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description><para>Snapshot mechanism supported.</para>
<para>If <xref linkend="#FEAT_PMUv3_SS">FEAT_PMUv3_SS</xref> is implemented, then the following registers are implemented:</para>
<list type="unordered">
<listitem><content>
<para><register_link id="pmu.pmevcntsvrn_el1.xml" state="">PMEVCNTSVR&lt;n&gt;_EL1</register_link>.</para>
</content>
</listitem><listitem><content>
<para><register_link id="pmu.pmccntsvr_el1.xml" state="">PMCCNTSVR_EL1</register_link>.</para>
</content>
</listitem><listitem><content>
<para>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, <register_link id="pmu.pmicntsvr_el1.xml" state="">PMICNTSVR_EL1</register_link>.</para>
</content>
</listitem><listitem><content>
<para><register_link id="pmu.pmsscr_el1.xml" state="">PMSSCR_EL1</register_link>.</para>
</content>
</listitem></list>
<para>Otherwise, locations <hexnumber>0x600</hexnumber>-<hexnumber>0x7FC</hexnumber> and <hexnumber>0xE30</hexnumber>-<hexnumber>0xE3C</hexnumber> contain <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> snapshot registers.</para></field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-21_21" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>FZO</field_name>
    <field_msb>21</field_msb>
    <field_lsb>21</field_lsb>
    <rel_range>21</rel_range>
    <field_description order="before">
      <para>Freeze-on-overflow supported.</para>
    </field_description>
    <field_description order="after"><para><xref linkend="#FEAT_PMUv3p7">FEAT_PMUv3p7</xref> implements the functionality added by the value <binarynumber>0b1</binarynumber>.</para>
<para>From Armv8.7, if <xref linkend="#FEAT_PMUv3">FEAT_PMUv3</xref> is implemented, the only permitted value is <binarynumber>0b1</binarynumber>.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Freeze-on-overflow mechanism is not supported. <register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.FZO is <arm-defined-word>RES0</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Freeze-on-overflow mechanism is supported. <register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.FZO is RW.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-20_20" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>20</field_msb>
    <field_lsb>20</field_lsb>
    <rel_range>20</rel_range>
    <field_description order="before"/>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_0-19_19" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>UEN</field_name>
    <field_msb>19</field_msb>
    <field_lsb>19</field_lsb>
    <rel_range>19</rel_range>
    <field_description order="before">
      <para>User-mode Enable Register supported. <register_link state="AArch64" id="AArch64-pmuserenr_el0.xml">PMUSERENR_EL0</register_link> is not visible in the external debug interface, so this bit is RAZ.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-18_18" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>WT</field_name>
    <field_msb>18</field_msb>
    <field_lsb>18</field_lsb>
    <rel_range>18</rel_range>
    <field_description order="before">
      <para>This feature is not supported, so this bit is RAZ.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-17_17" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>NA</field_name>
    <field_msb>17</field_msb>
    <field_lsb>17</field_lsb>
    <rel_range>17</rel_range>
    <field_description order="before">
      <para>This feature is not supported, so this bit is RAZ.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-16_16" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>EX</field_name>
    <field_msb>16</field_msb>
    <field_lsb>16</field_lsb>
    <rel_range>16</rel_range>
    <field_description order="before">
      <para>Export supported.</para>
    </field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.X is <arm-defined-word>RES0</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.X is read/write.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-15_15" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>CCD</field_name>
    <field_msb>15</field_msb>
    <field_lsb>15</field_lsb>
    <rel_range>15</rel_range>
    <field_description order="before"><para>Cycle counter has prescale.</para>
<para>This is <arm-defined-word>RES1</arm-defined-word> if AArch32 is supported, and RAZ otherwise.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.D is <arm-defined-word>RES0</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.D is read/write.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-14_14" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>CC</field_name>
    <field_msb>14</field_msb>
    <field_lsb>14</field_lsb>
    <rel_range>14</rel_range>
    <field_description order="before">
      <para>Dedicated cycle counter (counter 31) supported.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b1</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-13_8" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>SIZE</field_name>
    <field_msb>13</field_msb>
    <field_lsb>8</field_lsb>
    <rel_range>13:8</rel_range>
    <field_description order="before"><para>Size of counters, minus one. This field defines the size of the largest counter implemented by the Performance Monitors Unit.</para>
<para>From Armv8.0, the largest counter is 64-bits, so the value of this field is <binarynumber>0b111111</binarynumber>.</para>
<para>This field is used by software to determine the spacing of the counters in the memory-map. From Armv8.0, the counters are a doubleword-aligned addresses.</para></field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b111111</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_0-7_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>N</field_name>
    <field_msb>7</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>7:0</rel_range>
    <field_description order="before">
      <para>Number of counters accessible, minus one.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, then the value <hexnumber>0x00</hexnumber> is not permitted.</para>
<para>The count includes:</para>
<list type="unordered">
<listitem><content>The cycle counter, <register_link id="pmu.pmccntr_el0.xml" state="">PMCCNTR_EL0</register_link>.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, the Instruction Counter, <register_link id="pmu.pmicntr_el0.xml" state="">PMICNTR_EL0</register_link>.</content>
</listitem></list>
<para>When FEAT_PMUv3_EXTPMN is implemented and the access to this register is not a Most secure access, the following apply:</para>
<list type="unordered">
<listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is not implemented, this field reads as the Effective value of <register_link id="pmu.pmccr.xml" state="">PMCCR</register_link>.EPMN.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, this field reads as the Effective value of <register_link id="pmu.pmccr.xml" state="">PMCCR</register_link>.EPMN plus one.</content>
</listitem></list>
<para>Otherwise, the following apply:</para>
<list type="unordered">
<listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is not implemented, this field reads as the number of event counters implemented.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, this field reads as the number of event counters implemented plus one.</content>
</listitem></list>
<para>For example, if PMCFGR.N == <hexnumber>0x07</hexnumber> then:</para>
<list type="unordered">
<listitem><content>There are eight counters in total.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is not implemented, this comprises 7 event counters and the cycle counter.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, this comprises 6 event counters, the cycle counter, and the instruction counter.</content>
</listitem></list></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0x00</field_value>
        <field_value_description>
          <para>Only <register_link id="pmu.pmccntr_el0.xml" state="">PMCCNTR_EL0</register_link> accessible.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x01..0x20</field_value>
        <field_value_description>
          <para>Number of counters accessible, 2 to 33, minus one.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <text_after_fields/>
</fields>



<fields id="fieldset_1" length="32">
  <fields_condition/>
  <text_before_fields/>
  <field id="fieldset_1-31_28" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>NCG</field_name>
    <field_msb>31</field_msb>
    <field_lsb>28</field_lsb>
    <rel_range>31:28</rel_range>
    <field_description order="before">
      <para>Defines the number of counter groups implemented, minus one.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para><xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> implements the functionality identified by the value <binarynumber>0b0001</binarynumber>.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0000</field_value>
        <field_value_description>
          <para>One counter group implemented.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b0001</field_value>
        <field_value_description>
          <para>Two counter groups implemented.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-27_23" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>27</field_msb>
    <field_lsb>23</field_lsb>
    <rel_range>27:23</rel_range>
    <field_description order="before"/>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_1-22_22" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>SS</field_name>
    <field_msb>22</field_msb>
    <field_lsb>22</field_lsb>
    <rel_range>22</rel_range>
    <field_description order="before">
      <para>Snapshot supported.</para>
    </field_description>
    <field_description order="after"><para><xref linkend="#FEAT_PMUv3_SS">FEAT_PMUv3_SS</xref> implements the functionality identified by the value 1.</para>
<para>If <xref linkend="#FEAT_PMUv3_SS">FEAT_PMUv3_SS</xref> is not implemented, a PMU might include an <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> snapshot mechanism, including one using the <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> registers <hexnumber>0x600</hexnumber>-<hexnumber>0x7FC</hexnumber> and <hexnumber>0xE30</hexnumber>-<hexnumber>0xE3C</hexnumber>.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Snapshot mechanism not supported. The locations <hexnumber>0x600</hexnumber>-<hexnumber>0x7FC</hexnumber> and <hexnumber>0xE30</hexnumber>-<hexnumber>0xE3C</hexnumber> are <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description><para>Snapshot mechanism supported.</para>
<para>If <xref linkend="#FEAT_PMUv3_SS">FEAT_PMUv3_SS</xref> is implemented, then the following registers are implemented:</para>
<list type="unordered">
<listitem><content>
<para><register_link id="pmu.pmevcntsvrn_el1.xml" state="">PMEVCNTSVR&lt;n&gt;_EL1</register_link>.</para>
</content>
</listitem><listitem><content>
<para><register_link id="pmu.pmccntsvr_el1.xml" state="">PMCCNTSVR_EL1</register_link>.</para>
</content>
</listitem><listitem><content>
<para>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, <register_link id="pmu.pmicntsvr_el1.xml" state="">PMICNTSVR_EL1</register_link>.</para>
</content>
</listitem><listitem><content>
<para><register_link id="pmu.pmsscr_el1.xml" state="">PMSSCR_EL1</register_link>.</para>
</content>
</listitem></list>
<para>Otherwise, locations <hexnumber>0x600</hexnumber>-<hexnumber>0x7FC</hexnumber> and <hexnumber>0xE30</hexnumber>-<hexnumber>0xE3C</hexnumber> contain <arm-defined-word>IMPLEMENTATION DEFINED</arm-defined-word> snapshot registers.</para></field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-21_21" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>FZO</field_name>
    <field_msb>21</field_msb>
    <field_lsb>21</field_lsb>
    <rel_range>21</rel_range>
    <field_description order="before">
      <para>Freeze-on-overflow supported.</para>
    </field_description>
    <field_description order="after"><para><xref linkend="#FEAT_PMUv3p7">FEAT_PMUv3p7</xref> implements the functionality added by the value <binarynumber>0b1</binarynumber>.</para>
<para>From Armv8.7, if <xref linkend="#FEAT_PMUv3">FEAT_PMUv3</xref> is implemented, the only permitted value is <binarynumber>0b1</binarynumber>.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para>Freeze-on-overflow mechanism is not supported. <register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.FZO is <arm-defined-word>RES0</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para>Freeze-on-overflow mechanism is supported. <register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.FZO is RW.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-20_20" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="False" is_partial_field="False" is_conditional_field_name="False" rwtype="RES0">
    <field_msb>20</field_msb>
    <field_lsb>20</field_lsb>
    <rel_range>20</rel_range>
    <field_description order="before"/>
    <field_description order="before">
      <para>Reserved, <arm-defined-word>RES0</arm-defined-word>.</para>
    </field_description>
  </field>
  <field id="fieldset_1-19_19" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>UEN</field_name>
    <field_msb>19</field_msb>
    <field_lsb>19</field_lsb>
    <rel_range>19</rel_range>
    <field_description order="before">
      <para>User-mode Enable Register supported. <register_link state="AArch64" id="AArch64-pmuserenr_el0.xml">PMUSERENR_EL0</register_link> is not visible in the external debug interface, so this bit is RAZ.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-18_18" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>WT</field_name>
    <field_msb>18</field_msb>
    <field_lsb>18</field_lsb>
    <rel_range>18</rel_range>
    <field_description order="before">
      <para>This feature is not supported, so this bit is RAZ.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-17_17" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>NA</field_name>
    <field_msb>17</field_msb>
    <field_lsb>17</field_lsb>
    <rel_range>17</rel_range>
    <field_description order="before">
      <para>This feature is not supported, so this bit is RAZ.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b0</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-16_16" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>EX</field_name>
    <field_msb>16</field_msb>
    <field_lsb>16</field_lsb>
    <rel_range>16</rel_range>
    <field_description order="before">
      <para>Export supported.</para>
    </field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.X is <arm-defined-word>RES0</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.X is read/write.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-15_15" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>CCD</field_name>
    <field_msb>15</field_msb>
    <field_lsb>15</field_lsb>
    <rel_range>15</rel_range>
    <field_description order="before"><para>Cycle counter has prescale.</para>
<para>This is <arm-defined-word>RES1</arm-defined-word> if AArch32 is supported, and RAZ otherwise.</para></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0b0</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.D is <arm-defined-word>RES0</arm-defined-word>.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0b1</field_value>
        <field_value_description>
          <para><register_link id="pmu.pmcr_el0.xml" state="">PMCR_EL0</register_link>.D is read/write.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-14_14" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>CC</field_name>
    <field_msb>14</field_msb>
    <field_lsb>14</field_lsb>
    <rel_range>14</rel_range>
    <field_description order="before">
      <para>Dedicated cycle counter (counter 31) supported.</para>
    </field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b1</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-13_8" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>SIZE</field_name>
    <field_msb>13</field_msb>
    <field_lsb>8</field_lsb>
    <rel_range>13:8</rel_range>
    <field_description order="before"><para>Size of counters, minus one. This field defines the size of the largest counter implemented by the Performance Monitors Unit.</para>
<para>From Armv8.0, the largest counter is 64-bits, so the value of this field is <binarynumber>0b111111</binarynumber>.</para>
<para>This field is used by software to determine the spacing of the counters in the memory-map. From Armv8.0, the counters are a doubleword-aligned addresses.</para></field_description>
    <field_description order="after">
      <para>Reads as <binarynumber>0b111111</binarynumber>.</para>
    </field_description>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <field id="fieldset_1-7_0" has_partial_fieldset="False" is_linked_to_partial_fieldset="False" is_access_restriction_possible="False" is_variable_length="False" is_constant_value="True" is_partial_field="False" is_conditional_field_name="False">
    <field_name>N</field_name>
    <field_msb>7</field_msb>
    <field_lsb>0</field_lsb>
    <rel_range>7:0</rel_range>
    <field_description order="before">
      <para>Number of counters accessible, minus one.</para>
    </field_description>
    <field_description order="after"><para>All other values are reserved.</para>
<para>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, then the value <hexnumber>0x00</hexnumber> is not permitted.</para>
<para>The count includes:</para>
<list type="unordered">
<listitem><content>The cycle counter, <register_link id="pmu.pmccntr_el0.xml" state="">PMCCNTR_EL0</register_link>.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, the Instruction Counter, <register_link id="pmu.pmicntr_el0.xml" state="">PMICNTR_EL0</register_link>.</content>
</listitem></list>
<para>When FEAT_PMUv3_EXTPMN is implemented and the access to this register is not a Most secure access, the following apply:</para>
<list type="unordered">
<listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is not implemented, this field reads as the Effective value of <register_link id="pmu.pmccr.xml" state="">PMCCR</register_link>.EPMN.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, this field reads as the Effective value of <register_link id="pmu.pmccr.xml" state="">PMCCR</register_link>.EPMN plus one.</content>
</listitem></list>
<para>Otherwise, the following apply:</para>
<list type="unordered">
<listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is not implemented, this field reads as the number of event counters implemented.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, this field reads as the number of event counters implemented plus one.</content>
</listitem></list>
<para>For example, if PMCFGR.N == <hexnumber>0x07</hexnumber> then:</para>
<list type="unordered">
<listitem><content>There are eight counters in total.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is not implemented, this comprises 7 event counters and the cycle counter.</content>
</listitem><listitem><content>If <xref linkend="#FEAT_PMUv3_ICNTR">FEAT_PMUv3_ICNTR</xref> is implemented, this comprises 6 event counters, the cycle counter, and the instruction counter.</content>
</listitem></list></field_description>
    <field_values impdef="True">
      <field_value_instance>
        <field_value>0x00</field_value>
        <field_value_description>
          <para>Only <register_link id="pmu.pmccntr_el0.xml" state="">PMCCNTR_EL0</register_link> accessible.</para>
        </field_value_description>
      </field_value_instance>
      <field_value_instance>
        <field_value>0x01..0x20</field_value>
        <field_value_description>
          <para>Number of counters accessible, 2 to 33, minus one.</para>
        </field_value_description>
      </field_value_instance>
    </field_values>
    <field_access>
      <field_access_state>
        <field_access_type>RO</field_access_type>
      </field_access_state>
    </field_access>
  </field>
  <text_after_fields/>
</fields>





    
<reg_fieldset length="64">
  <fields_condition>When FEAT_PMUv3_EXT64 is implemented</fields_condition>
  <fieldat id="fieldset_0-63_32" msb="63" lsb="32"/>
  <fieldat id="fieldset_0-31_28" msb="31" lsb="28"/>
  <fieldat id="fieldset_0-27_23" msb="27" lsb="23"/>
  <fieldat id="fieldset_0-22_22" msb="22" lsb="22"/>
  <fieldat id="fieldset_0-21_21" msb="21" lsb="21"/>
  <fieldat id="fieldset_0-20_20" msb="20" lsb="20"/>
  <fieldat id="fieldset_0-19_19" msb="19" lsb="19"/>
  <fieldat id="fieldset_0-18_18" msb="18" lsb="18"/>
  <fieldat id="fieldset_0-17_17" msb="17" lsb="17"/>
  <fieldat id="fieldset_0-16_16" msb="16" lsb="16"/>
  <fieldat id="fieldset_0-15_15" msb="15" lsb="15"/>
  <fieldat id="fieldset_0-14_14" msb="14" lsb="14"/>
  <fieldat id="fieldset_0-13_8" msb="13" lsb="8"/>
  <fieldat id="fieldset_0-7_0" msb="7" lsb="0"/>
</reg_fieldset>

    
<reg_fieldset length="32">
  <fields_condition/>
  <fieldat id="fieldset_1-31_28" msb="31" lsb="28"/>
  <fieldat id="fieldset_1-27_23" msb="27" lsb="23"/>
  <fieldat id="fieldset_1-22_22" msb="22" lsb="22"/>
  <fieldat id="fieldset_1-21_21" msb="21" lsb="21"/>
  <fieldat id="fieldset_1-20_20" msb="20" lsb="20"/>
  <fieldat id="fieldset_1-19_19" msb="19" lsb="19"/>
  <fieldat id="fieldset_1-18_18" msb="18" lsb="18"/>
  <fieldat id="fieldset_1-17_17" msb="17" lsb="17"/>
  <fieldat id="fieldset_1-16_16" msb="16" lsb="16"/>
  <fieldat id="fieldset_1-15_15" msb="15" lsb="15"/>
  <fieldat id="fieldset_1-14_14" msb="14" lsb="14"/>
  <fieldat id="fieldset_1-13_8" msb="13" lsb="8"/>
  <fieldat id="fieldset_1-7_0" msb="7" lsb="0"/>
</reg_fieldset>


      </reg_fieldsets>

      <access_mechanisms>
          


  
    
      <access_permission_text>
        <note><para>AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.</para></note>
      </access_permission_text>





    
        
        <access_mechanism type="BlockAccessAbstract" table_id="PMUacccessor0">
        
        
        
        
        <access_header>[63:0] Accessible at offset <hexnumber>0xE00</hexnumber> from PMU</access_header>
        <access_condition>
When FEAT_PMUv3_EXT64 is implemented
        </access_condition>
    </access_mechanism>
    
        
        <access_mechanism type="BlockAccessAbstract" table_id="PMUacccessor1">
        
        
        
        
        <access_header>[31:0] Accessible at offset <hexnumber>0xE00</hexnumber> from PMU</access_header>
        <access_condition>
When FEAT_PMUv3_EXT32 is implemented
        </access_condition>
    </access_mechanism>

      </access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>21/03/2025 17:53; 154105dd5041532b480d9ef0c018b8420cbe5c19</timestamp>
</register_page>