Fitter report for ov5640
Fri Sep 16 20:12:50 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Sep 16 20:12:50 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov5640                                      ;
; Top-level Entity Name              ; ov5640                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,893 / 10,320 ( 18 % )                     ;
;     Total combinational functions  ; 1,715 / 10,320 ( 17 % )                     ;
;     Dedicated logic registers      ; 880 / 10,320 ( 9 % )                        ;
; Total registers                    ; 880                                         ;
; Total pins                         ; 80 / 180 ( 44 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 52,344 / 423,936 ( 12 % )                   ;
; Embedded Multiplier 9-bit elements ; 4 / 46 ( 9 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; rgb_tft[0]     ; Missing drive strength and slew rate ;
; rgb_tft[1]     ; Missing drive strength and slew rate ;
; rgb_tft[2]     ; Missing drive strength and slew rate ;
; rgb_tft[3]     ; Missing drive strength and slew rate ;
; rgb_tft[4]     ; Missing drive strength and slew rate ;
; rgb_tft[5]     ; Missing drive strength and slew rate ;
; rgb_tft[6]     ; Missing drive strength and slew rate ;
; rgb_tft[7]     ; Missing drive strength and slew rate ;
; rgb_tft[8]     ; Missing drive strength and slew rate ;
; rgb_tft[9]     ; Missing drive strength and slew rate ;
; rgb_tft[10]    ; Missing drive strength and slew rate ;
; rgb_tft[11]    ; Missing drive strength and slew rate ;
; rgb_tft[12]    ; Missing drive strength and slew rate ;
; rgb_tft[13]    ; Missing drive strength and slew rate ;
; rgb_tft[14]    ; Missing drive strength and slew rate ;
; rgb_tft[15]    ; Missing drive strength and slew rate ;
; hsync          ; Missing drive strength and slew rate ;
; vsync          ; Missing drive strength and slew rate ;
; tft_clk        ; Missing drive strength and slew rate ;
; tft_de         ; Missing drive strength and slew rate ;
; tft_bl         ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_ba[0]    ; Missing drive strength and slew rate ;
; sdram_ba[1]    ; Missing drive strength and slew rate ;
; sdram_dqm[0]   ; Missing drive strength and slew rate ;
; sdram_dqm[1]   ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; sdram_addr[12] ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; ov5640_rst_n   ; Missing drive strength and slew rate ;
; ov5640_pwdn    ; Missing drive strength and slew rate ;
; led0           ; Missing drive strength and slew rate ;
; led1           ; Missing drive strength and slew rate ;
; led2           ; Missing drive strength and slew rate ;
; sccb_scl       ; Missing drive strength and slew rate ;
; sdram_dq[0]    ; Missing drive strength and slew rate ;
; sdram_dq[1]    ; Missing drive strength and slew rate ;
; sdram_dq[2]    ; Missing drive strength and slew rate ;
; sdram_dq[3]    ; Missing drive strength and slew rate ;
; sdram_dq[4]    ; Missing drive strength and slew rate ;
; sdram_dq[5]    ; Missing drive strength and slew rate ;
; sdram_dq[6]    ; Missing drive strength and slew rate ;
; sdram_dq[7]    ; Missing drive strength and slew rate ;
; sdram_dq[8]    ; Missing drive strength and slew rate ;
; sdram_dq[9]    ; Missing drive strength and slew rate ;
; sdram_dq[10]   ; Missing drive strength and slew rate ;
; sdram_dq[11]   ; Missing drive strength and slew rate ;
; sdram_dq[12]   ; Missing drive strength and slew rate ;
; sdram_dq[13]   ; Missing drive strength and slew rate ;
; sdram_dq[14]   ; Missing drive strength and slew rate ;
; sdram_dq[15]   ; Missing drive strength and slew rate ;
; sccb_sda       ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; F          ; PIN_L1        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2842 ) ; 0.00 % ( 0 / 2842 )        ; 0.00 % ( 0 / 2842 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2842 ) ; 0.00 % ( 0 / 2842 )        ; 0.00 % ( 0 / 2842 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2830 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,893 / 10,320 ( 18 % )   ;
;     -- Combinational with no register       ; 1013                      ;
;     -- Register only                        ; 178                       ;
;     -- Combinational with a register        ; 702                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 773                       ;
;     -- 3 input functions                    ; 486                       ;
;     -- <=2 input functions                  ; 456                       ;
;     -- Register only                        ; 178                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1238                      ;
;     -- arithmetic mode                      ; 477                       ;
;                                             ;                           ;
; Total registers*                            ; 880 / 11,172 ( 8 % )      ;
;     -- Dedicated logic registers            ; 880 / 10,320 ( 9 % )      ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 138 / 645 ( 21 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 80 / 180 ( 44 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 6                         ;
; M9Ks                                        ; 8 / 46 ( 17 % )           ;
; Total block memory bits                     ; 52,344 / 423,936 ( 12 % ) ;
; Total block memory implementation bits      ; 73,728 / 423,936 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 4 / 46 ( 9 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 6 / 10 ( 60 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 5%              ;
; Peak interconnect usage (total/H/V)         ; 12% / 11% / 14%           ;
; Maximum fan-out                             ; 765                       ;
; Highest non-global fan-out                  ; 462                       ;
; Total fan-out                               ; 9036                      ;
; Average fan-out                             ; 3.09                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1893 / 10320 ( 18 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1013                  ; 0                              ;
;     -- Register only                        ; 178                   ; 0                              ;
;     -- Combinational with a register        ; 702                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 773                   ; 0                              ;
;     -- 3 input functions                    ; 486                   ; 0                              ;
;     -- <=2 input functions                  ; 456                   ; 0                              ;
;     -- Register only                        ; 178                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1238                  ; 0                              ;
;     -- arithmetic mode                      ; 477                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 880                   ; 0                              ;
;     -- Dedicated logic registers            ; 880 / 10320 ( 9 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 138 / 645 ( 21 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 80                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 4 / 46 ( 9 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 52344                 ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 8 / 46 ( 17 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 408                   ; 2                              ;
;     -- Registered Input Connections         ; 387                   ; 0                              ;
;     -- Output Connections                   ; 19                    ; 391                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 9160                  ; 401                            ;
;     -- Registered Connections               ; 4301                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 393                            ;
;     -- hard_block:auto_generated_inst       ; 393                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 2                              ;
;     -- Output Ports                         ; 50                    ; 4                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; ov5640_data[0] ; B14   ; 7        ; 28           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[1] ; B10   ; 7        ; 21           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[2] ; A10   ; 7        ; 21           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[3] ; B13   ; 7        ; 30           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[4] ; F10   ; 7        ; 23           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[5] ; A9    ; 7        ; 16           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[6] ; B12   ; 7        ; 25           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_data[7] ; B11   ; 7        ; 25           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_href    ; A15   ; 7        ; 21           ; 24           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_pclk    ; C9    ; 7        ; 18           ; 24           ; 7            ; 462                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; ov5640_vsync   ; A13   ; 7        ; 30           ; 24           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n      ; M15   ; 5        ; 34           ; 12           ; 14           ; 4                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hsync          ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; led0           ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1           ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2           ; P3    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ov5640_pwdn    ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ov5640_rst_n   ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[0]     ; G2    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[10]    ; E5    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[11]    ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[12]    ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[13]    ; F3    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[14]    ; F5    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[15]    ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[1]     ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[2]     ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[3]     ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[4]     ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[5]     ; J2    ; 2        ; 0            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[6]     ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[7]     ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[8]     ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb_tft[9]     ; D4    ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sccb_scl       ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; P14   ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; R13   ; 4        ; 28           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; R10   ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; R9    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; R4    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; R12   ; 4        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; R11   ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; L9    ; 4        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_bl         ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_clk        ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_de         ; K1    ; 2        ; 0            ; 8            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsync          ; K2    ; 2        ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                    ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------+---------------------+
; sccb_sda     ; B9    ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|WideOr19~0 (inverted)                                       ; -                   ;
; sdram_dq[0]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[10] ; T7    ; 3        ; 13           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[11] ; T6    ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[12] ; T5    ; 3        ; 9            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[13] ; T4    ; 3        ; 5            ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[14] ; T3    ; 3        ; 1            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[15] ; T2    ; 3        ; 3            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[1]  ; T9    ; 4        ; 18           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[2]  ; R5    ; 3        ; 9            ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[3]  ; R6    ; 3        ; 11           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[4]  ; R7    ; 3        ; 11           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[5]  ; M8    ; 3        ; 13           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[6]  ; R8    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[7]  ; N8    ; 3        ; 16           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[8]  ; P8    ; 3        ; 16           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
; sdram_dq[9]  ; T8    ; 3        ; 16           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en (inverted) ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 14 / 17 ( 82 % ) ; 2.5V          ; --           ;
; 2        ; 11 / 19 ( 58 % ) ; 2.5V          ; --           ;
; 3        ; 20 / 26 ( 77 % ) ; 2.5V          ; --           ;
; 4        ; 23 / 27 ( 85 % ) ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 6        ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ;
; 7        ; 15 / 26 ( 58 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; ov5640_data[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; ov5640_data[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; ov5640_vsync                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; ov5640_rst_n                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; ov5640_href                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; sccb_sda                                                  ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; ov5640_data[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; ov5640_data[7]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; ov5640_data[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; ov5640_data[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; ov5640_data[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; ov5640_pclk                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; rgb_tft[9]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; rgb_tft[10]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; ov5640_pwdn                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; rgb_tft[11]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; rgb_tft[12]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; rgb_tft[13]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; rgb_tft[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; sccb_scl                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; ov5640_data[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 14         ; 1        ; rgb_tft[15]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; rgb_tft[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; rgb_tft[1]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; rgb_tft[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; rgb_tft[5]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; rgb_tft[8]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; tft_de                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; vsync                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; rgb_tft[2]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; rgb_tft[7]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; hsync                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; tft_clk                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; tft_bl                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; rgb_tft[3]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; rgb_tft[6]                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; led0                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; led1                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; sdram_dq[5]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; sdram_dqm[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; sdram_dqm[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; sdram_addr[12]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; sdram_dq[7]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; led2                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; sdram_dq[8]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; sdram_dq[0]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; sdram_dq[2]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; sdram_dq[3]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R7       ; 66         ; 3        ; sdram_dq[4]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R8       ; 72         ; 3        ; sdram_dq[6]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 74         ; 4        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 80         ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 83         ; 4        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 85         ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 91         ; 4        ; sdram_ba[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 97         ; 4        ; sdram_ba[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; sdram_dq[15]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; sdram_dq[14]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; sdram_dq[13]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; sdram_dq[12]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; sdram_dq[11]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; sdram_dq[10]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; sdram_dq[9]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; sdram_dq[1]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_clk_gen|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                           ;
; Switchover type               ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                           ;
; Nominal PFD frequency         ; 50.0 MHz                                                                     ;
; Nominal VCO frequency         ; 600.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                            ;
; VCO frequency control         ; Auto                                                                         ;
; VCO phase shift step          ; 208 ps                                                                       ;
; VCO multiply                  ; --                                                                           ;
; VCO divide                    ; --                                                                           ;
; Freq min lock                 ; 25.0 MHz                                                                     ;
; Freq max lock                 ; 54.18 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                            ;
; M Initial                     ; 1                                                                            ;
; M value                       ; 12                                                                           ;
; N value                       ; 1                                                                            ;
; Charge pump current           ; setting 1                                                                    ;
; Loop filter resistance        ; setting 27                                                                   ;
; Loop filter capacitance       ; setting 0                                                                    ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                           ;
; Bandwidth type                ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                          ;
; PLL location                  ; PLL_1                                                                        ;
; Inclk0 signal                 ; sys_clk                                                                      ;
; Inclk1 signal                 ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                           ;
+-------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; Name                                                                                     ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 3   ; 33.33 MHz        ; 0 (0 ps)    ; 2.50 (208 ps)    ; 50/50      ; C2      ; 18            ; 9/9 Even   ; --            ; 1       ; 0       ; u_clk_gen|altpll_component|auto_generated|pll1|clk[0] ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C1      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u_clk_gen|altpll_component|auto_generated|pll1|clk[1] ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 30 (833 ps) ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 4       ; u_clk_gen|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640                                                      ; 1893 (3)    ; 880 (0)                   ; 0 (0)         ; 52344       ; 8    ; 4            ; 0       ; 2         ; 80   ; 0            ; 1013 (3)     ; 178 (0)           ; 702 (0)          ; |ov5640                                                                                                                                                                                                                                                        ; work         ;
;    |clk_gen:u_clk_gen|                                       ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ov5640|clk_gen:u_clk_gen                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                              ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |ov5640|clk_gen:u_clk_gen|altpll:altpll_component                                                                                                                                                                                                              ; work         ;
;          |clk_gen_altpll:auto_generated|                     ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640|clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                                                                                                ; work         ;
;    |isp_top:u_isp_top|                                       ; 692 (0)     ; 384 (0)                   ; 0 (0)         ; 19576       ; 4    ; 4            ; 0       ; 2         ; 0    ; 0            ; 294 (0)      ; 139 (0)           ; 259 (0)          ; |ov5640|isp_top:u_isp_top                                                                                                                                                                                                                                      ; work         ;
;       |isp_1bit_dilation:u_isp_1bit_dilation|                ; 50 (6)      ; 38 (5)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (1)       ; 11 (1)            ; 27 (4)           ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation                                                                                                                                                                                                ; work         ;
;          |matrix3_3_generate_1bit:u_matrix3_3_generate_1bit| ; 44 (29)     ; 33 (23)                   ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 10 (10)           ; 23 (13)          ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit                                                                                                                                              ; work         ;
;             |shift_register_1bit:u_shift_register_1bit|      ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit                                                                                                    ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|       ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component                                                              ; work         ;
;                   |shift_taps_e501:auto_generated|           ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated                               ; work         ;
;                      |altsyncram_5ma1:altsyncram2|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2   ; work         ;
;                      |cntr_auf:cntr1|                        ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1                ; work         ;
;                         |cmpr_7ic:cmpr4|                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4 ; work         ;
;       |isp_1bit_erosion:u_isp_1bit_erosion0|                 ; 49 (5)      ; 38 (5)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 10 (1)            ; 28 (4)           ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0                                                                                                                                                                                                 ; work         ;
;          |matrix3_3_generate_1bit:u_matrix3_3_generate_1bit| ; 44 (29)     ; 33 (23)                   ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (6)       ; 9 (9)             ; 24 (14)          ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit                                                                                                                                               ; work         ;
;             |shift_register_1bit:u_shift_register_1bit|      ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit                                                                                                     ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|       ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component                                                               ; work         ;
;                   |shift_taps_e501:auto_generated|           ; 15 (0)      ; 10 (0)                    ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 10 (0)           ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated                                ; work         ;
;                      |altsyncram_5ma1:altsyncram2|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1596        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2    ; work         ;
;                      |cntr_auf:cntr1|                        ; 15 (12)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 10 (10)          ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1                 ; work         ;
;                         |cmpr_7ic:cmpr4|                     ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4  ; work         ;
;       |rgb_ycbcr:u_rgb_ycbcr|                                ; 142 (85)    ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (23)      ; 10 (10)           ; 66 (45)          ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult0|                                    ; 22 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 7 (0)            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0                                                                                                                                                                                                 ; work         ;
;             |multcore:mult_core|                             ; 22 (22)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 7 (7)            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                              ; work         ;
;          |lpm_mult:Mult2|                                    ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 9 (0)            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2                                                                                                                                                                                                 ; work         ;
;             |multcore:mult_core|                             ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 9 (9)            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                              ; work         ;
;          |lpm_mult:Mult5|                                    ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 5 (0)            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5                                                                                                                                                                                                 ; work         ;
;             |multcore:mult_core|                             ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 5 (5)            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                              ; work         ;
;       |sobel_isp:u_sobel_isp|                                ; 451 (165)   ; 246 (86)                  ; 0 (0)         ; 16384       ; 2    ; 4            ; 0       ; 2         ; 0    ; 0            ; 205 (47)     ; 108 (4)           ; 138 (114)        ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult0|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0                                                                                                                                                                                                 ; work         ;
;             |mult_oct:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                         ; work         ;
;          |lpm_mult:Mult1|                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1                                                                                                                                                                                                 ; work         ;
;             |mult_oct:auto_generated|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                         ; work         ;
;          |matrix3_3_generate_8bit:u_matrix3_3_generate_8bit| ; 166 (101)   ; 160 (95)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 104 (49)          ; 56 (46)          ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit                                                                                                                                                              ; work         ;
;             |line_shift_RAM_8bit:u_line_shift_RAM_8bit|      ; 65 (65)     ; 65 (65)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 55 (55)           ; 10 (10)          ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit                                                                                                                    ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_0|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_thn1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                        ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_1|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_thn1:auto_generated|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated                        ; work         ;
;          |sqrt:u_sqrt|                                       ; 152 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (0)      ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt                                                                                                                                                                                                    ; work         ;
;             |altsqrt:ALTSQRT_component|                      ; 152 (62)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (62)     ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[10]|                 ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                              ; work         ;
;                   |add_sub_qqc:auto_generated|               ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                   ; work         ;
;                |lpm_add_sub:subtractors[1]|                  ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                               ; work         ;
;                   |add_sub_apc:auto_generated|               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[2]|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                               ; work         ;
;                   |add_sub_bpc:auto_generated|               ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[3]|                  ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                               ; work         ;
;                   |add_sub_cpc:auto_generated|               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[4]|                  ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                               ; work         ;
;                   |add_sub_dpc:auto_generated|               ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[5]|                  ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                               ; work         ;
;                   |add_sub_epc:auto_generated|               ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[6]|                  ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                               ; work         ;
;                   |add_sub_fpc:auto_generated|               ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[7]|                  ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                               ; work         ;
;                   |add_sub_nqc:auto_generated|               ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[8]|                  ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                               ; work         ;
;                   |add_sub_oqc:auto_generated|               ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[9]|                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                               ; work         ;
;                   |add_sub_pqc:auto_generated|               ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                    ; work         ;
;    |ov5640_top:u_ov5640_top|                                 ; 527 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 436 (1)      ; 1 (0)             ; 90 (0)           ; |ov5640|ov5640_top:u_ov5640_top                                                                                                                                                                                                                                ; work         ;
;       |i2c_ctrl:u_i2c_ctrl|                                  ; 259 (259)   ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 232 (232)    ; 0 (0)             ; 27 (27)          ; |ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl                                                                                                                                                                                                            ; work         ;
;       |ov5640_cfg:u_ov5640_cfg|                              ; 212 (212)   ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 187 (187)    ; 0 (0)             ; 25 (25)          ; |ov5640|ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg                                                                                                                                                                                                        ; work         ;
;       |ov5640_data:u_ov5640_data|                            ; 55 (55)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 1 (1)             ; 38 (38)          ; |ov5640|ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data                                                                                                                                                                                                      ; work         ;
;    |sdram_top:sdram_top_inst|                                ; 616 (0)     ; 387 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (0)      ; 38 (0)            ; 350 (0)          ; |ov5640|sdram_top:sdram_top_inst                                                                                                                                                                                                                               ; work         ;
;       |fifo_ctrl:fifo_ctrl_inst|                             ; 347 (92)    ; 231 (35)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (57)     ; 37 (0)            ; 195 (35)         ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                                                                                                      ; work         ;
;          |fifo_data:rd_fifo_data|                            ; 122 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 18 (0)            ; 81 (0)           ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                                                                                               ; work         ;
;             |dcfifo:dcfifo_component|                        ; 122 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 18 (0)            ; 81 (0)           ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component                                                                                                                                                       ; work         ;
;                |dcfifo_3fk1:auto_generated|                  ; 122 (40)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (2)       ; 18 (7)            ; 81 (3)           ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                                                                                            ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                            ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                            ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|              ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 15 (15)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                ; work         ;
;                   |a_graycounter_677:rdptr_g1p|              ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|               ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                 ; work         ;
;                      |dffpipe_te9:dffpipe7|                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7                                                                            ; work         ;
;                   |altsyncram_em31:fifo_ram|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram                                                                                                   ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                               ; work         ;
;                   |dffpipe_pe9:ws_brp|                       ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp                                                                                                         ; work         ;
;                   |dffpipe_pe9:ws_bwp|                       ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                         ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                              ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                             ; work         ;
;          |fifo_data:wr_fifo_data|                            ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 19 (0)            ; 79 (0)           ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                                                                                               ; work         ;
;             |dcfifo:dcfifo_component|                        ; 133 (0)     ; 98 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 19 (0)            ; 79 (0)           ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component                                                                                                                                                       ; work         ;
;                |dcfifo_3fk1:auto_generated|                  ; 133 (51)    ; 98 (37)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (14)      ; 19 (8)            ; 79 (2)           ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                                                                                            ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                            ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|          ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                            ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|              ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                ; work         ;
;                   |a_graycounter_677:rdptr_g1p|              ; 25 (25)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 15 (15)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|               ; 11 (0)      ; 11 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                 ; work         ;
;                      |dffpipe_se9:dffpipe5|                  ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5                                                                            ; work         ;
;                   |altsyncram_em31:fifo_ram|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram                                                                                                   ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                              ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                ; work         ;
;                   |dffpipe_pe9:rs_brp|                       ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp                                                                                                         ; work         ;
;                   |dffpipe_pe9:rs_bwp|                       ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                         ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|            ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                              ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                             ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                           ; 270 (0)     ; 156 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 1 (0)             ; 156 (0)          ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                                                                                                    ; work         ;
;          |sdram_a_ref:sdram_a_ref_inst|                      ; 50 (50)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 25 (25)          ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                                                                                                       ; work         ;
;          |sdram_arbit:sdram_arbit_inst|                      ; 53 (53)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 11 (11)          ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                                                                                                       ; work         ;
;          |sdram_init:sdram_init_inst|                        ; 51 (51)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 34 (34)          ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                                                                                                         ; work         ;
;          |sdram_read:sdram_read_inst|                        ; 69 (69)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 54 (54)          ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                                                                                                         ; work         ;
;          |sdram_write:sdram_write_inst|                      ; 51 (51)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 36 (36)          ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                                                                                                       ; work         ;
;    |tft_ctrl:u_tft_ctrl|                                     ; 75 (75)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 23 (23)          ; |ov5640|tft_ctrl:u_tft_ctrl                                                                                                                                                                                                                                    ; work         ;
+--------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; rgb_tft[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb_tft[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_bl         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ov5640_rst_n   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ov5640_pwdn    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led0           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sccb_scl       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sccb_sda       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sys_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ov5640_pclk    ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; ov5640_vsync   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_href    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ov5640_data[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[0]                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_dq[1]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[1]                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_dq[2]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[2]                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_dq[3]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[3]                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_dq[4]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[4]                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_dq[5]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[5]                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_dq[6]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[6]                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_dq[7]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[7]                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_dq[8]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[8]                                                                                                                                                                     ; 1                 ; 6       ;
; sdram_dq[9]                                                                                                                                                                                                                                                              ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[9]                                                                                                                                                                     ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[10]                                                                                                                                                                    ; 1                 ; 6       ;
; sdram_dq[11]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[11]                                                                                                                                                                    ; 1                 ; 6       ;
; sdram_dq[12]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[12]                                                                                                                                                                    ; 1                 ; 6       ;
; sdram_dq[13]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[13]                                                                                                                                                                    ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[14]                                                                                                                                                                    ; 1                 ; 6       ;
; sdram_dq[15]                                                                                                                                                                                                                                                             ;                   ;         ;
;      - sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_data_reg[15]                                                                                                                                                                    ; 0                 ; 6       ;
; sccb_sda                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|ack                                                                                                                                                                                                                   ; 0                 ; 6       ;
; sys_rst_n                                                                                                                                                                                                                                                                ;                   ;         ;
; sys_clk                                                                                                                                                                                                                                                                  ;                   ;         ;
; ov5640_pclk                                                                                                                                                                                                                                                              ;                   ;         ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ram_block1a0                      ; 0                 ; 6       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ram_block1a0                      ; 0                 ; 6       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|ram_block3a0  ; 0                 ; 6       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|ram_block3a0 ; 0                 ; 6       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0                                                                                                ; 0                 ; 6       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9                                                                                                ; 0                 ; 6       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]        ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]         ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[0]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[1]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[2]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[3]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[4]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[5]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[6]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[7]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[8]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[9]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[10]                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[11]                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[0]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[1]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[2]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[3]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[4]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[5]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[6]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[7]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[8]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[9]                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[10]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[11]                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[18]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[19]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[20]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[9]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[8]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[7]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[6]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[5]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[4]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[3]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[2]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[1]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[0]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[9]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[8]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[7]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[6]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[5]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[4]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[3]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[2]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[1]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[0]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[17]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[0]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[1]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[2]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[3]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[4]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[5]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[6]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[7]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[8]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[9]                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[10]                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[11]                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[12]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[13]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[14]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[16]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[15]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[0]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[0]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[0]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[0]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[11]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[10]                                                                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[9]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[0]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[1]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[2]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[3]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[4]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[5]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[6]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[7]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[8]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[8]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[15]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[14]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[13]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[12]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[11]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[10]                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[9]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y0[8]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[7]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[6]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[5]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[4]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[3]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[2]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[1]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[0]                                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[8]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[7]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[6]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[5]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[15]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[14]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[14]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[13]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[13]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[12]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[12]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[11]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[11]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[10]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[10]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[12]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[11]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[10]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[9]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|post_img_Bit4                                                                                                                                                                                             ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                                                                                                           ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                                                                                                   ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                                                                                                    ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                                                                                                    ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|wr_en_dly0[1]                                                                                                                                           ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|post_img_Bit1                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|post_img_Bit2                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|post_img_Bit3                                                                                                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|wr_en_dly[0]                                                                                                                                                                                              ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                                   ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p11                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p12                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p13                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p21                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p22                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p23                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p33                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p32                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en                                                                                                                                            ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                                          ; 1                 ; 0       ;
;      - sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                                          ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|row3_data                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|wr_en_dly0[1]                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|post_img_Bit4                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|wr_en_dly[0]                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|post_img_Bit1                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|post_img_Bit2                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|post_img_Bit3                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[4]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p11                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p12                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p13                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p21                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p22                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p23                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p33                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p32                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[3]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|row3_data                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|martrix_wr_en                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|sobel_1bit                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[1]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|sobel_en                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[0]                                                                                                                                                                                                              ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|pre_sobel_en                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|wr_en_dly                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|wr_en_dly1                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p21[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|wr_en_dly0                                                                                                                                                                                                                ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[7]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[6]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[5]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[4]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[3]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[2]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[1]                                                                                                                                                            ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[7]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[6]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[5]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[4]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[3]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[2]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[1]                                                                                                                                                           ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p22[0]                                                                                                                                                           ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_valid                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_flag_reg                                                                                                                                                                                                   ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[0]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[1]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[0]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[0]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[2]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[3]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[4]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[5]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[6]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[7]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[8]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[9]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[7]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[6]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[5]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[4]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[3]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[2]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[1]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[7]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[6]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[5]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[4]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[3]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[2]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|img_y1[1]                                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[2]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[7]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[0]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[1]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[2]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[3]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[4]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[5]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[6]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[7]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[8]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[9]                                                                                                             ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[6]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[5]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[4]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[3]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[2]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[1]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[0]                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[3]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_vsync_reg                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[4]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[1]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[2]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[0]                                                                                                                                                                                                      ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_flag                                                                                                                                                                                                       ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[0]                                                                                                                  ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[7]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[6]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[5]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[4]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[3]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[2]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[1]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[0]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[4]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[3]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[2]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[1]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[0]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[0]                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[7]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[6]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[5]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[4]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[3]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[2]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[1]                                                                                                                 ; 1                 ; 0       ;
;      - isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[0]                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[10]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[8]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[9]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[7]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[6]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[5]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[14]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[13]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[15]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[12]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[11]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[4]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[1]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[3]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[2]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[0]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[2]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[0]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[1]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[6]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[5]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[7]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[4]                                                                                                                                                                                                 ; 1                 ; 0       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[3]                                                                                                                                                                                                 ; 1                 ; 0       ;
; ov5640_vsync                                                                                                                                                                                                                                                             ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_vsync_reg                                                                                                                                                                                                ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|always2~0                                                                                                                                                                                                       ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[2]~0                                                                                                                                                                                                    ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[4]~2                                                                                                                                                                                                    ; 0                 ; 6       ;
; ov5640_href                                                                                                                                                                                                                                                              ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_flag~0                                                                                                                                                                                                     ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[8]~0                                                                                                                                                                                               ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~0                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~1                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~2                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~3                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~4                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~5                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~6                                                                                                                                                                                                  ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~7                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[7]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[7]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~5                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[6]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[6]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~3                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[5]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[5]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~4                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[4]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[4]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~6                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[1]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[1]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~2                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[3]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[3]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~7                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[2]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[2]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~0                                                                                                                                                                                                  ; 0                 ; 6       ;
; ov5640_data[0]                                                                                                                                                                                                                                                           ;                   ;         ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[0]                                                                                                                                                                                                 ; 0                 ; 6       ;
;      - ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~1                                                                                                                                                                                                  ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                            ; PLL_1              ; 63      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                                            ; PLL_1              ; 324     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                                                                                                                                            ; PLL_1              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|LessThan0~2                                                                                                                               ; LCCOMB_X17_Y18_N30 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|always3~3                                                                                                                                 ; LCCOMB_X17_Y17_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cout_actual ; LCCOMB_X26_Y17_N28 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|LessThan0~2                                                                                                                                ; LCCOMB_X17_Y15_N30 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|always3~3                                                                                                                                  ; LCCOMB_X16_Y15_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en                                                                                                                              ; FF_X16_Y15_N19     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cout_actual  ; LCCOMB_X16_Y17_N4  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|wr_en_dly                                                                                                                                                                                                   ; FF_X25_Y19_N1      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|LessThan0~18                                                                                                                                                                                                ; LCCOMB_X22_Y19_N20 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|LessThan1~18                                                                                                                                                                                                ; LCCOMB_X22_Y15_N22 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|LessThan0~2                                                                                                                                               ; LCCOMB_X24_Y18_N30 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|always3~3                                                                                                                                                 ; LCCOMB_X25_Y18_N22 ; 73      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[1]                                                                                                    ; FF_X26_Y19_N7      ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[2]                                                                                                    ; FF_X26_Y19_N25     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|sobel_en                                                                                                                                                  ; FF_X17_Y14_N21     ; 82      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[4]                                                                                                                                                                                                ; FF_X17_Y14_N1      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_pclk                                                                                                                                                                                                                                         ; PIN_C9             ; 462     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ov5640_top:u_ov5640_top|comb~0                                                                                                                                                                                                                      ; LCCOMB_X21_Y22_N12 ; 33      ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|LessThan0~0                                                                                                                                                                                             ; LCCOMB_X5_Y11_N10  ; 3       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|WideOr19~0                                                                                                                                                                                              ; LCCOMB_X10_Y11_N28 ; 3       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk                                                                                                                                                                                                 ; FF_X5_Y11_N9       ; 41      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk                                                                                                                                                                                                 ; FF_X5_Y11_N9       ; 4       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|LessThan0~1                                                                                                                                                                                         ; LCCOMB_X18_Y9_N6   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|always2~1                                                                                                                                                                                           ; LCCOMB_X12_Y11_N0  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[8]~0                                                                                                                                                                                 ; LCCOMB_X25_Y19_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                                                             ; LCCOMB_X21_Y22_N18 ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                                                             ; LCCOMB_X21_Y22_N18 ; 765     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_rdreq~0                                                                                                           ; LCCOMB_X11_Y15_N4  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_wrreq~0                                                                                                           ; LCCOMB_X11_Y18_N12 ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_rdreq~1                                                                                                           ; LCCOMB_X17_Y20_N0  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_wrreq~0                                                                                                           ; LCCOMB_X18_Y20_N20 ; 25      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~5                                                                                                                                                                               ; LCCOMB_X29_Y16_N22 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~21                                                                                                                                                                                   ; LCCOMB_X13_Y19_N2  ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~15                                                                                                                                                                              ; LCCOMB_X22_Y22_N22 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~2                                                                                                                                                      ; LCCOMB_X9_Y20_N4   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~3                                                                                                                                                 ; LCCOMB_X18_Y22_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en~0                                                                                                                                                          ; LCCOMB_X21_Y16_N2  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~3                                                                                                                                                   ; LCCOMB_X14_Y20_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2                                                                                                                                                          ; LCCOMB_X18_Y16_N6  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3                                                                                                                                                        ; LCCOMB_X25_Y16_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~3                                                                                                                                                        ; LCCOMB_X21_Y20_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3                                                                                                                                                       ; LCCOMB_X23_Y20_N26 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en                                                                                                                                                        ; FF_X22_Y20_N15     ; 22      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                             ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                           ; PIN_M15            ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; tft_ctrl:u_tft_ctrl|Equal0~3                                                                                                                                                                                                                        ; LCCOMB_X10_Y9_N30  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 63      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 324     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; ov5640_top:u_ov5640_top|comb~0                                                           ; LCCOMB_X21_Y22_N12 ; 33      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk                                      ; FF_X5_Y11_N9       ; 41      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n~0                                                                                  ; LCCOMB_X21_Y22_N18 ; 765     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                                ; PIN_M15            ; 2       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ov5640_pclk~input                                                                                                                                                                                                                                           ; 462     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[2]                                                                                                                                                                                                  ; 162     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[0]                                                                                                                                                                                                  ; 159     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[1]                                                                                                                                                                                                  ; 140     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[7]                                                                                                                                                                                                  ; 128     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[4]                                                                                                                                                                                                  ; 125     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[5]                                                                                                                                                                                                  ; 122     ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[3]                                                                                                                                                                                                  ; 104     ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|sobel_en                                                                                                                                                          ; 82      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|always3~3                                                                                                                                                         ; 73      ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_bit[0]                                                                                                                                                                                                      ; 72      ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_reg[6]                                                                                                                                                                                                  ; 64      ;
; ~GND                                                                                                                                                                                                                                                        ; 44      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_valid                                                                                                                                                                                                 ; 36      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                                                                                                           ; 30      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_wrreq~0                                                                                                                   ; 27      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_rdreq~1                                                                                                                   ; 26      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_rdreq~0                                                                                                                   ; 26      ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_bit[2]                                                                                                                                                                                                      ; 26      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|valid_wrreq~0                                                                                                                   ; 24      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en                                                                                                                                                                ; 22      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT                                                                                                                                                                ; 22      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_END                                                                                                                                                          ; 21      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~1                                                                                                                                                                     ; 20      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                                                                                                 ; 19      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.WRITE                                                                                                                                                                ; 19      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~3                                                                                                                                                               ; 17      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_ACTIVE                                                                                                                                                         ; 17      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_ACTIVE                                                                                                                                                      ; 17      ;
; tft_ctrl:u_tft_ctrl|tft_de~3                                                                                                                                                                                                                                ; 17      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[8]~0                                                                                                                                                                                         ; 16      ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|dilation_data[0]~0                                                                                                                                                                                  ; 16      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rdburst_end~3                                                                                                                                                                ; 16      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ                                                                                                                                                           ; 16      ;
; rst_n~0                                                                                                                                                                                                                                                     ; 16      ;
; tft_ctrl:u_tft_ctrl|data_req_dly                                                                                                                                                                                                                            ; 16      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[13]~5                                                                                                                                                                                     ; 15      ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en                                                                                                                                      ; 15      ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|LessThan0~1                                                                                                                                                                                                 ; 15      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE                                                                                                                                                            ; 15      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[14]~4                                                                                                                                                                                     ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[4]                                                                                                                                                                                                        ; 14      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~5                                                                                                                                                                                       ; 14      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]~3                                                                                                                                                                                       ; 14      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~15                                                                                                                                                                                      ; 14      ;
; tft_ctrl:u_tft_ctrl|Equal0~3                                                                                                                                                                                                                                ; 14      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF                                                                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated|op_1~22                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated|op_1~20                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated|op_1~18                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated|op_1~16                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated|op_1~14                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated|op_1~12                                                                                                                 ; 14      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated|op_1~8                                                                                                                  ; 14      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[15]~6                                                                                                                                                                                     ; 13      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_DATA                                                                                                                                                        ; 13      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated|op_1~24                                                                                                                 ; 13      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[20]                                                                                                                                                                                                      ; 13      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[2]~12                                                                                                                                                                                     ; 12      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|LessThan0~2                                                                                                                                                       ; 12      ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|wr_en_dly                                                                                                                                                                                                           ; 12      ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|LessThan0~2                                                                                                                                        ; 12      ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|LessThan0~2                                                                                                                                       ; 12      ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|always2~1                                                                                                                                                                                                       ; 12      ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_bit[1]                                                                                                                                                                                                      ; 12      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[3]~11                                                                                                                                                                                     ; 11      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[4]~9                                                                                                                                                                                      ; 11      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[9]                                                                                                                                                                                           ; 11      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[10]                                                                                                                                                                                          ; 11      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                          ; 11      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE                                                                                                                                                       ; 11      ;
; ov5640_href~input                                                                                                                                                                                                                                           ; 10      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[7]~3                                                                                                                                                                                      ; 10      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[9]~2                                                                                                                                                                                      ; 10      ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cout_actual          ; 10      ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cout_actual         ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                          ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                          ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~1                                                                                                                                                                ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~13                                                                                                                                                                                      ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_ack                                                                                                                                                                     ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector4~3                                                                                                                                                                ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                          ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Selector5~2                                                                                                                                                                  ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                                                                                          ; 10      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                                                                                          ; 10      ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cfg_done                                                                                                                                                                                                    ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                                                                                                                   ; 10      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|LessThan0~18                                                                                                                                                                                                        ; 10      ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|LessThan1~18                                                                                                                                                                                                        ; 10      ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[12]~7                                                                                                                                                                                     ; 9       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[5]                                                                                                                                                                                           ; 9       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[8]~1                                                                                                                                                                                      ; 9       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[10]~0                                                                                                                                                                                     ; 9       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated|op_1~0                                                                                                                  ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                          ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                          ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                          ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                          ; 9       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|always2~1                                                                                                                                                                                                   ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                          ; 9       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~1                                                                                                                                                               ; 9       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Selector20~0                                                                                                                                                               ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                                                                                          ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                                                                                          ; 9       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[6]                                                                                                                                                                                           ; 8       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|always3~3                                                                                                                                          ; 8       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|always3~3                                                                                                                                         ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~10                                                                                                                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                                                                                         ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                          ; 8       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|always2~0                                                                                                                                                                                                       ; 8       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                                                                                                   ; 8       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[0]                                                                                                                                                                   ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                                                                                          ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                                                                                          ; 8       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.STOP                                                                                                                                                                                                      ; 8       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[0]                                                                                                                                                                                                  ; 8       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                                                                                                                 ; 8       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                          ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                          ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                          ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                          ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                          ; 7       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~2                                                                                                                                                                     ; 7       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.SEND_B_L                                                                                                                                                                                                  ; 7       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.SEND_B_H                                                                                                                                                                                                  ; 7       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_PRE                                                                                                                                                         ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                                                                                      ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                                                                                      ; 7       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[1]                                                                                                                                                                                                  ; 7       ;
; tft_ctrl:u_tft_ctrl|cnt_h[5]                                                                                                                                                                                                                                ; 7       ;
; tft_ctrl:u_tft_ctrl|cnt_h[6]                                                                                                                                                                                                                                ; 7       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[0]~13                                                                                                                                                                                     ; 6       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[1]~10                                                                                                                                                                                     ; 6       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[15]                                                                                                                                                                                          ; 6       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[14]                                                                                                                                                                                          ; 6       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|LessThan0~0                                                                                                                                                                                               ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                                                                                                      ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                                                                                                      ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                                                                                                      ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                                                                                                     ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~1                                                                                                 ; 6       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_IDLE                                                                                                                                                       ; 6       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[8]                                                                                                                                                                ; 6       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[0]                                                                                                                                                                 ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                          ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                                                                                      ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                                                                                      ; 6       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                                                                                      ; 6       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Equal2~0                                                                                                                                                                                                        ; 6       ;
; tft_ctrl:u_tft_ctrl|cnt_v[9]                                                                                                                                                                                                                                ; 6       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_data_out[11]~8                                                                                                                                                                                     ; 5       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[13]                                                                                                                                                                                          ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~4                                                                                                 ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                             ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                         ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                          ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]~2                                                                                                                                                              ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[0]                                                                                                                                                             ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[9]                                                                                                                                                                ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[1]                                                                                                                                                                 ; 5       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.WR_DATA                                                                                                                                                                                                   ; 5       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.SEND_D_A                                                                                                                                                                                                  ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Add1~0                                                                                                                                                                       ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[1]                                                                                                                                                                   ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                                                                                                             ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|twrite_end~2                                                                                                                                                               ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS                                                                                                                                                          ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_req                                                                                                                                                                   ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END                                                                                                                                                         ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END                                                                                                                                                            ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                                                                                         ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                                                                                          ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                                                                                                     ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                                                                                      ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                                                                                      ; 5       ;
; tft_ctrl:u_tft_ctrl|Equal1~3                                                                                                                                                                                                                                ; 5       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.IDLE                                                                                                                                                                                                      ; 5       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.START                                                                                                                                                                                                     ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~0                                                                                                                                                                ; 5       ;
; tft_ctrl:u_tft_ctrl|cnt_v[10]                                                                                                                                                                                                                               ; 5       ;
; tft_ctrl:u_tft_ctrl|cnt_h[7]                                                                                                                                                                                                                                ; 5       ;
; tft_ctrl:u_tft_ctrl|cnt_h[4]                                                                                                                                                                                                                                ; 5       ;
; tft_ctrl:u_tft_ctrl|cnt_h[8]                                                                                                                                                                                                                                ; 5       ;
; tft_ctrl:u_tft_ctrl|cnt_h[9]                                                                                                                                                                                                                                ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                                                                                                                   ; 5       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[1]                                                                                                                                                                   ; 5       ;
; ov5640_vsync~input                                                                                                                                                                                                                                          ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~29                                                                                                                                                                                          ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[2]                                                                                                                                                                                           ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[3]                                                                                                                                                                                           ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[11]                                                                                                                                                                                          ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[2]~0                                                                                                                                                                                              ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[2]                                                                                                                                                                                                ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[1]                                                                                                                                                                                                ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[3]                                                                                                                                                                                                ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~3                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~0                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                             ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                          ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                         ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[8]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[4]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[3]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[2]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]                                                                                                                      ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en                                                                                                                                     ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]~3                                                                                                                                                           ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor4                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor4                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor7                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor7                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor4                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor4                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor7                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor7                                                                                            ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                                             ; 4       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~1                                                                                                                                                                                                          ; 4       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Equal0~1                                                                                                                                                                                                        ; 4       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Equal0~0                                                                                                                                                                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[1]                                                                                                                                                             ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                                                                                          ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]                                                                                                                                                           ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|trc_end~1                                                                                                                                                                  ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_clk[2]                                                                                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRF                                                                                                                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~2                                                                                                                                                                   ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~5                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~3                                                                                                 ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                                                                                             ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                          ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[6]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                         ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                                                                                                     ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[8]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[2]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[1]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[5]                                                                                                                      ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[4]                                                                                                                      ; 4       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_bit[2]~0                                                                                                                                                                                                    ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]                                                                                                                                                                                         ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|WideOr5~0                                                                                                                                                                  ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_PCHA                                                                                                                                                       ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR                                                                                                                                                           ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF                                                                                                                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_END                                                                                                                                                        ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector7~1                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_v[4]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_v[3]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_v[1]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_v[2]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_h[10]                                                                                                                                                                                                                               ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_h[1]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_h[2]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|cnt_h[3]                                                                                                                                                                                                                                ; 4       ;
; tft_ctrl:u_tft_ctrl|Equal1~0                                                                                                                                                                                                                                ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[8]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[7]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[6]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[5]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[4]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[3]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[2]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[1]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[0]                                                                                                          ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[18]                                                                                                                                                                                                      ; 4       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[19]                                                                                                                                                                                                      ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]   ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]  ; 4       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]  ; 4       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[8]                                                                                                                                                                 ; 4       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[1]                                                                                                                                                                                           ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[4]                                                                                                                                                                                           ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[12]                                                                                                                                                                                          ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[7]                                                                                                                                                                                           ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[8]                                                                                                                                                                                           ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_flag                                                                                                                                                                                                 ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[0]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[4]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|ov5640_vsync_reg                                                                                                                                                                                          ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[1]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[2]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[3]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[4]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[5]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[6]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[7]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[1]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[2]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[3]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[4]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[5]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[6]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[7]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p13[0]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p33[0]                                                                                                                                                     ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|row3_data                                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~2                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                                                                                             ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[9]                                                                                                                      ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                                                                                                     ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[3]                                                                       ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[6]                                                                       ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[9]                                                                       ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[10]                                                                      ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]                                                                       ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]                                                                       ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[7]                                                                                                                      ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]                                                                       ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]                                                                      ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux10~7                                                                                                                                                                                                     ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|WideOr19~0                                                                                                                                                                                                      ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.ACK3                                                                                                                                                                                                      ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.ACK2                                                                                                                                                                                                      ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.ACK1                                                                                                                                                                                                      ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[0]                                                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector5~2                                                                                                                                                                  ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_en                                                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|bank_flag                                                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|rd_en                                                                                                                                                                      ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[5]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[2]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[3]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[4]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[0]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[1]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_IDLE                                                                                                                                                        ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|wr_en                                                                                                                                                                      ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRP                                                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Selector0~1                                                                                                                                                                  ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[2]                                                                                                                                                             ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~0                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                                                                                        ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                                                                                        ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[4]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Equal0~1                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[5]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[6]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[7]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[0]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[1]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[3]                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[1]                                                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                                                                                            ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_IDLE                                                                                                                                                           ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|tread_end~0                                                                                                                                                                  ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|always5~0                                                                                                                                                                                                       ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.ACK4                                                                                                                                                                                                      ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|always9~0                                                                                                                                                                                                       ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Add2~0                                                                                                                                                                                                          ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cfg_start                                                                                                                                                                                                   ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk_en                                                                                                                                                                                                  ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                                                                                         ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk                                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|WideOr8~0                                                                                                                                                                    ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]                                                                                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]                                                                                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_PRE                                                                                                                                                          ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector2~0                                                                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|ram_address_a[9]                                                                                                                ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~1                                                                                                                                                                     ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|Equal0~0                                                                                                                                                                     ; 3       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|LessThan0~0                                                                                                                                                                                                     ; 3       ;
; tft_ctrl:u_tft_ctrl|cnt_v[0]                                                                                                                                                                                                                                ; 3       ;
; tft_ctrl:u_tft_ctrl|cnt_h[0]                                                                                                                                                                                                                                ; 3       ;
; tft_ctrl:u_tft_ctrl|cnt_v[6]                                                                                                                                                                                                                                ; 3       ;
; tft_ctrl:u_tft_ctrl|cnt_v[7]                                                                                                                                                                                                                                ; 3       ;
; tft_ctrl:u_tft_ctrl|cnt_v[8]                                                                                                                                                                                                                                ; 3       ;
; tft_ctrl:u_tft_ctrl|cnt_v[5]                                                                                                                                                                                                                                ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[1]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[1]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[2]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[2]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[3]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[3]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[4]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[4]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[5]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[5]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[6]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[6]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[7]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[7]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[8]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[8]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[9]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[9]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp1[0]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_temp2[0]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[1]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[1]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[2]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[2]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[3]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[3]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[4]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[4]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[5]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[5]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[6]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[6]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[7]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[7]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[8]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[8]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[9]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[9]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp1[0]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_temp2[0]                                                                                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[5]                                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[11]                                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[6]                                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[0]                                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[8]                                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[7]                                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[10]                                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[9]                                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[0]                                                                                                                                                                                                          ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[0]                                                                                                                                                                                                          ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[4]                                                                                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[6]                                                                                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[8]                                                                                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[10]                                                                                                                                                                                                      ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[12]                                                                                                                                                                                                      ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[14]                                                                                                                                                                                                      ; 3       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[16]                                                                                                                                                                                                      ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[5]                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[11]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[6]                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[0]                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[8]                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[7]                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[10]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[9]                                                                                                                                         ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[5]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[11]                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[6]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[0]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[8]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[7]                                                                                                                                        ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[10]                                                                                                                                       ; 3       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[9]                                                                                                                                        ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[14]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[13]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[12]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[11]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[10]                                                                                                                                                                                                ; 3       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[9]                                                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]                                                                                                                                                                                         ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[7]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[6]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[5]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[4]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[3]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[2]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[1]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[0]                                                                                                                                                                 ; 3       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                                                                                                              ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[8]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[7]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[6]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[5]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[4]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[3]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[2]                                                                                                                                                                   ; 3       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[0]                                                                                                                                                                   ; 3       ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                    ; 3       ;
; ov5640_data[0]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[2]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[3]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[1]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[4]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[5]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[6]~input                                                                                                                                                                                                                                        ; 2       ;
; ov5640_data[7]~input                                                                                                                                                                                                                                        ; 2       ;
; sys_rst_n~input                                                                                                                                                                                                                                             ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell                                                                                ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0~_wirecell                                                                                ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|ack                                                                                                                                                                                                             ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~74                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~73                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~72                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~71                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~70                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~69                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[9]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[8]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[7]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[6]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[5]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[4]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[3]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[2]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[0]                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[1]                                                                                                            ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[1]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[2]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[3]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[4]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[5]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[6]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[7]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|row3_data[0]                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[0]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[1]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[2]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[3]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[4]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[5]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[6]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p23[7]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[1]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[0]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[2]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[1]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[3]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[2]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[4]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[3]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[5]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[4]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[6]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[5]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[7]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[6]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p32[7]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[1]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[0]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[2]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[1]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[3]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[2]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[4]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[3]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[5]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[4]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[6]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[5]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[7]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[6]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p12[7]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p11[0]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_p31[0]                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|always3~0                                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~57                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~56                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~55                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~54                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~53                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~52                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~51                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~47                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~46                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~45                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~44                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~43                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~42                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~40                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~39                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~38                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~37                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~36                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~33                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~32                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~31                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~30                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~26                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~25                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~24                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~23                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~20                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~19                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~18                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~15                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~14                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|martrix_wr_en                                                                                                                                                     ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|always3~0                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p33                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p23                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p22                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p21                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p13                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p12                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|row3_data                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|always3~0                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p33                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p23                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p22                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p21                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p13                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|matrix_p12                                                                                                                                        ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|ram_address_a[9]                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                      ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                      ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin|xor1                                                                                            ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin|xor1                                                                                            ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[2]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[5]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[8]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|LessThan0~0                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin|xor1                                                                                            ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin|xor1                                                                                            ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0]~3                                                                                                                                                         ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~2                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|Selector4~1                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~5                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|_~4                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~170                                                                                                                                                                                                        ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~169                                                                                                                                                                                                        ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~139                                                                                                                                                                                                        ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~92                                                                                                                                                                                                         ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~8                                                                                                                                                                                                          ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~7                                                                                                                                                                                                          ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux1~3                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux1~1                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux9~7                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux6~4                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux13~17                                                                                                                                                                                                    ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux14~4                                                                                                                                                                                                     ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux14~3                                                                                                                                                                                                     ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux13~9                                                                                                                                                                                                     ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux1~3                                                                                                                                                                                                          ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux11~12                                                                                                                                                                                                    ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux11~11                                                                                                                                                                                                    ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux12~1                                                                                                                                                                                                     ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Equal0~0                                                                                                                                                                                                    ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[0]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[1]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[2]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[3]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[5]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[6]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[7]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_clk[4]                                                                                                                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~0                                                                                                                                                                                                          ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~3                                                                                                                                                                                               ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|LessThan2~0                                                                                                                                                                                               ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|rd_ack_dly                                                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|rd_ack~2                                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal1~1                                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|Equal0~2                                                                                                                                                                     ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[6]                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[7]                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[8]                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[9]                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[10]                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[12]                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[13]                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[11]                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~15                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                                                                                                             ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~1                                                                                                                                                                   ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|Equal0~0                                                                                                                                                                   ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~7                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[7]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[6]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[9]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[8]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[10]                                                                                                             ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[0]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[1]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[2]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[3]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[4]                                                                                                              ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|delayed_wrptr_g[5]                                                                                                              ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|always5~2                                                                                                                                                                                                       ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_bit[2]~2                                                                                                                                                                                                    ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_end                                                                                                                                                                                                         ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[23]                                                                                                                                                                                         ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]                                                                                                                                                                                         ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector3~0                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.IDLE                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|_~0                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|cntr_cout[0]~0                                                                                      ; 2       ;
; tft_ctrl:u_tft_ctrl|LessThan3~1                                                                                                                                                                                                                             ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                      ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                      ; 2       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Selector18~3                                                                                                                                                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                                                                                                                ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                                                                                                             ; 2       ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll_lock_sync                                                                                                                                                                       ; 2       ;
; tft_ctrl:u_tft_ctrl|LessThan3~0                                                                                                                                                                                                                             ; 2       ;
; tft_ctrl:u_tft_ctrl|Equal0~1                                                                                                                                                                                                                                ; 2       ;
; tft_ctrl:u_tft_ctrl|tft_de~2                                                                                                                                                                                                                                ; 2       ;
; tft_ctrl:u_tft_ctrl|LessThan6~1                                                                                                                                                                                                                             ; 2       ;
; tft_ctrl:u_tft_ctrl|Equal0~0                                                                                                                                                                                                                                ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[1]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[2]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[3]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[4]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[5]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[6]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[7]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|q_b[0]                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[9]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[8]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[7]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[6]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[5]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[4]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[3]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[2]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gx_data[1]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[9]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[8]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[7]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[6]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[5]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[4]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[3]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[2]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gy_data[1]                                                                                                                                                                                                          ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[4]                                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[3]                                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[2]                                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|cnt_pic[1]                                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[2]                                                                                                                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[3]                                                                                                                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[5]                                                                                                                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[7]                                                                                                                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[9]                                                                                                                                                                                                       ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[11]                                                                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[13]                                                                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[15]                                                                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|Gxy_square[17]                                                                                                                                                                                                      ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|q_b[0]  ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[4]                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[3]                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[2]                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[1]                                                                                                                                         ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|q_b[0] ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[4]                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[3]                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[2]                                                                                                                                        ; 2       ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|cnt_pic[1]                                                                                                                                        ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[4]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[3]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[2]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[1]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[8]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[7]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[6]                                                                                                                                                                                                 ; 2       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|cnt_wait[5]                                                                                                                                                                                                 ; 2       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|op_1~18                                                                                                                         ; 2       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|pre_sobel_en~feeder                                                                                                                                               ; 1       ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll_lock_sync~feeder                                                                                                                                                                ; 1       ;
; clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2]~clkctrl_e_sdram_clk                                                                                                                                                ; 1       ;
; sys_clk~input                                                                                                                                                                                                                                               ; 1       ;
; sccb_sda~input                                                                                                                                                                                                                                              ; 1       ;
; sdram_dq[15]~input                                                                                                                                                                                                                                          ; 1       ;
; sdram_dq[14]~input                                                                                                                                                                                                                                          ; 1       ;
; sdram_dq[13]~input                                                                                                                                                                                                                                          ; 1       ;
; sdram_dq[12]~input                                                                                                                                                                                                                                          ; 1       ;
; sdram_dq[11]~input                                                                                                                                                                                                                                          ; 1       ;
; sdram_dq[10]~input                                                                                                                                                                                                                                          ; 1       ;
; sdram_dq[9]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[8]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[7]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[6]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[5]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[4]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[3]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[2]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[1]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_dq[0]~input                                                                                                                                                                                                                                           ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]~0                                                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]~0                                                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[0]~0                                                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[0]~0                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux12~22                                                                                                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux12~21                                                                                                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux13~19                                                                                                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux13~18                                                                                                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~179                                                                                                                                                                                                        ; 1       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~178                                                                                                                                                                                                        ; 1       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~177                                                                                                                                                                                                        ; 1       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Mux2~176                                                                                                                                                                                                        ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][9]                                                                                                                                                                      ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][9]~80                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][10]~97                                                                                                                                                                  ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][10]~77                                                                                                                                                                  ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][4]~96                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][4]~74                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][5]~95                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][5]~71                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~94                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][6]~68                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~93                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][7]~65                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][8]~92                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][8]~62                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][11]                                                                                                                                                                     ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][3]~91                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|_~75                                                                                                                                                                          ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg|Mux10~18                                                                                                                                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk~4                                                                                                                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~17                                                                                                                                                              ; 1       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|Selector18~5                                                                                                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~7                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~6                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~5                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~4                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~3                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~2                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~1                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg~0                                                                                                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[3]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[4]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[7]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[5]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[6]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[1]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[0]                                                                                                                                                                                           ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_data_reg[2]                                                                                                                                                                                           ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][5]~11                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][6]~10                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][7]                                                                                                                                                                      ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][8]~9                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~19                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~18                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~17                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][10]~16                                                                                                                                                                  ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~15                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][7]~14                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~13                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~12                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][9]~11                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                                                                                                               ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                                                                                                               ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][5]~90                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][6]~89                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][7]~88                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][8]~87                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][9]~86                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][10]~85                                                                                                                                                                  ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|_~1                                                                                                                                                                               ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|_~0                                                                                                                                                                               ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][2]~8                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][3]~7                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][4]~6                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][5]~5                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][6]~4                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][2]~3                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][7]~2                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][3]                                                                                                                                                                      ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[0][8]~1                                                                                                                                                                    ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_out_reg[0]                                                                                                                                                                                           ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|romout[1][4]~0                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][2]~10                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][2]~84                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][3]~9                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[0][3]~83                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~8                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~7                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~6                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~5                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~4                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~3                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~2                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~1                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|romout[1][4]~0                                                                                                                                                                    ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][2]~82                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|romout[1][4]~81                                                                                                                                                                   ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[0]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[1]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[2]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[3]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[4]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[5]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[6]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[7]                                                                                                           ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[0]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[0]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[1]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[2]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[3]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[1]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[1]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[2]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[2]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[3]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[3]                                                                                                                                                                                                         ; 1       ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[4]                                                                                                                                                                                                         ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|data_flag~0                                                                                                                                                                                               ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[0]~5                                                                                                                                                                                              ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[2]~4                                                                                                                                                                                              ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[1]~3                                                                                                                                                                                              ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[4]~2                                                                                                                                                                                              ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[3]~1                                                                                                                                                                                              ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[0]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[1]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[2]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[3]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[4]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[5]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[6]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[7]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|clken_dly[0]                                                                                                            ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|pic_valid~0                                                                                                                                                                                               ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|always2~1                                                                                                                                                                                                 ; 1       ;
; ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|always2~0                                                                                                                                                                                                 ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[0]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[1]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[2]                                                                                                           ; 1       ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[3]                                                                                                           ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 798          ; 2            ; 798          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 1596  ; 798                         ; 2                           ; 798                         ; 2                           ; 1596                ; 1    ; None ; M9K_X27_Y17_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 798          ; 2            ; 798          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 1596  ; 798                         ; 2                           ; 798                         ; 2                           ; 1596                ; 1    ; None ; M9K_X15_Y17_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X27_Y18_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_thn1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1    ; None ; M9K_X27_Y19_N0                 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X15_Y18_N0, M9K_X15_Y19_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; None ; M9K_X15_Y21_N0, M9K_X15_Y20_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 2           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 2           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 4           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                        ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1|mult_oct:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1|mult_oct:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y18_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0|mult_oct:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0|mult_oct:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+---------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,206 / 32,401 ( 7 % )  ;
; C16 interconnects     ; 65 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 1,005 / 21,816 ( 5 % )  ;
; Direct links          ; 514 / 32,401 ( 2 % )    ;
; Global clocks         ; 6 / 10 ( 60 % )         ;
; Local interconnects   ; 1,058 / 10,320 ( 10 % ) ;
; R24 interconnects     ; 21 / 1,289 ( 2 % )      ;
; R4 interconnects      ; 1,166 / 28,186 ( 4 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.72) ; Number of LABs  (Total = 138) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 5                             ;
; 3                                           ; 2                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 1                             ;
; 9                                           ; 1                             ;
; 10                                          ; 6                             ;
; 11                                          ; 1                             ;
; 12                                          ; 4                             ;
; 13                                          ; 1                             ;
; 14                                          ; 1                             ;
; 15                                          ; 16                            ;
; 16                                          ; 91                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.64) ; Number of LABs  (Total = 138) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 86                            ;
; 1 Clock                            ; 90                            ;
; 1 Clock enable                     ; 33                            ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 5                             ;
; 2 Clocks                           ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.16) ; Number of LABs  (Total = 138) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 4                             ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 0                             ;
; 12                                           ; 3                             ;
; 13                                           ; 3                             ;
; 14                                           ; 8                             ;
; 15                                           ; 5                             ;
; 16                                           ; 19                            ;
; 17                                           ; 6                             ;
; 18                                           ; 1                             ;
; 19                                           ; 1                             ;
; 20                                           ; 4                             ;
; 21                                           ; 3                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 9                             ;
; 26                                           ; 11                            ;
; 27                                           ; 9                             ;
; 28                                           ; 8                             ;
; 29                                           ; 10                            ;
; 30                                           ; 4                             ;
; 31                                           ; 1                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.01) ; Number of LABs  (Total = 138) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 16                            ;
; 2                                               ; 15                            ;
; 3                                               ; 13                            ;
; 4                                               ; 6                             ;
; 5                                               ; 2                             ;
; 6                                               ; 7                             ;
; 7                                               ; 3                             ;
; 8                                               ; 10                            ;
; 9                                               ; 8                             ;
; 10                                              ; 13                            ;
; 11                                              ; 12                            ;
; 12                                              ; 3                             ;
; 13                                              ; 4                             ;
; 14                                              ; 0                             ;
; 15                                              ; 10                            ;
; 16                                              ; 8                             ;
; 17                                              ; 3                             ;
; 18                                              ; 3                             ;
; 19                                              ; 2                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.15) ; Number of LABs  (Total = 138) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 5                             ;
; 3                                            ; 6                             ;
; 4                                            ; 9                             ;
; 5                                            ; 11                            ;
; 6                                            ; 4                             ;
; 7                                            ; 8                             ;
; 8                                            ; 6                             ;
; 9                                            ; 6                             ;
; 10                                           ; 6                             ;
; 11                                           ; 7                             ;
; 12                                           ; 7                             ;
; 13                                           ; 6                             ;
; 14                                           ; 7                             ;
; 15                                           ; 0                             ;
; 16                                           ; 2                             ;
; 17                                           ; 2                             ;
; 18                                           ; 8                             ;
; 19                                           ; 2                             ;
; 20                                           ; 9                             ;
; 21                                           ; 5                             ;
; 22                                           ; 3                             ;
; 23                                           ; 0                             ;
; 24                                           ; 5                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 0                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
; 33                                           ; 0                             ;
; 34                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 79           ; 0            ; 79           ; 0            ; 0            ; 80        ; 79           ; 0            ; 80        ; 80        ; 0            ; 67           ; 0            ; 0            ; 30           ; 0            ; 67           ; 30           ; 0            ; 0            ; 0            ; 67           ; 0            ; 0            ; 0            ; 0            ; 0            ; 80        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 1            ; 80           ; 1            ; 80           ; 80           ; 0         ; 1            ; 80           ; 0         ; 0         ; 80           ; 13           ; 80           ; 80           ; 50           ; 80           ; 13           ; 50           ; 80           ; 80           ; 80           ; 13           ; 80           ; 80           ; 80           ; 80           ; 80           ; 0         ; 80           ; 80           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rgb_tft[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb_tft[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tft_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tft_de             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tft_bl             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_rst_n       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_pwdn        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led0               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sccb_scl           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sccb_sda           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_pclk        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_vsync       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_href        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ov5640_data[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                     ;
+-------------------------------------------------------+-------------------------------------------------------+-------------------+
; Source Clock(s)                                       ; Destination Clock(s)                                  ; Delay Added in ns ;
+-------------------------------------------------------+-------------------------------------------------------+-------------------+
; u_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; u_clk_gen|altpll_component|auto_generated|pll1|clk[1] ; 1.9               ;
+-------------------------------------------------------+-------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                        ; Destination Register                                                                                                                                                                  ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; rgb_tft[0]                                                                                                                                                                            ; 0.247             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; 0.232             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; 0.232             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; 0.232             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[1]                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; 0.023             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                        ; 0.021             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[9]                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                        ; 0.021             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRCD                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE                                                                                 ; 0.021             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_END                                                                                      ; 0.021             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRCD                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ                                                                                     ; 0.021             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[6]  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                           ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[3]  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                           ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; 0.020             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[9]  ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                           ; 0.019             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                        ; 0.019             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[3]                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                        ; 0.019             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; 0.019             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[5]                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                             ; 0.019             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[6]                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                             ; 0.018             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[10]                                                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                             ; 0.018             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; 0.018             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; 0.018             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; 0.018             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; 0.018             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                                        ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                                     ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AREF_TRP                                                                                   ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state.AUTO_REF                                                                                  ; 0.017             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7|dffe8a[10] ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.READ                                                                                           ; 0.017             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_WRITE                                                                                  ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[23]                                                                                                                   ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_TRP                                                                                    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state.WR_END                                                                                   ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                                            ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|cnt_clk[9]                                                                                           ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.ARBIT                                                                                           ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF                                                                                           ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS                                                                                     ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TMRD                                                                                   ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_IDLE                                                                                    ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]                                                                                       ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE                                                                                       ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_TRP                                                                                      ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_READ                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_CL                                                                                       ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|cnt_clk[9]                                                                                             ; 0.017             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_DATA                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state.RD_PRE                                                                                      ; 0.017             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; 0.017             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|wrptr_g[7]                                                 ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                             ; 0.017             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                        ; 0.016             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdptr_g[10]                                                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                        ; 0.016             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; 0.015             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]                                                                                           ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_200us[14]                                                                                          ; 0.015             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; 0.015             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; 0.015             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; 0.015             ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; 0.015             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_AR                                                                                      ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_TRF                                                                                    ; 0.014             ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_clk[2]                                                                                              ; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state.INIT_MRS                                                                                    ; 0.014             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 54 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "ov5640"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 30 degrees (833 ps) for clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 80 total pins
    Info (169086): Pin hsync not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_3fk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'ov5640.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name {u_clk_gen|altpll_component|auto_generated|pll1|clk[0]} {u_clk_gen|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_clk_gen|altpll_component|auto_generated|pll1|clk[1]} {u_clk_gen|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_clk_gen|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 30.00 -duty_cycle 50.00 -name {u_clk_gen|altpll_component|auto_generated|pll1|clk[2]} {u_clk_gen|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ov5640_pclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[0] was determined to be a clock but was found without an associated clock assignment.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000      sys_clk
    Info (332111):   30.000 u_clk_gen|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 u_clk_gen|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   10.000 u_clk_gen|altpll_component|auto_generated|pll1|clk[2]
Info (176353): Automatically promoted node clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176353): Automatically promoted node ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[0]
        Info (176357): Destination node ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_i2c_clk[1]
        Info (176357): Destination node ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk~0
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
        Info (176357): Destination node sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr~29
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[0]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[1]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[2]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[3]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[4]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[5]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[6]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[7]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[8]
        Info (176357): Destination node isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node ov5640_top:u_ov5640_top|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  4 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Warning (15064): PLL "clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" output port clk[0] feeds output pin "tft_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "F" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.81 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5929 megabytes
    Info: Processing ended: Fri Sep 16 20:12:51 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.fit.smsg.


