// Seed: 3990452849
module module_0;
  id_1(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(1 == 1), .id_4(id_3#(.id_5(1'b0))), .id_6(id_4)
  ); id_5(
      .id_0((id_2)), .id_1(id_4), .id_2(id_4), .id_3(id_4), .id_4(1)
  );
  wire id_6 = (id_2);
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output logic id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    output wand id_7,
    input tri0 id_8,
    output wand id_9,
    input tri0 id_10,
    output uwire id_11,
    input tri id_12,
    input wor id_13,
    output logic id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input logic id_18
);
  task id_20(input shortreal id_21, input real id_22);
    output id_23;
    begin
      id_2#(1) <= 1;
      id_14 <= id_18;
      id_14 <= 1;
    end
  endtask
  real id_24 = id_20;
  wire id_25;
  wire id_26;
  wire id_27;
  module_0();
endmodule
