Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e448ba1d27646e78f79cf59cf834898 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_top_func_synth xil_defaultlib.testbench_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port tx_state [Z:/Xilinx_Ethernet_1G_ZZ/Ethernet_1G_ZZ.srcs/sources_1/new/ethernet_port.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.fifo_x_xpm_cdc_gray
Compiling module xil_defaultlib.fifo_x_xpm_cdc_gray__1
Compiling module xil_defaultlib.fifo_x_clk_x_pntrs
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.fifo_x_compare_1
Compiling module xil_defaultlib.fifo_x_compare_2
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.fifo_x_rd_status_flags_as
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.fifo_x_rd_bin_cntr
Compiling module xil_defaultlib.fifo_x_rd_logic
Compiling module xil_defaultlib.fifo_x_wr_pf_as
Compiling module xil_defaultlib.fifo_x_compare
Compiling module xil_defaultlib.fifo_x_compare_0
Compiling module xil_defaultlib.fifo_x_wr_status_flags_as
Compiling module xil_defaultlib.fifo_x_wr_bin_cntr
Compiling module xil_defaultlib.fifo_x_wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_prim_width
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_top
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_v8_4_1_synth
Compiling module xil_defaultlib.fifo_x_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.fifo_x_memory
Compiling module xil_defaultlib.fifo_x_fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_x_fifo_generator_top
Compiling module xil_defaultlib.fifo_x_fifo_generator_v13_2_2_sy...
Compiling module xil_defaultlib.fifo_x_fifo_generator_v13_2_2
Compiling module xil_defaultlib.fifo_x
Compiling module xil_defaultlib.ipsend
Compiling module xil_defaultlib.crc
Compiling module xil_defaultlib.udp
Compiling module xil_defaultlib.ethernet_port
Compiling module xil_defaultlib.testbench_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_top_func_synth
