

================================================================
== Vivado HLS Report for 'single_block_CTR_encrypt_add_round_key'
================================================================
* Date:           Sun Feb 04 10:32:38 2024

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        AES_CTR
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: r_read [1/1] 1.04ns
:0  %r_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %r)

ST_1: stg_7 [1/1] 1.57ns
:1  br label %1


 <State 2>: 3.76ns
ST_2: c [1/1] 0.00ns
:0  %c = phi i3 [ 0, %0 ], [ %c_1, %2 ]

ST_2: exitcond [1/1] 1.62ns
:1  %exitcond = icmp eq i3 %c, -4

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: c_1 [1/1] 0.80ns
:3  %c_1 = add i3 %c, 1

ST_2: stg_12 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i3 %c to i64

ST_2: state_addr [1/1] 0.00ns
:1  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_s

ST_2: state_load [2/2] 2.39ns
:2  %state_load = load i8* %state_addr, align 1

ST_2: tmp [1/1] 0.00ns
:3  %tmp = trunc i3 %c to i2

ST_2: tmp_68 [1/1] 0.00ns
:4  %tmp_68 = trunc i6 %r_read to i4

ST_2: tmp_50 [1/1] 0.00ns
:5  %tmp_50 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i2(i4 %tmp_68, i2 %tmp, i2 0)

ST_2: tmp_53 [1/1] 1.37ns
:11  %tmp_53 = xor i3 %c, -4

ST_2: tmp_54 [1/1] 0.00ns
:12  %tmp_54 = zext i3 %tmp_53 to i64

ST_2: state_addr_6 [1/1] 0.00ns
:13  %state_addr_6 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_54

ST_2: state_load_1 [2/2] 2.39ns
:14  %state_load_1 = load i8* %state_addr_6, align 1

ST_2: tmp_55 [1/1] 0.00ns
:15  %tmp_55 = or i8 %tmp_50, 1

ST_2: tmp_56 [1/1] 0.00ns
:16  %tmp_56 = zext i8 %tmp_55 to i64

ST_2: w_addr_16 [1/1] 0.00ns
:17  %w_addr_16 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_56

ST_2: w_load_4 [2/2] 2.71ns
:18  %w_load_4 = load i8* %w_addr_16, align 1

ST_2: stg_27 [1/1] 0.00ns
:0  ret void


 <State 3>: 6.47ns
ST_3: state_load [1/2] 2.39ns
:2  %state_load = load i8* %state_addr, align 1

ST_3: tmp_51 [1/1] 0.00ns
:6  %tmp_51 = zext i8 %tmp_50 to i64

ST_3: w_addr [1/1] 0.00ns
:7  %w_addr = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_51

ST_3: w_load [2/2] 2.71ns
:8  %w_load = load i8* %w_addr, align 1

ST_3: state_load_1 [1/2] 2.39ns
:14  %state_load_1 = load i8* %state_addr_6, align 1

ST_3: w_load_4 [1/2] 2.71ns
:18  %w_load_4 = load i8* %w_addr_16, align 1

ST_3: tmp_57 [1/1] 1.37ns
:19  %tmp_57 = xor i8 %w_load_4, %state_load_1

ST_3: stg_35 [1/1] 2.39ns
:20  store i8 %tmp_57, i8* %state_addr_6, align 1

ST_3: tmp_58 [1/1] 0.00ns
:21  %tmp_58 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %c)

ST_3: tmp_59 [1/1] 0.00ns
:22  %tmp_59 = zext i4 %tmp_58 to i64

ST_3: state_addr_7 [1/1] 0.00ns
:23  %state_addr_7 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_59

ST_3: state_load_2 [2/2] 2.39ns
:24  %state_load_2 = load i8* %state_addr_7, align 1


 <State 4>: 6.47ns
ST_4: w_load [1/2] 2.71ns
:8  %w_load = load i8* %w_addr, align 1

ST_4: tmp_52 [1/1] 1.37ns
:9  %tmp_52 = xor i8 %w_load, %state_load

ST_4: stg_42 [1/1] 2.39ns
:10  store i8 %tmp_52, i8* %state_addr, align 1

ST_4: state_load_2 [1/2] 2.39ns
:24  %state_load_2 = load i8* %state_addr_7, align 1

ST_4: tmp_60 [1/1] 0.00ns
:25  %tmp_60 = or i8 %tmp_50, 2

ST_4: tmp_61 [1/1] 0.00ns
:26  %tmp_61 = zext i8 %tmp_60 to i64

ST_4: w_addr_17 [1/1] 0.00ns
:27  %w_addr_17 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_61

ST_4: w_load_5 [2/2] 2.71ns
:28  %w_load_5 = load i8* %w_addr_17, align 1

ST_4: tmp_93_cast3 [1/1] 0.00ns
:31  %tmp_93_cast3 = sext i3 %tmp_53 to i4

ST_4: tmp_63 [1/1] 0.00ns
:32  %tmp_63 = zext i4 %tmp_93_cast3 to i64

ST_4: state_addr_8 [1/1] 0.00ns
:33  %state_addr_8 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_63

ST_4: state_load_3 [2/2] 2.39ns
:34  %state_load_3 = load i8* %state_addr_8, align 1

ST_4: tmp_64 [1/1] 0.00ns
:35  %tmp_64 = or i8 %tmp_50, 3

ST_4: tmp_65 [1/1] 0.00ns
:36  %tmp_65 = zext i8 %tmp_64 to i64

ST_4: w_addr_18 [1/1] 0.00ns
:37  %w_addr_18 = getelementptr [176 x i8]* %w, i64 0, i64 %tmp_65

ST_4: w_load_6 [2/2] 2.71ns
:38  %w_load_6 = load i8* %w_addr_18, align 1


 <State 5>: 6.47ns
ST_5: w_load_5 [1/2] 2.71ns
:28  %w_load_5 = load i8* %w_addr_17, align 1

ST_5: tmp_62 [1/1] 1.37ns
:29  %tmp_62 = xor i8 %w_load_5, %state_load_2

ST_5: stg_58 [1/1] 2.39ns
:30  store i8 %tmp_62, i8* %state_addr_7, align 1

ST_5: state_load_3 [1/2] 2.39ns
:34  %state_load_3 = load i8* %state_addr_8, align 1

ST_5: w_load_6 [1/2] 2.71ns
:38  %w_load_6 = load i8* %w_addr_18, align 1

ST_5: tmp_66 [1/1] 1.37ns
:39  %tmp_66 = xor i8 %w_load_6, %state_load_3

ST_5: stg_62 [1/1] 2.39ns
:40  store i8 %tmp_66, i8* %state_addr_8, align 1

ST_5: stg_63 [1/1] 0.00ns
:41  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_read       (read             ) [ 001111]
stg_7        (br               ) [ 011111]
c            (phi              ) [ 001100]
exitcond     (icmp             ) [ 001111]
empty        (speclooptripcount) [ 000000]
c_1          (add              ) [ 011111]
stg_12       (br               ) [ 000000]
tmp_s        (zext             ) [ 000000]
state_addr   (getelementptr    ) [ 000110]
tmp          (trunc            ) [ 000000]
tmp_68       (trunc            ) [ 000000]
tmp_50       (bitconcatenate   ) [ 000110]
tmp_53       (xor              ) [ 000110]
tmp_54       (zext             ) [ 000000]
state_addr_6 (getelementptr    ) [ 000100]
tmp_55       (or               ) [ 000000]
tmp_56       (zext             ) [ 000000]
w_addr_16    (getelementptr    ) [ 000100]
stg_27       (ret              ) [ 000000]
state_load   (load             ) [ 000010]
tmp_51       (zext             ) [ 000000]
w_addr       (getelementptr    ) [ 000010]
state_load_1 (load             ) [ 000000]
w_load_4     (load             ) [ 000000]
tmp_57       (xor              ) [ 000000]
stg_35       (store            ) [ 000000]
tmp_58       (bitconcatenate   ) [ 000000]
tmp_59       (zext             ) [ 000000]
state_addr_7 (getelementptr    ) [ 000011]
w_load       (load             ) [ 000000]
tmp_52       (xor              ) [ 000000]
stg_42       (store            ) [ 000000]
state_load_2 (load             ) [ 000001]
tmp_60       (or               ) [ 000000]
tmp_61       (zext             ) [ 000000]
w_addr_17    (getelementptr    ) [ 000001]
tmp_93_cast3 (sext             ) [ 000000]
tmp_63       (zext             ) [ 000000]
state_addr_8 (getelementptr    ) [ 000001]
tmp_64       (or               ) [ 000000]
tmp_65       (zext             ) [ 000000]
w_addr_18    (getelementptr    ) [ 000001]
w_load_5     (load             ) [ 000000]
tmp_62       (xor              ) [ 000000]
stg_58       (store            ) [ 000000]
state_load_3 (load             ) [ 000000]
w_load_6     (load             ) [ 000000]
tmp_66       (xor              ) [ 000000]
stg_62       (store            ) [ 000000]
stg_63       (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="r_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="6" slack="0"/>
<pin id="36" dir="0" index="1" bw="6" slack="0"/>
<pin id="37" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="state_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="3" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="0"/>
<pin id="49" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="3" bw="4" slack="0"/>
<pin id="60" dir="0" index="4" bw="8" slack="0"/>
<pin id="50" dir="1" index="2" bw="8" slack="1"/>
<pin id="61" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/2 state_load_1/2 stg_35/3 state_load_2/3 stg_42/4 state_load_3/4 stg_58/5 stg_62/5 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_addr_6_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="3" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="w_addr_16_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="8" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_16/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="3" bw="8" slack="0"/>
<pin id="115" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
<pin id="116" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load_4/2 w_load/3 w_load_5/4 w_load_6/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="w_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="8" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="state_addr_7_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="w_addr_17_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_17/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="state_addr_8_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="w_addr_18_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr_18/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="c_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="1"/>
<pin id="120" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="c_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="1"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load state_load_2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="1"/>
<pin id="138" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_52/4 tmp_62/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exitcond_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="0" index="1" bw="3" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="c_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_68_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_50_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_50/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_53_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_54_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_55_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_56_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_51_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="1"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_57_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_57/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_58_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="1"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_59_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_59/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_60_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_61_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_93_cast3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="2"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_93_cast3/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_63_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_64_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="2"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_65_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_66_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_66/5 "/>
</bind>
</comp>

<comp id="257" class="1005" name="r_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="c_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="state_addr_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="275" class="1005" name="tmp_50_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_53_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="2"/>
<pin id="284" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="287" class="1005" name="state_addr_6_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="293" class="1005" name="w_addr_16_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_16 "/>
</bind>
</comp>

<comp id="298" class="1005" name="w_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="state_addr_7_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="309" class="1005" name="w_addr_17_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_17 "/>
</bind>
</comp>

<comp id="314" class="1005" name="state_addr_8_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="1"/>
<pin id="316" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="319" class="1005" name="w_addr_18_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_addr_18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="52" pin="3"/><net_sink comp="47" pin=3"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="82"><net_src comp="75" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="47" pin=3"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="47" pin=3"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="3"/><net_sink comp="70" pin=3"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="133"><net_src comp="47" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="47" pin="5"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="70" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="146"><net_src comp="122" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="122" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="122" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="162"><net_src comp="122" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="159" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="180"><net_src comp="122" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="191"><net_src comp="166" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="206"><net_src comp="70" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="47" pin="5"/><net_sink comp="202" pin=1"/></net>

<net id="208"><net_src comp="202" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="118" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="254"><net_src comp="70" pin="5"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="47" pin="5"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="47" pin=4"/></net>

<net id="260"><net_src comp="34" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="268"><net_src comp="148" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="273"><net_src comp="40" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="278"><net_src comp="166" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="285"><net_src comp="176" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="290"><net_src comp="52" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="47" pin=3"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="296"><net_src comp="63" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="301"><net_src comp="75" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="306"><net_src comp="83" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="47" pin=3"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="312"><net_src comp="91" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="317"><net_src comp="99" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="47" pin=3"/></net>

<net id="322"><net_src comp="107" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="70" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 4 5 }
 - Input state : 
	Port: single_block_CTR_encrypt_add_round_key : state | {2 3 4 5 }
	Port: single_block_CTR_encrypt_add_round_key : w | {2 3 4 5 }
	Port: single_block_CTR_encrypt_add_round_key : r | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		c_1 : 1
		stg_12 : 2
		tmp_s : 1
		state_addr : 2
		state_load : 3
		tmp : 1
		tmp_50 : 2
		tmp_53 : 1
		tmp_54 : 1
		state_addr_6 : 2
		state_load_1 : 3
		tmp_55 : 3
		tmp_56 : 3
		w_addr_16 : 4
		w_load_4 : 5
	State 3
		w_addr : 1
		w_load : 2
		tmp_57 : 1
		stg_35 : 1
		tmp_59 : 1
		state_addr_7 : 2
		state_load_2 : 3
	State 4
		tmp_52 : 1
		stg_42 : 1
		w_addr_17 : 1
		w_load_5 : 2
		tmp_63 : 1
		state_addr_8 : 2
		state_load_3 : 3
		w_addr_18 : 1
		w_load_6 : 2
	State 5
		tmp_62 : 1
		stg_58 : 1
		tmp_66 : 1
		stg_62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      grp_fu_135     |    0    |    8    |
|    xor   |    tmp_53_fu_176    |    0    |    5    |
|          |    tmp_57_fu_202    |    0    |    8    |
|          |    tmp_66_fu_250    |    0    |    8    |
|----------|---------------------|---------|---------|
|    add   |      c_1_fu_148     |    0    |    3    |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond_fu_142   |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   |  r_read_read_fu_34  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_s_fu_154    |    0    |    0    |
|          |    tmp_54_fu_182    |    0    |    0    |
|          |    tmp_56_fu_193    |    0    |    0    |
|   zext   |    tmp_51_fu_198    |    0    |    0    |
|          |    tmp_59_fu_217    |    0    |    0    |
|          |    tmp_61_fu_227    |    0    |    0    |
|          |    tmp_63_fu_235    |    0    |    0    |
|          |    tmp_65_fu_245    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |      tmp_fu_159     |    0    |    0    |
|          |    tmp_68_fu_163    |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|    tmp_50_fu_166    |    0    |    0    |
|          |    tmp_58_fu_209    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_55_fu_187    |    0    |    0    |
|    or    |    tmp_60_fu_222    |    0    |    0    |
|          |    tmp_64_fu_240    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   | tmp_93_cast3_fu_232 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    34   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     c_1_reg_265    |    3   |
|      c_reg_118     |    3   |
|   r_read_reg_257   |    6   |
|       reg_130      |    8   |
|state_addr_6_reg_287|    4   |
|state_addr_7_reg_303|    4   |
|state_addr_8_reg_314|    4   |
| state_addr_reg_270 |    4   |
|   tmp_50_reg_275   |    8   |
|   tmp_53_reg_282   |    3   |
|  w_addr_16_reg_293 |    8   |
|  w_addr_17_reg_309 |    8   |
|  w_addr_18_reg_319 |    8   |
|   w_addr_reg_298   |    8   |
+--------------------+--------+
|        Total       |   79   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   4  |   4  |   16   ||    4    |
| grp_access_fu_47 |  p1  |   2  |   8  |   16   ||    8    |
| grp_access_fu_47 |  p3  |   6  |   4  |   24   ||    4    |
| grp_access_fu_70 |  p0  |   6  |   8  |   48   ||    8    |
| grp_access_fu_70 |  p3  |   2  |   8  |   16   ||    8    |
|     c_reg_118    |  p0  |   2  |   3  |    6   ||    3    |
|      reg_130     |  p0  |   2  |   8  |   16   ||    8    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   142  ||  11.733 ||    43   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   11   |    -   |   43   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |   11   |   79   |   77   |
+-----------+--------+--------+--------+
