

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1'
================================================================
* Date:           Sun Sep  7 15:35:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_2_VITIS_LOOP_116_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1250|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     334|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     334|   1331|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln116_fu_249_p2       |         +|   0|  0|   38|          31|           1|
    |add_ln118_fu_290_p2       |         +|   0|  0|   24|          17|          17|
    |add_ln120_2_fu_299_p2     |         +|   0|  0|   17|          17|          17|
    |add_ln120_fu_284_p2       |         +|   0|  0|   17|          17|          17|
    |add_ln123_fu_456_p2       |         +|   0|  0|   39|          32|           1|
    |add_ln193_1_fu_215_p2     |         +|   0|  0|   71|          64|           1|
    |add_ln193_fu_206_p2       |         +|   0|  0|  102|          95|           1|
    |add_ln197_fu_334_p2       |         +|   0|  0|   32|          32|           2|
    |add_ln198_fu_370_p2       |         +|   0|  0|   32|          32|           2|
    |p_5_fu_430_p2             |         +|   0|  0|   39|          32|           1|
    |s_6_fu_340_p2             |         +|   0|  0|   32|          32|          32|
    |s_8_fu_376_p2             |         +|   0|  0|   32|          32|          32|
    |sub_ln123_fu_440_p2       |         -|   0|  0|   40|           1|          33|
    |icmp_ln116_fu_196_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln119_fu_412_p2      |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln121_fu_418_p2      |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln122_fu_424_p2      |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln123_fu_450_p2      |      icmp|   0|  0|   40|          33|          33|
    |icmp_ln193_fu_201_p2      |      icmp|   0|  0|  102|          95|          95|
    |icmp_ln197_fu_328_p2      |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln198_fu_364_p2      |      icmp|   0|  0|   38|          31|           1|
    |or_ln121_fu_470_p2        |        or|   0|  0|    2|           1|           1|
    |or_ln122_2_fu_496_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln122_fu_476_p2        |        or|   0|  0|    2|           1|           1|
    |n_4_fu_462_p3             |    select|   0|  0|   32|           1|          32|
    |n_5_fu_482_p3             |    select|   0|  0|   32|           1|          32|
    |p_6_fu_502_p3             |    select|   0|  0|   32|           1|          32|
    |s_7_fu_346_p3             |    select|   0|  0|   32|           1|          32|
    |s_9_fu_382_p3             |    select|   0|  0|   32|           1|          32|
    |select_ln193_1_fu_405_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln193_fu_229_p3    |    select|   0|  0|   64|           1|          64|
    |select_ln194_1_fu_391_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln194_2_fu_398_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln194_fu_221_p3    |    select|   0|  0|   31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln122_fu_490_p2       |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1250|         767|         711|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |c_fu_74                           |   9|          2|   31|         62|
    |indvar_flatten8_fu_86             |   9|          2|   95|        190|
    |j_fu_82                           |   9|          2|   64|        128|
    |n_3_fu_66                         |   9|          2|   32|         64|
    |p_fu_70                           |   9|          2|   32|         64|
    |s_5_fu_78                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|  289|        578|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_fu_74                           |  31|   0|   31|          0|
    |icmp_ln116_reg_582                |   1|   0|    1|          0|
    |icmp_ln116_reg_582_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln193_reg_589                |   1|   0|    1|          0|
    |icmp_ln193_reg_589_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten8_fu_86             |  95|   0|   95|          0|
    |j_fu_82                           |  64|   0|   64|          0|
    |n_3_fu_66                         |  32|   0|   32|          0|
    |p_fu_70                           |  32|   0|   32|          0|
    |s_5_fu_78                         |  32|   0|   32|          0|
    |trunc_ln118_reg_603               |  17|   0|   17|          0|
    |trunc_ln120_2_reg_598             |  11|   0|   11|          0|
    |trunc_ln120_reg_593               |   9|   0|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 334|   0|  334|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1|  return value|
|zext_ln193      |   in|   31|     ap_none|                                                                     zext_ln193|        scalar|
|s_4             |   in|   32|     ap_none|                                                                            s_4|        scalar|
|cols_non_t      |   in|   32|     ap_none|                                                                     cols_non_t|        scalar|
|mul_ln192       |   in|   95|     ap_none|                                                                      mul_ln192|        scalar|
|mul_ln118_1     |   in|   17|     ap_none|                                                                    mul_ln118_1|        scalar|
|M_e_address0    |  out|   17|   ap_memory|                                                                            M_e|         array|
|M_e_ce0         |  out|    1|   ap_memory|                                                                            M_e|         array|
|M_e_q0          |   in|   32|   ap_memory|                                                                            M_e|         array|
|M_e_address1    |  out|   17|   ap_memory|                                                                            M_e|         array|
|M_e_ce1         |  out|    1|   ap_memory|                                                                            M_e|         array|
|M_e_q1          |   in|   32|   ap_memory|                                                                            M_e|         array|
|s_9_out         |  out|   32|      ap_vld|                                                                        s_9_out|       pointer|
|s_9_out_ap_vld  |  out|    1|      ap_vld|                                                                        s_9_out|       pointer|
+----------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

