{
  "module_name": "pfc-r8a7794.c",
  "hash_id": "a73f38d5b1b258d2f74a691b00d3711b67330b7cdd88ae868037dd702b25e55e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7794.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/kernel.h>\n#include <linux/sys_soc.h>\n\n#include \"core.h\"\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_GP(fn, sfx)\t\t\t\t\t\t\\\n\tPORT_GP_CFG_32(0, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_26(1, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(2, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(3, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_32(4, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_7(5, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_1(5, 7, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(5, 8, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(5, 9, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(5, 10, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 11, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 12, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 13, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 14, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 15, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 16, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 17, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 18, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 19, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 20, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 21, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 22, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(5, 23, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_1(5, 24, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(5, 25, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(5, 26, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_1(5, 27, fn, sfx),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(6, 0, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(6, 1, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 2, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 3, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 4, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 5, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 6, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 7, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 8, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(6, 9, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 10, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 11, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 12, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 13, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 14, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 15, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 16, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(6, 17, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 18, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 19, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 20, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 21, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 22, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 23, fn, sfx, SH_PFC_PIN_CFG_IO_VOLTAGE_18_33 | SH_PFC_PIN_CFG_PULL_UP),\t\\\n\tPORT_GP_CFG_1(6, 24, fn, sfx, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPORT_GP_CFG_1(6, 25, fn, sfx, SH_PFC_PIN_CFG_PULL_UP)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(ASEBRK_N_ACK, \"ASEBRK#/ACK\", fn, SH_PFC_PIN_CFG_PULL_DOWN),\t\\\n\tPIN_NOGP_CFG(TCK, \"TCK\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TDI, \"TDI\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TMS, \"TMS\", fn, SH_PFC_PIN_CFG_PULL_UP),\t\t\\\n\tPIN_NOGP_CFG(TRST_N, \"TRST#\", fn, SH_PFC_PIN_CFG_PULL_UP)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\n\t \n\tFN_IP0_23_22, FN_IP0_24, FN_IP0_25, FN_IP0_27_26, FN_IP0_29_28,\n\tFN_IP0_31_30, FN_IP1_1_0, FN_IP1_3_2, FN_IP1_5_4, FN_IP1_7_6,\n\tFN_IP1_10_8, FN_IP1_12_11, FN_IP1_14_13, FN_IP1_17_15, FN_IP1_19_18,\n\tFN_IP1_21_20, FN_IP1_23_22, FN_IP1_24, FN_A2, FN_IP1_26, FN_IP1_27,\n\tFN_IP1_29_28, FN_IP1_31_30, FN_IP2_1_0, FN_IP2_3_2, FN_IP2_5_4,\n\tFN_IP2_7_6, FN_IP2_9_8, FN_IP2_11_10, FN_IP2_13_12, FN_IP2_15_14,\n\tFN_IP2_17_16,\n\n\t \n\tFN_IP2_20_18, FN_IP2_23_21, FN_IP2_26_24, FN_IP2_29_27, FN_IP2_31_30,\n\tFN_IP3_1_0, FN_IP3_3_2, FN_IP3_5_4, FN_IP3_7_6, FN_IP3_9_8, FN_IP3_10,\n\tFN_IP3_11, FN_IP3_12, FN_IP3_14_13, FN_IP3_17_15, FN_IP3_20_18,\n\tFN_IP3_23_21, FN_IP3_26_24, FN_IP3_29_27, FN_IP3_30, FN_IP3_31,\n\tFN_WE0_N, FN_WE1_N, FN_IP4_1_0 , FN_IP7_31, FN_DACK0,\n\n\t \n\tFN_IP4_4_2, FN_IP4_7_5, FN_IP4_9_8, FN_IP4_11_10, FN_IP4_13_12,\n\tFN_IP4_15_14, FN_IP4_17_16, FN_IP4_19_18, FN_IP4_22_20, FN_IP4_25_23,\n\tFN_IP4_27_26, FN_IP4_29_28, FN_IP4_31_30, FN_IP5_1_0, FN_IP5_3_2,\n\tFN_IP5_5_4, FN_IP5_8_6, FN_IP5_11_9, FN_IP5_13_12, FN_IP5_15_14,\n\tFN_IP5_17_16, FN_IP5_19_18, FN_IP5_21_20, FN_IP5_23_22, FN_IP5_25_24,\n\tFN_IP5_27_26, FN_IP5_29_28, FN_IP5_31_30, FN_IP6_1_0, FN_IP6_3_2,\n\tFN_IP6_5_4, FN_IP6_7_6,\n\n\t \n\tFN_IP6_8, FN_IP6_9, FN_IP6_10, FN_IP6_11, FN_IP6_12, FN_IP6_13,\n\tFN_IP6_14, FN_IP6_15, FN_IP6_16, FN_IP6_19_17, FN_IP6_22_20,\n\tFN_IP6_25_23, FN_IP6_28_26, FN_IP6_31_29, FN_IP7_2_0, FN_IP7_5_3,\n\tFN_IP7_8_6, FN_IP7_11_9, FN_IP7_14_12, FN_IP7_17_15, FN_IP7_20_18,\n\tFN_IP7_23_21, FN_IP7_26_24, FN_IP7_29_27, FN_IP8_2_0, FN_IP8_5_3,\n\tFN_IP8_8_6, FN_IP8_11_9, FN_IP8_14_12, FN_IP8_16_15, FN_IP8_19_17,\n\tFN_IP8_22_20,\n\n\t \n\tFN_IP8_25_23, FN_IP8_28_26, FN_IP8_31_29, FN_IP9_2_0, FN_IP9_5_3,\n\tFN_IP9_8_6, FN_IP9_11_9, FN_IP9_14_12, FN_IP9_16_15, FN_IP9_18_17,\n\tFN_IP9_21_19, FN_IP9_24_22, FN_IP9_27_25, FN_IP9_30_28, FN_IP10_2_0,\n\tFN_IP10_5_3, FN_IP10_8_6, FN_IP10_11_9, FN_IP10_14_12, FN_IP10_17_15,\n\tFN_IP10_20_18, FN_IP10_23_21, FN_IP10_26_24, FN_IP10_29_27,\n\tFN_IP10_31_30, FN_IP11_2_0, FN_IP11_5_3, FN_IP11_7_6, FN_IP11_10_8,\n\tFN_IP11_13_11, FN_IP11_15_14, FN_IP11_17_16,\n\n\t \n\tFN_IP11_20_18, FN_IP11_23_21, FN_IP11_26_24, FN_IP11_29_27, FN_IP12_2_0,\n\tFN_IP12_5_3, FN_IP12_8_6, FN_IP12_10_9, FN_IP12_12_11, FN_IP12_14_13,\n\tFN_IP12_17_15, FN_IP12_20_18, FN_IP12_23_21, FN_IP12_26_24,\n\tFN_IP12_29_27, FN_IP13_2_0, FN_IP13_5_3, FN_IP13_8_6, FN_IP13_11_9,\n\tFN_IP13_14_12, FN_IP13_17_15, FN_IP13_20_18, FN_IP13_23_21,\n\tFN_IP13_26_24, FN_USB0_PWEN, FN_USB0_OVC, FN_USB1_PWEN, FN_USB1_OVC,\n\n\t \n\tFN_SD0_CLK, FN_SD0_CMD, FN_SD0_DATA0, FN_SD0_DATA1, FN_SD0_DATA2,\n\tFN_SD0_DATA3, FN_SD0_CD, FN_SD0_WP, FN_SD1_CLK, FN_SD1_CMD,\n\tFN_SD1_DATA0, FN_SD1_DATA1, FN_SD1_DATA2, FN_SD1_DATA3, FN_IP0_0,\n\tFN_IP0_9_8, FN_IP0_10, FN_IP0_11, FN_IP0_12, FN_IP0_13, FN_IP0_14,\n\tFN_IP0_15, FN_IP0_16, FN_IP0_17, FN_IP0_19_18, FN_IP0_21_20,\n\n\t \n\tFN_SD1_CD, FN_CAN0_RX, FN_SD1_WP, FN_IRQ7, FN_CAN0_TX, FN_MMC_CLK,\n\tFN_SD2_CLK, FN_MMC_CMD, FN_SD2_CMD, FN_MMC_D0, FN_SD2_DATA0, FN_MMC_D1,\n\tFN_SD2_DATA1, FN_MMC_D2, FN_SD2_DATA2, FN_MMC_D3, FN_SD2_DATA3,\n\tFN_MMC_D4, FN_SD2_CD, FN_MMC_D5, FN_SD2_WP, FN_MMC_D6, FN_SCIF0_RXD,\n\tFN_I2C2_SCL_B, FN_CAN1_RX, FN_MMC_D7, FN_SCIF0_TXD, FN_I2C2_SDA_B,\n\tFN_CAN1_TX, FN_D0, FN_SCIFA3_SCK_B, FN_IRQ4, FN_D1, FN_SCIFA3_RXD_B,\n\tFN_D2, FN_SCIFA3_TXD_B, FN_D3, FN_I2C3_SCL_B, FN_SCIF5_RXD_B, FN_D4,\n\tFN_I2C3_SDA_B, FN_SCIF5_TXD_B, FN_D5, FN_SCIF4_RXD_B, FN_I2C0_SCL_D,\n\n\t \n\tFN_D6, FN_SCIF4_TXD_B, FN_I2C0_SDA_D,\n\tFN_D7, FN_IRQ3, FN_TCLK1, FN_PWM6_B,\n\tFN_D8, FN_HSCIF2_HRX, FN_I2C1_SCL_B,\n\tFN_D9, FN_HSCIF2_HTX, FN_I2C1_SDA_B,\n\tFN_D10, FN_HSCIF2_HSCK, FN_SCIF1_SCK_C, FN_IRQ6, FN_PWM5_C,\n\tFN_D11, FN_HSCIF2_HCTS_N, FN_SCIF1_RXD_C, FN_I2C1_SCL_D,\n\tFN_D12, FN_HSCIF2_HRTS_N, FN_SCIF1_TXD_C, FN_I2C1_SDA_D,\n\tFN_D13, FN_SCIFA1_SCK, FN_PWM2_C, FN_TCLK2_B,\n\tFN_D14, FN_SCIFA1_RXD, FN_I2C5_SCL_B,\n\tFN_D15, FN_SCIFA1_TXD, FN_I2C5_SDA_B,\n\tFN_A0, FN_SCIFB1_SCK, FN_PWM3_B,\n\tFN_A1, FN_SCIFB1_TXD,\n\tFN_A3, FN_SCIFB0_SCK,\n\tFN_A4, FN_SCIFB0_TXD,\n\tFN_A5, FN_SCIFB0_RXD, FN_PWM4_B, FN_TPUTO3_C,\n\tFN_A6, FN_SCIFB0_CTS_N, FN_SCIFA4_RXD_B, FN_TPUTO2_C,\n\n\t \n\tFN_A7, FN_SCIFB0_RTS_N, FN_SCIFA4_TXD_B,\n\tFN_A8, FN_MSIOF1_RXD, FN_SCIFA0_RXD_B,\n\tFN_A9, FN_MSIOF1_TXD, FN_SCIFA0_TXD_B,\n\tFN_A10, FN_MSIOF1_SCK, FN_IIC0_SCL_B,\n\tFN_A11, FN_MSIOF1_SYNC, FN_IIC0_SDA_B,\n\tFN_A12, FN_MSIOF1_SS1, FN_SCIFA5_RXD_B,\n\tFN_A13, FN_MSIOF1_SS2, FN_SCIFA5_TXD_B,\n\tFN_A14, FN_MSIOF2_RXD, FN_HSCIF0_HRX_B, FN_DREQ1_N,\n\tFN_A15, FN_MSIOF2_TXD, FN_HSCIF0_HTX_B, FN_DACK1,\n\tFN_A16, FN_MSIOF2_SCK, FN_HSCIF0_HSCK_B, FN_SPEEDIN, FN_CAN_CLK_C,\n\tFN_TPUTO2_B,\n\tFN_A17, FN_MSIOF2_SYNC, FN_SCIF4_RXD_E, FN_CAN1_RX_B,\n\tFN_A18, FN_MSIOF2_SS1, FN_SCIF4_TXD_E, FN_CAN1_TX_B,\n\tFN_A19, FN_MSIOF2_SS2, FN_PWM4, FN_TPUTO2,\n\tFN_A20, FN_SPCLK,\n\n\t \n\tFN_A21, FN_MOSI_IO0,\n\tFN_A22, FN_MISO_IO1, FN_ATADIR1_N,\n\tFN_A23, FN_IO2, FN_ATAWR1_N,\n\tFN_A24, FN_IO3, FN_EX_WAIT2,\n\tFN_A25, FN_SSL, FN_ATARD1_N,\n\tFN_CS0_N, FN_VI1_DATA8,\n\tFN_CS1_N_A26, FN_VI1_DATA9,\n\tFN_EX_CS0_N, FN_VI1_DATA10,\n\tFN_EX_CS1_N, FN_TPUTO3_B, FN_SCIFB2_RXD, FN_VI1_DATA11,\n\tFN_EX_CS2_N, FN_PWM0, FN_SCIF4_RXD_C, FN_TS_SDATA_B, FN_TPUTO3,\n\tFN_SCIFB2_TXD,\n\tFN_EX_CS3_N, FN_SCIFA2_SCK, FN_SCIF4_TXD_C, FN_TS_SCK_B, FN_BPFCLK,\n\tFN_SCIFB2_SCK,\n\tFN_EX_CS4_N, FN_SCIFA2_RXD, FN_I2C2_SCL_E, FN_TS_SDEN_B, FN_FMCLK,\n\tFN_SCIFB2_CTS_N,\n\tFN_EX_CS5_N, FN_SCIFA2_TXD, FN_I2C2_SDA_E, FN_TS_SPSYNC_B, FN_FMIN,\n\tFN_SCIFB2_RTS_N,\n\tFN_BS_N, FN_DRACK0, FN_PWM1_C, FN_TPUTO0_C, FN_ATACS01_N,\n\tFN_RD_N, FN_ATACS11_N,\n\tFN_RD_WR_N, FN_ATAG1_N,\n\n\t \n\tFN_EX_WAIT0, FN_CAN_CLK_B, FN_SCIF_CLK,\n\tFN_DU0_DR0, FN_LCDOUT16, FN_SCIF5_RXD_C, FN_I2C2_SCL_D,\n\tFN_DU0_DR1, FN_LCDOUT17, FN_SCIF5_TXD_C, FN_I2C2_SDA_D,\n\tFN_DU0_DR2, FN_LCDOUT18,\n\tFN_DU0_DR3, FN_LCDOUT19,\n\tFN_DU0_DR4, FN_LCDOUT20,\n\tFN_DU0_DR5, FN_LCDOUT21,\n\tFN_DU0_DR6, FN_LCDOUT22,\n\tFN_DU0_DR7, FN_LCDOUT23,\n\tFN_DU0_DG0, FN_LCDOUT8, FN_SCIFA0_RXD_C, FN_I2C3_SCL_D,\n\tFN_DU0_DG1, FN_LCDOUT9, FN_SCIFA0_TXD_C, FN_I2C3_SDA_D,\n\tFN_DU0_DG2, FN_LCDOUT10,\n\tFN_DU0_DG3, FN_LCDOUT11,\n\tFN_DU0_DG4, FN_LCDOUT12,\n\n\t \n\tFN_DU0_DG5, FN_LCDOUT13,\n\tFN_DU0_DG6, FN_LCDOUT14,\n\tFN_DU0_DG7, FN_LCDOUT15,\n\tFN_DU0_DB0, FN_LCDOUT0, FN_SCIFA4_RXD_C, FN_I2C4_SCL_D, FN_CAN0_RX_C,\n\tFN_DU0_DB1, FN_LCDOUT1, FN_SCIFA4_TXD_C, FN_I2C4_SDA_D, FN_CAN0_TX_C,\n\tFN_DU0_DB2, FN_LCDOUT2,\n\tFN_DU0_DB3, FN_LCDOUT3,\n\tFN_DU0_DB4, FN_LCDOUT4,\n\tFN_DU0_DB5, FN_LCDOUT5,\n\tFN_DU0_DB6, FN_LCDOUT6,\n\tFN_DU0_DB7, FN_LCDOUT7,\n\tFN_DU0_DOTCLKIN, FN_QSTVA_QVS,\n\tFN_DU0_DOTCLKOUT0, FN_QCLK,\n\tFN_DU0_DOTCLKOUT1, FN_QSTVB_QVE,\n\tFN_DU0_EXHSYNC_DU0_HSYNC, FN_QSTH_QHS,\n\n\t \n\tFN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE,\n\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE,\n\tFN_DU0_DISP, FN_QPOLA,\n\tFN_DU0_CDE, FN_QPOLB,\n\tFN_VI0_CLK, FN_AVB_RX_CLK,\n\tFN_VI0_DATA0_VI0_B0, FN_AVB_RX_DV,\n\tFN_VI0_DATA1_VI0_B1, FN_AVB_RXD0,\n\tFN_VI0_DATA2_VI0_B2, FN_AVB_RXD1,\n\tFN_VI0_DATA3_VI0_B3, FN_AVB_RXD2,\n\tFN_VI0_DATA4_VI0_B4, FN_AVB_RXD3,\n\tFN_VI0_DATA5_VI0_B5, FN_AVB_RXD4,\n\tFN_VI0_DATA6_VI0_B6, FN_AVB_RXD5,\n\tFN_VI0_DATA7_VI0_B7, FN_AVB_RXD6,\n\tFN_VI0_CLKENB, FN_I2C3_SCL, FN_SCIFA5_RXD_C, FN_IETX_C, FN_AVB_RXD7,\n\tFN_VI0_FIELD, FN_I2C3_SDA, FN_SCIFA5_TXD_C, FN_IECLK_C, FN_AVB_RX_ER,\n\tFN_VI0_HSYNC_N, FN_SCIF0_RXD_B, FN_I2C0_SCL_C, FN_IERX_C, FN_AVB_COL,\n\tFN_VI0_VSYNC_N, FN_SCIF0_TXD_B, FN_I2C0_SDA_C, FN_AUDIO_CLKOUT_B,\n\tFN_AVB_TX_EN,\n\tFN_ETH_MDIO, FN_VI0_G0, FN_MSIOF2_RXD_B, FN_I2C5_SCL_D, FN_AVB_TX_CLK,\n\tFN_ADIDATA,\n\n\t \n\tFN_ETH_CRS_DV, FN_VI0_G1, FN_MSIOF2_TXD_B, FN_I2C5_SDA_D, FN_AVB_TXD0,\n\tFN_ADICS_SAMP,\n\tFN_ETH_RX_ER, FN_VI0_G2, FN_MSIOF2_SCK_B, FN_CAN0_RX_B, FN_AVB_TXD1,\n\tFN_ADICLK,\n\tFN_ETH_RXD0, FN_VI0_G3,\tFN_MSIOF2_SYNC_B, FN_CAN0_TX_B, FN_AVB_TXD2,\n\tFN_ADICHS0,\n\tFN_ETH_RXD1, FN_VI0_G4, FN_MSIOF2_SS1_B, FN_SCIF4_RXD_D, FN_AVB_TXD3,\n\tFN_ADICHS1,\n\tFN_ETH_LINK, FN_VI0_G5, FN_MSIOF2_SS2_B, FN_SCIF4_TXD_D, FN_AVB_TXD4,\n\tFN_ADICHS2,\n\tFN_ETH_REFCLK, FN_VI0_G6, FN_SCIF2_SCK_C, FN_AVB_TXD5, FN_SSI_SCK5_B,\n\tFN_ETH_TXD1, FN_VI0_G7, FN_SCIF2_RXD_C, FN_IIC0_SCL_D, FN_AVB_TXD6,\n\tFN_SSI_WS5_B,\n\tFN_ETH_TX_EN, FN_VI0_R0, FN_SCIF2_TXD_C, FN_IIC0_SDA_D, FN_AVB_TXD7,\n\tFN_SSI_SDATA5_B,\n\tFN_ETH_MAGIC, FN_VI0_R1, FN_SCIF3_SCK_B, FN_AVB_TX_ER, FN_SSI_SCK6_B,\n\tFN_ETH_TXD0, FN_VI0_R2, FN_SCIF3_RXD_B, FN_I2C4_SCL_E, FN_AVB_GTX_CLK,\n\tFN_SSI_WS6_B,\n\tFN_DREQ0_N, FN_SCIFB1_RXD,\n\n\t \n\tFN_ETH_MDC, FN_VI0_R3, FN_SCIF3_TXD_B, FN_I2C4_SDA_E, FN_AVB_MDC,\n\tFN_SSI_SDATA6_B,\n\tFN_HSCIF0_HRX, FN_VI0_R4, FN_I2C1_SCL_C, FN_AUDIO_CLKA_B, FN_AVB_MDIO,\n\tFN_SSI_SCK78_B,\n\tFN_HSCIF0_HTX, FN_VI0_R5, FN_I2C1_SDA_C, FN_AUDIO_CLKB_B, FN_AVB_LINK,\n\tFN_SSI_WS78_B,\n\tFN_HSCIF0_HCTS_N, FN_VI0_R6, FN_SCIF0_RXD_D, FN_I2C0_SCL_E,\n\tFN_AVB_MAGIC, FN_SSI_SDATA7_B,\n\tFN_HSCIF0_HRTS_N, FN_VI0_R7, FN_SCIF0_TXD_D, FN_I2C0_SDA_E,\n\tFN_AVB_PHY_INT, FN_SSI_SDATA8_B,\n\tFN_HSCIF0_HSCK, FN_SCIF_CLK_B, FN_AVB_CRS, FN_AUDIO_CLKC_B,\n\tFN_I2C0_SCL, FN_SCIF0_RXD_C, FN_PWM5, FN_TCLK1_B, FN_AVB_GTXREFCLK,\n\tFN_CAN1_RX_D, FN_TPUTO0_B,\n\tFN_I2C0_SDA, FN_SCIF0_TXD_C, FN_TPUTO0, FN_CAN_CLK, FN_DVC_MUTE,\n\tFN_CAN1_TX_D,\n\tFN_I2C1_SCL, FN_SCIF4_RXD, FN_PWM5_B, FN_DU1_DR0, FN_TS_SDATA_D,\n\tFN_TPUTO1_B,\n\tFN_I2C1_SDA, FN_SCIF4_TXD, FN_IRQ5, FN_DU1_DR1, FN_TS_SCK_D,\n\tFN_BPFCLK_C,\n\tFN_MSIOF0_RXD, FN_SCIF5_RXD, FN_I2C2_SCL_C, FN_DU1_DR2, FN_TS_SDEN_D,\n\tFN_FMCLK_C,\n\n\t \n\tFN_MSIOF0_TXD, FN_SCIF5_TXD, FN_I2C2_SDA_C, FN_DU1_DR3, FN_TS_SPSYNC_D,\n\tFN_FMIN_C,\n\tFN_MSIOF0_SCK, FN_IRQ0, FN_TS_SDATA, FN_DU1_DR4, FN_TPUTO1_C,\n\tFN_MSIOF0_SYNC, FN_PWM1, FN_TS_SCK, FN_DU1_DR5, FN_BPFCLK_B,\n\tFN_MSIOF0_SS1, FN_SCIFA0_RXD, FN_TS_SDEN, FN_DU1_DR6, FN_FMCLK_B,\n\tFN_MSIOF0_SS2, FN_SCIFA0_TXD, FN_TS_SPSYNC, FN_DU1_DR7, FN_FMIN_B,\n\tFN_HSCIF1_HRX, FN_I2C4_SCL, FN_PWM6, FN_DU1_DG0,\n\tFN_HSCIF1_HTX, FN_I2C4_SDA, FN_TPUTO1, FN_DU1_DG1,\n\tFN_HSCIF1_HSCK, FN_PWM2, FN_IETX, FN_DU1_DG2, FN_REMOCON_B,\n\tFN_SPEEDIN_B,\n\tFN_HSCIF1_HCTS_N, FN_SCIFA4_RXD, FN_IECLK, FN_DU1_DG3, FN_SSI_SCK1_B,\n\tFN_HSCIF1_HRTS_N, FN_SCIFA4_TXD, FN_IERX, FN_DU1_DG4, FN_SSI_WS1_B,\n\tFN_SCIF1_SCK, FN_PWM3, FN_TCLK2, FN_DU1_DG5, FN_SSI_SDATA1_B,\n\n\t \n\tFN_SCIF1_RXD, FN_I2C5_SCL, FN_DU1_DG6, FN_SSI_SCK2_B,\n\tFN_SCIF1_TXD, FN_I2C5_SDA, FN_DU1_DG7, FN_SSI_WS2_B,\n\tFN_SCIF2_RXD, FN_IIC0_SCL, FN_DU1_DB0, FN_SSI_SDATA2_B,\n\tFN_SCIF2_TXD, FN_IIC0_SDA, FN_DU1_DB1, FN_SSI_SCK9_B,\n\tFN_SCIF2_SCK, FN_IRQ1, FN_DU1_DB2, FN_SSI_WS9_B,\n\tFN_SCIF3_SCK, FN_IRQ2, FN_BPFCLK_D, FN_DU1_DB3, FN_SSI_SDATA9_B,\n\tFN_SCIF3_RXD, FN_I2C1_SCL_E, FN_FMCLK_D, FN_DU1_DB4, FN_AUDIO_CLKA_C,\n\tFN_SSI_SCK4_B,\n\tFN_SCIF3_TXD, FN_I2C1_SDA_E, FN_FMIN_D, FN_DU1_DB5, FN_AUDIO_CLKB_C,\n\tFN_SSI_WS4_B,\n\tFN_I2C2_SCL, FN_SCIFA5_RXD, FN_DU1_DB6, FN_AUDIO_CLKC_C,\n\tFN_SSI_SDATA4_B,\n\tFN_I2C2_SDA, FN_SCIFA5_TXD, FN_DU1_DB7, FN_AUDIO_CLKOUT_C,\n\tFN_SSI_SCK5, FN_SCIFA3_SCK, FN_DU1_DOTCLKIN,\n\n\t \n\tFN_SSI_WS5, FN_SCIFA3_RXD, FN_I2C3_SCL_C, FN_DU1_DOTCLKOUT0,\n\tFN_SSI_SDATA5, FN_SCIFA3_TXD, FN_I2C3_SDA_C, FN_DU1_DOTCLKOUT1,\n\tFN_SSI_SCK6, FN_SCIFA1_SCK_B, FN_DU1_EXHSYNC_DU1_HSYNC,\n\tFN_SSI_WS6, FN_SCIFA1_RXD_B, FN_I2C4_SCL_C, FN_DU1_EXVSYNC_DU1_VSYNC,\n\tFN_SSI_SDATA6, FN_SCIFA1_TXD_B, FN_I2C4_SDA_C,\n\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE,\n\tFN_SSI_SCK78, FN_SCIFA2_SCK_B, FN_I2C5_SDA_C, FN_DU1_DISP,\n\tFN_SSI_WS78, FN_SCIFA2_RXD_B, FN_I2C5_SCL_C, FN_DU1_CDE,\n\tFN_SSI_SDATA7, FN_SCIFA2_TXD_B, FN_IRQ8, FN_AUDIO_CLKA_D, FN_CAN_CLK_D,\n\tFN_SSI_SCK0129, FN_MSIOF1_RXD_B, FN_SCIF5_RXD_D, FN_ADIDATA_B,\n\tFN_SSI_WS0129, FN_MSIOF1_TXD_B, FN_SCIF5_TXD_D, FN_ADICS_SAMP_B,\n\tFN_SSI_SDATA0, FN_MSIOF1_SCK_B, FN_PWM0_B, FN_ADICLK_B,\n\n\t \n\tFN_SSI_SCK34, FN_MSIOF1_SYNC_B, FN_SCIFA1_SCK_C, FN_ADICHS0_B,\n\tFN_DREQ1_N_B,\n\tFN_SSI_WS34, FN_MSIOF1_SS1_B, FN_SCIFA1_RXD_C, FN_ADICHS1_B,\n\tFN_CAN1_RX_C, FN_DACK1_B,\n\tFN_SSI_SDATA3, FN_MSIOF1_SS2_B, FN_SCIFA1_TXD_C, FN_ADICHS2_B,\n\tFN_CAN1_TX_C, FN_DREQ2_N,\n\tFN_SSI_SCK4, FN_MLB_CLK, FN_IETX_B, FN_SSI_WS4, FN_MLB_SIG, FN_IECLK_B,\n\tFN_SSI_SDATA4, FN_MLB_DAT, FN_IERX_B,\n\tFN_SSI_SDATA8, FN_SCIF1_SCK_B, FN_PWM1_B, FN_IRQ9, FN_REMOCON,\n\tFN_DACK2, FN_ETH_MDIO_B,\n\tFN_SSI_SCK1, FN_SCIF1_RXD_B, FN_IIC0_SCL_C, FN_VI1_CLK, FN_CAN0_RX_D,\n\tFN_ETH_CRS_DV_B,\n\tFN_SSI_WS1, FN_SCIF1_TXD_B, FN_IIC0_SDA_C, FN_VI1_DATA0, FN_CAN0_TX_D,\n\tFN_ETH_RX_ER_B,\n\tFN_SSI_SDATA1, FN_HSCIF1_HRX_B, FN_VI1_DATA1, FN_ATAWR0_N,\n\tFN_ETH_RXD0_B,\n\tFN_SSI_SCK2, FN_HSCIF1_HTX_B, FN_VI1_DATA2, FN_ATAG0_N, FN_ETH_RXD1_B,\n\n\t \n\tFN_SSI_WS2, FN_HSCIF1_HCTS_N_B, FN_SCIFA0_RXD_D, FN_VI1_DATA3,\n\tFN_ATACS00_N, FN_ETH_LINK_B,\n\tFN_SSI_SDATA2, FN_HSCIF1_HRTS_N_B, FN_SCIFA0_TXD_D, FN_VI1_DATA4,\n\tFN_ATACS10_N, FN_ETH_REFCLK_B,\n\tFN_SSI_SCK9, FN_SCIF2_SCK_B, FN_PWM2_B, FN_VI1_DATA5, FN_EX_WAIT1,\n\tFN_ETH_TXD1_B,\n\tFN_SSI_WS9, FN_SCIF2_RXD_B, FN_I2C3_SCL_E, FN_VI1_DATA6, FN_ATARD0_N,\n\tFN_ETH_TX_EN_B,\n\tFN_SSI_SDATA9, FN_SCIF2_TXD_B, FN_I2C3_SDA_E, FN_VI1_DATA7,\n\tFN_ATADIR0_N, FN_ETH_MAGIC_B,\n\tFN_AUDIO_CLKA, FN_I2C0_SCL_B, FN_SCIFA4_RXD_D, FN_VI1_CLKENB,\n\tFN_TS_SDATA_C, FN_ETH_TXD0_B,\n\tFN_AUDIO_CLKB, FN_I2C0_SDA_B, FN_SCIFA4_TXD_D, FN_VI1_FIELD,\n\tFN_TS_SCK_C, FN_BPFCLK_E, FN_ETH_MDC_B,\n\tFN_AUDIO_CLKC, FN_I2C4_SCL_B, FN_SCIFA5_RXD_D, FN_VI1_HSYNC_N,\n\tFN_TS_SDEN_C, FN_FMCLK_E,\n\tFN_AUDIO_CLKOUT, FN_I2C4_SDA_B, FN_SCIFA5_TXD_D, FN_VI1_VSYNC_N,\n\tFN_TS_SPSYNC_C, FN_FMIN_E,\n\n\t \n\tFN_SEL_ADG_0, FN_SEL_ADG_1, FN_SEL_ADG_2, FN_SEL_ADG_3,\n\tFN_SEL_CAN_0, FN_SEL_CAN_1, FN_SEL_CAN_2, FN_SEL_CAN_3,\n\tFN_SEL_DARC_0, FN_SEL_DARC_1, FN_SEL_DARC_2, FN_SEL_DARC_3,\n\tFN_SEL_DARC_4,\n\tFN_SEL_ETH_0, FN_SEL_ETH_1,\n\tFN_SEL_I2C00_0, FN_SEL_I2C00_1, FN_SEL_I2C00_2,\tFN_SEL_I2C00_3,\n\tFN_SEL_I2C00_4,\n\tFN_SEL_I2C01_0, FN_SEL_I2C01_1,\tFN_SEL_I2C01_2, FN_SEL_I2C01_3,\n\tFN_SEL_I2C01_4,\n\tFN_SEL_I2C02_0, FN_SEL_I2C02_1, FN_SEL_I2C02_2, FN_SEL_I2C02_3,\n\tFN_SEL_I2C02_4,\n\tFN_SEL_I2C03_0, FN_SEL_I2C03_1, FN_SEL_I2C03_2, FN_SEL_I2C03_3,\n\tFN_SEL_I2C03_4,\n\tFN_SEL_I2C04_0, FN_SEL_I2C04_1, FN_SEL_I2C04_2,\tFN_SEL_I2C04_3,\n\tFN_SEL_I2C04_4,\n\tFN_SEL_I2C05_0, FN_SEL_I2C05_1,\tFN_SEL_I2C05_2, FN_SEL_I2C05_3,\n\n\t \n\tFN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2,\n\tFN_SEL_IIC0_0, FN_SEL_IIC0_1, FN_SEL_IIC0_2, FN_SEL_IIC0_3,\n\tFN_SEL_LBS_0, FN_SEL_LBS_1, FN_SEL_MSI1_0, FN_SEL_MSI1_1,\n\tFN_SEL_MSI2_0, FN_SEL_MSI2_1, FN_SEL_RAD_0, FN_SEL_RAD_1,\n\tFN_SEL_RCN_0, FN_SEL_RCN_1, FN_SEL_RSP_0, FN_SEL_RSP_1,\n\tFN_SEL_SCIFA0_0, FN_SEL_SCIFA0_1, FN_SEL_SCIFA0_2, FN_SEL_SCIFA0_3,\n\tFN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2,\n\tFN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1, FN_SEL_SCIFA3_0, FN_SEL_SCIFA3_1,\n\tFN_SEL_SCIFA4_0, FN_SEL_SCIFA4_1, FN_SEL_SCIFA4_2, FN_SEL_SCIFA4_3,\n\tFN_SEL_SCIFA5_0, FN_SEL_SCIFA5_1, FN_SEL_SCIFA5_2, FN_SEL_SCIFA5_3,\n\tFN_SEL_TMU_0, FN_SEL_TMU_1,\n\tFN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,\n\tFN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,\n\tFN_SEL_CAN1_0, FN_SEL_CAN1_1, FN_SEL_CAN1_2, FN_SEL_CAN1_3,\n\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1, FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,\n\n\t \n\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,\n\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF2_0,\n\tFN_SEL_SCIF2_1, FN_SEL_SCIF2_2, FN_SEL_SCIF3_0, FN_SEL_SCIF3_1,\n\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,\n\tFN_SEL_SCIF4_4, FN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2,\n\tFN_SEL_SCIF5_3, FN_SEL_SSI1_0, FN_SEL_SSI1_1, FN_SEL_SSI2_0,\n\tFN_SEL_SSI2_1, FN_SEL_SSI4_0, FN_SEL_SSI4_1, FN_SEL_SSI5_0,\n\tFN_SEL_SSI5_1, FN_SEL_SSI6_0, FN_SEL_SSI6_1, FN_SEL_SSI7_0,\n\tFN_SEL_SSI7_1, FN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI9_0,\n\tFN_SEL_SSI9_1,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\tA2_MARK, WE0_N_MARK, WE1_N_MARK, DACK0_MARK,\n\n\tUSB0_PWEN_MARK, USB0_OVC_MARK, USB1_PWEN_MARK, USB1_OVC_MARK,\n\n\tSD0_CLK_MARK, SD0_CMD_MARK, SD0_DATA0_MARK, SD0_DATA1_MARK,\n\tSD0_DATA2_MARK, SD0_DATA3_MARK, SD0_CD_MARK, SD0_WP_MARK,\n\n\tSD1_CLK_MARK, SD1_CMD_MARK, SD1_DATA0_MARK, SD1_DATA1_MARK,\n\tSD1_DATA2_MARK, SD1_DATA3_MARK,\n\n\t \n\tSD1_CD_MARK, CAN0_RX_MARK, SD1_WP_MARK, IRQ7_MARK, CAN0_TX_MARK,\n\tMMC_CLK_MARK, SD2_CLK_MARK, MMC_CMD_MARK, SD2_CMD_MARK, MMC_D0_MARK,\n\tSD2_DATA0_MARK, MMC_D1_MARK, SD2_DATA1_MARK, MMC_D2_MARK,\n\tSD2_DATA2_MARK, MMC_D3_MARK, SD2_DATA3_MARK, MMC_D4_MARK, SD2_CD_MARK,\n\tMMC_D5_MARK, SD2_WP_MARK, MMC_D6_MARK, SCIF0_RXD_MARK, I2C2_SCL_B_MARK,\n\tCAN1_RX_MARK, MMC_D7_MARK, SCIF0_TXD_MARK, I2C2_SDA_B_MARK,\n\tCAN1_TX_MARK, D0_MARK, SCIFA3_SCK_B_MARK, IRQ4_MARK, D1_MARK,\n\tSCIFA3_RXD_B_MARK, D2_MARK, SCIFA3_TXD_B_MARK, D3_MARK, I2C3_SCL_B_MARK,\n\tSCIF5_RXD_B_MARK, D4_MARK, I2C3_SDA_B_MARK, SCIF5_TXD_B_MARK, D5_MARK,\n\tSCIF4_RXD_B_MARK, I2C0_SCL_D_MARK,\n\n\t \n\tD6_MARK, SCIF4_TXD_B_MARK, I2C0_SDA_D_MARK,\n\tD7_MARK, IRQ3_MARK, TCLK1_MARK, PWM6_B_MARK,\n\tD8_MARK, HSCIF2_HRX_MARK, I2C1_SCL_B_MARK,\n\tD9_MARK, HSCIF2_HTX_MARK, I2C1_SDA_B_MARK,\n\tD10_MARK, HSCIF2_HSCK_MARK, SCIF1_SCK_C_MARK, IRQ6_MARK, PWM5_C_MARK,\n\tD11_MARK, HSCIF2_HCTS_N_MARK, SCIF1_RXD_C_MARK, I2C1_SCL_D_MARK,\n\tD12_MARK, HSCIF2_HRTS_N_MARK, SCIF1_TXD_C_MARK, I2C1_SDA_D_MARK,\n\tD13_MARK, SCIFA1_SCK_MARK, PWM2_C_MARK, TCLK2_B_MARK,\n\tD14_MARK, SCIFA1_RXD_MARK, I2C5_SCL_B_MARK,\n\tD15_MARK, SCIFA1_TXD_MARK, I2C5_SDA_B_MARK,\n\tA0_MARK, SCIFB1_SCK_MARK, PWM3_B_MARK,\n\tA1_MARK, SCIFB1_TXD_MARK,\n\tA3_MARK, SCIFB0_SCK_MARK,\n\tA4_MARK, SCIFB0_TXD_MARK,\n\tA5_MARK, SCIFB0_RXD_MARK, PWM4_B_MARK, TPUTO3_C_MARK,\n\tA6_MARK, SCIFB0_CTS_N_MARK, SCIFA4_RXD_B_MARK, TPUTO2_C_MARK,\n\n\t \n\tA7_MARK, SCIFB0_RTS_N_MARK, SCIFA4_TXD_B_MARK,\n\tA8_MARK, MSIOF1_RXD_MARK, SCIFA0_RXD_B_MARK,\n\tA9_MARK, MSIOF1_TXD_MARK, SCIFA0_TXD_B_MARK,\n\tA10_MARK, MSIOF1_SCK_MARK, IIC0_SCL_B_MARK,\n\tA11_MARK, MSIOF1_SYNC_MARK, IIC0_SDA_B_MARK,\n\tA12_MARK, MSIOF1_SS1_MARK, SCIFA5_RXD_B_MARK,\n\tA13_MARK, MSIOF1_SS2_MARK, SCIFA5_TXD_B_MARK,\n\tA14_MARK, MSIOF2_RXD_MARK, HSCIF0_HRX_B_MARK, DREQ1_N_MARK,\n\tA15_MARK, MSIOF2_TXD_MARK, HSCIF0_HTX_B_MARK, DACK1_MARK,\n\tA16_MARK, MSIOF2_SCK_MARK, HSCIF0_HSCK_B_MARK, SPEEDIN_MARK,\n\tCAN_CLK_C_MARK, TPUTO2_B_MARK,\n\tA17_MARK, MSIOF2_SYNC_MARK, SCIF4_RXD_E_MARK, CAN1_RX_B_MARK,\n\tA18_MARK, MSIOF2_SS1_MARK, SCIF4_TXD_E_MARK, CAN1_TX_B_MARK,\n\tA19_MARK, MSIOF2_SS2_MARK, PWM4_MARK, TPUTO2_MARK,\n\tA20_MARK, SPCLK_MARK,\n\n\t \n\tA21_MARK, MOSI_IO0_MARK,\n\tA22_MARK, MISO_IO1_MARK, ATADIR1_N_MARK,\n\tA23_MARK, IO2_MARK, ATAWR1_N_MARK,\n\tA24_MARK, IO3_MARK, EX_WAIT2_MARK,\n\tA25_MARK, SSL_MARK, ATARD1_N_MARK,\n\tCS0_N_MARK, VI1_DATA8_MARK,\n\tCS1_N_A26_MARK, VI1_DATA9_MARK,\n\tEX_CS0_N_MARK, VI1_DATA10_MARK,\n\tEX_CS1_N_MARK, TPUTO3_B_MARK, SCIFB2_RXD_MARK, VI1_DATA11_MARK,\n\tEX_CS2_N_MARK, PWM0_MARK, SCIF4_RXD_C_MARK, TS_SDATA_B_MARK,\n\tTPUTO3_MARK, SCIFB2_TXD_MARK,\n\tEX_CS3_N_MARK, SCIFA2_SCK_MARK, SCIF4_TXD_C_MARK, TS_SCK_B_MARK,\n\tBPFCLK_MARK, SCIFB2_SCK_MARK,\n\tEX_CS4_N_MARK, SCIFA2_RXD_MARK, I2C2_SCL_E_MARK, TS_SDEN_B_MARK,\n\tFMCLK_MARK, SCIFB2_CTS_N_MARK,\n\tEX_CS5_N_MARK, SCIFA2_TXD_MARK, I2C2_SDA_E_MARK, TS_SPSYNC_B_MARK,\n\tFMIN_MARK, SCIFB2_RTS_N_MARK,\n\tBS_N_MARK, DRACK0_MARK, PWM1_C_MARK, TPUTO0_C_MARK, ATACS01_N_MARK,\n\tRD_N_MARK, ATACS11_N_MARK,\n\tRD_WR_N_MARK, ATAG1_N_MARK,\n\n\t \n\tEX_WAIT0_MARK, CAN_CLK_B_MARK, SCIF_CLK_MARK,\n\tDU0_DR0_MARK, LCDOUT16_MARK, SCIF5_RXD_C_MARK, I2C2_SCL_D_MARK,\n\tDU0_DR1_MARK, LCDOUT17_MARK, SCIF5_TXD_C_MARK, I2C2_SDA_D_MARK,\n\tDU0_DR2_MARK, LCDOUT18_MARK,\n\tDU0_DR3_MARK, LCDOUT19_MARK,\n\tDU0_DR4_MARK, LCDOUT20_MARK,\n\tDU0_DR5_MARK, LCDOUT21_MARK,\n\tDU0_DR6_MARK, LCDOUT22_MARK,\n\tDU0_DR7_MARK, LCDOUT23_MARK,\n\tDU0_DG0_MARK, LCDOUT8_MARK, SCIFA0_RXD_C_MARK, I2C3_SCL_D_MARK,\n\tDU0_DG1_MARK, LCDOUT9_MARK, SCIFA0_TXD_C_MARK, I2C3_SDA_D_MARK,\n\tDU0_DG2_MARK, LCDOUT10_MARK,\n\tDU0_DG3_MARK, LCDOUT11_MARK,\n\tDU0_DG4_MARK, LCDOUT12_MARK,\n\n\t \n\tDU0_DG5_MARK, LCDOUT13_MARK,\n\tDU0_DG6_MARK, LCDOUT14_MARK,\n\tDU0_DG7_MARK, LCDOUT15_MARK,\n\tDU0_DB0_MARK, LCDOUT0_MARK, SCIFA4_RXD_C_MARK, I2C4_SCL_D_MARK,\n\tCAN0_RX_C_MARK,\n\tDU0_DB1_MARK, LCDOUT1_MARK, SCIFA4_TXD_C_MARK, I2C4_SDA_D_MARK,\n\tCAN0_TX_C_MARK,\n\tDU0_DB2_MARK, LCDOUT2_MARK,\n\tDU0_DB3_MARK, LCDOUT3_MARK,\n\tDU0_DB4_MARK, LCDOUT4_MARK,\n\tDU0_DB5_MARK, LCDOUT5_MARK,\n\tDU0_DB6_MARK, LCDOUT6_MARK,\n\tDU0_DB7_MARK, LCDOUT7_MARK,\n\tDU0_DOTCLKIN_MARK, QSTVA_QVS_MARK,\n\tDU0_DOTCLKOUT0_MARK, QCLK_MARK,\n\tDU0_DOTCLKOUT1_MARK, QSTVB_QVE_MARK,\n\tDU0_EXHSYNC_DU0_HSYNC_MARK, QSTH_QHS_MARK,\n\n\t \n\tDU0_EXVSYNC_DU0_VSYNC_MARK, QSTB_QHE_MARK,\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK, QCPV_QDE_MARK,\n\tDU0_DISP_MARK, QPOLA_MARK, DU0_CDE_MARK, QPOLB_MARK,\n\tVI0_CLK_MARK, AVB_RX_CLK_MARK, VI0_DATA0_VI0_B0_MARK, AVB_RX_DV_MARK,\n\tVI0_DATA1_VI0_B1_MARK, AVB_RXD0_MARK,\n\tVI0_DATA2_VI0_B2_MARK, AVB_RXD1_MARK,\n\tVI0_DATA3_VI0_B3_MARK, AVB_RXD2_MARK,\n\tVI0_DATA4_VI0_B4_MARK, AVB_RXD3_MARK,\n\tVI0_DATA5_VI0_B5_MARK, AVB_RXD4_MARK,\n\tVI0_DATA6_VI0_B6_MARK, AVB_RXD5_MARK,\n\tVI0_DATA7_VI0_B7_MARK, AVB_RXD6_MARK,\n\tVI0_CLKENB_MARK, I2C3_SCL_MARK, SCIFA5_RXD_C_MARK, IETX_C_MARK,\n\tAVB_RXD7_MARK,\n\tVI0_FIELD_MARK, I2C3_SDA_MARK, SCIFA5_TXD_C_MARK, IECLK_C_MARK,\n\tAVB_RX_ER_MARK,\n\tVI0_HSYNC_N_MARK, SCIF0_RXD_B_MARK, I2C0_SCL_C_MARK, IERX_C_MARK,\n\tAVB_COL_MARK,\n\tVI0_VSYNC_N_MARK, SCIF0_TXD_B_MARK, I2C0_SDA_C_MARK,\n\tAUDIO_CLKOUT_B_MARK, AVB_TX_EN_MARK,\n\tETH_MDIO_MARK, VI0_G0_MARK, MSIOF2_RXD_B_MARK, I2C5_SCL_D_MARK,\n\tAVB_TX_CLK_MARK, ADIDATA_MARK,\n\n\t \n\tETH_CRS_DV_MARK, VI0_G1_MARK, MSIOF2_TXD_B_MARK, I2C5_SDA_D_MARK,\n\tAVB_TXD0_MARK, ADICS_SAMP_MARK,\n\tETH_RX_ER_MARK, VI0_G2_MARK, MSIOF2_SCK_B_MARK, CAN0_RX_B_MARK,\n\tAVB_TXD1_MARK, ADICLK_MARK,\n\tETH_RXD0_MARK, VI0_G3_MARK, MSIOF2_SYNC_B_MARK, CAN0_TX_B_MARK,\n\tAVB_TXD2_MARK, ADICHS0_MARK,\n\tETH_RXD1_MARK, VI0_G4_MARK, MSIOF2_SS1_B_MARK, SCIF4_RXD_D_MARK,\n\tAVB_TXD3_MARK, ADICHS1_MARK,\n\tETH_LINK_MARK, VI0_G5_MARK, MSIOF2_SS2_B_MARK, SCIF4_TXD_D_MARK,\n\tAVB_TXD4_MARK, ADICHS2_MARK,\n\tETH_REFCLK_MARK, VI0_G6_MARK, SCIF2_SCK_C_MARK, AVB_TXD5_MARK,\n\tSSI_SCK5_B_MARK,\n\tETH_TXD1_MARK, VI0_G7_MARK, SCIF2_RXD_C_MARK, IIC0_SCL_D_MARK,\n\tAVB_TXD6_MARK, SSI_WS5_B_MARK,\n\tETH_TX_EN_MARK, VI0_R0_MARK, SCIF2_TXD_C_MARK, IIC0_SDA_D_MARK,\n\tAVB_TXD7_MARK, SSI_SDATA5_B_MARK,\n\tETH_MAGIC_MARK, VI0_R1_MARK, SCIF3_SCK_B_MARK, AVB_TX_ER_MARK,\n\tSSI_SCK6_B_MARK,\n\tETH_TXD0_MARK, VI0_R2_MARK, SCIF3_RXD_B_MARK, I2C4_SCL_E_MARK,\n\tAVB_GTX_CLK_MARK, SSI_WS6_B_MARK,\n\tDREQ0_N_MARK, SCIFB1_RXD_MARK,\n\n\t \n\tETH_MDC_MARK, VI0_R3_MARK, SCIF3_TXD_B_MARK, I2C4_SDA_E_MARK,\n\tAVB_MDC_MARK, SSI_SDATA6_B_MARK, HSCIF0_HRX_MARK, VI0_R4_MARK,\n\tI2C1_SCL_C_MARK, AUDIO_CLKA_B_MARK, AVB_MDIO_MARK, SSI_SCK78_B_MARK,\n\tHSCIF0_HTX_MARK, VI0_R5_MARK, I2C1_SDA_C_MARK, AUDIO_CLKB_B_MARK,\n\tAVB_LINK_MARK, SSI_WS78_B_MARK, HSCIF0_HCTS_N_MARK, VI0_R6_MARK,\n\tSCIF0_RXD_D_MARK, I2C0_SCL_E_MARK, AVB_MAGIC_MARK, SSI_SDATA7_B_MARK,\n\tHSCIF0_HRTS_N_MARK, VI0_R7_MARK, SCIF0_TXD_D_MARK, I2C0_SDA_E_MARK,\n\tAVB_PHY_INT_MARK, SSI_SDATA8_B_MARK,\n\tHSCIF0_HSCK_MARK, SCIF_CLK_B_MARK, AVB_CRS_MARK, AUDIO_CLKC_B_MARK,\n\tI2C0_SCL_MARK, SCIF0_RXD_C_MARK, PWM5_MARK, TCLK1_B_MARK,\n\tAVB_GTXREFCLK_MARK, CAN1_RX_D_MARK, TPUTO0_B_MARK, I2C0_SDA_MARK,\n\tSCIF0_TXD_C_MARK, TPUTO0_MARK, CAN_CLK_MARK, DVC_MUTE_MARK,\n\tCAN1_TX_D_MARK,\n\tI2C1_SCL_MARK, SCIF4_RXD_MARK, PWM5_B_MARK, DU1_DR0_MARK,\n\tTS_SDATA_D_MARK, TPUTO1_B_MARK,\n\tI2C1_SDA_MARK, SCIF4_TXD_MARK, IRQ5_MARK, DU1_DR1_MARK,\tTS_SCK_D_MARK,\n\tBPFCLK_C_MARK,\n\tMSIOF0_RXD_MARK, SCIF5_RXD_MARK, I2C2_SCL_C_MARK, DU1_DR2_MARK,\n\tTS_SDEN_D_MARK, FMCLK_C_MARK,\n\n\t \n\tMSIOF0_TXD_MARK, SCIF5_TXD_MARK, I2C2_SDA_C_MARK, DU1_DR3_MARK,\n\tTS_SPSYNC_D_MARK, FMIN_C_MARK,\n\tMSIOF0_SCK_MARK, IRQ0_MARK, TS_SDATA_MARK, DU1_DR4_MARK, TPUTO1_C_MARK,\n\tMSIOF0_SYNC_MARK, PWM1_MARK, TS_SCK_MARK, DU1_DR5_MARK, BPFCLK_B_MARK,\n\tMSIOF0_SS1_MARK, SCIFA0_RXD_MARK, TS_SDEN_MARK, DU1_DR6_MARK,\n\tFMCLK_B_MARK,\n\tMSIOF0_SS2_MARK, SCIFA0_TXD_MARK, TS_SPSYNC_MARK, DU1_DR7_MARK,\n\tFMIN_B_MARK,\n\tHSCIF1_HRX_MARK, I2C4_SCL_MARK, PWM6_MARK, DU1_DG0_MARK,\n\tHSCIF1_HTX_MARK, I2C4_SDA_MARK, TPUTO1_MARK, DU1_DG1_MARK,\n\tHSCIF1_HSCK_MARK, PWM2_MARK, IETX_MARK, DU1_DG2_MARK, REMOCON_B_MARK,\n\tSPEEDIN_B_MARK,\n\tHSCIF1_HCTS_N_MARK, SCIFA4_RXD_MARK, IECLK_MARK, DU1_DG3_MARK,\n\tSSI_SCK1_B_MARK,\n\tHSCIF1_HRTS_N_MARK, SCIFA4_TXD_MARK, IERX_MARK, DU1_DG4_MARK,\n\tSSI_WS1_B_MARK,\n\tSCIF1_SCK_MARK, PWM3_MARK, TCLK2_MARK, DU1_DG5_MARK, SSI_SDATA1_B_MARK,\n\tCAN_TXCLK_MARK,\n\n\t \n\tSCIF1_RXD_MARK, I2C5_SCL_MARK, DU1_DG6_MARK, SSI_SCK2_B_MARK,\n\tSCIF1_TXD_MARK, I2C5_SDA_MARK, DU1_DG7_MARK, SSI_WS2_B_MARK,\n\tSCIF2_RXD_MARK, IIC0_SCL_MARK, DU1_DB0_MARK, SSI_SDATA2_B_MARK,\n\tSCIF2_TXD_MARK, IIC0_SDA_MARK, DU1_DB1_MARK, SSI_SCK9_B_MARK,\n\tSCIF2_SCK_MARK, IRQ1_MARK, DU1_DB2_MARK, SSI_WS9_B_MARK,\n\tSCIF3_SCK_MARK, IRQ2_MARK, BPFCLK_D_MARK, DU1_DB3_MARK,\n\tSSI_SDATA9_B_MARK,\n\tSCIF3_RXD_MARK, I2C1_SCL_E_MARK, FMCLK_D_MARK, DU1_DB4_MARK,\n\tAUDIO_CLKA_C_MARK, SSI_SCK4_B_MARK,\n\tSCIF3_TXD_MARK, I2C1_SDA_E_MARK, FMIN_D_MARK, DU1_DB5_MARK,\n\tAUDIO_CLKB_C_MARK, SSI_WS4_B_MARK,\n\tI2C2_SCL_MARK, SCIFA5_RXD_MARK, DU1_DB6_MARK, AUDIO_CLKC_C_MARK,\n\tSSI_SDATA4_B_MARK,\n\tI2C2_SDA_MARK, SCIFA5_TXD_MARK, DU1_DB7_MARK, AUDIO_CLKOUT_C_MARK,\n\tSSI_SCK5_MARK, SCIFA3_SCK_MARK, DU1_DOTCLKIN_MARK,\n\n\t \n\tSSI_WS5_MARK, SCIFA3_RXD_MARK, I2C3_SCL_C_MARK, DU1_DOTCLKOUT0_MARK,\n\tSSI_SDATA5_MARK, SCIFA3_TXD_MARK, I2C3_SDA_C_MARK, DU1_DOTCLKOUT1_MARK,\n\tSSI_SCK6_MARK, SCIFA1_SCK_B_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK,\n\tSSI_WS6_MARK, SCIFA1_RXD_B_MARK, I2C4_SCL_C_MARK,\n\tDU1_EXVSYNC_DU1_VSYNC_MARK,\n\tSSI_SDATA6_MARK, SCIFA1_TXD_B_MARK, I2C4_SDA_C_MARK,\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK,\n\tSSI_SCK78_MARK, SCIFA2_SCK_B_MARK, I2C5_SDA_C_MARK, DU1_DISP_MARK,\n\tSSI_WS78_MARK, SCIFA2_RXD_B_MARK, I2C5_SCL_C_MARK, DU1_CDE_MARK,\n\tSSI_SDATA7_MARK, SCIFA2_TXD_B_MARK, IRQ8_MARK, AUDIO_CLKA_D_MARK,\n\tCAN_CLK_D_MARK,\n\tSSI_SCK0129_MARK, MSIOF1_RXD_B_MARK, SCIF5_RXD_D_MARK, ADIDATA_B_MARK,\n\tSSI_WS0129_MARK, MSIOF1_TXD_B_MARK, SCIF5_TXD_D_MARK, ADICS_SAMP_B_MARK,\n\tSSI_SDATA0_MARK, MSIOF1_SCK_B_MARK, PWM0_B_MARK, ADICLK_B_MARK,\n\n\t \n\tSSI_SCK34_MARK, MSIOF1_SYNC_B_MARK, SCIFA1_SCK_C_MARK, ADICHS0_B_MARK,\n\tDREQ1_N_B_MARK,\n\tSSI_WS34_MARK, MSIOF1_SS1_B_MARK, SCIFA1_RXD_C_MARK, ADICHS1_B_MARK,\n\tCAN1_RX_C_MARK, DACK1_B_MARK,\n\tSSI_SDATA3_MARK, MSIOF1_SS2_B_MARK, SCIFA1_TXD_C_MARK, ADICHS2_B_MARK,\n\tCAN1_TX_C_MARK, DREQ2_N_MARK,\n\tSSI_SCK4_MARK, MLB_CLK_MARK, IETX_B_MARK,\n\tSSI_WS4_MARK, MLB_SIG_MARK, IECLK_B_MARK,\n\tSSI_SDATA4_MARK, MLB_DAT_MARK, IERX_B_MARK,\n\tSSI_SDATA8_MARK, SCIF1_SCK_B_MARK, PWM1_B_MARK, IRQ9_MARK, REMOCON_MARK,\n\tDACK2_MARK, ETH_MDIO_B_MARK,\n\tSSI_SCK1_MARK, SCIF1_RXD_B_MARK, IIC0_SCL_C_MARK, VI1_CLK_MARK,\n\tCAN0_RX_D_MARK, ETH_CRS_DV_B_MARK,\n\tSSI_WS1_MARK, SCIF1_TXD_B_MARK, IIC0_SDA_C_MARK, VI1_DATA0_MARK,\n\tCAN0_TX_D_MARK, ETH_RX_ER_B_MARK,\n\tSSI_SDATA1_MARK, HSCIF1_HRX_B_MARK, VI1_DATA1_MARK, ATAWR0_N_MARK,\n\tETH_RXD0_B_MARK,\n\tSSI_SCK2_MARK, HSCIF1_HTX_B_MARK, VI1_DATA2_MARK, ATAG0_N_MARK,\n\tETH_RXD1_B_MARK,\n\n\t \n\tSSI_WS2_MARK, HSCIF1_HCTS_N_B_MARK, SCIFA0_RXD_D_MARK, VI1_DATA3_MARK,\n\tATACS00_N_MARK, ETH_LINK_B_MARK,\n\tSSI_SDATA2_MARK, HSCIF1_HRTS_N_B_MARK, SCIFA0_TXD_D_MARK,\n\tVI1_DATA4_MARK, ATACS10_N_MARK, ETH_REFCLK_B_MARK,\n\tSSI_SCK9_MARK, SCIF2_SCK_B_MARK, PWM2_B_MARK, VI1_DATA5_MARK,\n\tEX_WAIT1_MARK, ETH_TXD1_B_MARK,\n\tSSI_WS9_MARK, SCIF2_RXD_B_MARK, I2C3_SCL_E_MARK, VI1_DATA6_MARK,\n\tATARD0_N_MARK, ETH_TX_EN_B_MARK,\n\tSSI_SDATA9_MARK, SCIF2_TXD_B_MARK, I2C3_SDA_E_MARK, VI1_DATA7_MARK,\n\tATADIR0_N_MARK, ETH_MAGIC_B_MARK,\n\tAUDIO_CLKA_MARK, I2C0_SCL_B_MARK, SCIFA4_RXD_D_MARK, VI1_CLKENB_MARK,\n\tTS_SDATA_C_MARK, ETH_TXD0_B_MARK,\n\tAUDIO_CLKB_MARK, I2C0_SDA_B_MARK, SCIFA4_TXD_D_MARK, VI1_FIELD_MARK,\n\tTS_SCK_C_MARK, BPFCLK_E_MARK, ETH_MDC_B_MARK,\n\tAUDIO_CLKC_MARK, I2C4_SCL_B_MARK, SCIFA5_RXD_D_MARK, VI1_HSYNC_N_MARK,\n\tTS_SDEN_C_MARK, FMCLK_E_MARK,\n\tAUDIO_CLKOUT_MARK, I2C4_SDA_B_MARK, SCIFA5_TXD_D_MARK, VI1_VSYNC_N_MARK,\n\tTS_SPSYNC_C_MARK, FMIN_E_MARK,\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_GP_ALL(),  \n\n\tPINMUX_SINGLE(A2),\n\tPINMUX_SINGLE(WE0_N),\n\tPINMUX_SINGLE(WE1_N),\n\tPINMUX_SINGLE(DACK0),\n\tPINMUX_SINGLE(USB0_PWEN),\n\tPINMUX_SINGLE(USB0_OVC),\n\tPINMUX_SINGLE(USB1_PWEN),\n\tPINMUX_SINGLE(USB1_OVC),\n\tPINMUX_SINGLE(SD0_CLK),\n\tPINMUX_SINGLE(SD0_CMD),\n\tPINMUX_SINGLE(SD0_DATA0),\n\tPINMUX_SINGLE(SD0_DATA1),\n\tPINMUX_SINGLE(SD0_DATA2),\n\tPINMUX_SINGLE(SD0_DATA3),\n\tPINMUX_SINGLE(SD0_CD),\n\tPINMUX_SINGLE(SD0_WP),\n\tPINMUX_SINGLE(SD1_CLK),\n\tPINMUX_SINGLE(SD1_CMD),\n\tPINMUX_SINGLE(SD1_DATA0),\n\tPINMUX_SINGLE(SD1_DATA1),\n\tPINMUX_SINGLE(SD1_DATA2),\n\tPINMUX_SINGLE(SD1_DATA3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0_0, SD1_CD),\n\tPINMUX_IPSR_MSEL(IP0_0, CAN0_RX, SEL_CAN0_0),\n\tPINMUX_IPSR_GPSR(IP0_9_8, SD1_WP),\n\tPINMUX_IPSR_GPSR(IP0_9_8, IRQ7),\n\tPINMUX_IPSR_MSEL(IP0_9_8, CAN0_TX, SEL_CAN0_0),\n\tPINMUX_IPSR_GPSR(IP0_10, MMC_CLK),\n\tPINMUX_IPSR_GPSR(IP0_10, SD2_CLK),\n\tPINMUX_IPSR_GPSR(IP0_11, MMC_CMD),\n\tPINMUX_IPSR_GPSR(IP0_11, SD2_CMD),\n\tPINMUX_IPSR_GPSR(IP0_12, MMC_D0),\n\tPINMUX_IPSR_GPSR(IP0_12, SD2_DATA0),\n\tPINMUX_IPSR_GPSR(IP0_13, MMC_D1),\n\tPINMUX_IPSR_GPSR(IP0_13, SD2_DATA1),\n\tPINMUX_IPSR_GPSR(IP0_14, MMC_D2),\n\tPINMUX_IPSR_GPSR(IP0_14, SD2_DATA2),\n\tPINMUX_IPSR_GPSR(IP0_15, MMC_D3),\n\tPINMUX_IPSR_GPSR(IP0_15, SD2_DATA3),\n\tPINMUX_IPSR_GPSR(IP0_16, MMC_D4),\n\tPINMUX_IPSR_GPSR(IP0_16, SD2_CD),\n\tPINMUX_IPSR_GPSR(IP0_17, MMC_D5),\n\tPINMUX_IPSR_GPSR(IP0_17, SD2_WP),\n\tPINMUX_IPSR_GPSR(IP0_19_18, MMC_D6),\n\tPINMUX_IPSR_MSEL(IP0_19_18, SCIF0_RXD, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP0_19_18, I2C2_SCL_B, SEL_I2C02_1),\n\tPINMUX_IPSR_MSEL(IP0_19_18, CAN1_RX, SEL_CAN1_0),\n\tPINMUX_IPSR_GPSR(IP0_21_20, MMC_D7),\n\tPINMUX_IPSR_MSEL(IP0_21_20, SCIF0_TXD, SEL_SCIF0_0),\n\tPINMUX_IPSR_MSEL(IP0_21_20, I2C2_SDA_B, SEL_I2C02_1),\n\tPINMUX_IPSR_MSEL(IP0_21_20, CAN1_TX, SEL_CAN1_0),\n\tPINMUX_IPSR_GPSR(IP0_23_22, D0),\n\tPINMUX_IPSR_MSEL(IP0_23_22, SCIFA3_SCK_B, SEL_SCIFA3_1),\n\tPINMUX_IPSR_GPSR(IP0_23_22, IRQ4),\n\tPINMUX_IPSR_GPSR(IP0_24, D1),\n\tPINMUX_IPSR_MSEL(IP0_24, SCIFA3_RXD_B, SEL_SCIFA3_1),\n\tPINMUX_IPSR_GPSR(IP0_25, D2),\n\tPINMUX_IPSR_MSEL(IP0_25, SCIFA3_TXD_B, SEL_SCIFA3_1),\n\tPINMUX_IPSR_GPSR(IP0_27_26, D3),\n\tPINMUX_IPSR_MSEL(IP0_27_26, I2C3_SCL_B, SEL_I2C03_1),\n\tPINMUX_IPSR_MSEL(IP0_27_26, SCIF5_RXD_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_GPSR(IP0_29_28, D4),\n\tPINMUX_IPSR_MSEL(IP0_29_28, I2C3_SDA_B, SEL_I2C03_1),\n\tPINMUX_IPSR_MSEL(IP0_29_28, SCIF5_TXD_B, SEL_SCIF5_1),\n\tPINMUX_IPSR_GPSR(IP0_31_30, D5),\n\tPINMUX_IPSR_MSEL(IP0_31_30, SCIF4_RXD_B, SEL_SCIF4_1),\n\tPINMUX_IPSR_MSEL(IP0_31_30, I2C0_SCL_D, SEL_I2C00_3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1_1_0, D6),\n\tPINMUX_IPSR_MSEL(IP1_1_0, SCIF4_TXD_B, SEL_SCIF4_1),\n\tPINMUX_IPSR_MSEL(IP1_1_0, I2C0_SDA_D, SEL_I2C00_3),\n\tPINMUX_IPSR_GPSR(IP1_3_2, D7),\n\tPINMUX_IPSR_GPSR(IP1_3_2, IRQ3),\n\tPINMUX_IPSR_MSEL(IP1_3_2, TCLK1, SEL_TMU_0),\n\tPINMUX_IPSR_GPSR(IP1_3_2, PWM6_B),\n\tPINMUX_IPSR_GPSR(IP1_5_4, D8),\n\tPINMUX_IPSR_GPSR(IP1_5_4, HSCIF2_HRX),\n\tPINMUX_IPSR_MSEL(IP1_5_4, I2C1_SCL_B, SEL_I2C01_1),\n\tPINMUX_IPSR_GPSR(IP1_7_6, D9),\n\tPINMUX_IPSR_GPSR(IP1_7_6, HSCIF2_HTX),\n\tPINMUX_IPSR_MSEL(IP1_7_6, I2C1_SDA_B, SEL_I2C01_1),\n\tPINMUX_IPSR_GPSR(IP1_10_8, D10),\n\tPINMUX_IPSR_GPSR(IP1_10_8, HSCIF2_HSCK),\n\tPINMUX_IPSR_MSEL(IP1_10_8, SCIF1_SCK_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_GPSR(IP1_10_8, IRQ6),\n\tPINMUX_IPSR_GPSR(IP1_10_8, PWM5_C),\n\tPINMUX_IPSR_GPSR(IP1_12_11, D11),\n\tPINMUX_IPSR_GPSR(IP1_12_11, HSCIF2_HCTS_N),\n\tPINMUX_IPSR_MSEL(IP1_12_11, SCIF1_RXD_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP1_12_11, I2C1_SCL_D, SEL_I2C01_3),\n\tPINMUX_IPSR_GPSR(IP1_14_13, D12),\n\tPINMUX_IPSR_GPSR(IP1_14_13, HSCIF2_HRTS_N),\n\tPINMUX_IPSR_MSEL(IP1_14_13, SCIF1_TXD_C, SEL_SCIF1_2),\n\tPINMUX_IPSR_MSEL(IP1_14_13, I2C1_SDA_D, SEL_I2C01_3),\n\tPINMUX_IPSR_GPSR(IP1_17_15, D13),\n\tPINMUX_IPSR_MSEL(IP1_17_15, SCIFA1_SCK, SEL_SCIFA1_0),\n\tPINMUX_IPSR_GPSR(IP1_17_15, PWM2_C),\n\tPINMUX_IPSR_MSEL(IP1_17_15, TCLK2_B, SEL_TMU_1),\n\tPINMUX_IPSR_GPSR(IP1_19_18, D14),\n\tPINMUX_IPSR_MSEL(IP1_19_18, SCIFA1_RXD, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP1_19_18, I2C5_SCL_B, SEL_I2C05_1),\n\tPINMUX_IPSR_GPSR(IP1_21_20, D15),\n\tPINMUX_IPSR_MSEL(IP1_21_20, SCIFA1_TXD, SEL_SCIFA1_0),\n\tPINMUX_IPSR_MSEL(IP1_21_20, I2C5_SDA_B, SEL_I2C05_1),\n\tPINMUX_IPSR_GPSR(IP1_23_22, A0),\n\tPINMUX_IPSR_GPSR(IP1_23_22, SCIFB1_SCK),\n\tPINMUX_IPSR_GPSR(IP1_23_22, PWM3_B),\n\tPINMUX_IPSR_GPSR(IP1_24, A1),\n\tPINMUX_IPSR_GPSR(IP1_24, SCIFB1_TXD),\n\tPINMUX_IPSR_GPSR(IP1_26, A3),\n\tPINMUX_IPSR_GPSR(IP1_26, SCIFB0_SCK),\n\tPINMUX_IPSR_GPSR(IP1_27, A4),\n\tPINMUX_IPSR_GPSR(IP1_27, SCIFB0_TXD),\n\tPINMUX_IPSR_GPSR(IP1_29_28, A5),\n\tPINMUX_IPSR_GPSR(IP1_29_28, SCIFB0_RXD),\n\tPINMUX_IPSR_GPSR(IP1_29_28, PWM4_B),\n\tPINMUX_IPSR_GPSR(IP1_29_28, TPUTO3_C),\n\tPINMUX_IPSR_GPSR(IP1_31_30, A6),\n\tPINMUX_IPSR_GPSR(IP1_31_30, SCIFB0_CTS_N),\n\tPINMUX_IPSR_MSEL(IP1_31_30, SCIFA4_RXD_B, SEL_SCIFA4_1),\n\tPINMUX_IPSR_GPSR(IP1_31_30, TPUTO2_C),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2_1_0, A7),\n\tPINMUX_IPSR_GPSR(IP2_1_0, SCIFB0_RTS_N),\n\tPINMUX_IPSR_MSEL(IP2_1_0, SCIFA4_TXD_B, SEL_SCIFA4_1),\n\tPINMUX_IPSR_GPSR(IP2_3_2, A8),\n\tPINMUX_IPSR_MSEL(IP2_3_2, MSIOF1_RXD, SEL_MSI1_0),\n\tPINMUX_IPSR_MSEL(IP2_3_2, SCIFA0_RXD_B, SEL_SCIFA0_1),\n\tPINMUX_IPSR_GPSR(IP2_5_4, A9),\n\tPINMUX_IPSR_MSEL(IP2_5_4, MSIOF1_TXD, SEL_MSI1_0),\n\tPINMUX_IPSR_MSEL(IP2_5_4, SCIFA0_TXD_B, SEL_SCIFA0_1),\n\tPINMUX_IPSR_GPSR(IP2_7_6, A10),\n\tPINMUX_IPSR_MSEL(IP2_7_6, MSIOF1_SCK, SEL_MSI1_0),\n\tPINMUX_IPSR_MSEL(IP2_7_6, IIC0_SCL_B, SEL_IIC0_1),\n\tPINMUX_IPSR_GPSR(IP2_9_8, A11),\n\tPINMUX_IPSR_MSEL(IP2_9_8, MSIOF1_SYNC, SEL_MSI1_0),\n\tPINMUX_IPSR_MSEL(IP2_9_8, IIC0_SDA_B, SEL_IIC0_1),\n\tPINMUX_IPSR_GPSR(IP2_11_10, A12),\n\tPINMUX_IPSR_MSEL(IP2_11_10, MSIOF1_SS1, SEL_MSI1_0),\n\tPINMUX_IPSR_MSEL(IP2_11_10, SCIFA5_RXD_B, SEL_SCIFA5_1),\n\tPINMUX_IPSR_GPSR(IP2_13_12, A13),\n\tPINMUX_IPSR_MSEL(IP2_13_12, MSIOF1_SS2, SEL_MSI1_0),\n\tPINMUX_IPSR_MSEL(IP2_13_12, SCIFA5_TXD_B, SEL_SCIFA5_1),\n\tPINMUX_IPSR_GPSR(IP2_15_14, A14),\n\tPINMUX_IPSR_MSEL(IP2_15_14, MSIOF2_RXD, SEL_MSI2_0),\n\tPINMUX_IPSR_MSEL(IP2_15_14, HSCIF0_HRX_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP2_15_14, DREQ1_N, SEL_LBS_0),\n\tPINMUX_IPSR_GPSR(IP2_17_16, A15),\n\tPINMUX_IPSR_MSEL(IP2_17_16, MSIOF2_TXD, SEL_MSI2_0),\n\tPINMUX_IPSR_MSEL(IP2_17_16, HSCIF0_HTX_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP2_17_16, DACK1, SEL_LBS_0),\n\tPINMUX_IPSR_GPSR(IP2_20_18, A16),\n\tPINMUX_IPSR_MSEL(IP2_20_18, MSIOF2_SCK, SEL_MSI2_0),\n\tPINMUX_IPSR_MSEL(IP2_20_18, HSCIF0_HSCK_B, SEL_HSCIF0_1),\n\tPINMUX_IPSR_MSEL(IP2_20_18, SPEEDIN, SEL_RSP_0),\n\tPINMUX_IPSR_MSEL(IP2_20_18, CAN_CLK_C, SEL_CAN_2),\n\tPINMUX_IPSR_GPSR(IP2_20_18, TPUTO2_B),\n\tPINMUX_IPSR_GPSR(IP2_23_21, A17),\n\tPINMUX_IPSR_MSEL(IP2_23_21, MSIOF2_SYNC, SEL_MSI2_0),\n\tPINMUX_IPSR_MSEL(IP2_23_21, SCIF4_RXD_E, SEL_SCIF4_4),\n\tPINMUX_IPSR_MSEL(IP2_23_21, CAN1_RX_B, SEL_CAN1_1),\n\tPINMUX_IPSR_GPSR(IP2_26_24, A18),\n\tPINMUX_IPSR_MSEL(IP2_26_24, MSIOF2_SS1, SEL_MSI2_0),\n\tPINMUX_IPSR_MSEL(IP2_26_24, SCIF4_TXD_E, SEL_SCIF4_4),\n\tPINMUX_IPSR_MSEL(IP2_26_24, CAN1_TX_B, SEL_CAN1_1),\n\tPINMUX_IPSR_GPSR(IP2_29_27, A19),\n\tPINMUX_IPSR_MSEL(IP2_29_27, MSIOF2_SS2, SEL_MSI2_0),\n\tPINMUX_IPSR_GPSR(IP2_29_27, PWM4),\n\tPINMUX_IPSR_GPSR(IP2_29_27, TPUTO2),\n\tPINMUX_IPSR_GPSR(IP2_31_30, A20),\n\tPINMUX_IPSR_GPSR(IP2_31_30, SPCLK),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3_1_0, A21),\n\tPINMUX_IPSR_GPSR(IP3_1_0, MOSI_IO0),\n\tPINMUX_IPSR_GPSR(IP3_3_2, A22),\n\tPINMUX_IPSR_GPSR(IP3_3_2, MISO_IO1),\n\tPINMUX_IPSR_GPSR(IP3_3_2, ATADIR1_N),\n\tPINMUX_IPSR_GPSR(IP3_5_4, A23),\n\tPINMUX_IPSR_GPSR(IP3_5_4, IO2),\n\tPINMUX_IPSR_GPSR(IP3_5_4, ATAWR1_N),\n\tPINMUX_IPSR_GPSR(IP3_7_6, A24),\n\tPINMUX_IPSR_GPSR(IP3_7_6, IO3),\n\tPINMUX_IPSR_GPSR(IP3_7_6, EX_WAIT2),\n\tPINMUX_IPSR_GPSR(IP3_9_8, A25),\n\tPINMUX_IPSR_GPSR(IP3_9_8, SSL),\n\tPINMUX_IPSR_GPSR(IP3_9_8, ATARD1_N),\n\tPINMUX_IPSR_GPSR(IP3_10, CS0_N),\n\tPINMUX_IPSR_GPSR(IP3_10, VI1_DATA8),\n\tPINMUX_IPSR_GPSR(IP3_11, CS1_N_A26),\n\tPINMUX_IPSR_GPSR(IP3_11, VI1_DATA9),\n\tPINMUX_IPSR_GPSR(IP3_12, EX_CS0_N),\n\tPINMUX_IPSR_GPSR(IP3_12, VI1_DATA10),\n\tPINMUX_IPSR_GPSR(IP3_14_13, EX_CS1_N),\n\tPINMUX_IPSR_GPSR(IP3_14_13, TPUTO3_B),\n\tPINMUX_IPSR_GPSR(IP3_14_13, SCIFB2_RXD),\n\tPINMUX_IPSR_GPSR(IP3_14_13, VI1_DATA11),\n\tPINMUX_IPSR_GPSR(IP3_17_15, EX_CS2_N),\n\tPINMUX_IPSR_GPSR(IP3_17_15, PWM0),\n\tPINMUX_IPSR_MSEL(IP3_17_15, SCIF4_RXD_C, SEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP3_17_15, TS_SDATA_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_GPSR(IP3_17_15, TPUTO3),\n\tPINMUX_IPSR_GPSR(IP3_17_15, SCIFB2_TXD),\n\tPINMUX_IPSR_GPSR(IP3_20_18, EX_CS3_N),\n\tPINMUX_IPSR_MSEL(IP3_20_18, SCIFA2_SCK, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP3_20_18, SCIF4_TXD_C, SEL_SCIF4_2),\n\tPINMUX_IPSR_MSEL(IP3_20_18, TS_SCK_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP3_20_18, BPFCLK, SEL_DARC_0),\n\tPINMUX_IPSR_GPSR(IP3_20_18, SCIFB2_SCK),\n\tPINMUX_IPSR_GPSR(IP3_23_21, EX_CS4_N),\n\tPINMUX_IPSR_MSEL(IP3_23_21, SCIFA2_RXD, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP3_23_21, I2C2_SCL_E, SEL_I2C02_4),\n\tPINMUX_IPSR_MSEL(IP3_23_21, TS_SDEN_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP3_23_21, FMCLK, SEL_DARC_0),\n\tPINMUX_IPSR_GPSR(IP3_23_21, SCIFB2_CTS_N),\n\tPINMUX_IPSR_GPSR(IP3_26_24, EX_CS5_N),\n\tPINMUX_IPSR_MSEL(IP3_26_24, SCIFA2_TXD, SEL_SCIFA2_0),\n\tPINMUX_IPSR_MSEL(IP3_26_24, I2C2_SDA_E, SEL_I2C02_4),\n\tPINMUX_IPSR_MSEL(IP3_26_24, TS_SPSYNC_B, SEL_TSIF0_1),\n\tPINMUX_IPSR_MSEL(IP3_26_24, FMIN, SEL_DARC_0),\n\tPINMUX_IPSR_GPSR(IP3_26_24, SCIFB2_RTS_N),\n\tPINMUX_IPSR_GPSR(IP3_29_27, BS_N),\n\tPINMUX_IPSR_GPSR(IP3_29_27, DRACK0),\n\tPINMUX_IPSR_GPSR(IP3_29_27, PWM1_C),\n\tPINMUX_IPSR_GPSR(IP3_29_27, TPUTO0_C),\n\tPINMUX_IPSR_GPSR(IP3_29_27, ATACS01_N),\n\tPINMUX_IPSR_GPSR(IP3_30, RD_N),\n\tPINMUX_IPSR_GPSR(IP3_30, ATACS11_N),\n\tPINMUX_IPSR_GPSR(IP3_31, RD_WR_N),\n\tPINMUX_IPSR_GPSR(IP3_31, ATAG1_N),\n\n\t \n\tPINMUX_IPSR_GPSR(IP4_1_0, EX_WAIT0),\n\tPINMUX_IPSR_MSEL(IP4_1_0, CAN_CLK_B, SEL_CAN_1),\n\tPINMUX_IPSR_MSEL(IP4_1_0, SCIF_CLK, SEL_SCIF0_0),\n\tPINMUX_IPSR_GPSR(IP4_4_2, DU0_DR0),\n\tPINMUX_IPSR_GPSR(IP4_4_2, LCDOUT16),\n\tPINMUX_IPSR_MSEL(IP4_4_2, SCIF5_RXD_C, SEL_SCIF5_2),\n\tPINMUX_IPSR_MSEL(IP4_4_2, I2C2_SCL_D, SEL_I2C02_3),\n\tPINMUX_IPSR_GPSR(IP4_7_5, DU0_DR1),\n\tPINMUX_IPSR_GPSR(IP4_7_5, LCDOUT17),\n\tPINMUX_IPSR_MSEL(IP4_7_5, SCIF5_TXD_C, SEL_SCIF5_2),\n\tPINMUX_IPSR_MSEL(IP4_7_5, I2C2_SDA_D, SEL_I2C02_3),\n\tPINMUX_IPSR_GPSR(IP4_9_8, DU0_DR2),\n\tPINMUX_IPSR_GPSR(IP4_9_8, LCDOUT18),\n\tPINMUX_IPSR_GPSR(IP4_11_10, DU0_DR3),\n\tPINMUX_IPSR_GPSR(IP4_11_10, LCDOUT19),\n\tPINMUX_IPSR_GPSR(IP4_13_12, DU0_DR4),\n\tPINMUX_IPSR_GPSR(IP4_13_12, LCDOUT20),\n\tPINMUX_IPSR_GPSR(IP4_15_14, DU0_DR5),\n\tPINMUX_IPSR_GPSR(IP4_15_14, LCDOUT21),\n\tPINMUX_IPSR_GPSR(IP4_17_16, DU0_DR6),\n\tPINMUX_IPSR_GPSR(IP4_17_16, LCDOUT22),\n\tPINMUX_IPSR_GPSR(IP4_19_18, DU0_DR7),\n\tPINMUX_IPSR_GPSR(IP4_19_18, LCDOUT23),\n\tPINMUX_IPSR_GPSR(IP4_22_20, DU0_DG0),\n\tPINMUX_IPSR_GPSR(IP4_22_20, LCDOUT8),\n\tPINMUX_IPSR_MSEL(IP4_22_20, SCIFA0_RXD_C, SEL_SCIFA0_2),\n\tPINMUX_IPSR_MSEL(IP4_22_20, I2C3_SCL_D, SEL_I2C03_3),\n\tPINMUX_IPSR_GPSR(IP4_25_23, DU0_DG1),\n\tPINMUX_IPSR_GPSR(IP4_25_23, LCDOUT9),\n\tPINMUX_IPSR_MSEL(IP4_25_23, SCIFA0_TXD_C, SEL_SCIFA0_2),\n\tPINMUX_IPSR_MSEL(IP4_25_23, I2C3_SDA_D, SEL_I2C03_3),\n\tPINMUX_IPSR_GPSR(IP4_27_26, DU0_DG2),\n\tPINMUX_IPSR_GPSR(IP4_27_26, LCDOUT10),\n\tPINMUX_IPSR_GPSR(IP4_29_28, DU0_DG3),\n\tPINMUX_IPSR_GPSR(IP4_29_28, LCDOUT11),\n\tPINMUX_IPSR_GPSR(IP4_31_30, DU0_DG4),\n\tPINMUX_IPSR_GPSR(IP4_31_30, LCDOUT12),\n\n\t \n\tPINMUX_IPSR_GPSR(IP5_1_0, DU0_DG5),\n\tPINMUX_IPSR_GPSR(IP5_1_0, LCDOUT13),\n\tPINMUX_IPSR_GPSR(IP5_3_2, DU0_DG6),\n\tPINMUX_IPSR_GPSR(IP5_3_2, LCDOUT14),\n\tPINMUX_IPSR_GPSR(IP5_5_4, DU0_DG7),\n\tPINMUX_IPSR_GPSR(IP5_5_4, LCDOUT15),\n\tPINMUX_IPSR_GPSR(IP5_8_6, DU0_DB0),\n\tPINMUX_IPSR_GPSR(IP5_8_6, LCDOUT0),\n\tPINMUX_IPSR_MSEL(IP5_8_6, SCIFA4_RXD_C, SEL_SCIFA4_2),\n\tPINMUX_IPSR_MSEL(IP5_8_6, I2C4_SCL_D, SEL_I2C04_3),\n\tPINMUX_IPSR_MSEL(IP7_8_6, CAN0_RX_C, SEL_CAN0_2),\n\tPINMUX_IPSR_GPSR(IP5_11_9, DU0_DB1),\n\tPINMUX_IPSR_GPSR(IP5_11_9, LCDOUT1),\n\tPINMUX_IPSR_MSEL(IP5_11_9, SCIFA4_TXD_C, SEL_SCIFA4_2),\n\tPINMUX_IPSR_MSEL(IP5_11_9, I2C4_SDA_D, SEL_I2C04_3),\n\tPINMUX_IPSR_MSEL(IP5_11_9, CAN0_TX_C, SEL_CAN0_2),\n\tPINMUX_IPSR_GPSR(IP5_13_12, DU0_DB2),\n\tPINMUX_IPSR_GPSR(IP5_13_12, LCDOUT2),\n\tPINMUX_IPSR_GPSR(IP5_15_14, DU0_DB3),\n\tPINMUX_IPSR_GPSR(IP5_15_14, LCDOUT3),\n\tPINMUX_IPSR_GPSR(IP5_17_16, DU0_DB4),\n\tPINMUX_IPSR_GPSR(IP5_17_16, LCDOUT4),\n\tPINMUX_IPSR_GPSR(IP5_19_18, DU0_DB5),\n\tPINMUX_IPSR_GPSR(IP5_19_18, LCDOUT5),\n\tPINMUX_IPSR_GPSR(IP5_21_20, DU0_DB6),\n\tPINMUX_IPSR_GPSR(IP5_21_20, LCDOUT6),\n\tPINMUX_IPSR_GPSR(IP5_23_22, DU0_DB7),\n\tPINMUX_IPSR_GPSR(IP5_23_22, LCDOUT7),\n\tPINMUX_IPSR_GPSR(IP5_25_24, DU0_DOTCLKIN),\n\tPINMUX_IPSR_GPSR(IP5_25_24, QSTVA_QVS),\n\tPINMUX_IPSR_GPSR(IP5_27_26, DU0_DOTCLKOUT0),\n\tPINMUX_IPSR_GPSR(IP5_27_26, QCLK),\n\tPINMUX_IPSR_GPSR(IP5_29_28, DU0_DOTCLKOUT1),\n\tPINMUX_IPSR_GPSR(IP5_29_28, QSTVB_QVE),\n\tPINMUX_IPSR_GPSR(IP5_31_30, DU0_EXHSYNC_DU0_HSYNC),\n\tPINMUX_IPSR_GPSR(IP5_31_30, QSTH_QHS),\n\n\t \n\tPINMUX_IPSR_GPSR(IP6_1_0, DU0_EXVSYNC_DU0_VSYNC),\n\tPINMUX_IPSR_GPSR(IP6_1_0, QSTB_QHE),\n\tPINMUX_IPSR_GPSR(IP6_3_2, DU0_EXODDF_DU0_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP6_3_2, QCPV_QDE),\n\tPINMUX_IPSR_GPSR(IP6_5_4, DU0_DISP),\n\tPINMUX_IPSR_GPSR(IP6_5_4, QPOLA),\n\tPINMUX_IPSR_GPSR(IP6_7_6, DU0_CDE),\n\tPINMUX_IPSR_GPSR(IP6_7_6, QPOLB),\n\tPINMUX_IPSR_GPSR(IP6_8, VI0_CLK),\n\tPINMUX_IPSR_GPSR(IP6_8, AVB_RX_CLK),\n\tPINMUX_IPSR_GPSR(IP6_9, VI0_DATA0_VI0_B0),\n\tPINMUX_IPSR_GPSR(IP6_9, AVB_RX_DV),\n\tPINMUX_IPSR_GPSR(IP6_10, VI0_DATA1_VI0_B1),\n\tPINMUX_IPSR_GPSR(IP6_10, AVB_RXD0),\n\tPINMUX_IPSR_GPSR(IP6_11, VI0_DATA2_VI0_B2),\n\tPINMUX_IPSR_GPSR(IP6_11, AVB_RXD1),\n\tPINMUX_IPSR_GPSR(IP6_12, VI0_DATA3_VI0_B3),\n\tPINMUX_IPSR_GPSR(IP6_12, AVB_RXD2),\n\tPINMUX_IPSR_GPSR(IP6_13, VI0_DATA4_VI0_B4),\n\tPINMUX_IPSR_GPSR(IP6_13, AVB_RXD3),\n\tPINMUX_IPSR_GPSR(IP6_14, VI0_DATA5_VI0_B5),\n\tPINMUX_IPSR_GPSR(IP6_14, AVB_RXD4),\n\tPINMUX_IPSR_GPSR(IP6_15, VI0_DATA6_VI0_B6),\n\tPINMUX_IPSR_GPSR(IP6_15, AVB_RXD5),\n\tPINMUX_IPSR_GPSR(IP6_16, VI0_DATA7_VI0_B7),\n\tPINMUX_IPSR_GPSR(IP6_16, AVB_RXD6),\n\tPINMUX_IPSR_GPSR(IP6_19_17, VI0_CLKENB),\n\tPINMUX_IPSR_MSEL(IP6_19_17, I2C3_SCL, SEL_I2C03_0),\n\tPINMUX_IPSR_MSEL(IP6_19_17, SCIFA5_RXD_C, SEL_SCIFA5_2),\n\tPINMUX_IPSR_MSEL(IP6_19_17, IETX_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP6_19_17, AVB_RXD7),\n\tPINMUX_IPSR_GPSR(IP6_22_20, VI0_FIELD),\n\tPINMUX_IPSR_MSEL(IP6_22_20, I2C3_SDA, SEL_I2C03_0),\n\tPINMUX_IPSR_MSEL(IP6_22_20, SCIFA5_TXD_C, SEL_SCIFA5_2),\n\tPINMUX_IPSR_MSEL(IP6_22_20, IECLK_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP6_22_20, AVB_RX_ER),\n\tPINMUX_IPSR_GPSR(IP6_25_23, VI0_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP6_25_23, SCIF0_RXD_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_25_23, I2C0_SCL_C, SEL_I2C00_2),\n\tPINMUX_IPSR_MSEL(IP6_25_23, IERX_C, SEL_IEB_2),\n\tPINMUX_IPSR_GPSR(IP6_25_23, AVB_COL),\n\tPINMUX_IPSR_GPSR(IP6_28_26, VI0_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP6_28_26, SCIF0_TXD_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_MSEL(IP6_28_26, I2C0_SDA_C, SEL_I2C00_2),\n\tPINMUX_IPSR_MSEL(IP6_28_26, AUDIO_CLKOUT_B, SEL_ADG_1),\n\tPINMUX_IPSR_GPSR(IP6_28_26, AVB_TX_EN),\n\tPINMUX_IPSR_MSEL(IP6_31_29, ETH_MDIO, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP6_31_29, VI0_G0),\n\tPINMUX_IPSR_MSEL(IP6_31_29, MSIOF2_RXD_B, SEL_MSI2_1),\n\tPINMUX_IPSR_MSEL(IP6_31_29, I2C5_SCL_D, SEL_I2C05_3),\n\tPINMUX_IPSR_GPSR(IP6_31_29, AVB_TX_CLK),\n\tPINMUX_IPSR_MSEL(IP6_31_29, ADIDATA, SEL_RAD_0),\n\n\t \n\tPINMUX_IPSR_MSEL(IP7_2_0, ETH_CRS_DV, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_2_0, VI0_G1),\n\tPINMUX_IPSR_MSEL(IP7_2_0, MSIOF2_TXD_B, SEL_MSI2_1),\n\tPINMUX_IPSR_MSEL(IP7_2_0, I2C5_SDA_D, SEL_I2C05_3),\n\tPINMUX_IPSR_GPSR(IP7_2_0, AVB_TXD0),\n\tPINMUX_IPSR_MSEL(IP7_2_0, ADICS_SAMP, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP7_5_3, ETH_RX_ER, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_5_3, VI0_G2),\n\tPINMUX_IPSR_MSEL(IP7_5_3, MSIOF2_SCK_B, SEL_MSI2_1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, CAN0_RX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_GPSR(IP7_5_3, AVB_TXD1),\n\tPINMUX_IPSR_MSEL(IP7_5_3, ADICLK, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP7_8_6, ETH_RXD0, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_8_6, VI0_G3),\n\tPINMUX_IPSR_MSEL(IP7_8_6, MSIOF2_SYNC_B, SEL_MSI2_1),\n\tPINMUX_IPSR_MSEL(IP7_8_6, CAN0_TX_B, SEL_CAN0_1),\n\tPINMUX_IPSR_GPSR(IP7_8_6, AVB_TXD2),\n\tPINMUX_IPSR_MSEL(IP7_8_6, ADICHS0, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP7_11_9, ETH_RXD1, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_11_9, VI0_G4),\n\tPINMUX_IPSR_MSEL(IP7_11_9, MSIOF2_SS1_B, SEL_MSI2_1),\n\tPINMUX_IPSR_MSEL(IP7_11_9, SCIF4_RXD_D, SEL_SCIF4_3),\n\tPINMUX_IPSR_GPSR(IP7_11_9, AVB_TXD3),\n\tPINMUX_IPSR_MSEL(IP7_11_9, ADICHS1, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP7_14_12, ETH_LINK, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_14_12, VI0_G5),\n\tPINMUX_IPSR_MSEL(IP7_14_12, MSIOF2_SS2_B, SEL_MSI2_1),\n\tPINMUX_IPSR_MSEL(IP7_14_12, SCIF4_TXD_D, SEL_SCIF4_3),\n\tPINMUX_IPSR_GPSR(IP7_14_12, AVB_TXD4),\n\tPINMUX_IPSR_MSEL(IP7_14_12, ADICHS2, SEL_RAD_0),\n\tPINMUX_IPSR_MSEL(IP7_17_15, ETH_REFCLK, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_17_15, VI0_G6),\n\tPINMUX_IPSR_MSEL(IP7_17_15, SCIF2_SCK_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_GPSR(IP7_17_15, AVB_TXD5),\n\tPINMUX_IPSR_MSEL(IP7_17_15, SSI_SCK5_B, SEL_SSI5_1),\n\tPINMUX_IPSR_MSEL(IP7_20_18, ETH_TXD1, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_20_18, VI0_G7),\n\tPINMUX_IPSR_MSEL(IP7_20_18, SCIF2_RXD_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP7_20_18, IIC0_SCL_D, SEL_IIC0_3),\n\tPINMUX_IPSR_GPSR(IP7_20_18, AVB_TXD6),\n\tPINMUX_IPSR_MSEL(IP7_20_18, SSI_WS5_B, SEL_SSI5_1),\n\tPINMUX_IPSR_MSEL(IP7_23_21, ETH_TX_EN, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_23_21, VI0_R0),\n\tPINMUX_IPSR_MSEL(IP7_23_21, SCIF2_TXD_C, SEL_SCIF2_2),\n\tPINMUX_IPSR_MSEL(IP7_23_21, IIC0_SDA_D, SEL_IIC0_3),\n\tPINMUX_IPSR_GPSR(IP7_23_21, AVB_TXD7),\n\tPINMUX_IPSR_MSEL(IP7_23_21, SSI_SDATA5_B, SEL_SSI5_1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, ETH_MAGIC, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_26_24, VI0_R1),\n\tPINMUX_IPSR_MSEL(IP7_26_24, SCIF3_SCK_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_GPSR(IP7_26_24, AVB_TX_ER),\n\tPINMUX_IPSR_MSEL(IP7_26_24, SSI_SCK6_B, SEL_SSI6_1),\n\tPINMUX_IPSR_MSEL(IP7_29_27, ETH_TXD0, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP7_29_27, VI0_R2),\n\tPINMUX_IPSR_MSEL(IP7_29_27, SCIF3_RXD_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP7_29_27, I2C4_SCL_E, SEL_I2C04_4),\n\tPINMUX_IPSR_GPSR(IP7_29_27, AVB_GTX_CLK),\n\tPINMUX_IPSR_MSEL(IP7_29_27, SSI_WS6_B, SEL_SSI6_1),\n\tPINMUX_IPSR_GPSR(IP7_31, DREQ0_N),\n\tPINMUX_IPSR_GPSR(IP7_31, SCIFB1_RXD),\n\n\t \n\tPINMUX_IPSR_MSEL(IP8_2_0, ETH_MDC, SEL_ETH_0),\n\tPINMUX_IPSR_GPSR(IP8_2_0, VI0_R3),\n\tPINMUX_IPSR_MSEL(IP8_2_0, SCIF3_TXD_B, SEL_SCIF3_1),\n\tPINMUX_IPSR_MSEL(IP8_2_0, I2C4_SDA_E, SEL_I2C04_4),\n\tPINMUX_IPSR_GPSR(IP8_2_0, AVB_MDC),\n\tPINMUX_IPSR_MSEL(IP8_2_0, SSI_SDATA6_B, SEL_SSI6_1),\n\tPINMUX_IPSR_MSEL(IP8_5_3, HSCIF0_HRX, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP8_5_3, VI0_R4),\n\tPINMUX_IPSR_MSEL(IP8_5_3, I2C1_SCL_C, SEL_I2C01_2),\n\tPINMUX_IPSR_MSEL(IP8_5_3, AUDIO_CLKA_B, SEL_ADG_1),\n\tPINMUX_IPSR_GPSR(IP8_5_3, AVB_MDIO),\n\tPINMUX_IPSR_MSEL(IP8_5_3, SSI_SCK78_B, SEL_SSI7_1),\n\tPINMUX_IPSR_MSEL(IP8_8_6, HSCIF0_HTX, SEL_HSCIF0_0),\n\tPINMUX_IPSR_GPSR(IP8_8_6, VI0_R5),\n\tPINMUX_IPSR_MSEL(IP8_8_6, I2C1_SDA_C, SEL_I2C01_2),\n\tPINMUX_IPSR_MSEL(IP8_8_6, AUDIO_CLKB_B, SEL_ADG_1),\n\tPINMUX_IPSR_GPSR(IP8_5_3, AVB_LINK),\n\tPINMUX_IPSR_MSEL(IP8_8_6, SSI_WS78_B, SEL_SSI7_1),\n\tPINMUX_IPSR_GPSR(IP8_11_9, HSCIF0_HCTS_N),\n\tPINMUX_IPSR_GPSR(IP8_11_9, VI0_R6),\n\tPINMUX_IPSR_MSEL(IP8_11_9, SCIF0_RXD_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_MSEL(IP8_11_9, I2C0_SCL_E, SEL_I2C00_4),\n\tPINMUX_IPSR_GPSR(IP8_11_9, AVB_MAGIC),\n\tPINMUX_IPSR_MSEL(IP8_11_9, SSI_SDATA7_B, SEL_SSI7_1),\n\tPINMUX_IPSR_GPSR(IP8_14_12, HSCIF0_HRTS_N),\n\tPINMUX_IPSR_GPSR(IP8_14_12, VI0_R7),\n\tPINMUX_IPSR_MSEL(IP8_14_12, SCIF0_TXD_D, SEL_SCIF0_3),\n\tPINMUX_IPSR_MSEL(IP8_14_12, I2C0_SDA_E, SEL_I2C00_4),\n\tPINMUX_IPSR_GPSR(IP8_14_12, AVB_PHY_INT),\n\tPINMUX_IPSR_MSEL(IP8_14_12, SSI_SDATA8_B, SEL_SSI8_1),\n\tPINMUX_IPSR_MSEL(IP8_16_15, HSCIF0_HSCK, SEL_HSCIF0_0),\n\tPINMUX_IPSR_MSEL(IP8_16_15, SCIF_CLK_B, SEL_SCIF0_1),\n\tPINMUX_IPSR_GPSR(IP8_16_15, AVB_CRS),\n\tPINMUX_IPSR_MSEL(IP8_16_15, AUDIO_CLKC_B, SEL_ADG_1),\n\tPINMUX_IPSR_MSEL(IP8_19_17, I2C0_SCL, SEL_I2C00_0),\n\tPINMUX_IPSR_MSEL(IP8_19_17, SCIF0_RXD_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_GPSR(IP8_19_17, PWM5),\n\tPINMUX_IPSR_MSEL(IP8_19_17, TCLK1_B, SEL_TMU_1),\n\tPINMUX_IPSR_GPSR(IP8_19_17, AVB_GTXREFCLK),\n\tPINMUX_IPSR_MSEL(IP8_19_17, CAN1_RX_D, SEL_CAN1_3),\n\tPINMUX_IPSR_GPSR(IP8_19_17, TPUTO0_B),\n\tPINMUX_IPSR_MSEL(IP8_22_20, I2C0_SDA, SEL_I2C00_0),\n\tPINMUX_IPSR_MSEL(IP8_22_20, SCIF0_TXD_C, SEL_SCIF0_2),\n\tPINMUX_IPSR_GPSR(IP8_22_20, TPUTO0),\n\tPINMUX_IPSR_MSEL(IP8_22_20, CAN_CLK, SEL_CAN_0),\n\tPINMUX_IPSR_GPSR(IP8_22_20, DVC_MUTE),\n\tPINMUX_IPSR_MSEL(IP8_22_20, CAN1_TX_D, SEL_CAN1_3),\n\tPINMUX_IPSR_MSEL(IP8_25_23, I2C1_SCL, SEL_I2C01_0),\n\tPINMUX_IPSR_MSEL(IP8_25_23, SCIF4_RXD, SEL_SCIF4_0),\n\tPINMUX_IPSR_GPSR(IP8_25_23, PWM5_B),\n\tPINMUX_IPSR_GPSR(IP8_25_23, DU1_DR0),\n\tPINMUX_IPSR_MSEL(IP8_25_23, TS_SDATA_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_GPSR(IP8_25_23, TPUTO1_B),\n\tPINMUX_IPSR_MSEL(IP8_28_26, I2C1_SDA, SEL_I2C01_0),\n\tPINMUX_IPSR_MSEL(IP8_28_26, SCIF4_TXD, SEL_SCIF4_0),\n\tPINMUX_IPSR_GPSR(IP8_28_26, IRQ5),\n\tPINMUX_IPSR_GPSR(IP8_28_26, DU1_DR1),\n\tPINMUX_IPSR_MSEL(IP8_28_26, TS_SCK_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP8_28_26, BPFCLK_C, SEL_DARC_2),\n\tPINMUX_IPSR_GPSR(IP8_31_29, MSIOF0_RXD),\n\tPINMUX_IPSR_MSEL(IP8_31_29, SCIF5_RXD, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP8_31_29, I2C2_SCL_C, SEL_I2C02_2),\n\tPINMUX_IPSR_GPSR(IP8_31_29, DU1_DR2),\n\tPINMUX_IPSR_MSEL(IP8_31_29, TS_SDEN_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP8_31_29, FMCLK_C, SEL_DARC_2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP9_2_0, MSIOF0_TXD),\n\tPINMUX_IPSR_MSEL(IP9_2_0, SCIF5_TXD, SEL_SCIF5_0),\n\tPINMUX_IPSR_MSEL(IP9_2_0, I2C2_SDA_C, SEL_I2C02_2),\n\tPINMUX_IPSR_GPSR(IP9_2_0, DU1_DR3),\n\tPINMUX_IPSR_MSEL(IP9_2_0, TS_SPSYNC_D, SEL_TSIF0_3),\n\tPINMUX_IPSR_MSEL(IP9_2_0, FMIN_C, SEL_DARC_2),\n\tPINMUX_IPSR_GPSR(IP9_5_3, MSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP9_5_3, IRQ0),\n\tPINMUX_IPSR_MSEL(IP9_5_3, TS_SDATA, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP9_5_3, DU1_DR4),\n\tPINMUX_IPSR_GPSR(IP9_5_3, TPUTO1_C),\n\tPINMUX_IPSR_GPSR(IP9_8_6, MSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP9_8_6, PWM1),\n\tPINMUX_IPSR_MSEL(IP9_8_6, TS_SCK, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP9_8_6, DU1_DR5),\n\tPINMUX_IPSR_MSEL(IP9_8_6, BPFCLK_B, SEL_DARC_1),\n\tPINMUX_IPSR_GPSR(IP9_11_9, MSIOF0_SS1),\n\tPINMUX_IPSR_MSEL(IP9_11_9, SCIFA0_RXD, SEL_SCIFA0_0),\n\tPINMUX_IPSR_MSEL(IP9_11_9, TS_SDEN, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP9_11_9, DU1_DR6),\n\tPINMUX_IPSR_MSEL(IP9_11_9, FMCLK_B, SEL_DARC_1),\n\tPINMUX_IPSR_GPSR(IP9_14_12, MSIOF0_SS2),\n\tPINMUX_IPSR_MSEL(IP9_14_12, SCIFA0_TXD, SEL_SCIFA0_0),\n\tPINMUX_IPSR_MSEL(IP9_14_12, TS_SPSYNC, SEL_TSIF0_0),\n\tPINMUX_IPSR_GPSR(IP9_14_12, DU1_DR7),\n\tPINMUX_IPSR_MSEL(IP9_14_12, FMIN_B, SEL_DARC_1),\n\tPINMUX_IPSR_MSEL(IP9_16_15, HSCIF1_HRX, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP9_16_15, I2C4_SCL, SEL_I2C04_0),\n\tPINMUX_IPSR_GPSR(IP9_16_15, PWM6),\n\tPINMUX_IPSR_GPSR(IP9_16_15, DU1_DG0),\n\tPINMUX_IPSR_MSEL(IP9_18_17, HSCIF1_HTX, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP9_18_17, I2C4_SDA, SEL_I2C04_0),\n\tPINMUX_IPSR_GPSR(IP9_18_17, TPUTO1),\n\tPINMUX_IPSR_GPSR(IP9_18_17, DU1_DG1),\n\tPINMUX_IPSR_GPSR(IP9_21_19, HSCIF1_HSCK),\n\tPINMUX_IPSR_GPSR(IP9_21_19, PWM2),\n\tPINMUX_IPSR_MSEL(IP9_21_19, IETX, SEL_IEB_0),\n\tPINMUX_IPSR_GPSR(IP9_21_19, DU1_DG2),\n\tPINMUX_IPSR_MSEL(IP9_21_19, REMOCON_B, SEL_RCN_1),\n\tPINMUX_IPSR_MSEL(IP9_21_19, SPEEDIN_B, SEL_RSP_1),\n\tPINMUX_IPSR_MSEL(IP9_24_22, HSCIF1_HCTS_N, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP9_24_22, SCIFA4_RXD, SEL_SCIFA4_0),\n\tPINMUX_IPSR_MSEL(IP9_24_22, IECLK, SEL_IEB_0),\n\tPINMUX_IPSR_GPSR(IP9_24_22, DU1_DG3),\n\tPINMUX_IPSR_MSEL(IP9_24_22, SSI_SCK1_B, SEL_SSI1_1),\n\tPINMUX_IPSR_MSEL(IP9_27_25, HSCIF1_HRTS_N, SEL_HSCIF1_0),\n\tPINMUX_IPSR_MSEL(IP9_27_25, SCIFA4_TXD, SEL_SCIFA4_0),\n\tPINMUX_IPSR_MSEL(IP9_27_25, IERX, SEL_IEB_0),\n\tPINMUX_IPSR_GPSR(IP9_27_25, DU1_DG4),\n\tPINMUX_IPSR_MSEL(IP9_27_25, SSI_WS1_B, SEL_SSI1_1),\n\tPINMUX_IPSR_MSEL(IP9_30_28, SCIF1_SCK, SEL_SCIF1_0),\n\tPINMUX_IPSR_GPSR(IP9_30_28, PWM3),\n\tPINMUX_IPSR_MSEL(IP9_30_28, TCLK2, SEL_TMU_0),\n\tPINMUX_IPSR_GPSR(IP9_30_28, DU1_DG5),\n\tPINMUX_IPSR_MSEL(IP9_30_28, SSI_SDATA1_B, SEL_SSI1_1),\n\n\t \n\tPINMUX_IPSR_MSEL(IP10_2_0, SCIF1_RXD, SEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP10_2_0, I2C5_SCL, SEL_I2C05_0),\n\tPINMUX_IPSR_GPSR(IP10_2_0, DU1_DG6),\n\tPINMUX_IPSR_MSEL(IP10_2_0, SSI_SCK2_B, SEL_SSI2_1),\n\tPINMUX_IPSR_MSEL(IP10_5_3, SCIF1_TXD, SEL_SCIF1_0),\n\tPINMUX_IPSR_MSEL(IP10_5_3, I2C5_SDA, SEL_I2C05_0),\n\tPINMUX_IPSR_GPSR(IP10_5_3, DU1_DG7),\n\tPINMUX_IPSR_MSEL(IP10_5_3, SSI_WS2_B, SEL_SSI2_1),\n\tPINMUX_IPSR_MSEL(IP10_8_6, SCIF2_RXD, SEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP10_8_6, IIC0_SCL, SEL_IIC0_0),\n\tPINMUX_IPSR_GPSR(IP10_8_6, DU1_DB0),\n\tPINMUX_IPSR_MSEL(IP10_8_6, SSI_SDATA2_B, SEL_SSI2_1),\n\tPINMUX_IPSR_MSEL(IP10_11_9, SCIF2_TXD, SEL_SCIF2_0),\n\tPINMUX_IPSR_MSEL(IP10_11_9, IIC0_SDA, SEL_IIC0_0),\n\tPINMUX_IPSR_GPSR(IP10_11_9, DU1_DB1),\n\tPINMUX_IPSR_MSEL(IP10_11_9, SSI_SCK9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP10_14_12, SCIF2_SCK, SEL_SCIF2_0),\n\tPINMUX_IPSR_GPSR(IP10_14_12, IRQ1),\n\tPINMUX_IPSR_GPSR(IP10_14_12, DU1_DB2),\n\tPINMUX_IPSR_MSEL(IP10_14_12, SSI_WS9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP10_17_15, SCIF3_SCK, SEL_SCIF3_0),\n\tPINMUX_IPSR_GPSR(IP10_17_15, IRQ2),\n\tPINMUX_IPSR_MSEL(IP10_17_15, BPFCLK_D, SEL_DARC_3),\n\tPINMUX_IPSR_GPSR(IP10_17_15, DU1_DB3),\n\tPINMUX_IPSR_MSEL(IP10_17_15, SSI_SDATA9_B, SEL_SSI9_1),\n\tPINMUX_IPSR_MSEL(IP10_20_18, SCIF3_RXD, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP10_20_18, I2C1_SCL_E, SEL_I2C01_4),\n\tPINMUX_IPSR_MSEL(IP10_20_18, FMCLK_D, SEL_DARC_3),\n\tPINMUX_IPSR_GPSR(IP10_20_18, DU1_DB4),\n\tPINMUX_IPSR_MSEL(IP10_20_18, AUDIO_CLKA_C, SEL_ADG_2),\n\tPINMUX_IPSR_MSEL(IP10_20_18, SSI_SCK4_B, SEL_SSI4_1),\n\tPINMUX_IPSR_MSEL(IP10_23_21, SCIF3_TXD, SEL_SCIF3_0),\n\tPINMUX_IPSR_MSEL(IP10_23_21, I2C1_SDA_E, SEL_I2C01_4),\n\tPINMUX_IPSR_MSEL(IP10_23_21, FMIN_D, SEL_DARC_3),\n\tPINMUX_IPSR_GPSR(IP10_23_21, DU1_DB5),\n\tPINMUX_IPSR_MSEL(IP10_23_21, AUDIO_CLKB_C, SEL_ADG_2),\n\tPINMUX_IPSR_MSEL(IP10_23_21, SSI_WS4_B, SEL_SSI4_1),\n\tPINMUX_IPSR_MSEL(IP10_26_24, I2C2_SCL, SEL_I2C02_0),\n\tPINMUX_IPSR_MSEL(IP10_26_24, SCIFA5_RXD, SEL_SCIFA5_0),\n\tPINMUX_IPSR_GPSR(IP10_26_24, DU1_DB6),\n\tPINMUX_IPSR_MSEL(IP10_26_24, AUDIO_CLKC_C, SEL_ADG_2),\n\tPINMUX_IPSR_MSEL(IP10_26_24, SSI_SDATA4_B, SEL_SSI4_1),\n\tPINMUX_IPSR_MSEL(IP10_29_27, I2C2_SDA, SEL_I2C02_0),\n\tPINMUX_IPSR_MSEL(IP10_29_27, SCIFA5_TXD, SEL_SCIFA5_0),\n\tPINMUX_IPSR_GPSR(IP10_29_27, DU1_DB7),\n\tPINMUX_IPSR_MSEL(IP10_29_27, AUDIO_CLKOUT_C, SEL_ADG_2),\n\tPINMUX_IPSR_MSEL(IP10_31_30, SSI_SCK5, SEL_SSI5_0),\n\tPINMUX_IPSR_MSEL(IP10_31_30, SCIFA3_SCK, SEL_SCIFA3_0),\n\tPINMUX_IPSR_GPSR(IP10_31_30, DU1_DOTCLKIN),\n\n\t \n\tPINMUX_IPSR_MSEL(IP11_2_0, SSI_WS5, SEL_SSI5_0),\n\tPINMUX_IPSR_MSEL(IP11_2_0, SCIFA3_RXD, SEL_SCIFA3_0),\n\tPINMUX_IPSR_MSEL(IP11_2_0, I2C3_SCL_C, SEL_I2C03_2),\n\tPINMUX_IPSR_GPSR(IP11_2_0, DU1_DOTCLKOUT0),\n\tPINMUX_IPSR_MSEL(IP11_5_3, SSI_SDATA5, SEL_SSI5_0),\n\tPINMUX_IPSR_MSEL(IP11_5_3, SCIFA3_TXD, SEL_SCIFA3_0),\n\tPINMUX_IPSR_MSEL(IP11_5_3, I2C3_SDA_C, SEL_I2C03_2),\n\tPINMUX_IPSR_GPSR(IP11_5_3, DU1_DOTCLKOUT1),\n\tPINMUX_IPSR_MSEL(IP11_7_6, SSI_SCK6, SEL_SSI6_0),\n\tPINMUX_IPSR_MSEL(IP11_7_6, SCIFA1_SCK_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_GPSR(IP11_7_6, DU1_EXHSYNC_DU1_HSYNC),\n\tPINMUX_IPSR_MSEL(IP11_10_8, SSI_WS6, SEL_SSI6_0),\n\tPINMUX_IPSR_MSEL(IP11_10_8, SCIFA1_RXD_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_MSEL(IP11_10_8, I2C4_SCL_C, SEL_I2C04_2),\n\tPINMUX_IPSR_GPSR(IP11_10_8, DU1_EXVSYNC_DU1_VSYNC),\n\tPINMUX_IPSR_MSEL(IP11_13_11, SSI_SDATA6, SEL_SSI6_0),\n\tPINMUX_IPSR_MSEL(IP11_13_11, SCIFA1_TXD_B, SEL_SCIFA1_1),\n\tPINMUX_IPSR_MSEL(IP11_13_11, I2C4_SDA_C, SEL_I2C04_2),\n\tPINMUX_IPSR_GPSR(IP11_13_11, DU1_EXODDF_DU1_ODDF_DISP_CDE),\n\tPINMUX_IPSR_MSEL(IP11_15_14, SSI_SCK78, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP11_15_14, SCIFA2_SCK_B, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP11_15_14, I2C5_SDA_C, SEL_I2C05_2),\n\tPINMUX_IPSR_GPSR(IP11_15_14, DU1_DISP),\n\tPINMUX_IPSR_MSEL(IP11_17_16, SSI_WS78, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP11_17_16, SCIFA2_RXD_B, SEL_SCIFA2_1),\n\tPINMUX_IPSR_MSEL(IP11_17_16, I2C5_SCL_C, SEL_I2C05_2),\n\tPINMUX_IPSR_GPSR(IP11_17_16, DU1_CDE),\n\tPINMUX_IPSR_MSEL(IP11_20_18, SSI_SDATA7, SEL_SSI7_0),\n\tPINMUX_IPSR_MSEL(IP11_20_18, SCIFA2_TXD_B, SEL_SCIFA2_1),\n\tPINMUX_IPSR_GPSR(IP11_20_18, IRQ8),\n\tPINMUX_IPSR_MSEL(IP11_20_18, AUDIO_CLKA_D, SEL_ADG_3),\n\tPINMUX_IPSR_MSEL(IP11_20_18, CAN_CLK_D, SEL_CAN_3),\n\tPINMUX_IPSR_GPSR(IP11_23_21, SSI_SCK0129),\n\tPINMUX_IPSR_MSEL(IP11_23_21, MSIOF1_RXD_B, SEL_MSI1_1),\n\tPINMUX_IPSR_MSEL(IP11_23_21, SCIF5_RXD_D, SEL_SCIF5_3),\n\tPINMUX_IPSR_MSEL(IP11_23_21, ADIDATA_B, SEL_RAD_1),\n\tPINMUX_IPSR_GPSR(IP11_26_24, SSI_WS0129),\n\tPINMUX_IPSR_MSEL(IP11_26_24, MSIOF1_TXD_B, SEL_MSI1_1),\n\tPINMUX_IPSR_MSEL(IP11_26_24, SCIF5_TXD_D, SEL_SCIF5_3),\n\tPINMUX_IPSR_MSEL(IP11_26_24, ADICS_SAMP_B, SEL_RAD_1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, SSI_SDATA0),\n\tPINMUX_IPSR_MSEL(IP11_29_27, MSIOF1_SCK_B, SEL_MSI1_1),\n\tPINMUX_IPSR_GPSR(IP11_29_27, PWM0_B),\n\tPINMUX_IPSR_MSEL(IP11_29_27, ADICLK_B, SEL_RAD_1),\n\n\t \n\tPINMUX_IPSR_GPSR(IP12_2_0, SSI_SCK34),\n\tPINMUX_IPSR_MSEL(IP12_2_0, MSIOF1_SYNC_B, SEL_MSI1_1),\n\tPINMUX_IPSR_MSEL(IP12_2_0, SCIFA1_SCK_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_MSEL(IP12_2_0, ADICHS0_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP12_2_0, DREQ1_N_B, SEL_LBS_1),\n\tPINMUX_IPSR_GPSR(IP12_5_3, SSI_WS34),\n\tPINMUX_IPSR_MSEL(IP12_5_3, MSIOF1_SS1_B, SEL_MSI1_1),\n\tPINMUX_IPSR_MSEL(IP12_5_3, SCIFA1_RXD_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_MSEL(IP12_5_3, ADICHS1_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP12_5_3, CAN1_RX_C, SEL_CAN1_2),\n\tPINMUX_IPSR_MSEL(IP12_5_3, DACK1_B, SEL_LBS_1),\n\tPINMUX_IPSR_GPSR(IP12_8_6, SSI_SDATA3),\n\tPINMUX_IPSR_MSEL(IP12_8_6, MSIOF1_SS2_B, SEL_MSI1_1),\n\tPINMUX_IPSR_MSEL(IP12_8_6, SCIFA1_TXD_C, SEL_SCIFA1_2),\n\tPINMUX_IPSR_MSEL(IP12_8_6, ADICHS2_B, SEL_RAD_1),\n\tPINMUX_IPSR_MSEL(IP12_8_6, CAN1_TX_C, SEL_CAN1_2),\n\tPINMUX_IPSR_GPSR(IP12_8_6, DREQ2_N),\n\tPINMUX_IPSR_MSEL(IP12_10_9, SSI_SCK4, SEL_SSI4_0),\n\tPINMUX_IPSR_GPSR(IP12_10_9, MLB_CLK),\n\tPINMUX_IPSR_MSEL(IP12_10_9, IETX_B, SEL_IEB_1),\n\tPINMUX_IPSR_MSEL(IP12_12_11, SSI_WS4, SEL_SSI4_0),\n\tPINMUX_IPSR_GPSR(IP12_12_11, MLB_SIG),\n\tPINMUX_IPSR_MSEL(IP12_12_11, IECLK_B, SEL_IEB_1),\n\tPINMUX_IPSR_MSEL(IP12_14_13, SSI_SDATA4, SEL_SSI4_0),\n\tPINMUX_IPSR_GPSR(IP12_14_13, MLB_DAT),\n\tPINMUX_IPSR_MSEL(IP12_14_13, IERX_B, SEL_IEB_1),\n\tPINMUX_IPSR_MSEL(IP12_17_15, SSI_SDATA8, SEL_SSI8_0),\n\tPINMUX_IPSR_MSEL(IP12_17_15, SCIF1_SCK_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_17_15, PWM1_B),\n\tPINMUX_IPSR_GPSR(IP12_17_15, IRQ9),\n\tPINMUX_IPSR_MSEL(IP12_17_15, REMOCON, SEL_RCN_0),\n\tPINMUX_IPSR_GPSR(IP12_17_15, DACK2),\n\tPINMUX_IPSR_MSEL(IP12_17_15, ETH_MDIO_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP12_20_18, SSI_SCK1, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP12_20_18, SCIF1_RXD_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP12_20_18, IIC0_SCL_C, SEL_IIC0_2),\n\tPINMUX_IPSR_GPSR(IP12_20_18, VI1_CLK),\n\tPINMUX_IPSR_MSEL(IP12_20_18, CAN0_RX_D, SEL_CAN0_3),\n\tPINMUX_IPSR_MSEL(IP12_20_18, ETH_CRS_DV_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP12_23_21, SSI_WS1, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP12_23_21, SCIF1_TXD_B, SEL_SCIF1_1),\n\tPINMUX_IPSR_MSEL(IP12_23_21, IIC0_SDA_C, SEL_IIC0_2),\n\tPINMUX_IPSR_GPSR(IP12_23_21, VI1_DATA0),\n\tPINMUX_IPSR_MSEL(IP12_23_21, CAN0_TX_D, SEL_CAN0_3),\n\tPINMUX_IPSR_MSEL(IP12_23_21, ETH_RX_ER_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP12_26_24, SSI_SDATA1, SEL_SSI1_0),\n\tPINMUX_IPSR_MSEL(IP12_26_24, HSCIF1_HRX_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_26_24, VI1_DATA1),\n\tPINMUX_IPSR_GPSR(IP12_26_24, ATAWR0_N),\n\tPINMUX_IPSR_MSEL(IP12_26_24, ETH_RXD0_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP12_29_27, SSI_SCK2, SEL_SSI2_0),\n\tPINMUX_IPSR_MSEL(IP12_29_27, HSCIF1_HTX_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_GPSR(IP12_29_27, VI1_DATA2),\n\tPINMUX_IPSR_GPSR(IP12_29_27, ATAG0_N),\n\tPINMUX_IPSR_MSEL(IP12_29_27, ETH_RXD1_B, SEL_ETH_1),\n\n\t \n\tPINMUX_IPSR_MSEL(IP13_2_0, SSI_WS2, SEL_SSI2_0),\n\tPINMUX_IPSR_MSEL(IP13_2_0, HSCIF1_HCTS_N_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP13_2_0, SCIFA0_RXD_D, SEL_SCIFA0_3),\n\tPINMUX_IPSR_GPSR(IP13_2_0, VI1_DATA3),\n\tPINMUX_IPSR_GPSR(IP13_2_0, ATACS00_N),\n\tPINMUX_IPSR_MSEL(IP13_2_0, ETH_LINK_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_5_3, SSI_SDATA2, SEL_SSI2_0),\n\tPINMUX_IPSR_MSEL(IP13_5_3, HSCIF1_HRTS_N_B, SEL_HSCIF1_1),\n\tPINMUX_IPSR_MSEL(IP13_5_3, SCIFA0_TXD_D, SEL_SCIFA0_3),\n\tPINMUX_IPSR_GPSR(IP13_5_3, VI1_DATA4),\n\tPINMUX_IPSR_GPSR(IP13_5_3, ATACS10_N),\n\tPINMUX_IPSR_MSEL(IP13_5_3, ETH_REFCLK_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_8_6, SSI_SCK9, SEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP13_8_6, SCIF2_SCK_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_GPSR(IP13_8_6, PWM2_B),\n\tPINMUX_IPSR_GPSR(IP13_8_6, VI1_DATA5),\n\tPINMUX_IPSR_GPSR(IP13_8_6, EX_WAIT1),\n\tPINMUX_IPSR_MSEL(IP13_8_6, ETH_TXD1_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_11_9, SSI_WS9, SEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP13_11_9, SCIF2_RXD_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP13_11_9, I2C3_SCL_E, SEL_I2C03_4),\n\tPINMUX_IPSR_GPSR(IP13_11_9, VI1_DATA6),\n\tPINMUX_IPSR_GPSR(IP13_11_9, ATARD0_N),\n\tPINMUX_IPSR_MSEL(IP13_11_9, ETH_TX_EN_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_14_12, SSI_SDATA9, SEL_SSI9_0),\n\tPINMUX_IPSR_MSEL(IP13_14_12, SCIF2_TXD_B, SEL_SCIF2_1),\n\tPINMUX_IPSR_MSEL(IP13_14_12, I2C3_SDA_E, SEL_I2C03_4),\n\tPINMUX_IPSR_GPSR(IP13_14_12, VI1_DATA7),\n\tPINMUX_IPSR_GPSR(IP13_14_12, ATADIR0_N),\n\tPINMUX_IPSR_MSEL(IP13_14_12, ETH_MAGIC_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_17_15, AUDIO_CLKA, SEL_ADG_0),\n\tPINMUX_IPSR_MSEL(IP13_17_15, I2C0_SCL_B, SEL_I2C00_1),\n\tPINMUX_IPSR_MSEL(IP13_17_15, SCIFA4_RXD_D, SEL_SCIFA4_3),\n\tPINMUX_IPSR_GPSR(IP13_17_15, VI1_CLKENB),\n\tPINMUX_IPSR_MSEL(IP13_17_15, TS_SDATA_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP13_17_15, ETH_TXD0_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_20_18, AUDIO_CLKB, SEL_ADG_0),\n\tPINMUX_IPSR_MSEL(IP13_20_18, I2C0_SDA_B, SEL_I2C00_1),\n\tPINMUX_IPSR_MSEL(IP13_20_18, SCIFA4_TXD_D, SEL_SCIFA4_3),\n\tPINMUX_IPSR_GPSR(IP13_20_18, VI1_FIELD),\n\tPINMUX_IPSR_MSEL(IP13_20_18, TS_SCK_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP13_20_18, BPFCLK_E, SEL_DARC_4),\n\tPINMUX_IPSR_MSEL(IP13_20_18, ETH_MDC_B, SEL_ETH_1),\n\tPINMUX_IPSR_MSEL(IP13_23_21, AUDIO_CLKC, SEL_ADG_0),\n\tPINMUX_IPSR_MSEL(IP13_23_21, I2C4_SCL_B, SEL_I2C04_1),\n\tPINMUX_IPSR_MSEL(IP13_23_21, SCIFA5_RXD_D, SEL_SCIFA5_3),\n\tPINMUX_IPSR_GPSR(IP13_23_21, VI1_HSYNC_N),\n\tPINMUX_IPSR_MSEL(IP13_23_21, TS_SDEN_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP13_23_21, FMCLK_E, SEL_DARC_4),\n\tPINMUX_IPSR_MSEL(IP13_26_24, AUDIO_CLKOUT, SEL_ADG_0),\n\tPINMUX_IPSR_MSEL(IP13_26_24, I2C4_SDA_B, SEL_I2C04_1),\n\tPINMUX_IPSR_MSEL(IP13_26_24, SCIFA5_TXD_D, SEL_SCIFA5_3),\n\tPINMUX_IPSR_GPSR(IP13_26_24, VI1_VSYNC_N),\n\tPINMUX_IPSR_MSEL(IP13_26_24, TS_SPSYNC_C, SEL_TSIF0_2),\n\tPINMUX_IPSR_MSEL(IP13_26_24, FMIN_E, SEL_DARC_4),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \nstatic const unsigned int audio_clka_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int audio_clka_mux[] = {\n\tAUDIO_CLKA_MARK,\n};\nstatic const unsigned int audio_clka_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int audio_clka_b_mux[] = {\n\tAUDIO_CLKA_B_MARK,\n};\nstatic const unsigned int audio_clka_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int audio_clka_c_mux[] = {\n\tAUDIO_CLKA_C_MARK,\n};\nstatic const unsigned int audio_clka_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int audio_clka_d_mux[] = {\n\tAUDIO_CLKA_D_MARK,\n};\nstatic const unsigned int audio_clkb_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int audio_clkb_mux[] = {\n\tAUDIO_CLKB_MARK,\n};\nstatic const unsigned int audio_clkb_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int audio_clkb_b_mux[] = {\n\tAUDIO_CLKB_B_MARK,\n};\nstatic const unsigned int audio_clkb_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int audio_clkb_c_mux[] = {\n\tAUDIO_CLKB_C_MARK,\n};\nstatic const unsigned int audio_clkc_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22),\n};\nstatic const unsigned int audio_clkc_mux[] = {\n\tAUDIO_CLKC_MARK,\n};\nstatic const unsigned int audio_clkc_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int audio_clkc_b_mux[] = {\n\tAUDIO_CLKC_B_MARK,\n};\nstatic const unsigned int audio_clkc_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int audio_clkc_c_mux[] = {\n\tAUDIO_CLKC_C_MARK,\n};\nstatic const unsigned int audio_clkout_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 23),\n};\nstatic const unsigned int audio_clkout_mux[] = {\n\tAUDIO_CLKOUT_MARK,\n};\nstatic const unsigned int audio_clkout_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int audio_clkout_b_mux[] = {\n\tAUDIO_CLKOUT_B_MARK,\n};\nstatic const unsigned int audio_clkout_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int audio_clkout_c_mux[] = {\n\tAUDIO_CLKOUT_C_MARK,\n};\n \nstatic const unsigned int avb_link_pins[] = {\n\tRCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int avb_link_mux[] = {\n\tAVB_LINK_MARK,\n};\nstatic const unsigned int avb_magic_pins[] = {\n\tRCAR_GP_PIN(3, 27),\n};\nstatic const unsigned int avb_magic_mux[] = {\n\tAVB_MAGIC_MARK,\n};\nstatic const unsigned int avb_phy_int_pins[] = {\n\tRCAR_GP_PIN(3, 28),\n};\nstatic const unsigned int avb_phy_int_mux[] = {\n\tAVB_PHY_INT_MARK,\n};\nstatic const unsigned int avb_mdio_pins[] = {\n\tRCAR_GP_PIN(3, 24), RCAR_GP_PIN(3, 25),\n};\nstatic const unsigned int avb_mdio_mux[] = {\n\tAVB_MDC_MARK, AVB_MDIO_MARK,\n};\nstatic const unsigned int avb_mii_pins[] = {\n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n\tRCAR_GP_PIN(3, 17),\n\n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 4),\n\tRCAR_GP_PIN(3, 5),\n\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n\tRCAR_GP_PIN(3, 29), RCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 22),\n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int avb_mii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_TX_EN_MARK, AVB_TX_ER_MARK,\n\tAVB_TX_CLK_MARK, AVB_COL_MARK,\n};\nstatic const unsigned int avb_gmii_pins[] = {\n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 18), RCAR_GP_PIN(3, 19),\n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 21),\n\n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 4),\n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),\n\tRCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),\n\n\tRCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),\n\tRCAR_GP_PIN(3, 29), RCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 30),\n\tRCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 13),\n\tRCAR_GP_PIN(3, 11),\n};\nstatic const unsigned int avb_gmii_mux[] = {\n\tAVB_TXD0_MARK, AVB_TXD1_MARK, AVB_TXD2_MARK,\n\tAVB_TXD3_MARK, AVB_TXD4_MARK, AVB_TXD5_MARK,\n\tAVB_TXD6_MARK, AVB_TXD7_MARK,\n\n\tAVB_RXD0_MARK, AVB_RXD1_MARK, AVB_RXD2_MARK,\n\tAVB_RXD3_MARK, AVB_RXD4_MARK, AVB_RXD5_MARK,\n\tAVB_RXD6_MARK, AVB_RXD7_MARK,\n\n\tAVB_RX_ER_MARK, AVB_RX_CLK_MARK, AVB_RX_DV_MARK,\n\tAVB_CRS_MARK, AVB_GTX_CLK_MARK, AVB_GTXREFCLK_MARK,\n\tAVB_TX_EN_MARK, AVB_TX_ER_MARK, AVB_TX_CLK_MARK,\n\tAVB_COL_MARK,\n};\n\n \nstatic const unsigned int can0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 15), RCAR_GP_PIN(6, 14),\n};\n\nstatic const unsigned int can0_data_mux[] = {\n\tCAN0_TX_MARK, CAN0_RX_MARK,\n};\n\nstatic const unsigned int can0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16), RCAR_GP_PIN(3, 15),\n};\n\nstatic const unsigned int can0_data_b_mux[] = {\n\tCAN0_TX_B_MARK, CAN0_RX_B_MARK,\n};\n\nstatic const unsigned int can0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 16),\n};\n\nstatic const unsigned int can0_data_c_mux[] = {\n\tCAN0_TX_C_MARK, CAN0_RX_C_MARK,\n};\n\nstatic const unsigned int can0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 11),\n};\n\nstatic const unsigned int can0_data_d_mux[] = {\n\tCAN0_TX_D_MARK, CAN0_RX_D_MARK,\n};\n\nstatic const unsigned int can1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 25), RCAR_GP_PIN(6, 24),\n};\n\nstatic const unsigned int can1_data_mux[] = {\n\tCAN1_TX_MARK, CAN1_RX_MARK,\n};\n\nstatic const unsigned int can1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 1),\n};\n\nstatic const unsigned int can1_data_b_mux[] = {\n\tCAN1_TX_B_MARK, CAN1_RX_B_MARK,\n};\n\nstatic const unsigned int can1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 5),\n};\n\nstatic const unsigned int can1_data_c_mux[] = {\n\tCAN1_TX_C_MARK, CAN1_RX_C_MARK,\n};\n\nstatic const unsigned int can1_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 31), RCAR_GP_PIN(3, 30),\n};\n\nstatic const unsigned int can1_data_d_mux[] = {\n\tCAN1_TX_D_MARK, CAN1_RX_D_MARK,\n};\n\nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 31),\n};\n\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\nstatic const unsigned int can_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\n\nstatic const unsigned int can_clk_b_mux[] = {\n\tCAN_CLK_B_MARK,\n};\n\nstatic const unsigned int can_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\n\nstatic const unsigned int can_clk_c_mux[] = {\n\tCAN_CLK_C_MARK,\n};\n\nstatic const unsigned int can_clk_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\n\nstatic const unsigned int can_clk_d_mux[] = {\n\tCAN_CLK_D_MARK,\n};\n\n \nstatic const unsigned int du0_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7),  RCAR_GP_PIN(2, 6),  RCAR_GP_PIN(2, 5),\n\tRCAR_GP_PIN(2, 4),  RCAR_GP_PIN(2, 3),  RCAR_GP_PIN(2, 2),\n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 10),\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 22), RCAR_GP_PIN(2, 21),\n\tRCAR_GP_PIN(2, 20), RCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 18),\n};\nstatic const unsigned int du0_rgb666_mux[] = {\n\tDU0_DR7_MARK, DU0_DR6_MARK, DU0_DR5_MARK, DU0_DR4_MARK,\n\tDU0_DR3_MARK, DU0_DR2_MARK,\n\tDU0_DG7_MARK, DU0_DG6_MARK, DU0_DG5_MARK, DU0_DG4_MARK,\n\tDU0_DG3_MARK, DU0_DG2_MARK,\n\tDU0_DB7_MARK, DU0_DB6_MARK, DU0_DB5_MARK, DU0_DB4_MARK,\n\tDU0_DB3_MARK, DU0_DB2_MARK,\n};\nstatic const unsigned int du0_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7),  RCAR_GP_PIN(2, 6),  RCAR_GP_PIN(2, 5),\n\tRCAR_GP_PIN(2, 4),  RCAR_GP_PIN(2, 3),  RCAR_GP_PIN(2, 2),\n\tRCAR_GP_PIN(2, 1),  RCAR_GP_PIN(2, 0),\n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 13),\n\tRCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 10),\n\tRCAR_GP_PIN(2, 9),  RCAR_GP_PIN(2, 8),\n\tRCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 22), RCAR_GP_PIN(2, 21),\n\tRCAR_GP_PIN(2, 20), RCAR_GP_PIN(2, 19), RCAR_GP_PIN(2, 18),\n\tRCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int du0_rgb888_mux[] = {\n\tDU0_DR7_MARK, DU0_DR6_MARK, DU0_DR5_MARK, DU0_DR4_MARK,\n\tDU0_DR3_MARK, DU0_DR2_MARK, DU0_DR1_MARK, DU0_DR0_MARK,\n\tDU0_DG7_MARK, DU0_DG6_MARK, DU0_DG5_MARK, DU0_DG4_MARK,\n\tDU0_DG3_MARK, DU0_DG2_MARK, DU0_DG1_MARK, DU0_DG0_MARK,\n\tDU0_DB7_MARK, DU0_DB6_MARK, DU0_DB5_MARK, DU0_DB4_MARK,\n\tDU0_DB3_MARK, DU0_DB2_MARK, DU0_DB1_MARK, DU0_DB0_MARK,\n};\nstatic const unsigned int du0_clk0_out_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 25),\n};\nstatic const unsigned int du0_clk0_out_mux[] = {\n\tDU0_DOTCLKOUT0_MARK\n};\nstatic const unsigned int du0_clk1_out_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 26),\n};\nstatic const unsigned int du0_clk1_out_mux[] = {\n\tDU0_DOTCLKOUT1_MARK\n};\nstatic const unsigned int du0_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int du0_clk_in_mux[] = {\n\tDU0_DOTCLKIN_MARK\n};\nstatic const unsigned int du0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 28), RCAR_GP_PIN(2, 27),\n};\nstatic const unsigned int du0_sync_mux[] = {\n\tDU0_EXVSYNC_DU0_VSYNC_MARK, DU0_EXHSYNC_DU0_HSYNC_MARK\n};\nstatic const unsigned int du0_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 29),\n};\nstatic const unsigned int du0_oddf_mux[] = {\n\tDU0_EXODDF_DU0_ODDF_DISP_CDE_MARK,\n};\nstatic const unsigned int du0_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 31),\n};\nstatic const unsigned int du0_cde_mux[] = {\n\tDU0_CDE_MARK,\n};\nstatic const unsigned int du0_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 30),\n};\nstatic const unsigned int du0_disp_mux[] = {\n\tDU0_DISP_MARK\n};\nstatic const unsigned int du1_rgb666_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7),  RCAR_GP_PIN(4, 6),  RCAR_GP_PIN(4, 5),\n\tRCAR_GP_PIN(4, 4),  RCAR_GP_PIN(4, 3),  RCAR_GP_PIN(4, 2),\n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 13),\n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 10),\n\tRCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 21),\n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int du1_rgb666_mux[] = {\n\tDU1_DR7_MARK, DU1_DR6_MARK, DU1_DR5_MARK, DU1_DR4_MARK,\n\tDU1_DR3_MARK, DU1_DR2_MARK,\n\tDU1_DG7_MARK, DU1_DG6_MARK, DU1_DG5_MARK, DU1_DG4_MARK,\n\tDU1_DG3_MARK, DU1_DG2_MARK,\n\tDU1_DB7_MARK, DU1_DB6_MARK, DU1_DB5_MARK, DU1_DB4_MARK,\n\tDU1_DB3_MARK, DU1_DB2_MARK,\n};\nstatic const unsigned int du1_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7),  RCAR_GP_PIN(4, 6),  RCAR_GP_PIN(4, 5),\n\tRCAR_GP_PIN(4, 4),  RCAR_GP_PIN(4, 3),  RCAR_GP_PIN(4, 2),\n\tRCAR_GP_PIN(4, 1),  RCAR_GP_PIN(4, 0),\n\tRCAR_GP_PIN(4, 15), RCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 13),\n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 10),\n\tRCAR_GP_PIN(4, 9),  RCAR_GP_PIN(4, 8),\n\tRCAR_GP_PIN(4, 23), RCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 21),\n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 19), RCAR_GP_PIN(4, 18),\n\tRCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int du1_rgb888_mux[] = {\n\tDU1_DR7_MARK, DU1_DR6_MARK, DU1_DR5_MARK, DU1_DR4_MARK,\n\tDU1_DR3_MARK, DU1_DR2_MARK, DU1_DR1_MARK, DU1_DR0_MARK,\n\tDU1_DG7_MARK, DU1_DG6_MARK, DU1_DG5_MARK, DU1_DG4_MARK,\n\tDU1_DG3_MARK, DU1_DG2_MARK, DU1_DG1_MARK, DU1_DG0_MARK,\n\tDU1_DB7_MARK, DU1_DB6_MARK, DU1_DB5_MARK, DU1_DB4_MARK,\n\tDU1_DB3_MARK, DU1_DB2_MARK, DU1_DB1_MARK, DU1_DB0_MARK,\n};\nstatic const unsigned int du1_clk0_out_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25),\n};\nstatic const unsigned int du1_clk0_out_mux[] = {\n\tDU1_DOTCLKOUT0_MARK\n};\nstatic const unsigned int du1_clk1_out_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int du1_clk1_out_mux[] = {\n\tDU1_DOTCLKOUT1_MARK\n};\nstatic const unsigned int du1_clk_in_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int du1_clk_in_mux[] = {\n\tDU1_DOTCLKIN_MARK\n};\nstatic const unsigned int du1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int du1_sync_mux[] = {\n\tDU1_EXVSYNC_DU1_VSYNC_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK\n};\nstatic const unsigned int du1_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int du1_oddf_mux[] = {\n\tDU1_EXODDF_DU1_ODDF_DISP_CDE_MARK,\n};\nstatic const unsigned int du1_cde_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31),\n};\nstatic const unsigned int du1_cde_mux[] = {\n\tDU1_CDE_MARK\n};\nstatic const unsigned int du1_disp_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int du1_disp_mux[] = {\n\tDU1_DISP_MARK\n};\n \nstatic const unsigned int eth_link_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int eth_link_mux[] = {\n\tETH_LINK_MARK,\n};\nstatic const unsigned int eth_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22),\n};\nstatic const unsigned int eth_magic_mux[] = {\n\tETH_MAGIC_MARK,\n};\nstatic const unsigned int eth_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 24), RCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int eth_mdio_mux[] = {\n\tETH_MDC_MARK, ETH_MDIO_MARK,\n};\nstatic const unsigned int eth_rmii_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16), RCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 15),\n\tRCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 20),\n\tRCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int eth_rmii_mux[] = {\n\tETH_RXD0_MARK, ETH_RXD1_MARK, ETH_RX_ER_MARK, ETH_CRS_DV_MARK,\n\tETH_TXD0_MARK, ETH_TXD1_MARK, ETH_TX_EN_MARK, ETH_REFCLK_MARK,\n};\nstatic const unsigned int eth_link_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int eth_link_b_mux[] = {\n\tETH_LINK_B_MARK,\n};\nstatic const unsigned int eth_magic_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int eth_magic_b_mux[] = {\n\tETH_MAGIC_B_MARK,\n};\nstatic const unsigned int eth_mdio_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 21), RCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int eth_mdio_b_mux[] = {\n\tETH_MDC_B_MARK, ETH_MDIO_B_MARK,\n};\nstatic const unsigned int eth_rmii_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 12),\n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 20), RCAR_GP_PIN(5, 17),\n\tRCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int eth_rmii_b_mux[] = {\n\tETH_RXD0_B_MARK, ETH_RXD1_B_MARK, ETH_RX_ER_B_MARK, ETH_CRS_DV_B_MARK,\n\tETH_TXD0_B_MARK, ETH_TXD1_B_MARK, ETH_TX_EN_B_MARK, ETH_REFCLK_B_MARK,\n};\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHSCIF0_HRX_MARK, HSCIF0_HTX_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCIF0_HSCK_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 28), RCAR_GP_PIN(3, 27),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHSCIF0_HRTS_N_MARK, HSCIF0_HCTS_N_MARK,\n};\nstatic const unsigned int hscif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 30), RCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int hscif0_data_b_mux[] = {\n\tHSCIF0_HRX_B_MARK, HSCIF0_HTX_B_MARK,\n};\nstatic const unsigned int hscif0_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int hscif0_clk_b_mux[] = {\n\tHSCIF0_HSCK_B_MARK,\n};\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHSCIF1_HRX_MARK, HSCIF1_HTX_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 10),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCIF1_HSCK_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 11),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHSCIF1_HRTS_N_MARK, HSCIF1_HCTS_N_MARK,\n};\nstatic const unsigned int hscif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13), RCAR_GP_PIN(5, 14),\n};\nstatic const unsigned int hscif1_data_b_mux[] = {\n\tHSCIF1_HRX_B_MARK, HSCIF1_HTX_B_MARK,\n};\nstatic const unsigned int hscif1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16), RCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int hscif1_ctrl_b_mux[] = {\n\tHSCIF1_HRTS_N_B_MARK, HSCIF1_HCTS_N_B_MARK,\n};\n \nstatic const unsigned int hscif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),\n};\nstatic const unsigned int hscif2_data_mux[] = {\n\tHSCIF2_HRX_MARK, HSCIF2_HTX_MARK,\n};\nstatic const unsigned int hscif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int hscif2_clk_mux[] = {\n\tHSCIF2_HSCK_MARK,\n};\nstatic const unsigned int hscif2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int hscif2_ctrl_mux[] = {\n\tHSCIF2_HRTS_N_MARK, HSCIF2_HCTS_N_MARK,\n};\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 30), RCAR_GP_PIN(3, 31),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tI2C0_SCL_MARK, I2C0_SDA_MARK,\n};\nstatic const unsigned int i2c0_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20), RCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int i2c0_b_mux[] = {\n\tI2C0_SCL_B_MARK, I2C0_SDA_B_MARK,\n};\nstatic const unsigned int i2c0_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11), RCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int i2c0_c_mux[] = {\n\tI2C0_SCL_C_MARK, I2C0_SDA_C_MARK,\n};\nstatic const unsigned int i2c0_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int i2c0_d_mux[] = {\n\tI2C0_SCL_D_MARK, I2C0_SDA_D_MARK,\n};\nstatic const unsigned int i2c0_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 28),\n};\nstatic const unsigned int i2c0_e_mux[] = {\n\tI2C0_SCL_E_MARK, I2C0_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tI2C1_SCL_MARK, I2C1_SDA_MARK,\n};\nstatic const unsigned int i2c1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),\n};\nstatic const unsigned int i2c1_b_mux[] = {\n\tI2C1_SCL_B_MARK, I2C1_SDA_B_MARK,\n};\nstatic const unsigned int i2c1_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int i2c1_c_mux[] = {\n\tI2C1_SCL_C_MARK, I2C1_SDA_C_MARK,\n};\nstatic const unsigned int i2c1_d_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int i2c1_d_mux[] = {\n\tI2C1_SCL_D_MARK, I2C1_SDA_D_MARK,\n};\nstatic const unsigned int i2c1_e_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int i2c1_e_mux[] = {\n\tI2C1_SCL_E_MARK, I2C1_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tI2C2_SCL_MARK, I2C2_SDA_MARK,\n};\nstatic const unsigned int i2c2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int i2c2_b_mux[] = {\n\tI2C2_SCL_B_MARK, I2C2_SDA_B_MARK,\n};\nstatic const unsigned int i2c2_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int i2c2_c_mux[] = {\n\tI2C2_SCL_C_MARK, I2C2_SDA_C_MARK,\n};\nstatic const unsigned int i2c2_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 1),\n};\nstatic const unsigned int i2c2_d_mux[] = {\n\tI2C2_SCL_D_MARK, I2C2_SDA_D_MARK,\n};\nstatic const unsigned int i2c2_e_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int i2c2_e_mux[] = {\n\tI2C2_SCL_E_MARK, I2C2_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tI2C3_SCL_MARK, I2C3_SDA_MARK,\n};\nstatic const unsigned int i2c3_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int i2c3_b_mux[] = {\n\tI2C3_SCL_B_MARK, I2C3_SDA_B_MARK,\n};\nstatic const unsigned int i2c3_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int i2c3_c_mux[] = {\n\tI2C3_SCL_C_MARK, I2C3_SDA_C_MARK,\n};\nstatic const unsigned int i2c3_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int i2c3_d_mux[] = {\n\tI2C3_SCL_D_MARK, I2C3_SDA_D_MARK,\n};\nstatic const unsigned int i2c3_e_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int i2c3_e_mux[] = {\n\tI2C3_SCL_E_MARK, I2C3_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n};\nstatic const unsigned int i2c4_mux[] = {\n\tI2C4_SCL_MARK, I2C4_SDA_MARK,\n};\nstatic const unsigned int i2c4_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22), RCAR_GP_PIN(5, 23),\n};\nstatic const unsigned int i2c4_b_mux[] = {\n\tI2C4_SCL_B_MARK, I2C4_SDA_B_MARK,\n};\nstatic const unsigned int i2c4_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int i2c4_c_mux[] = {\n\tI2C4_SCL_C_MARK, I2C4_SDA_C_MARK,\n};\nstatic const unsigned int i2c4_d_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int i2c4_d_mux[] = {\n\tI2C4_SCL_D_MARK, I2C4_SDA_D_MARK,\n};\nstatic const unsigned int i2c4_e_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 24),\n};\nstatic const unsigned int i2c4_e_mux[] = {\n\tI2C4_SCL_E_MARK, I2C4_SDA_E_MARK,\n};\n \nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int i2c5_mux[] = {\n\tI2C5_SCL_MARK, I2C5_SDA_MARK,\n};\nstatic const unsigned int i2c5_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int i2c5_b_mux[] = {\n\tI2C5_SCL_B_MARK, I2C5_SDA_B_MARK,\n};\nstatic const unsigned int i2c5_c_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int i2c5_c_mux[] = {\n\tI2C5_SCL_C_MARK, I2C5_SDA_C_MARK,\n};\nstatic const unsigned int i2c5_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int i2c5_d_mux[] = {\n\tI2C5_SCL_D_MARK, I2C5_SDA_D_MARK,\n};\n \nstatic const unsigned int intc_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int intc_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int intc_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int intc_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int intc_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_irq4_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int intc_irq4_mux[] = {\n\tIRQ4_MARK,\n};\nstatic const unsigned int intc_irq5_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int intc_irq5_mux[] = {\n\tIRQ5_MARK,\n};\nstatic const unsigned int intc_irq6_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int intc_irq6_mux[] = {\n\tIRQ6_MARK,\n};\nstatic const unsigned int intc_irq7_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int intc_irq7_mux[] = {\n\tIRQ7_MARK,\n};\nstatic const unsigned int intc_irq8_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int intc_irq8_mux[] = {\n\tIRQ8_MARK,\n};\nstatic const unsigned int intc_irq9_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int intc_irq9_mux[] = {\n\tIRQ9_MARK,\n};\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18), RCAR_GP_PIN(6, 19),\n\tRCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 21),\n\tRCAR_GP_PIN(6, 22), RCAR_GP_PIN(6, 23),\n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_D0_MARK, MMC_D1_MARK, MMC_D2_MARK, MMC_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK, MMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 17),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_CLK_MARK, MMC_CMD_MARK,\n};\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 7),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2),\n};\nstatic const unsigned int msiof0_rx_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\nstatic const unsigned int msiof0_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int msiof0_tx_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 26),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 29),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24),\n};\nstatic const unsigned int msiof1_rx_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\nstatic const unsigned int msiof1_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int msiof1_tx_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\nstatic const unsigned int msiof1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int msiof1_clk_b_mux[] = {\n\tMSIOF1_SCK_B_MARK,\n};\nstatic const unsigned int msiof1_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int msiof1_sync_b_mux[] = {\n\tMSIOF1_SYNC_B_MARK,\n};\nstatic const unsigned int msiof1_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int msiof1_ss1_b_mux[] = {\n\tMSIOF1_SS1_B_MARK,\n};\nstatic const unsigned int msiof1_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int msiof1_ss2_b_mux[] = {\n\tMSIOF1_SS2_B_MARK,\n};\nstatic const unsigned int msiof1_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1),\n};\nstatic const unsigned int msiof1_rx_b_mux[] = {\n\tMSIOF1_RXD_B_MARK,\n};\nstatic const unsigned int msiof1_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int msiof1_tx_b_mux[] = {\n\tMSIOF1_TXD_B_MARK,\n};\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_rx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 30),\n};\nstatic const unsigned int msiof2_rx_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\nstatic const unsigned int msiof2_tx_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 31),\n};\nstatic const unsigned int msiof2_tx_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\nstatic const unsigned int msiof2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15),\n};\nstatic const unsigned int msiof2_clk_b_mux[] = {\n\tMSIOF2_SCK_B_MARK,\n};\nstatic const unsigned int msiof2_sync_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int msiof2_sync_b_mux[] = {\n\tMSIOF2_SYNC_B_MARK,\n};\nstatic const unsigned int msiof2_ss1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17),\n};\nstatic const unsigned int msiof2_ss1_b_mux[] = {\n\tMSIOF2_SS1_B_MARK,\n};\nstatic const unsigned int msiof2_ss2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int msiof2_ss2_b_mux[] = {\n\tMSIOF2_SS2_B_MARK,\n};\nstatic const unsigned int msiof2_rx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13),\n};\nstatic const unsigned int msiof2_rx_b_mux[] = {\n\tMSIOF2_RXD_B_MARK,\n};\nstatic const unsigned int msiof2_tx_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int msiof2_tx_b_mux[] = {\n\tMSIOF2_TXD_B_MARK,\n};\n \nstatic const unsigned int pwm0_pins[] = {\n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int pwm0_mux[] = {\n\tPWM0_MARK,\n};\nstatic const unsigned int pwm0_b_pins[] = {\n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int pwm0_b_mux[] = {\n\tPWM0_B_MARK,\n};\nstatic const unsigned int pwm1_pins[] = {\n\tRCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int pwm1_mux[] = {\n\tPWM1_MARK,\n};\nstatic const unsigned int pwm1_b_pins[] = {\n\tRCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int pwm1_b_mux[] = {\n\tPWM1_B_MARK,\n};\nstatic const unsigned int pwm1_c_pins[] = {\n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int pwm1_c_mux[] = {\n\tPWM1_C_MARK,\n};\nstatic const unsigned int pwm2_pins[] = {\n\tRCAR_GP_PIN(4, 10),\n};\nstatic const unsigned int pwm2_mux[] = {\n\tPWM2_MARK,\n};\nstatic const unsigned int pwm2_b_pins[] = {\n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int pwm2_b_mux[] = {\n\tPWM2_B_MARK,\n};\nstatic const unsigned int pwm2_c_pins[] = {\n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int pwm2_c_mux[] = {\n\tPWM2_C_MARK,\n};\nstatic const unsigned int pwm3_pins[] = {\n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int pwm3_mux[] = {\n\tPWM3_MARK,\n};\nstatic const unsigned int pwm3_b_pins[] = {\n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int pwm3_b_mux[] = {\n\tPWM3_B_MARK,\n};\nstatic const unsigned int pwm4_pins[] = {\n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int pwm4_mux[] = {\n\tPWM4_MARK,\n};\nstatic const unsigned int pwm4_b_pins[] = {\n\tRCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int pwm4_b_mux[] = {\n\tPWM4_B_MARK,\n};\nstatic const unsigned int pwm5_pins[] = {\n\tRCAR_GP_PIN(3, 30),\n};\nstatic const unsigned int pwm5_mux[] = {\n\tPWM5_MARK,\n};\nstatic const unsigned int pwm5_b_pins[] = {\n\tRCAR_GP_PIN(4, 0),\n};\nstatic const unsigned int pwm5_b_mux[] = {\n\tPWM5_B_MARK,\n};\nstatic const unsigned int pwm5_c_pins[] = {\n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int pwm5_c_mux[] = {\n\tPWM5_C_MARK,\n};\nstatic const unsigned int pwm6_pins[] = {\n\tRCAR_GP_PIN(4, 8),\n};\nstatic const unsigned int pwm6_mux[] = {\n\tPWM6_MARK,\n};\nstatic const unsigned int pwm6_b_pins[] = {\n\tRCAR_GP_PIN(0, 7),\n};\nstatic const unsigned int pwm6_b_mux[] = {\n\tPWM6_B_MARK,\n};\n \nstatic const unsigned int qspi_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int qspi_ctrl_mux[] = {\n\tSPCLK_MARK, SSL_MARK,\n};\nstatic const unsigned int qspi_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 5), RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),\n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int qspi_data_mux[] = {\n\tMOSI_IO0_MARK, MISO_IO1_MARK, IO2_MARK, IO3_MARK,\n};\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 24), RCAR_GP_PIN(6, 25),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tSCIF0_RXD_MARK, SCIF0_TXD_MARK,\n};\nstatic const unsigned int scif0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11), RCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int scif0_data_b_mux[] = {\n\tSCIF0_RXD_B_MARK, SCIF0_TXD_B_MARK,\n};\nstatic const unsigned int scif0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 30), RCAR_GP_PIN(3, 31),\n};\nstatic const unsigned int scif0_data_c_mux[] = {\n\tSCIF0_RXD_C_MARK, SCIF0_TXD_C_MARK,\n};\nstatic const unsigned int scif0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 28),\n};\nstatic const unsigned int scif0_data_d_mux[] = {\n\tSCIF0_RXD_D_MARK, SCIF0_TXD_D_MARK,\n};\n \nstatic const unsigned int scif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int scif1_data_mux[] = {\n\tSCIF1_RXD_MARK, SCIF1_TXD_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCIF1_SCK_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tSCIF1_RXD_B_MARK, SCIF1_TXD_B_MARK,\n};\nstatic const unsigned int scif1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int scif1_clk_b_mux[] = {\n\tSCIF1_SCK_B_MARK,\n};\nstatic const unsigned int scif1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 12),\n};\nstatic const unsigned int scif1_data_c_mux[] = {\n\tSCIF1_RXD_C_MARK, SCIF1_TXD_C_MARK,\n};\nstatic const unsigned int scif1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int scif1_clk_c_mux[] = {\n\tSCIF1_SCK_C_MARK,\n};\n \nstatic const unsigned int scif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16), RCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int scif2_data_mux[] = {\n\tSCIF2_RXD_MARK, SCIF2_TXD_MARK,\n};\nstatic const unsigned int scif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int scif2_clk_mux[] = {\n\tSCIF2_SCK_MARK,\n};\nstatic const unsigned int scif2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int scif2_data_b_mux[] = {\n\tSCIF2_RXD_B_MARK, SCIF2_TXD_B_MARK,\n};\nstatic const unsigned int scif2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int scif2_clk_b_mux[] = {\n\tSCIF2_SCK_B_MARK,\n};\nstatic const unsigned int scif2_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 20), RCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int scif2_data_c_mux[] = {\n\tSCIF2_RXD_C_MARK, SCIF2_TXD_C_MARK,\n};\nstatic const unsigned int scif2_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 19),\n};\nstatic const unsigned int scif2_clk_c_mux[] = {\n\tSCIF2_SCK_C_MARK,\n};\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tSCIF3_RXD_MARK, SCIF3_TXD_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCIF3_SCK_MARK,\n};\nstatic const unsigned int scif3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 24),\n};\nstatic const unsigned int scif3_data_b_mux[] = {\n\tSCIF3_RXD_B_MARK, SCIF3_TXD_B_MARK,\n};\nstatic const unsigned int scif3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22),\n};\nstatic const unsigned int scif3_clk_b_mux[] = {\n\tSCIF3_SCK_B_MARK,\n};\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tSCIF4_RXD_MARK, SCIF4_TXD_MARK,\n};\nstatic const unsigned int scif4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),\n};\nstatic const unsigned int scif4_data_b_mux[] = {\n\tSCIF4_RXD_B_MARK, SCIF4_TXD_B_MARK,\n};\nstatic const unsigned int scif4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int scif4_data_c_mux[] = {\n\tSCIF4_RXD_C_MARK, SCIF4_TXD_C_MARK,\n};\nstatic const unsigned int scif4_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 18),\n};\nstatic const unsigned int scif4_data_d_mux[] = {\n\tSCIF4_RXD_D_MARK, SCIF4_TXD_D_MARK,\n};\nstatic const unsigned int scif4_data_e_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int scif4_data_e_mux[] = {\n\tSCIF4_RXD_E_MARK, SCIF4_TXD_E_MARK,\n};\n \nstatic const unsigned int scif5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),\n};\nstatic const unsigned int scif5_data_mux[] = {\n\tSCIF5_RXD_MARK, SCIF5_TXD_MARK,\n};\nstatic const unsigned int scif5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int scif5_data_b_mux[] = {\n\tSCIF5_RXD_B_MARK, SCIF5_TXD_B_MARK,\n};\nstatic const unsigned int scif5_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 0), RCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int scif5_data_c_mux[] = {\n\tSCIF5_RXD_C_MARK, SCIF5_TXD_C_MARK,\n};\nstatic const unsigned int scif5_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int scif5_data_d_mux[] = {\n\tSCIF5_RXD_D_MARK, SCIF5_TXD_D_MARK,\n};\n \nstatic const unsigned int scifa0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n};\nstatic const unsigned int scifa0_data_mux[] = {\n\tSCIFA0_RXD_MARK, SCIFA0_TXD_MARK,\n};\nstatic const unsigned int scifa0_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n};\nstatic const unsigned int scifa0_data_b_mux[] = {\n\tSCIFA0_RXD_B_MARK, SCIFA0_TXD_B_MARK\n};\nstatic const unsigned int scifa0_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int scifa0_data_c_mux[] = {\n\tSCIFA0_RXD_C_MARK, SCIFA0_TXD_C_MARK\n};\nstatic const unsigned int scifa0_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int scifa0_data_d_mux[] = {\n\tSCIFA0_RXD_D_MARK, SCIFA0_TXD_D_MARK\n};\n \nstatic const unsigned int scifa1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int scifa1_data_mux[] = {\n\tSCIFA1_RXD_MARK, SCIFA1_TXD_MARK,\n};\nstatic const unsigned int scifa1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 13),\n};\nstatic const unsigned int scifa1_clk_mux[] = {\n\tSCIFA1_SCK_MARK,\n};\nstatic const unsigned int scifa1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 28), RCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int scifa1_data_b_mux[] = {\n\tSCIFA1_RXD_B_MARK, SCIFA1_TXD_B_MARK,\n};\nstatic const unsigned int scifa1_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27),\n};\nstatic const unsigned int scifa1_clk_b_mux[] = {\n\tSCIFA1_SCK_B_MARK,\n};\nstatic const unsigned int scifa1_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int scifa1_data_c_mux[] = {\n\tSCIFA1_RXD_C_MARK, SCIFA1_TXD_C_MARK,\n};\nstatic const unsigned int scifa1_clk_c_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4),\n};\nstatic const unsigned int scifa1_clk_c_mux[] = {\n\tSCIFA1_SCK_C_MARK,\n};\n \nstatic const unsigned int scifa2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int scifa2_data_mux[] = {\n\tSCIFA2_RXD_MARK, SCIFA2_TXD_MARK,\n};\nstatic const unsigned int scifa2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int scifa2_clk_mux[] = {\n\tSCIFA2_SCK_MARK,\n};\nstatic const unsigned int scifa2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 31), RCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int scifa2_data_b_mux[] = {\n\tSCIFA2_RXD_B_MARK, SCIFA2_TXD_B_MARK,\n};\nstatic const unsigned int scifa2_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30),\n};\nstatic const unsigned int scifa2_clk_b_mux[] = {\n\tSCIFA2_SCK_B_MARK,\n};\n \nstatic const unsigned int scifa3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 25), RCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int scifa3_data_mux[] = {\n\tSCIFA3_RXD_MARK, SCIFA3_TXD_MARK,\n};\nstatic const unsigned int scifa3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24),\n};\nstatic const unsigned int scifa3_clk_mux[] = {\n\tSCIFA3_SCK_MARK,\n};\nstatic const unsigned int scifa3_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 2),\n};\nstatic const unsigned int scifa3_data_b_mux[] = {\n\tSCIFA3_RXD_B_MARK, SCIFA3_TXD_B_MARK,\n};\nstatic const unsigned int scifa3_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0),\n};\nstatic const unsigned int scifa3_clk_b_mux[] = {\n\tSCIFA3_SCK_B_MARK,\n};\n \nstatic const unsigned int scifa4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12), RCAR_GP_PIN(4, 12),\n};\nstatic const unsigned int scifa4_data_mux[] = {\n\tSCIFA4_RXD_MARK, SCIFA4_TXD_MARK,\n};\nstatic const unsigned int scifa4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 22), RCAR_GP_PIN(0, 23),\n};\nstatic const unsigned int scifa4_data_b_mux[] = {\n\tSCIFA4_RXD_B_MARK, SCIFA4_TXD_B_MARK,\n};\nstatic const unsigned int scifa4_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16), RCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int scifa4_data_c_mux[] = {\n\tSCIFA4_RXD_C_MARK, SCIFA4_TXD_C_MARK,\n};\nstatic const unsigned int scifa4_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20), RCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int scifa4_data_d_mux[] = {\n\tSCIFA4_RXD_D_MARK, SCIFA4_TXD_D_MARK,\n};\n \nstatic const unsigned int scifa5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22), RCAR_GP_PIN(4, 23),\n};\nstatic const unsigned int scifa5_data_mux[] = {\n\tSCIFA5_RXD_MARK, SCIFA5_TXD_MARK,\n};\nstatic const unsigned int scifa5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 28), RCAR_GP_PIN(0, 29),\n};\nstatic const unsigned int scifa5_data_b_mux[] = {\n\tSCIFA5_RXD_B_MARK, SCIFA5_TXD_B_MARK,\n};\nstatic const unsigned int scifa5_data_c_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int scifa5_data_c_mux[] = {\n\tSCIFA5_RXD_C_MARK, SCIFA5_TXD_C_MARK,\n};\nstatic const unsigned int scifa5_data_d_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 22), RCAR_GP_PIN(5, 23),\n};\nstatic const unsigned int scifa5_data_d_mux[] = {\n\tSCIFA5_RXD_D_MARK, SCIFA5_TXD_D_MARK,\n};\n \nstatic const unsigned int scifb0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 21), RCAR_GP_PIN(0, 20),\n};\nstatic const unsigned int scifb0_data_mux[] = {\n\tSCIFB0_RXD_MARK, SCIFB0_TXD_MARK,\n};\nstatic const unsigned int scifb0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19),\n};\nstatic const unsigned int scifb0_clk_mux[] = {\n\tSCIFB0_SCK_MARK,\n};\nstatic const unsigned int scifb0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 23), RCAR_GP_PIN(0, 22),\n};\nstatic const unsigned int scifb0_ctrl_mux[] = {\n\tSCIFB0_RTS_N_MARK, SCIFB0_CTS_N_MARK,\n};\n \nstatic const unsigned int scifb1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24), RCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int scifb1_data_mux[] = {\n\tSCIFB1_RXD_MARK, SCIFB1_TXD_MARK,\n};\nstatic const unsigned int scifb1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int scifb1_clk_mux[] = {\n\tSCIFB1_SCK_MARK,\n};\n \nstatic const unsigned int scifb2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int scifb2_data_mux[] = {\n\tSCIFB2_RXD_MARK, SCIFB2_TXD_MARK,\n};\nstatic const unsigned int scifb2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int scifb2_clk_mux[] = {\n\tSCIFB2_SCK_MARK,\n};\nstatic const unsigned int scifb2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int scifb2_ctrl_mux[] = {\n\tSCIFB2_RTS_N_MARK, SCIFB2_CTS_N_MARK,\n};\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\nstatic const unsigned int scif_clk_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 29),\n};\nstatic const unsigned int scif_clk_b_mux[] = {\n\tSCIF_CLK_B_MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 3),\n\tRCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSD0_DATA0_MARK, SD0_DATA1_MARK, SD0_DATA2_MARK, SD0_DATA3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSD0_CLK_MARK, SD0_CMD_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 6),\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSD0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 7),\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSD0_WP_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 10), RCAR_GP_PIN(6, 11),\n\tRCAR_GP_PIN(6, 12), RCAR_GP_PIN(6, 13),\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSD1_DATA0_MARK, SD1_DATA1_MARK, SD1_DATA2_MARK, SD1_DATA3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSD1_CLK_MARK, SD1_CMD_MARK,\n};\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14),\n};\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSD1_CD_MARK,\n};\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSD1_WP_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18), RCAR_GP_PIN(6, 19),\n\tRCAR_GP_PIN(6, 20), RCAR_GP_PIN(6, 21),\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSD2_DATA0_MARK, SD2_DATA1_MARK, SD2_DATA2_MARK, SD2_DATA3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 17),\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSD2_CLK_MARK, SD2_CMD_MARK,\n};\nstatic const unsigned int sdhi2_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 22),\n};\nstatic const unsigned int sdhi2_cd_mux[] = {\n\tSD2_CD_MARK,\n};\nstatic const unsigned int sdhi2_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 23),\n};\nstatic const unsigned int sdhi2_wp_mux[] = {\n\tSD2_WP_MARK,\n};\n \nstatic const unsigned int ssi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 3),\n};\nstatic const unsigned int ssi0_data_mux[] = {\n\tSSI_SDATA0_MARK,\n};\nstatic const unsigned int ssi0129_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),\n};\nstatic const unsigned int ssi0129_ctrl_mux[] = {\n\tSSI_SCK0129_MARK, SSI_WS0129_MARK,\n};\nstatic const unsigned int ssi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int ssi1_data_mux[] = {\n\tSSI_SDATA1_MARK,\n};\nstatic const unsigned int ssi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 11), RCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int ssi1_ctrl_mux[] = {\n\tSSI_SCK1_MARK, SSI_WS1_MARK,\n};\nstatic const unsigned int ssi1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int ssi1_data_b_mux[] = {\n\tSSI_SDATA1_B_MARK,\n};\nstatic const unsigned int ssi1_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 11), RCAR_GP_PIN(4, 12),\n};\nstatic const unsigned int ssi1_ctrl_b_mux[] = {\n\tSSI_SCK1_B_MARK, SSI_WS1_B_MARK,\n};\nstatic const unsigned int ssi2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int ssi2_data_mux[] = {\n\tSSI_SDATA2_MARK,\n};\nstatic const unsigned int ssi2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int ssi2_ctrl_mux[] = {\n\tSSI_SCK2_MARK, SSI_WS2_MARK,\n};\nstatic const unsigned int ssi2_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int ssi2_data_b_mux[] = {\n\tSSI_SDATA2_B_MARK,\n};\nstatic const unsigned int ssi2_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int ssi2_ctrl_b_mux[] = {\n\tSSI_SCK2_B_MARK, SSI_WS2_B_MARK,\n};\nstatic const unsigned int ssi3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6),\n};\nstatic const unsigned int ssi3_data_mux[] = {\n\tSSI_SDATA3_MARK\n};\nstatic const unsigned int ssi34_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int ssi34_ctrl_mux[] = {\n\tSSI_SCK34_MARK, SSI_WS34_MARK,\n};\nstatic const unsigned int ssi4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 9),\n};\nstatic const unsigned int ssi4_data_mux[] = {\n\tSSI_SDATA4_MARK,\n};\nstatic const unsigned int ssi4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 7), RCAR_GP_PIN(5, 8),\n};\nstatic const unsigned int ssi4_ctrl_mux[] = {\n\tSSI_SCK4_MARK, SSI_WS4_MARK,\n};\nstatic const unsigned int ssi4_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 22),\n};\nstatic const unsigned int ssi4_data_b_mux[] = {\n\tSSI_SDATA4_B_MARK,\n};\nstatic const unsigned int ssi4_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20), RCAR_GP_PIN(4, 21),\n};\nstatic const unsigned int ssi4_ctrl_b_mux[] = {\n\tSSI_SCK4_B_MARK, SSI_WS4_B_MARK,\n};\nstatic const unsigned int ssi5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 26),\n};\nstatic const unsigned int ssi5_data_mux[] = {\n\tSSI_SDATA5_MARK,\n};\nstatic const unsigned int ssi5_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 24), RCAR_GP_PIN(4, 25),\n};\nstatic const unsigned int ssi5_ctrl_mux[] = {\n\tSSI_SCK5_MARK, SSI_WS5_MARK,\n};\nstatic const unsigned int ssi5_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 21),\n};\nstatic const unsigned int ssi5_data_b_mux[] = {\n\tSSI_SDATA5_B_MARK,\n};\nstatic const unsigned int ssi5_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 20),\n};\nstatic const unsigned int ssi5_ctrl_b_mux[] = {\n\tSSI_SCK5_B_MARK, SSI_WS5_B_MARK,\n};\nstatic const unsigned int ssi6_data_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 29),\n};\nstatic const unsigned int ssi6_data_mux[] = {\n\tSSI_SDATA6_MARK,\n};\nstatic const unsigned int ssi6_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 27), RCAR_GP_PIN(4, 28),\n};\nstatic const unsigned int ssi6_ctrl_mux[] = {\n\tSSI_SCK6_MARK, SSI_WS6_MARK,\n};\nstatic const unsigned int ssi6_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 24),\n};\nstatic const unsigned int ssi6_data_b_mux[] = {\n\tSSI_SDATA6_B_MARK,\n};\nstatic const unsigned int ssi6_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 22), RCAR_GP_PIN(3, 23),\n};\nstatic const unsigned int ssi6_ctrl_b_mux[] = {\n\tSSI_SCK6_B_MARK, SSI_WS6_B_MARK,\n};\nstatic const unsigned int ssi7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 0),\n};\nstatic const unsigned int ssi7_data_mux[] = {\n\tSSI_SDATA7_MARK,\n};\nstatic const unsigned int ssi78_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 30), RCAR_GP_PIN(4, 31),\n};\nstatic const unsigned int ssi78_ctrl_mux[] = {\n\tSSI_SCK78_MARK, SSI_WS78_MARK,\n};\nstatic const unsigned int ssi7_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 27),\n};\nstatic const unsigned int ssi7_data_b_mux[] = {\n\tSSI_SDATA7_B_MARK,\n};\nstatic const unsigned int ssi78_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26),\n};\nstatic const unsigned int ssi78_ctrl_b_mux[] = {\n\tSSI_SCK78_B_MARK, SSI_WS78_B_MARK,\n};\nstatic const unsigned int ssi8_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 10),\n};\nstatic const unsigned int ssi8_data_mux[] = {\n\tSSI_SDATA8_MARK,\n};\nstatic const unsigned int ssi8_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 28),\n};\nstatic const unsigned int ssi8_data_b_mux[] = {\n\tSSI_SDATA8_B_MARK,\n};\nstatic const unsigned int ssi9_data_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int ssi9_data_mux[] = {\n\tSSI_SDATA9_MARK,\n};\nstatic const unsigned int ssi9_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int ssi9_ctrl_mux[] = {\n\tSSI_SCK9_MARK, SSI_WS9_MARK,\n};\nstatic const unsigned int ssi9_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int ssi9_data_b_mux[] = {\n\tSSI_SDATA9_B_MARK,\n};\nstatic const unsigned int ssi9_ctrl_b_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17), RCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int ssi9_ctrl_b_mux[] = {\n\tSSI_SCK9_B_MARK, SSI_WS9_B_MARK,\n};\n \nstatic const unsigned int tpu_to0_pins[] = {\n\tRCAR_GP_PIN(3, 31),\n};\nstatic const unsigned int tpu_to0_mux[] = {\n\tTPUTO0_MARK,\n};\nstatic const unsigned int tpu_to0_b_pins[] = {\n\tRCAR_GP_PIN(3, 30),\n};\nstatic const unsigned int tpu_to0_b_mux[] = {\n\tTPUTO0_B_MARK,\n};\nstatic const unsigned int tpu_to0_c_pins[] = {\n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int tpu_to0_c_mux[] = {\n\tTPUTO0_C_MARK,\n};\nstatic const unsigned int tpu_to1_pins[] = {\n\tRCAR_GP_PIN(4, 9),\n};\nstatic const unsigned int tpu_to1_mux[] = {\n\tTPUTO1_MARK,\n};\nstatic const unsigned int tpu_to1_b_pins[] = {\n\tRCAR_GP_PIN(4, 0),\n};\nstatic const unsigned int tpu_to1_b_mux[] = {\n\tTPUTO1_B_MARK,\n};\nstatic const unsigned int tpu_to1_c_pins[] = {\n\tRCAR_GP_PIN(4, 4),\n};\nstatic const unsigned int tpu_to1_c_mux[] = {\n\tTPUTO1_C_MARK,\n};\nstatic const unsigned int tpu_to2_pins[] = {\n\tRCAR_GP_PIN(1, 3),\n};\nstatic const unsigned int tpu_to2_mux[] = {\n\tTPUTO2_MARK,\n};\nstatic const unsigned int tpu_to2_b_pins[] = {\n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int tpu_to2_b_mux[] = {\n\tTPUTO2_B_MARK,\n};\nstatic const unsigned int tpu_to2_c_pins[] = {\n\tRCAR_GP_PIN(0, 22),\n};\nstatic const unsigned int tpu_to2_c_mux[] = {\n\tTPUTO2_C_MARK,\n};\nstatic const unsigned int tpu_to3_pins[] = {\n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int tpu_to3_mux[] = {\n\tTPUTO3_MARK,\n};\nstatic const unsigned int tpu_to3_b_pins[] = {\n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int tpu_to3_b_mux[] = {\n\tTPUTO3_B_MARK,\n};\nstatic const unsigned int tpu_to3_c_pins[] = {\n\tRCAR_GP_PIN(0, 21),\n};\nstatic const unsigned int tpu_to3_c_mux[] = {\n\tTPUTO3_C_MARK,\n};\n \nstatic const unsigned int usb0_pins[] = {\n\tRCAR_GP_PIN(5, 24),  \n\tRCAR_GP_PIN(5, 25),  \n};\nstatic const unsigned int usb0_mux[] = {\n\tUSB0_PWEN_MARK,\n\tUSB0_OVC_MARK,\n};\n \nstatic const unsigned int usb1_pins[] = {\n\tRCAR_GP_PIN(5, 26),  \n\tRCAR_GP_PIN(5, 27),  \n};\nstatic const unsigned int usb1_mux[] = {\n\tUSB1_PWEN_MARK,\n\tUSB1_OVC_MARK,\n};\n \nstatic const unsigned int vin0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 2),\n\tRCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 4),\n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6),\n\tRCAR_GP_PIN(3, 7), RCAR_GP_PIN(3, 8),\n\t \n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 14),\n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 18),\n\tRCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 20),\n\t \n\tRCAR_GP_PIN(3, 21), RCAR_GP_PIN(3, 22),\n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 24),\n\tRCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26),\n\tRCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 28),\n};\nstatic const unsigned int vin0_data_mux[] = {\n\t \n\tVI0_DATA0_VI0_B0_MARK, VI0_DATA1_VI0_B1_MARK,\n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA3_VI0_B3_MARK,\n\tVI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\t \n\tVI0_G0_MARK, VI0_G1_MARK,\n\tVI0_G2_MARK, VI0_G3_MARK,\n\tVI0_G4_MARK, VI0_G5_MARK,\n\tVI0_G6_MARK, VI0_G7_MARK,\n\t \n\tVI0_R0_MARK, VI0_R1_MARK,\n\tVI0_R2_MARK, VI0_R3_MARK,\n\tVI0_R4_MARK, VI0_R5_MARK,\n\tVI0_R6_MARK, VI0_R7_MARK,\n};\nstatic const unsigned int vin0_data18_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 4),\n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6),\n\tRCAR_GP_PIN(3, 7), RCAR_GP_PIN(3, 8),\n\t \n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n\tRCAR_GP_PIN(3, 17), RCAR_GP_PIN(3, 18),\n\tRCAR_GP_PIN(3, 19), RCAR_GP_PIN(3, 20),\n\t \n\tRCAR_GP_PIN(3, 23), RCAR_GP_PIN(3, 24),\n\tRCAR_GP_PIN(3, 25), RCAR_GP_PIN(3, 26),\n\tRCAR_GP_PIN(3, 27), RCAR_GP_PIN(3, 28),\n};\nstatic const unsigned int vin0_data18_mux[] = {\n\t \n\tVI0_DATA2_VI0_B2_MARK, VI0_DATA3_VI0_B3_MARK,\n\tVI0_DATA4_VI0_B4_MARK, VI0_DATA5_VI0_B5_MARK,\n\tVI0_DATA6_VI0_B6_MARK, VI0_DATA7_VI0_B7_MARK,\n\t \n\tVI0_G2_MARK, VI0_G3_MARK,\n\tVI0_G4_MARK, VI0_G5_MARK,\n\tVI0_G6_MARK, VI0_G7_MARK,\n\t \n\tVI0_R2_MARK, VI0_R3_MARK,\n\tVI0_R4_MARK, VI0_R5_MARK,\n\tVI0_R6_MARK, VI0_R7_MARK,\n};\nstatic const unsigned int vin0_sync_pins[] = {\n\tRCAR_GP_PIN(3, 11),  \n\tRCAR_GP_PIN(3, 12),  \n};\nstatic const unsigned int vin0_sync_mux[] = {\n\tVI0_HSYNC_N_MARK,\n\tVI0_VSYNC_N_MARK,\n};\nstatic const unsigned int vin0_field_pins[] = {\n\tRCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int vin0_field_mux[] = {\n\tVI0_FIELD_MARK,\n};\nstatic const unsigned int vin0_clkenb_pins[] = {\n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int vin0_clkenb_mux[] = {\n\tVI0_CLKENB_MARK,\n};\nstatic const unsigned int vin0_clk_pins[] = {\n\tRCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int vin0_clk_mux[] = {\n\tVI0_CLK_MARK,\n};\n \nstatic const unsigned int vin1_data_pins[] = {\n\tRCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 13),\n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),\n\tRCAR_GP_PIN(5, 16), RCAR_GP_PIN(5, 17),\n\tRCAR_GP_PIN(5, 18), RCAR_GP_PIN(5, 19),\n\tRCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 11),\n\tRCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int vin1_data_mux[] = {\n\tVI1_DATA0_MARK, VI1_DATA1_MARK,\n\tVI1_DATA2_MARK, VI1_DATA3_MARK,\n\tVI1_DATA4_MARK, VI1_DATA5_MARK,\n\tVI1_DATA6_MARK, VI1_DATA7_MARK,\n\tVI1_DATA8_MARK, VI1_DATA9_MARK,\n\tVI1_DATA10_MARK, VI1_DATA11_MARK,\n};\nstatic const unsigned int vin1_sync_pins[] = {\n\tRCAR_GP_PIN(5, 22),  \n\tRCAR_GP_PIN(5, 23),  \n};\nstatic const unsigned int vin1_sync_mux[] = {\n\tVI1_HSYNC_N_MARK,\n\tVI1_VSYNC_N_MARK,\n};\nstatic const unsigned int vin1_field_pins[] = {\n\tRCAR_GP_PIN(5, 21),\n};\nstatic const unsigned int vin1_field_mux[] = {\n\tVI1_FIELD_MARK,\n};\nstatic const unsigned int vin1_clkenb_pins[] = {\n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int vin1_clkenb_mux[] = {\n\tVI1_CLKENB_MARK,\n};\nstatic const unsigned int vin1_clk_pins[] = {\n\tRCAR_GP_PIN(5, 11),\n};\nstatic const unsigned int vin1_clk_mux[] = {\n\tVI1_CLK_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(audio_clka),\n\tSH_PFC_PIN_GROUP(audio_clka_b),\n\tSH_PFC_PIN_GROUP(audio_clka_c),\n\tSH_PFC_PIN_GROUP(audio_clka_d),\n\tSH_PFC_PIN_GROUP(audio_clkb),\n\tSH_PFC_PIN_GROUP(audio_clkb_b),\n\tSH_PFC_PIN_GROUP(audio_clkb_c),\n\tSH_PFC_PIN_GROUP(audio_clkc),\n\tSH_PFC_PIN_GROUP(audio_clkc_b),\n\tSH_PFC_PIN_GROUP(audio_clkc_c),\n\tSH_PFC_PIN_GROUP(audio_clkout),\n\tSH_PFC_PIN_GROUP(audio_clkout_b),\n\tSH_PFC_PIN_GROUP(audio_clkout_c),\n\tSH_PFC_PIN_GROUP(avb_link),\n\tSH_PFC_PIN_GROUP(avb_magic),\n\tSH_PFC_PIN_GROUP(avb_phy_int),\n\tSH_PFC_PIN_GROUP(avb_mdio),\n\tSH_PFC_PIN_GROUP(avb_mii),\n\tSH_PFC_PIN_GROUP(avb_gmii),\n\tSH_PFC_PIN_GROUP(can0_data),\n\tSH_PFC_PIN_GROUP(can0_data_b),\n\tSH_PFC_PIN_GROUP(can0_data_c),\n\tSH_PFC_PIN_GROUP(can0_data_d),\n\tSH_PFC_PIN_GROUP(can1_data),\n\tSH_PFC_PIN_GROUP(can1_data_b),\n\tSH_PFC_PIN_GROUP(can1_data_c),\n\tSH_PFC_PIN_GROUP(can1_data_d),\n\tSH_PFC_PIN_GROUP(can_clk),\n\tSH_PFC_PIN_GROUP(can_clk_b),\n\tSH_PFC_PIN_GROUP(can_clk_c),\n\tSH_PFC_PIN_GROUP(can_clk_d),\n\tSH_PFC_PIN_GROUP(du0_rgb666),\n\tSH_PFC_PIN_GROUP(du0_rgb888),\n\tSH_PFC_PIN_GROUP(du0_clk0_out),\n\tSH_PFC_PIN_GROUP(du0_clk1_out),\n\tSH_PFC_PIN_GROUP(du0_clk_in),\n\tSH_PFC_PIN_GROUP(du0_sync),\n\tSH_PFC_PIN_GROUP(du0_oddf),\n\tSH_PFC_PIN_GROUP(du0_cde),\n\tSH_PFC_PIN_GROUP(du0_disp),\n\tSH_PFC_PIN_GROUP(du1_rgb666),\n\tSH_PFC_PIN_GROUP(du1_rgb888),\n\tSH_PFC_PIN_GROUP(du1_clk0_out),\n\tSH_PFC_PIN_GROUP(du1_clk1_out),\n\tSH_PFC_PIN_GROUP(du1_clk_in),\n\tSH_PFC_PIN_GROUP(du1_sync),\n\tSH_PFC_PIN_GROUP(du1_oddf),\n\tSH_PFC_PIN_GROUP(du1_cde),\n\tSH_PFC_PIN_GROUP(du1_disp),\n\tSH_PFC_PIN_GROUP(eth_link),\n\tSH_PFC_PIN_GROUP(eth_magic),\n\tSH_PFC_PIN_GROUP(eth_mdio),\n\tSH_PFC_PIN_GROUP(eth_rmii),\n\tSH_PFC_PIN_GROUP(eth_link_b),\n\tSH_PFC_PIN_GROUP(eth_magic_b),\n\tSH_PFC_PIN_GROUP(eth_mdio_b),\n\tSH_PFC_PIN_GROUP(eth_rmii_b),\n\tSH_PFC_PIN_GROUP(hscif0_data),\n\tSH_PFC_PIN_GROUP(hscif0_clk),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\tSH_PFC_PIN_GROUP(hscif0_data_b),\n\tSH_PFC_PIN_GROUP(hscif0_clk_b),\n\tSH_PFC_PIN_GROUP(hscif1_data),\n\tSH_PFC_PIN_GROUP(hscif1_clk),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\tSH_PFC_PIN_GROUP(hscif1_data_b),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl_b),\n\tSH_PFC_PIN_GROUP(hscif2_data),\n\tSH_PFC_PIN_GROUP(hscif2_clk),\n\tSH_PFC_PIN_GROUP(hscif2_ctrl),\n\tSH_PFC_PIN_GROUP(i2c0),\n\tSH_PFC_PIN_GROUP(i2c0_b),\n\tSH_PFC_PIN_GROUP(i2c0_c),\n\tSH_PFC_PIN_GROUP(i2c0_d),\n\tSH_PFC_PIN_GROUP(i2c0_e),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c1_b),\n\tSH_PFC_PIN_GROUP(i2c1_c),\n\tSH_PFC_PIN_GROUP(i2c1_d),\n\tSH_PFC_PIN_GROUP(i2c1_e),\n\tSH_PFC_PIN_GROUP(i2c2),\n\tSH_PFC_PIN_GROUP(i2c2_b),\n\tSH_PFC_PIN_GROUP(i2c2_c),\n\tSH_PFC_PIN_GROUP(i2c2_d),\n\tSH_PFC_PIN_GROUP(i2c2_e),\n\tSH_PFC_PIN_GROUP(i2c3),\n\tSH_PFC_PIN_GROUP(i2c3_b),\n\tSH_PFC_PIN_GROUP(i2c3_c),\n\tSH_PFC_PIN_GROUP(i2c3_d),\n\tSH_PFC_PIN_GROUP(i2c3_e),\n\tSH_PFC_PIN_GROUP(i2c4),\n\tSH_PFC_PIN_GROUP(i2c4_b),\n\tSH_PFC_PIN_GROUP(i2c4_c),\n\tSH_PFC_PIN_GROUP(i2c4_d),\n\tSH_PFC_PIN_GROUP(i2c4_e),\n\tSH_PFC_PIN_GROUP(i2c5),\n\tSH_PFC_PIN_GROUP(i2c5_b),\n\tSH_PFC_PIN_GROUP(i2c5_c),\n\tSH_PFC_PIN_GROUP(i2c5_d),\n\tSH_PFC_PIN_GROUP(intc_irq0),\n\tSH_PFC_PIN_GROUP(intc_irq1),\n\tSH_PFC_PIN_GROUP(intc_irq2),\n\tSH_PFC_PIN_GROUP(intc_irq3),\n\tSH_PFC_PIN_GROUP(intc_irq4),\n\tSH_PFC_PIN_GROUP(intc_irq5),\n\tSH_PFC_PIN_GROUP(intc_irq6),\n\tSH_PFC_PIN_GROUP(intc_irq7),\n\tSH_PFC_PIN_GROUP(intc_irq8),\n\tSH_PFC_PIN_GROUP(intc_irq9),\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_rx),\n\tSH_PFC_PIN_GROUP(msiof0_tx),\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_rx),\n\tSH_PFC_PIN_GROUP(msiof1_tx),\n\tSH_PFC_PIN_GROUP(msiof1_clk_b),\n\tSH_PFC_PIN_GROUP(msiof1_sync_b),\n\tSH_PFC_PIN_GROUP(msiof1_ss1_b),\n\tSH_PFC_PIN_GROUP(msiof1_ss2_b),\n\tSH_PFC_PIN_GROUP(msiof1_rx_b),\n\tSH_PFC_PIN_GROUP(msiof1_tx_b),\n\tSH_PFC_PIN_GROUP(msiof2_clk),\n\tSH_PFC_PIN_GROUP(msiof2_sync),\n\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\tSH_PFC_PIN_GROUP(msiof2_rx),\n\tSH_PFC_PIN_GROUP(msiof2_tx),\n\tSH_PFC_PIN_GROUP(msiof2_clk_b),\n\tSH_PFC_PIN_GROUP(msiof2_sync_b),\n\tSH_PFC_PIN_GROUP(msiof2_ss1_b),\n\tSH_PFC_PIN_GROUP(msiof2_ss2_b),\n\tSH_PFC_PIN_GROUP(msiof2_rx_b),\n\tSH_PFC_PIN_GROUP(msiof2_tx_b),\n\tSH_PFC_PIN_GROUP(pwm0),\n\tSH_PFC_PIN_GROUP(pwm0_b),\n\tSH_PFC_PIN_GROUP(pwm1),\n\tSH_PFC_PIN_GROUP(pwm1_b),\n\tSH_PFC_PIN_GROUP(pwm1_c),\n\tSH_PFC_PIN_GROUP(pwm2),\n\tSH_PFC_PIN_GROUP(pwm2_b),\n\tSH_PFC_PIN_GROUP(pwm2_c),\n\tSH_PFC_PIN_GROUP(pwm3),\n\tSH_PFC_PIN_GROUP(pwm3_b),\n\tSH_PFC_PIN_GROUP(pwm4),\n\tSH_PFC_PIN_GROUP(pwm4_b),\n\tSH_PFC_PIN_GROUP(pwm5),\n\tSH_PFC_PIN_GROUP(pwm5_b),\n\tSH_PFC_PIN_GROUP(pwm5_c),\n\tSH_PFC_PIN_GROUP(pwm6),\n\tSH_PFC_PIN_GROUP(pwm6_b),\n\tSH_PFC_PIN_GROUP(qspi_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi_data, 4),\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_data_b),\n\tSH_PFC_PIN_GROUP(scif0_data_c),\n\tSH_PFC_PIN_GROUP(scif0_data_d),\n\tSH_PFC_PIN_GROUP(scif1_data),\n\tSH_PFC_PIN_GROUP(scif1_clk),\n\tSH_PFC_PIN_GROUP(scif1_data_b),\n\tSH_PFC_PIN_GROUP(scif1_clk_b),\n\tSH_PFC_PIN_GROUP(scif1_data_c),\n\tSH_PFC_PIN_GROUP(scif1_clk_c),\n\tSH_PFC_PIN_GROUP(scif2_data),\n\tSH_PFC_PIN_GROUP(scif2_clk),\n\tSH_PFC_PIN_GROUP(scif2_data_b),\n\tSH_PFC_PIN_GROUP(scif2_clk_b),\n\tSH_PFC_PIN_GROUP(scif2_data_c),\n\tSH_PFC_PIN_GROUP(scif2_clk_c),\n\tSH_PFC_PIN_GROUP(scif3_data),\n\tSH_PFC_PIN_GROUP(scif3_clk),\n\tSH_PFC_PIN_GROUP(scif3_data_b),\n\tSH_PFC_PIN_GROUP(scif3_clk_b),\n\tSH_PFC_PIN_GROUP(scif4_data),\n\tSH_PFC_PIN_GROUP(scif4_data_b),\n\tSH_PFC_PIN_GROUP(scif4_data_c),\n\tSH_PFC_PIN_GROUP(scif4_data_d),\n\tSH_PFC_PIN_GROUP(scif4_data_e),\n\tSH_PFC_PIN_GROUP(scif5_data),\n\tSH_PFC_PIN_GROUP(scif5_data_b),\n\tSH_PFC_PIN_GROUP(scif5_data_c),\n\tSH_PFC_PIN_GROUP(scif5_data_d),\n\tSH_PFC_PIN_GROUP(scifa0_data),\n\tSH_PFC_PIN_GROUP(scifa0_data_b),\n\tSH_PFC_PIN_GROUP(scifa0_data_c),\n\tSH_PFC_PIN_GROUP(scifa0_data_d),\n\tSH_PFC_PIN_GROUP(scifa1_data),\n\tSH_PFC_PIN_GROUP(scifa1_clk),\n\tSH_PFC_PIN_GROUP(scifa1_data_b),\n\tSH_PFC_PIN_GROUP(scifa1_clk_b),\n\tSH_PFC_PIN_GROUP(scifa1_data_c),\n\tSH_PFC_PIN_GROUP(scifa1_clk_c),\n\tSH_PFC_PIN_GROUP(scifa2_data),\n\tSH_PFC_PIN_GROUP(scifa2_clk),\n\tSH_PFC_PIN_GROUP(scifa2_data_b),\n\tSH_PFC_PIN_GROUP(scifa2_clk_b),\n\tSH_PFC_PIN_GROUP(scifa3_data),\n\tSH_PFC_PIN_GROUP(scifa3_clk),\n\tSH_PFC_PIN_GROUP(scifa3_data_b),\n\tSH_PFC_PIN_GROUP(scifa3_clk_b),\n\tSH_PFC_PIN_GROUP(scifa4_data),\n\tSH_PFC_PIN_GROUP(scifa4_data_b),\n\tSH_PFC_PIN_GROUP(scifa4_data_c),\n\tSH_PFC_PIN_GROUP(scifa4_data_d),\n\tSH_PFC_PIN_GROUP(scifa5_data),\n\tSH_PFC_PIN_GROUP(scifa5_data_b),\n\tSH_PFC_PIN_GROUP(scifa5_data_c),\n\tSH_PFC_PIN_GROUP(scifa5_data_d),\n\tSH_PFC_PIN_GROUP(scifb0_data),\n\tSH_PFC_PIN_GROUP(scifb0_clk),\n\tSH_PFC_PIN_GROUP(scifb0_ctrl),\n\tSH_PFC_PIN_GROUP(scifb1_data),\n\tSH_PFC_PIN_GROUP(scifb1_clk),\n\tSH_PFC_PIN_GROUP(scifb2_data),\n\tSH_PFC_PIN_GROUP(scifb2_clk),\n\tSH_PFC_PIN_GROUP(scifb2_ctrl),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\tSH_PFC_PIN_GROUP(scif_clk_b),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi2_cd),\n\tSH_PFC_PIN_GROUP(sdhi2_wp),\n\tSH_PFC_PIN_GROUP(ssi0_data),\n\tSH_PFC_PIN_GROUP(ssi0129_ctrl),\n\tSH_PFC_PIN_GROUP(ssi1_data),\n\tSH_PFC_PIN_GROUP(ssi1_ctrl),\n\tSH_PFC_PIN_GROUP(ssi1_data_b),\n\tSH_PFC_PIN_GROUP(ssi1_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi2_data),\n\tSH_PFC_PIN_GROUP(ssi2_ctrl),\n\tSH_PFC_PIN_GROUP(ssi2_data_b),\n\tSH_PFC_PIN_GROUP(ssi2_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi3_data),\n\tSH_PFC_PIN_GROUP(ssi34_ctrl),\n\tSH_PFC_PIN_GROUP(ssi4_data),\n\tSH_PFC_PIN_GROUP(ssi4_ctrl),\n\tSH_PFC_PIN_GROUP(ssi4_data_b),\n\tSH_PFC_PIN_GROUP(ssi4_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi5_data),\n\tSH_PFC_PIN_GROUP(ssi5_ctrl),\n\tSH_PFC_PIN_GROUP(ssi5_data_b),\n\tSH_PFC_PIN_GROUP(ssi5_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi6_data),\n\tSH_PFC_PIN_GROUP(ssi6_ctrl),\n\tSH_PFC_PIN_GROUP(ssi6_data_b),\n\tSH_PFC_PIN_GROUP(ssi6_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi7_data),\n\tSH_PFC_PIN_GROUP(ssi78_ctrl),\n\tSH_PFC_PIN_GROUP(ssi7_data_b),\n\tSH_PFC_PIN_GROUP(ssi78_ctrl_b),\n\tSH_PFC_PIN_GROUP(ssi8_data),\n\tSH_PFC_PIN_GROUP(ssi8_data_b),\n\tSH_PFC_PIN_GROUP(ssi9_data),\n\tSH_PFC_PIN_GROUP(ssi9_ctrl),\n\tSH_PFC_PIN_GROUP(ssi9_data_b),\n\tSH_PFC_PIN_GROUP(ssi9_ctrl_b),\n\tSH_PFC_PIN_GROUP(tpu_to0),\n\tSH_PFC_PIN_GROUP(tpu_to0_b),\n\tSH_PFC_PIN_GROUP(tpu_to0_c),\n\tSH_PFC_PIN_GROUP(tpu_to1),\n\tSH_PFC_PIN_GROUP(tpu_to1_b),\n\tSH_PFC_PIN_GROUP(tpu_to1_c),\n\tSH_PFC_PIN_GROUP(tpu_to2),\n\tSH_PFC_PIN_GROUP(tpu_to2_b),\n\tSH_PFC_PIN_GROUP(tpu_to2_c),\n\tSH_PFC_PIN_GROUP(tpu_to3),\n\tSH_PFC_PIN_GROUP(tpu_to3_b),\n\tSH_PFC_PIN_GROUP(tpu_to3_c),\n\tSH_PFC_PIN_GROUP(usb0),\n\tSH_PFC_PIN_GROUP(usb1),\n\tBUS_DATA_PIN_GROUP(vin0_data, 24),\n\tBUS_DATA_PIN_GROUP(vin0_data, 20),\n\tSH_PFC_PIN_GROUP(vin0_data18),\n\tBUS_DATA_PIN_GROUP(vin0_data, 16),\n\tBUS_DATA_PIN_GROUP(vin0_data, 12),\n\tBUS_DATA_PIN_GROUP(vin0_data, 10),\n\tBUS_DATA_PIN_GROUP(vin0_data, 8),\n\tSH_PFC_PIN_GROUP(vin0_sync),\n\tSH_PFC_PIN_GROUP(vin0_field),\n\tSH_PFC_PIN_GROUP(vin0_clkenb),\n\tSH_PFC_PIN_GROUP(vin0_clk),\n\tBUS_DATA_PIN_GROUP(vin1_data, 12),\n\tBUS_DATA_PIN_GROUP(vin1_data, 10),\n\tBUS_DATA_PIN_GROUP(vin1_data, 8),\n\tSH_PFC_PIN_GROUP(vin1_sync),\n\tSH_PFC_PIN_GROUP(vin1_field),\n\tSH_PFC_PIN_GROUP(vin1_clkenb),\n\tSH_PFC_PIN_GROUP(vin1_clk),\n};\n\nstatic const char * const audio_clk_groups[] = {\n\t\"audio_clka\",\n\t\"audio_clka_b\",\n\t\"audio_clka_c\",\n\t\"audio_clka_d\",\n\t\"audio_clkb\",\n\t\"audio_clkb_b\",\n\t\"audio_clkb_c\",\n\t\"audio_clkc\",\n\t\"audio_clkc_b\",\n\t\"audio_clkc_c\",\n\t\"audio_clkout\",\n\t\"audio_clkout_b\",\n\t\"audio_clkout_c\",\n};\n\nstatic const char * const avb_groups[] = {\n\t\"avb_link\",\n\t\"avb_magic\",\n\t\"avb_phy_int\",\n\t\"avb_mdio\",\n\t\"avb_mii\",\n\t\"avb_gmii\",\n};\n\nstatic const char * const can0_groups[] = {\n\t\"can0_data\",\n\t\"can0_data_b\",\n\t\"can0_data_c\",\n\t\"can0_data_d\",\n\t \n\t\"can_clk\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\nstatic const char * const can1_groups[] = {\n\t\"can1_data\",\n\t\"can1_data_b\",\n\t\"can1_data_c\",\n\t\"can1_data_d\",\n\t \n\t\"can_clk\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\n \nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n\t\"can_clk_b\",\n\t\"can_clk_c\",\n\t\"can_clk_d\",\n};\n\nstatic const char * const du0_groups[] = {\n\t\"du0_rgb666\",\n\t\"du0_rgb888\",\n\t\"du0_clk0_out\",\n\t\"du0_clk1_out\",\n\t\"du0_clk_in\",\n\t\"du0_sync\",\n\t\"du0_oddf\",\n\t\"du0_cde\",\n\t\"du0_disp\",\n};\n\nstatic const char * const du1_groups[] = {\n\t\"du1_rgb666\",\n\t\"du1_rgb888\",\n\t\"du1_clk0_out\",\n\t\"du1_clk1_out\",\n\t\"du1_clk_in\",\n\t\"du1_sync\",\n\t\"du1_oddf\",\n\t\"du1_cde\",\n\t\"du1_disp\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_link\",\n\t\"eth_magic\",\n\t\"eth_mdio\",\n\t\"eth_rmii\",\n\t\"eth_link_b\",\n\t\"eth_magic_b\",\n\t\"eth_mdio_b\",\n\t\"eth_rmii_b\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n\t\"hscif0_data_b\",\n\t\"hscif0_clk_b\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n\t\"hscif1_data_b\",\n\t\"hscif1_ctrl_b\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data\",\n\t\"hscif2_clk\",\n\t\"hscif2_ctrl\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n\t\"i2c0_b\",\n\t\"i2c0_c\",\n\t\"i2c0_d\",\n\t\"i2c0_e\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n\t\"i2c1_b\",\n\t\"i2c1_c\",\n\t\"i2c1_d\",\n\t\"i2c1_e\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n\t\"i2c2_b\",\n\t\"i2c2_c\",\n\t\"i2c2_d\",\n\t\"i2c2_e\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n\t\"i2c3_b\",\n\t\"i2c3_c\",\n\t\"i2c3_d\",\n\t\"i2c3_e\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n\t\"i2c4_b\",\n\t\"i2c4_c\",\n\t\"i2c4_d\",\n\t\"i2c4_e\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n\t\"i2c5_b\",\n\t\"i2c5_c\",\n\t\"i2c5_d\",\n};\n\nstatic const char * const intc_groups[] = {\n\t\"intc_irq0\",\n\t\"intc_irq1\",\n\t\"intc_irq2\",\n\t\"intc_irq3\",\n\t\"intc_irq4\",\n\t\"intc_irq5\",\n\t\"intc_irq6\",\n\t\"intc_irq7\",\n\t\"intc_irq8\",\n\t\"intc_irq9\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_ctrl\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_rx\",\n\t\"msiof0_tx\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_rx\",\n\t\"msiof1_tx\",\n\t\"msiof1_clk_b\",\n\t\"msiof1_sync_b\",\n\t\"msiof1_ss1_b\",\n\t\"msiof1_ss2_b\",\n\t\"msiof1_rx_b\",\n\t\"msiof1_tx_b\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_rx\",\n\t\"msiof2_tx\",\n\t\"msiof2_clk_b\",\n\t\"msiof2_sync_b\",\n\t\"msiof2_ss1_b\",\n\t\"msiof2_ss2_b\",\n\t\"msiof2_rx_b\",\n\t\"msiof2_tx_b\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n\t\"pwm0_b\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1\",\n\t\"pwm1_b\",\n\t\"pwm1_c\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2\",\n\t\"pwm2_b\",\n\t\"pwm2_c\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3\",\n\t\"pwm3_b\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4\",\n\t\"pwm4_b\",\n};\n\nstatic const char * const pwm5_groups[] = {\n\t\"pwm5\",\n\t\"pwm5_b\",\n\t\"pwm5_c\",\n};\n\nstatic const char * const pwm6_groups[] = {\n\t\"pwm6\",\n\t\"pwm6_b\",\n};\n\nstatic const char * const qspi_groups[] = {\n\t\"qspi_ctrl\",\n\t\"qspi_data2\",\n\t\"qspi_data4\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_data_b\",\n\t\"scif0_data_c\",\n\t\"scif0_data_d\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data\",\n\t\"scif1_clk\",\n\t\"scif1_data_b\",\n\t\"scif1_clk_b\",\n\t\"scif1_data_c\",\n\t\"scif1_clk_c\",\n};\n\nstatic const char * const scif2_groups[] = {\n\t\"scif2_data\",\n\t\"scif2_clk\",\n\t\"scif2_data_b\",\n\t\"scif2_clk_b\",\n\t\"scif2_data_c\",\n\t\"scif2_clk_c\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_data_b\",\n\t\"scif3_clk_b\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_data_b\",\n\t\"scif4_data_c\",\n\t\"scif4_data_d\",\n\t\"scif4_data_e\",\n};\n\nstatic const char * const scif5_groups[] = {\n\t\"scif5_data\",\n\t\"scif5_data_b\",\n\t\"scif5_data_c\",\n\t\"scif5_data_d\",\n};\n\nstatic const char * const scifa0_groups[] = {\n\t\"scifa0_data\",\n\t\"scifa0_data_b\",\n\t\"scifa0_data_c\",\n\t\"scifa0_data_d\",\n};\n\nstatic const char * const scifa1_groups[] = {\n\t\"scifa1_data\",\n\t\"scifa1_clk\",\n\t\"scifa1_data_b\",\n\t\"scifa1_clk_b\",\n\t\"scifa1_data_c\",\n\t\"scifa1_clk_c\",\n};\n\nstatic const char * const scifa2_groups[] = {\n\t\"scifa2_data\",\n\t\"scifa2_clk\",\n\t\"scifa2_data_b\",\n\t\"scifa2_clk_b\",\n};\n\nstatic const char * const scifa3_groups[] = {\n\t\"scifa3_data\",\n\t\"scifa3_clk\",\n\t\"scifa3_data_b\",\n\t\"scifa3_clk_b\",\n};\n\nstatic const char * const scifa4_groups[] = {\n\t\"scifa4_data\",\n\t\"scifa4_data_b\",\n\t\"scifa4_data_c\",\n\t\"scifa4_data_d\",\n};\n\nstatic const char * const scifa5_groups[] = {\n\t\"scifa5_data\",\n\t\"scifa5_data_b\",\n\t\"scifa5_data_c\",\n\t\"scifa5_data_d\",\n};\n\nstatic const char * const scifb0_groups[] = {\n\t\"scifb0_data\",\n\t\"scifb0_clk\",\n\t\"scifb0_ctrl\",\n};\n\nstatic const char * const scifb1_groups[] = {\n\t\"scifb1_data\",\n\t\"scifb1_clk\",\n};\n\nstatic const char * const scifb2_groups[] = {\n\t\"scifb2_data\",\n\t\"scifb2_clk\",\n\t\"scifb2_ctrl\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n\t\"scif_clk_b\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n\t\"sdhi2_cd\",\n\t\"sdhi2_wp\",\n};\n\nstatic const char * const ssi_groups[] = {\n\t\"ssi0_data\",\n\t\"ssi0129_ctrl\",\n\t\"ssi1_data\",\n\t\"ssi1_ctrl\",\n\t\"ssi1_data_b\",\n\t\"ssi1_ctrl_b\",\n\t\"ssi2_data\",\n\t\"ssi2_ctrl\",\n\t\"ssi2_data_b\",\n\t\"ssi2_ctrl_b\",\n\t\"ssi3_data\",\n\t\"ssi34_ctrl\",\n\t\"ssi4_data\",\n\t\"ssi4_ctrl\",\n\t\"ssi4_data_b\",\n\t\"ssi4_ctrl_b\",\n\t\"ssi5_data\",\n\t\"ssi5_ctrl\",\n\t\"ssi5_data_b\",\n\t\"ssi5_ctrl_b\",\n\t\"ssi6_data\",\n\t\"ssi6_ctrl\",\n\t\"ssi6_data_b\",\n\t\"ssi6_ctrl_b\",\n\t\"ssi7_data\",\n\t\"ssi78_ctrl\",\n\t\"ssi7_data_b\",\n\t\"ssi78_ctrl_b\",\n\t\"ssi8_data\",\n\t\"ssi8_data_b\",\n\t\"ssi9_data\",\n\t\"ssi9_ctrl\",\n\t\"ssi9_data_b\",\n\t\"ssi9_ctrl_b\",\n};\n\nstatic const char * const tpu_groups[] = {\n\t\"tpu_to0\",\n\t\"tpu_to0_b\",\n\t\"tpu_to0_c\",\n\t\"tpu_to1\",\n\t\"tpu_to1_b\",\n\t\"tpu_to1_c\",\n\t\"tpu_to2\",\n\t\"tpu_to2_b\",\n\t\"tpu_to2_c\",\n\t\"tpu_to3\",\n\t\"tpu_to3_b\",\n\t\"tpu_to3_c\",\n};\n\nstatic const char * const usb0_groups[] = {\n\t\"usb0\",\n};\n\nstatic const char * const usb1_groups[] = {\n\t\"usb1\",\n};\n\nstatic const char * const vin0_groups[] = {\n\t\"vin0_data24\",\n\t\"vin0_data20\",\n\t\"vin0_data18\",\n\t\"vin0_data16\",\n\t\"vin0_data12\",\n\t\"vin0_data10\",\n\t\"vin0_data8\",\n\t\"vin0_sync\",\n\t\"vin0_field\",\n\t\"vin0_clkenb\",\n\t\"vin0_clk\",\n};\n\nstatic const char * const vin1_groups[] = {\n\t\"vin1_data12\",\n\t\"vin1_data10\",\n\t\"vin1_data8\",\n\t\"vin1_sync\",\n\t\"vin1_field\",\n\t\"vin1_clkenb\",\n\t\"vin1_clk\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(audio_clk),\n\tSH_PFC_FUNCTION(avb),\n\tSH_PFC_FUNCTION(can0),\n\tSH_PFC_FUNCTION(can1),\n\tSH_PFC_FUNCTION(can_clk),\n\tSH_PFC_FUNCTION(du0),\n\tSH_PFC_FUNCTION(du1),\n\tSH_PFC_FUNCTION(eth),\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hscif2),\n\tSH_PFC_FUNCTION(i2c0),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(i2c4),\n\tSH_PFC_FUNCTION(i2c5),\n\tSH_PFC_FUNCTION(intc),\n\tSH_PFC_FUNCTION(mmc),\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(pwm2),\n\tSH_PFC_FUNCTION(pwm3),\n\tSH_PFC_FUNCTION(pwm4),\n\tSH_PFC_FUNCTION(pwm5),\n\tSH_PFC_FUNCTION(pwm6),\n\tSH_PFC_FUNCTION(qspi),\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif2),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif5),\n\tSH_PFC_FUNCTION(scifa0),\n\tSH_PFC_FUNCTION(scifa1),\n\tSH_PFC_FUNCTION(scifa2),\n\tSH_PFC_FUNCTION(scifa3),\n\tSH_PFC_FUNCTION(scifa4),\n\tSH_PFC_FUNCTION(scifa5),\n\tSH_PFC_FUNCTION(scifb0),\n\tSH_PFC_FUNCTION(scifb1),\n\tSH_PFC_FUNCTION(scifb2),\n\tSH_PFC_FUNCTION(scif_clk),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(sdhi1),\n\tSH_PFC_FUNCTION(sdhi2),\n\tSH_PFC_FUNCTION(ssi),\n\tSH_PFC_FUNCTION(tpu),\n\tSH_PFC_FUNCTION(usb0),\n\tSH_PFC_FUNCTION(usb1),\n\tSH_PFC_FUNCTION(vin0),\n\tSH_PFC_FUNCTION(vin1),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xE6060004, 32, 1, GROUP(\n\t\tGP_0_31_FN, FN_IP2_17_16,\n\t\tGP_0_30_FN, FN_IP2_15_14,\n\t\tGP_0_29_FN, FN_IP2_13_12,\n\t\tGP_0_28_FN, FN_IP2_11_10,\n\t\tGP_0_27_FN, FN_IP2_9_8,\n\t\tGP_0_26_FN, FN_IP2_7_6,\n\t\tGP_0_25_FN, FN_IP2_5_4,\n\t\tGP_0_24_FN, FN_IP2_3_2,\n\t\tGP_0_23_FN, FN_IP2_1_0,\n\t\tGP_0_22_FN, FN_IP1_31_30,\n\t\tGP_0_21_FN, FN_IP1_29_28,\n\t\tGP_0_20_FN, FN_IP1_27,\n\t\tGP_0_19_FN, FN_IP1_26,\n\t\tGP_0_18_FN, FN_A2,\n\t\tGP_0_17_FN, FN_IP1_24,\n\t\tGP_0_16_FN, FN_IP1_23_22,\n\t\tGP_0_15_FN, FN_IP1_21_20,\n\t\tGP_0_14_FN, FN_IP1_19_18,\n\t\tGP_0_13_FN, FN_IP1_17_15,\n\t\tGP_0_12_FN, FN_IP1_14_13,\n\t\tGP_0_11_FN, FN_IP1_12_11,\n\t\tGP_0_10_FN, FN_IP1_10_8,\n\t\tGP_0_9_FN, FN_IP1_7_6,\n\t\tGP_0_8_FN, FN_IP1_5_4,\n\t\tGP_0_7_FN, FN_IP1_3_2,\n\t\tGP_0_6_FN, FN_IP1_1_0,\n\t\tGP_0_5_FN, FN_IP0_31_30,\n\t\tGP_0_4_FN, FN_IP0_29_28,\n\t\tGP_0_3_FN, FN_IP0_27_26,\n\t\tGP_0_2_FN, FN_IP0_25,\n\t\tGP_0_1_FN, FN_IP0_24,\n\t\tGP_0_0_FN, FN_IP0_23_22, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xE6060008, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_1_25_FN, FN_DACK0,\n\t\tGP_1_24_FN, FN_IP7_31,\n\t\tGP_1_23_FN, FN_IP4_1_0,\n\t\tGP_1_22_FN, FN_WE1_N,\n\t\tGP_1_21_FN, FN_WE0_N,\n\t\tGP_1_20_FN, FN_IP3_31,\n\t\tGP_1_19_FN, FN_IP3_30,\n\t\tGP_1_18_FN, FN_IP3_29_27,\n\t\tGP_1_17_FN, FN_IP3_26_24,\n\t\tGP_1_16_FN, FN_IP3_23_21,\n\t\tGP_1_15_FN, FN_IP3_20_18,\n\t\tGP_1_14_FN, FN_IP3_17_15,\n\t\tGP_1_13_FN, FN_IP3_14_13,\n\t\tGP_1_12_FN, FN_IP3_12,\n\t\tGP_1_11_FN, FN_IP3_11,\n\t\tGP_1_10_FN, FN_IP3_10,\n\t\tGP_1_9_FN, FN_IP3_9_8,\n\t\tGP_1_8_FN, FN_IP3_7_6,\n\t\tGP_1_7_FN, FN_IP3_5_4,\n\t\tGP_1_6_FN, FN_IP3_3_2,\n\t\tGP_1_5_FN, FN_IP3_1_0,\n\t\tGP_1_4_FN, FN_IP2_31_30,\n\t\tGP_1_3_FN, FN_IP2_29_27,\n\t\tGP_1_2_FN, FN_IP2_26_24,\n\t\tGP_1_1_FN, FN_IP2_23_21,\n\t\tGP_1_0_FN, FN_IP2_20_18, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xE606000C, 32, 1, GROUP(\n\t\tGP_2_31_FN, FN_IP6_7_6,\n\t\tGP_2_30_FN, FN_IP6_5_4,\n\t\tGP_2_29_FN, FN_IP6_3_2,\n\t\tGP_2_28_FN, FN_IP6_1_0,\n\t\tGP_2_27_FN, FN_IP5_31_30,\n\t\tGP_2_26_FN, FN_IP5_29_28,\n\t\tGP_2_25_FN, FN_IP5_27_26,\n\t\tGP_2_24_FN, FN_IP5_25_24,\n\t\tGP_2_23_FN, FN_IP5_23_22,\n\t\tGP_2_22_FN, FN_IP5_21_20,\n\t\tGP_2_21_FN, FN_IP5_19_18,\n\t\tGP_2_20_FN, FN_IP5_17_16,\n\t\tGP_2_19_FN, FN_IP5_15_14,\n\t\tGP_2_18_FN, FN_IP5_13_12,\n\t\tGP_2_17_FN, FN_IP5_11_9,\n\t\tGP_2_16_FN, FN_IP5_8_6,\n\t\tGP_2_15_FN, FN_IP5_5_4,\n\t\tGP_2_14_FN, FN_IP5_3_2,\n\t\tGP_2_13_FN, FN_IP5_1_0,\n\t\tGP_2_12_FN, FN_IP4_31_30,\n\t\tGP_2_11_FN, FN_IP4_29_28,\n\t\tGP_2_10_FN, FN_IP4_27_26,\n\t\tGP_2_9_FN, FN_IP4_25_23,\n\t\tGP_2_8_FN, FN_IP4_22_20,\n\t\tGP_2_7_FN, FN_IP4_19_18,\n\t\tGP_2_6_FN, FN_IP4_17_16,\n\t\tGP_2_5_FN, FN_IP4_15_14,\n\t\tGP_2_4_FN, FN_IP4_13_12,\n\t\tGP_2_3_FN, FN_IP4_11_10,\n\t\tGP_2_2_FN, FN_IP4_9_8,\n\t\tGP_2_1_FN, FN_IP4_7_5,\n\t\tGP_2_0_FN, FN_IP4_4_2 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xE6060010, 32, 1, GROUP(\n\t\tGP_3_31_FN, FN_IP8_22_20,\n\t\tGP_3_30_FN, FN_IP8_19_17,\n\t\tGP_3_29_FN, FN_IP8_16_15,\n\t\tGP_3_28_FN, FN_IP8_14_12,\n\t\tGP_3_27_FN, FN_IP8_11_9,\n\t\tGP_3_26_FN, FN_IP8_8_6,\n\t\tGP_3_25_FN, FN_IP8_5_3,\n\t\tGP_3_24_FN, FN_IP8_2_0,\n\t\tGP_3_23_FN, FN_IP7_29_27,\n\t\tGP_3_22_FN, FN_IP7_26_24,\n\t\tGP_3_21_FN, FN_IP7_23_21,\n\t\tGP_3_20_FN, FN_IP7_20_18,\n\t\tGP_3_19_FN, FN_IP7_17_15,\n\t\tGP_3_18_FN, FN_IP7_14_12,\n\t\tGP_3_17_FN, FN_IP7_11_9,\n\t\tGP_3_16_FN, FN_IP7_8_6,\n\t\tGP_3_15_FN, FN_IP7_5_3,\n\t\tGP_3_14_FN, FN_IP7_2_0,\n\t\tGP_3_13_FN, FN_IP6_31_29,\n\t\tGP_3_12_FN, FN_IP6_28_26,\n\t\tGP_3_11_FN, FN_IP6_25_23,\n\t\tGP_3_10_FN, FN_IP6_22_20,\n\t\tGP_3_9_FN, FN_IP6_19_17,\n\t\tGP_3_8_FN, FN_IP6_16,\n\t\tGP_3_7_FN, FN_IP6_15,\n\t\tGP_3_6_FN, FN_IP6_14,\n\t\tGP_3_5_FN, FN_IP6_13,\n\t\tGP_3_4_FN, FN_IP6_12,\n\t\tGP_3_3_FN, FN_IP6_11,\n\t\tGP_3_2_FN, FN_IP6_10,\n\t\tGP_3_1_FN, FN_IP6_9,\n\t\tGP_3_0_FN, FN_IP6_8 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xE6060014, 32, 1, GROUP(\n\t\tGP_4_31_FN, FN_IP11_17_16,\n\t\tGP_4_30_FN, FN_IP11_15_14,\n\t\tGP_4_29_FN, FN_IP11_13_11,\n\t\tGP_4_28_FN, FN_IP11_10_8,\n\t\tGP_4_27_FN, FN_IP11_7_6,\n\t\tGP_4_26_FN, FN_IP11_5_3,\n\t\tGP_4_25_FN, FN_IP11_2_0,\n\t\tGP_4_24_FN, FN_IP10_31_30,\n\t\tGP_4_23_FN, FN_IP10_29_27,\n\t\tGP_4_22_FN, FN_IP10_26_24,\n\t\tGP_4_21_FN, FN_IP10_23_21,\n\t\tGP_4_20_FN, FN_IP10_20_18,\n\t\tGP_4_19_FN, FN_IP10_17_15,\n\t\tGP_4_18_FN, FN_IP10_14_12,\n\t\tGP_4_17_FN, FN_IP10_11_9,\n\t\tGP_4_16_FN, FN_IP10_8_6,\n\t\tGP_4_15_FN, FN_IP10_5_3,\n\t\tGP_4_14_FN, FN_IP10_2_0,\n\t\tGP_4_13_FN, FN_IP9_30_28,\n\t\tGP_4_12_FN, FN_IP9_27_25,\n\t\tGP_4_11_FN, FN_IP9_24_22,\n\t\tGP_4_10_FN, FN_IP9_21_19,\n\t\tGP_4_9_FN, FN_IP9_18_17,\n\t\tGP_4_8_FN, FN_IP9_16_15,\n\t\tGP_4_7_FN, FN_IP9_14_12,\n\t\tGP_4_6_FN, FN_IP9_11_9,\n\t\tGP_4_5_FN, FN_IP9_8_6,\n\t\tGP_4_4_FN, FN_IP9_5_3,\n\t\tGP_4_3_FN, FN_IP9_2_0,\n\t\tGP_4_2_FN, FN_IP8_31_29,\n\t\tGP_4_1_FN, FN_IP8_28_26,\n\t\tGP_4_0_FN, FN_IP8_25_23 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR5\", 0xE6060018, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_5_27_FN, FN_USB1_OVC,\n\t\tGP_5_26_FN, FN_USB1_PWEN,\n\t\tGP_5_25_FN, FN_USB0_OVC,\n\t\tGP_5_24_FN, FN_USB0_PWEN,\n\t\tGP_5_23_FN, FN_IP13_26_24,\n\t\tGP_5_22_FN, FN_IP13_23_21,\n\t\tGP_5_21_FN, FN_IP13_20_18,\n\t\tGP_5_20_FN, FN_IP13_17_15,\n\t\tGP_5_19_FN, FN_IP13_14_12,\n\t\tGP_5_18_FN, FN_IP13_11_9,\n\t\tGP_5_17_FN, FN_IP13_8_6,\n\t\tGP_5_16_FN, FN_IP13_5_3,\n\t\tGP_5_15_FN, FN_IP13_2_0,\n\t\tGP_5_14_FN, FN_IP12_29_27,\n\t\tGP_5_13_FN, FN_IP12_26_24,\n\t\tGP_5_12_FN, FN_IP12_23_21,\n\t\tGP_5_11_FN, FN_IP12_20_18,\n\t\tGP_5_10_FN, FN_IP12_17_15,\n\t\tGP_5_9_FN, FN_IP12_14_13,\n\t\tGP_5_8_FN, FN_IP12_12_11,\n\t\tGP_5_7_FN, FN_IP12_10_9,\n\t\tGP_5_6_FN, FN_IP12_8_6,\n\t\tGP_5_5_FN, FN_IP12_5_3,\n\t\tGP_5_4_FN, FN_IP12_2_0,\n\t\tGP_5_3_FN, FN_IP11_29_27,\n\t\tGP_5_2_FN, FN_IP11_26_24,\n\t\tGP_5_1_FN, FN_IP11_23_21,\n\t\tGP_5_0_FN, FN_IP11_20_18 ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR6\", 0xE606001C, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_6_25_FN, FN_IP0_21_20,\n\t\tGP_6_24_FN, FN_IP0_19_18,\n\t\tGP_6_23_FN, FN_IP0_17,\n\t\tGP_6_22_FN, FN_IP0_16,\n\t\tGP_6_21_FN, FN_IP0_15,\n\t\tGP_6_20_FN, FN_IP0_14,\n\t\tGP_6_19_FN, FN_IP0_13,\n\t\tGP_6_18_FN, FN_IP0_12,\n\t\tGP_6_17_FN, FN_IP0_11,\n\t\tGP_6_16_FN, FN_IP0_10,\n\t\tGP_6_15_FN, FN_IP0_9_8,\n\t\tGP_6_14_FN, FN_IP0_0,\n\t\tGP_6_13_FN, FN_SD1_DATA3,\n\t\tGP_6_12_FN, FN_SD1_DATA2,\n\t\tGP_6_11_FN, FN_SD1_DATA1,\n\t\tGP_6_10_FN, FN_SD1_DATA0,\n\t\tGP_6_9_FN, FN_SD1_CMD,\n\t\tGP_6_8_FN, FN_SD1_CLK,\n\t\tGP_6_7_FN, FN_SD0_WP,\n\t\tGP_6_6_FN, FN_SD0_CD,\n\t\tGP_6_5_FN, FN_SD0_DATA3,\n\t\tGP_6_4_FN, FN_SD0_DATA2,\n\t\tGP_6_3_FN, FN_SD0_DATA1,\n\t\tGP_6_2_FN, FN_SD0_DATA0,\n\t\tGP_6_1_FN, FN_SD0_CMD,\n\t\tGP_6_0_FN, FN_SD0_CLK ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR0\", 0xE6060020, 32,\n\t\t\t     GROUP(2, 2, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 2, -7, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_D5, FN_SCIF4_RXD_B, FN_I2C0_SCL_D, 0,\n\t\t \n\t\tFN_D4, FN_I2C3_SDA_B, FN_SCIF5_TXD_B, 0,\n\t\t \n\t\tFN_D3, FN_I2C3_SCL_B, FN_SCIF5_RXD_B, 0,\n\t\t \n\t\tFN_D2, FN_SCIFA3_TXD_B,\n\t\t \n\t\tFN_D1, FN_SCIFA3_RXD_B,\n\t\t \n\t\tFN_D0, FN_SCIFA3_SCK_B, FN_IRQ4, 0,\n\t\t \n\t\tFN_MMC_D7, FN_SCIF0_TXD, FN_I2C2_SDA_B, FN_CAN1_TX,\n\t\t \n\t\tFN_MMC_D6, FN_SCIF0_RXD, FN_I2C2_SCL_B,\tFN_CAN1_RX,\n\t\t \n\t\tFN_MMC_D5, FN_SD2_WP,\n\t\t \n\t\tFN_MMC_D4, FN_SD2_CD,\n\t\t \n\t\tFN_MMC_D3, FN_SD2_DATA3,\n\t\t \n\t\tFN_MMC_D2, FN_SD2_DATA2,\n\t\t \n\t\tFN_MMC_D1, FN_SD2_DATA1,\n\t\t \n\t\tFN_MMC_D0, FN_SD2_DATA0,\n\t\t \n\t\tFN_MMC_CMD, FN_SD2_CMD,\n\t\t \n\t\tFN_MMC_CLK, FN_SD2_CLK,\n\t\t \n\t\tFN_SD1_WP, FN_IRQ7, FN_CAN0_TX, 0,\n\t\t \n\t\t \n\t\tFN_SD1_CD, FN_CAN0_RX, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR1\", 0xE6060024, 32,\n\t\t\t     GROUP(2, 2, 1, 1, -1, 1, 2, 2, 2, 3, 2, 2,\n\t\t\t\t   3, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_A6, FN_SCIFB0_CTS_N, FN_SCIFA4_RXD_B, FN_TPUTO2_C,\n\t\t \n\t\tFN_A5, FN_SCIFB0_RXD, FN_PWM4_B, FN_TPUTO3_C,\n\t\t \n\t\tFN_A4, FN_SCIFB0_TXD,\n\t\t \n\t\tFN_A3, FN_SCIFB0_SCK,\n\t\t \n\t\t \n\t\tFN_A1, FN_SCIFB1_TXD,\n\t\t \n\t\tFN_A0, FN_SCIFB1_SCK, FN_PWM3_B, 0,\n\t\t \n\t\tFN_D15, FN_SCIFA1_TXD, FN_I2C5_SDA_B, 0,\n\t\t \n\t\tFN_D14, FN_SCIFA1_RXD, FN_I2C5_SCL_B, 0,\n\t\t \n\t\tFN_D13, FN_SCIFA1_SCK, 0, FN_PWM2_C, FN_TCLK2_B,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D12, FN_HSCIF2_HRTS_N, FN_SCIF1_TXD_C, FN_I2C1_SDA_D,\n\t\t \n\t\tFN_D11, FN_HSCIF2_HCTS_N, FN_SCIF1_RXD_C, FN_I2C1_SCL_D,\n\t\t \n\t\tFN_D10, FN_HSCIF2_HSCK, FN_SCIF1_SCK_C, FN_IRQ6, FN_PWM5_C,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_D9, FN_HSCIF2_HTX, FN_I2C1_SDA_B, 0,\n\t\t \n\t\tFN_D8, FN_HSCIF2_HRX, FN_I2C1_SCL_B, 0,\n\t\t \n\t\tFN_D7, FN_IRQ3, FN_TCLK1, FN_PWM6_B,\n\t\t \n\t\tFN_D6, FN_SCIF4_TXD_B, FN_I2C0_SDA_D, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR2\", 0xE6060028, 32,\n\t\t\t     GROUP(2, 3, 3, 3, 3, 2, 2, 2, 2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_A20, FN_SPCLK, 0, 0,\n\t\t \n\t\tFN_A19, FN_MSIOF2_SS2, FN_PWM4, FN_TPUTO2,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A18, FN_MSIOF2_SS1, FN_SCIF4_TXD_E, FN_CAN1_TX_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A17, FN_MSIOF2_SYNC, FN_SCIF4_RXD_E, FN_CAN1_RX_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_A16, FN_MSIOF2_SCK, FN_HSCIF0_HSCK_B, FN_SPEEDIN,\n\t\t0, FN_CAN_CLK_C, FN_TPUTO2_B, 0,\n\t\t \n\t\tFN_A15, FN_MSIOF2_TXD, FN_HSCIF0_HTX_B, FN_DACK1,\n\t\t \n\t\tFN_A14, FN_MSIOF2_RXD, FN_HSCIF0_HRX_B, FN_DREQ1_N,\n\t\t \n\t\tFN_A13, FN_MSIOF1_SS2, FN_SCIFA5_TXD_B, 0,\n\t\t \n\t\tFN_A12, FN_MSIOF1_SS1, FN_SCIFA5_RXD_B, 0,\n\t\t \n\t\tFN_A11, FN_MSIOF1_SYNC, FN_IIC0_SDA_B, 0,\n\t\t \n\t\tFN_A10, FN_MSIOF1_SCK, FN_IIC0_SCL_B, 0,\n\t\t \n\t\tFN_A9, FN_MSIOF1_TXD, FN_SCIFA0_TXD_B, 0,\n\t\t \n\t\tFN_A8, FN_MSIOF1_RXD, FN_SCIFA0_RXD_B, 0,\n\t\t \n\t\tFN_A7, FN_SCIFB0_RTS_N, FN_SCIFA4_TXD_B, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR3\", 0xE606002C, 32,\n\t\t\t     GROUP(1, 1, 3, 3, 3, 3, 3, 2, 1, 1, 1, 2,\n\t\t\t\t   2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_RD_WR_N, FN_ATAG1_N,\n\t\t \n\t\tFN_RD_N, FN_ATACS11_N,\n\t\t \n\t\tFN_BS_N, FN_DRACK0, FN_PWM1_C, FN_TPUTO0_C, FN_ATACS01_N,\n\t\t0, 0, 0,\n\t\t \n\t\tFN_EX_CS5_N, FN_SCIFA2_TXD, FN_I2C2_SDA_E, FN_TS_SPSYNC_B,\n\t\t0, FN_FMIN, FN_SCIFB2_RTS_N, 0,\n\t\t \n\t\tFN_EX_CS4_N, FN_SCIFA2_RXD, FN_I2C2_SCL_E, FN_TS_SDEN_B,\n\t\t0, FN_FMCLK, FN_SCIFB2_CTS_N, 0,\n\t\t \n\t\tFN_EX_CS3_N, FN_SCIFA2_SCK, FN_SCIF4_TXD_C, FN_TS_SCK_B,\n\t\t0, FN_BPFCLK, FN_SCIFB2_SCK, 0,\n\t\t \n\t\tFN_EX_CS2_N, FN_PWM0, FN_SCIF4_RXD_C, FN_TS_SDATA_B,\n\t\t0, FN_TPUTO3, FN_SCIFB2_TXD, 0,\n\t\t \n\t\tFN_EX_CS1_N, FN_TPUTO3_B, FN_SCIFB2_RXD, FN_VI1_DATA11,\n\t\t \n\t\tFN_EX_CS0_N, FN_VI1_DATA10,\n\t\t \n\t\tFN_CS1_N_A26, FN_VI1_DATA9,\n\t\t \n\t\tFN_CS0_N, FN_VI1_DATA8,\n\t\t \n\t\tFN_A25, FN_SSL, FN_ATARD1_N, 0,\n\t\t \n\t\tFN_A24, FN_IO3, FN_EX_WAIT2, 0,\n\t\t \n\t\tFN_A23, FN_IO2, 0, FN_ATAWR1_N,\n\t\t \n\t\tFN_A22, FN_MISO_IO1, 0, FN_ATADIR1_N,\n\t\t \n\t\tFN_A21, FN_MOSI_IO0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR4\", 0xE6060030, 32,\n\t\t\t     GROUP(2, 2, 2, 3, 3, 2, 2, 2, 2, 2, 2, 3, 3, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_DU0_DG4, FN_LCDOUT12, 0, 0,\n\t\t \n\t\tFN_DU0_DG3, FN_LCDOUT11, 0, 0,\n\t\t \n\t\tFN_DU0_DG2, FN_LCDOUT10, 0, 0,\n\t\t \n\t\tFN_DU0_DG1, FN_LCDOUT9, FN_SCIFA0_TXD_C, FN_I2C3_SDA_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_DU0_DG0, FN_LCDOUT8, FN_SCIFA0_RXD_C, FN_I2C3_SCL_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_DU0_DR7, FN_LCDOUT23, 0, 0,\n\t\t \n\t\tFN_DU0_DR6, FN_LCDOUT22, 0, 0,\n\t\t \n\t\tFN_DU0_DR5, FN_LCDOUT21, 0, 0,\n\t\t \n\t\tFN_DU0_DR4, FN_LCDOUT20, 0, 0,\n\t\t \n\t\tFN_DU0_DR3, FN_LCDOUT19, 0, 0,\n\t\t \n\t\tFN_DU0_DR2, FN_LCDOUT18, 0, 0,\n\t\t \n\t\tFN_DU0_DR1, FN_LCDOUT17, FN_SCIF5_TXD_C, FN_I2C2_SDA_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_DU0_DR0, FN_LCDOUT16, FN_SCIF5_RXD_C, FN_I2C2_SCL_D,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_EX_WAIT0, FN_CAN_CLK_B, FN_SCIF_CLK, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR5\", 0xE6060034, 32,\n\t\t\t     GROUP(2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 3, 3,\n\t\t\t\t   2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_DU0_EXHSYNC_DU0_HSYNC, FN_QSTH_QHS, 0, 0,\n\t\t \n\t\tFN_DU0_DOTCLKOUT1, FN_QSTVB_QVE, 0, 0,\n\t\t \n\t\tFN_DU0_DOTCLKOUT0, FN_QCLK, 0, 0,\n\t\t \n\t\tFN_DU0_DOTCLKIN, FN_QSTVA_QVS, 0, 0,\n\t\t \n\t\tFN_DU0_DB7, FN_LCDOUT7, 0, 0,\n\t\t \n\t\tFN_DU0_DB6, FN_LCDOUT6, 0, 0,\n\t\t \n\t\tFN_DU0_DB5, FN_LCDOUT5, 0, 0,\n\t\t \n\t\tFN_DU0_DB4, FN_LCDOUT4, 0, 0,\n\t\t \n\t\tFN_DU0_DB3, FN_LCDOUT3, 0, 0,\n\t\t \n\t\tFN_DU0_DB2, FN_LCDOUT2, 0, 0,\n\t\t \n\t\tFN_DU0_DB1, FN_LCDOUT1, FN_SCIFA4_TXD_C, FN_I2C4_SDA_D,\n\t\tFN_CAN0_TX_C, 0, 0, 0,\n\t\t \n\t\tFN_DU0_DB0, FN_LCDOUT0, FN_SCIFA4_RXD_C, FN_I2C4_SCL_D,\n\t\tFN_CAN0_RX_C, 0, 0, 0,\n\t\t \n\t\tFN_DU0_DG7, FN_LCDOUT15, 0, 0,\n\t\t \n\t\tFN_DU0_DG6, FN_LCDOUT14, 0, 0,\n\t\t \n\t\tFN_DU0_DG5, FN_LCDOUT13, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR6\", 0xE6060038, 32,\n\t\t\t     GROUP(3, 3, 3, 3, 3, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_ETH_MDIO, FN_VI0_G0, FN_MSIOF2_RXD_B, FN_I2C5_SCL_D,\n\t\tFN_AVB_TX_CLK, FN_ADIDATA, 0, 0,\n\t\t \n\t\tFN_VI0_VSYNC_N, FN_SCIF0_TXD_B, FN_I2C0_SDA_C,\n\t\tFN_AUDIO_CLKOUT_B, FN_AVB_TX_EN, 0, 0, 0,\n\t\t \n\t\tFN_VI0_HSYNC_N, FN_SCIF0_RXD_B, FN_I2C0_SCL_C, FN_IERX_C,\n\t\tFN_AVB_COL, 0, 0, 0,\n\t\t \n\t\tFN_VI0_FIELD, FN_I2C3_SDA, FN_SCIFA5_TXD_C, FN_IECLK_C,\n\t\tFN_AVB_RX_ER, 0, 0, 0,\n\t\t \n\t\tFN_VI0_CLKENB, FN_I2C3_SCL, FN_SCIFA5_RXD_C, FN_IETX_C,\n\t\tFN_AVB_RXD7, 0, 0, 0,\n\t\t \n\t\tFN_VI0_DATA7_VI0_B7, FN_AVB_RXD6,\n\t\t \n\t\tFN_VI0_DATA6_VI0_B6, FN_AVB_RXD5,\n\t\t \n\t\tFN_VI0_DATA5_VI0_B5, FN_AVB_RXD4,\n\t\t \n\t\tFN_VI0_DATA4_VI0_B4, FN_AVB_RXD3,\n\t\t \n\t\tFN_VI0_DATA3_VI0_B3, FN_AVB_RXD2,\n\t\t \n\t\tFN_VI0_DATA2_VI0_B2, FN_AVB_RXD1,\n\t\t \n\t\tFN_VI0_DATA1_VI0_B1, FN_AVB_RXD0,\n\t\t \n\t\tFN_VI0_DATA0_VI0_B0, FN_AVB_RX_DV,\n\t\t \n\t\tFN_VI0_CLK, FN_AVB_RX_CLK,\n\t\t \n\t\tFN_DU0_CDE, FN_QPOLB, 0, 0,\n\t\t \n\t\tFN_DU0_DISP, FN_QPOLA, 0, 0,\n\t\t \n\t\tFN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, 0,\n\t\t0,\n\t\t \n\t\tFN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR7\", 0xE606003C, 32,\n\t\t\t     GROUP(1, -1, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_DREQ0_N, FN_SCIFB1_RXD,\n\t\t \n\t\t \n\t\tFN_ETH_TXD0, FN_VI0_R2, FN_SCIF3_RXD_B, FN_I2C4_SCL_E,\n\t\tFN_AVB_GTX_CLK, FN_SSI_WS6_B, 0, 0,\n\t\t \n\t\tFN_ETH_MAGIC, FN_VI0_R1, FN_SCIF3_SCK_B, FN_AVB_TX_ER,\n\t\tFN_SSI_SCK6_B, 0, 0, 0,\n\t\t \n\t\tFN_ETH_TX_EN, FN_VI0_R0, FN_SCIF2_TXD_C, FN_IIC0_SDA_D,\n\t\tFN_AVB_TXD7, FN_SSI_SDATA5_B, 0, 0,\n\t\t \n\t\tFN_ETH_TXD1, FN_VI0_G7, FN_SCIF2_RXD_C, FN_IIC0_SCL_D,\n\t\tFN_AVB_TXD6, FN_SSI_WS5_B, 0, 0,\n\t\t \n\t\tFN_ETH_REFCLK, FN_VI0_G6, FN_SCIF2_SCK_C, FN_AVB_TXD5,\n\t\tFN_SSI_SCK5_B, 0, 0, 0,\n\t\t \n\t\tFN_ETH_LINK, FN_VI0_G5, FN_MSIOF2_SS2_B, FN_SCIF4_TXD_D,\n\t\tFN_AVB_TXD4, FN_ADICHS2, 0, 0,\n\t\t \n\t\tFN_ETH_RXD1, FN_VI0_G4, FN_MSIOF2_SS1_B, FN_SCIF4_RXD_D,\n\t\tFN_AVB_TXD3, FN_ADICHS1, 0, 0,\n\t\t \n\t\tFN_ETH_RXD0, FN_VI0_G3, FN_MSIOF2_SYNC_B, FN_CAN0_TX_B,\n\t\tFN_AVB_TXD2, FN_ADICHS0, 0, 0,\n\t\t \n\t\tFN_ETH_RX_ER, FN_VI0_G2, FN_MSIOF2_SCK_B, FN_CAN0_RX_B,\n\t\tFN_AVB_TXD1, FN_ADICLK, 0, 0,\n\t\t \n\t\tFN_ETH_CRS_DV, FN_VI0_G1, FN_MSIOF2_TXD_B, FN_I2C5_SDA_D,\n\t\tFN_AVB_TXD0, FN_ADICS_SAMP, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR8\", 0xE6060040, 32,\n\t\t\t     GROUP(3, 3, 3, 3, 3, 2, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_MSIOF0_RXD, FN_SCIF5_RXD, FN_I2C2_SCL_C, FN_DU1_DR2,\n\t\t0, FN_TS_SDEN_D, FN_FMCLK_C, 0,\n\t\t \n\t\tFN_I2C1_SDA, FN_SCIF4_TXD, FN_IRQ5, FN_DU1_DR1,\n\t\t0, FN_TS_SCK_D, FN_BPFCLK_C, 0,\n\t\t \n\t\tFN_I2C1_SCL, FN_SCIF4_RXD, FN_PWM5_B, FN_DU1_DR0,\n\t\t0, FN_TS_SDATA_D, FN_TPUTO1_B, 0,\n\t\t \n\t\tFN_I2C0_SDA, FN_SCIF0_TXD_C, FN_TPUTO0, FN_CAN_CLK,\n\t\tFN_DVC_MUTE, FN_CAN1_TX_D, 0, 0,\n\t\t \n\t\tFN_I2C0_SCL, FN_SCIF0_RXD_C, FN_PWM5, FN_TCLK1_B,\n\t\tFN_AVB_GTXREFCLK, FN_CAN1_RX_D, FN_TPUTO0_B, 0,\n\t\t \n\t\tFN_HSCIF0_HSCK, FN_SCIF_CLK_B, FN_AVB_CRS, FN_AUDIO_CLKC_B,\n\t\t \n\t\tFN_HSCIF0_HRTS_N, FN_VI0_R7, FN_SCIF0_TXD_D, FN_I2C0_SDA_E,\n\t\tFN_AVB_PHY_INT, FN_SSI_SDATA8_B, 0, 0,\n\t\t \n\t\tFN_HSCIF0_HCTS_N, FN_VI0_R6, FN_SCIF0_RXD_D, FN_I2C0_SCL_E,\n\t\tFN_AVB_MAGIC, FN_SSI_SDATA7_B, 0, 0,\n\t\t \n\t\tFN_HSCIF0_HTX, FN_VI0_R5, FN_I2C1_SDA_C, FN_AUDIO_CLKB_B,\n\t\tFN_AVB_LINK, FN_SSI_WS78_B, 0, 0,\n\t\t \n\t\tFN_HSCIF0_HRX, FN_VI0_R4, FN_I2C1_SCL_C, FN_AUDIO_CLKA_B,\n\t\tFN_AVB_MDIO, FN_SSI_SCK78_B, 0, 0,\n\t\t \n\t\tFN_ETH_MDC, FN_VI0_R3, FN_SCIF3_TXD_B, FN_I2C4_SDA_E,\n\t\tFN_AVB_MDC, FN_SSI_SDATA6_B, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR9\", 0xE6060044, 32,\n\t\t\t     GROUP(-1, 3, 3, 3, 3, 2, 2, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SCIF1_SCK, FN_PWM3, FN_TCLK2, FN_DU1_DG5,\n\t\tFN_SSI_SDATA1_B, 0, 0, 0,\n\t\t \n\t\tFN_HSCIF1_HRTS_N, FN_SCIFA4_TXD, FN_IERX, FN_DU1_DG4,\n\t\tFN_SSI_WS1_B, 0, 0, 0,\n\t\t \n\t\tFN_HSCIF1_HCTS_N, FN_SCIFA4_RXD, FN_IECLK, FN_DU1_DG3,\n\t\tFN_SSI_SCK1_B, 0, 0, 0,\n\t\t \n\t\tFN_HSCIF1_HSCK, FN_PWM2, FN_IETX, FN_DU1_DG2,\n\t\tFN_REMOCON_B, FN_SPEEDIN_B, 0, 0,\n\t\t \n\t\tFN_HSCIF1_HTX, FN_I2C4_SDA, FN_TPUTO1, FN_DU1_DG1,\n\t\t \n\t\tFN_HSCIF1_HRX, FN_I2C4_SCL, FN_PWM6, FN_DU1_DG0,\n\t\t \n\t\tFN_MSIOF0_SS2, FN_SCIFA0_TXD, FN_TS_SPSYNC, FN_DU1_DR7,\n\t\t0, FN_FMIN_B, 0, 0,\n\t\t \n\t\tFN_MSIOF0_SS1, FN_SCIFA0_RXD, FN_TS_SDEN, FN_DU1_DR6,\n\t\t0, FN_FMCLK_B, 0, 0,\n\t\t \n\t\tFN_MSIOF0_SYNC, FN_PWM1, FN_TS_SCK, FN_DU1_DR5,\n\t\t0, FN_BPFCLK_B, 0, 0,\n\t\t \n\t\tFN_MSIOF0_SCK, FN_IRQ0, FN_TS_SDATA, FN_DU1_DR4,\n\t\t0, FN_TPUTO1_C, 0, 0,\n\t\t \n\t\tFN_MSIOF0_TXD, FN_SCIF5_TXD, FN_I2C2_SDA_C, FN_DU1_DR3,\n\t\t0, FN_TS_SPSYNC_D, FN_FMIN_C, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR10\", 0xE6060048, 32,\n\t\t\t     GROUP(2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SSI_SCK5, FN_SCIFA3_SCK, FN_DU1_DOTCLKIN, 0,\n\t\t \n\t\tFN_I2C2_SDA, FN_SCIFA5_TXD, FN_DU1_DB7, FN_AUDIO_CLKOUT_C,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_I2C2_SCL, FN_SCIFA5_RXD, FN_DU1_DB6, FN_AUDIO_CLKC_C,\n\t\tFN_SSI_SDATA4_B, 0, 0, 0,\n\t\t \n\t\tFN_SCIF3_TXD, FN_I2C1_SDA_E, FN_FMIN_D, FN_DU1_DB5,\n\t\tFN_AUDIO_CLKB_C, FN_SSI_WS4_B, 0, 0,\n\t\t \n\t\tFN_SCIF3_RXD, FN_I2C1_SCL_E, FN_FMCLK_D, FN_DU1_DB4,\n\t\tFN_AUDIO_CLKA_C, FN_SSI_SCK4_B, 0, 0,\n\t\t \n\t\tFN_SCIF3_SCK, FN_IRQ2, FN_BPFCLK_D, FN_DU1_DB3,\n\t\tFN_SSI_SDATA9_B, 0, 0, 0,\n\t\t \n\t\tFN_SCIF2_SCK, FN_IRQ1, FN_DU1_DB2, FN_SSI_WS9_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SCIF2_TXD, FN_IIC0_SDA, FN_DU1_DB1, FN_SSI_SCK9_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SCIF2_RXD, FN_IIC0_SCL, FN_DU1_DB0, FN_SSI_SDATA2_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SCIF1_TXD, FN_I2C5_SDA, FN_DU1_DG7, FN_SSI_WS2_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SCIF1_RXD, FN_I2C5_SCL, FN_DU1_DG6, FN_SSI_SCK2_B,\n\t\t0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR11\", 0xE606004C, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 2, 2, 3, 3, 2, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SSI_SDATA0, FN_MSIOF1_SCK_B, FN_PWM0_B, FN_ADICLK_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS0129, FN_MSIOF1_TXD_B, FN_SCIF5_TXD_D, FN_ADICS_SAMP_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK0129, FN_MSIOF1_RXD_B, FN_SCIF5_RXD_D, FN_ADIDATA_B,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA7, FN_SCIFA2_TXD_B, FN_IRQ8, FN_AUDIO_CLKA_D,\n\t\tFN_CAN_CLK_D, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS78, FN_SCIFA2_RXD_B, FN_I2C5_SCL_C, FN_DU1_CDE,\n\t\t \n\t\tFN_SSI_SCK78, FN_SCIFA2_SCK_B, FN_I2C5_SDA_C, FN_DU1_DISP,\n\t\t \n\t\tFN_SSI_SDATA6, FN_SCIFA1_TXD_B, FN_I2C4_SDA_C,\n\t\tFN_DU1_EXODDF_DU1_ODDF_DISP_CDE, 0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS6, FN_SCIFA1_RXD_B, FN_I2C4_SCL_C,\n\t\tFN_DU1_EXVSYNC_DU1_VSYNC, 0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_SCK6, FN_SCIFA1_SCK_B, FN_DU1_EXHSYNC_DU1_HSYNC, 0,\n\t\t \n\t\tFN_SSI_SDATA5, FN_SCIFA3_TXD, FN_I2C3_SDA_C, FN_DU1_DOTCLKOUT1,\n\t\t0, 0, 0, 0,\n\t\t \n\t\tFN_SSI_WS5, FN_SCIFA3_RXD, FN_I2C3_SCL_C, FN_DU1_DOTCLKOUT0,\n\t\t0, 0, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR12\", 0xE6060050, 32,\n\t\t\t     GROUP(-2, 3, 3, 3, 3, 3, 2, 2, 2, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SSI_SCK2, FN_HSCIF1_HTX_B, FN_VI1_DATA2, 0,\n\t\tFN_ATAG0_N, FN_ETH_RXD1_B, 0, 0,\n\t\t \n\t\tFN_SSI_SDATA1, FN_HSCIF1_HRX_B, FN_VI1_DATA1, 0,\n\t\tFN_ATAWR0_N, FN_ETH_RXD0_B, 0, 0,\n\t\t \n\t\tFN_SSI_WS1, FN_SCIF1_TXD_B, FN_IIC0_SDA_C, FN_VI1_DATA0,\n\t\tFN_CAN0_TX_D, 0, FN_ETH_RX_ER_B, 0,\n\t\t \n\t\tFN_SSI_SCK1, FN_SCIF1_RXD_B, FN_IIC0_SCL_C, FN_VI1_CLK,\n\t\tFN_CAN0_RX_D, 0, FN_ETH_CRS_DV_B, 0,\n\t\t \n\t\tFN_SSI_SDATA8, FN_SCIF1_SCK_B, FN_PWM1_B, FN_IRQ9,\n\t\tFN_REMOCON, FN_DACK2, FN_ETH_MDIO_B, 0,\n\t\t \n\t\tFN_SSI_SDATA4, FN_MLB_DAT, FN_IERX_B, 0,\n\t\t \n\t\tFN_SSI_WS4, FN_MLB_SIG, FN_IECLK_B, 0,\n\t\t \n\t\tFN_SSI_SCK4, FN_MLB_CLK, FN_IETX_B, 0,\n\t\t \n\t\tFN_SSI_SDATA3, FN_MSIOF1_SS2_B, FN_SCIFA1_TXD_C, FN_ADICHS2_B,\n\t\tFN_CAN1_TX_C, FN_DREQ2_N, 0, 0,\n\t\t \n\t\tFN_SSI_WS34, FN_MSIOF1_SS1_B, FN_SCIFA1_RXD_C, FN_ADICHS1_B,\n\t\tFN_CAN1_RX_C, FN_DACK1_B, 0, 0,\n\t\t \n\t\tFN_SSI_SCK34, FN_MSIOF1_SYNC_B, FN_SCIFA1_SCK_C, FN_ADICHS0_B,\n\t\t0, FN_DREQ1_N_B, 0, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IPSR13\", 0xE6060054, 32,\n\t\t\t     GROUP(-5, 3, 3, 3, 3, 3, 3, 3, 3, 3),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_AUDIO_CLKOUT, FN_I2C4_SDA_B, FN_SCIFA5_TXD_D, FN_VI1_VSYNC_N,\n\t\tFN_TS_SPSYNC_C, 0, FN_FMIN_E, 0,\n\t\t \n\t\tFN_AUDIO_CLKC, FN_I2C4_SCL_B, FN_SCIFA5_RXD_D, FN_VI1_HSYNC_N,\n\t\tFN_TS_SDEN_C, 0, FN_FMCLK_E, 0,\n\t\t \n\t\tFN_AUDIO_CLKB, FN_I2C0_SDA_B, FN_SCIFA4_TXD_D, FN_VI1_FIELD,\n\t\tFN_TS_SCK_C, 0, FN_BPFCLK_E, FN_ETH_MDC_B,\n\t\t \n\t\tFN_AUDIO_CLKA, FN_I2C0_SCL_B, FN_SCIFA4_RXD_D, FN_VI1_CLKENB,\n\t\tFN_TS_SDATA_C, 0, FN_ETH_TXD0_B, 0,\n\t\t \n\t\tFN_SSI_SDATA9, FN_SCIF2_TXD_B, FN_I2C3_SDA_E, FN_VI1_DATA7,\n\t\tFN_ATADIR0_N, FN_ETH_MAGIC_B, 0, 0,\n\t\t \n\t\tFN_SSI_WS9, FN_SCIF2_RXD_B, FN_I2C3_SCL_E, FN_VI1_DATA6,\n\t\tFN_ATARD0_N, FN_ETH_TX_EN_B, 0, 0,\n\t\t \n\t\tFN_SSI_SCK9, FN_SCIF2_SCK_B, FN_PWM2_B, FN_VI1_DATA5,\n\t\t0, FN_EX_WAIT1, FN_ETH_TXD1_B, 0,\n\t\t \n\t\tFN_SSI_SDATA2, FN_HSCIF1_HRTS_N_B, FN_SCIFA0_TXD_D,\n\t\tFN_VI1_DATA4, 0, FN_ATACS10_N, FN_ETH_REFCLK_B, 0,\n\t\t \n\t\tFN_SSI_WS2, FN_HSCIF1_HCTS_N_B, FN_SCIFA0_RXD_D, FN_VI1_DATA3,\n\t\t0, FN_ATACS00_N, FN_ETH_LINK_B, 0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL\", 0xE6060090, 32,\n\t\t\t     GROUP(2, -1, 2, 3, -4, 1, -1,\n\t\t\t\t   3, 3, 3, 3, 3, 2, -1),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_ADG_0, FN_SEL_ADG_1, FN_SEL_ADG_2, FN_SEL_ADG_3,\n\t\t \n\t\t \n\t\tFN_SEL_CAN_0, FN_SEL_CAN_1, FN_SEL_CAN_2, FN_SEL_CAN_3,\n\t\t \n\t\tFN_SEL_DARC_0, FN_SEL_DARC_1, FN_SEL_DARC_2, FN_SEL_DARC_3,\n\t\tFN_SEL_DARC_4, 0, 0, 0,\n\t\t \n\t\t \n\t\tFN_SEL_ETH_0, FN_SEL_ETH_1,\n\t\t \n\t\t \n\t\tFN_SEL_I2C00_0, FN_SEL_I2C00_1, FN_SEL_I2C00_2, FN_SEL_I2C00_3,\n\t\tFN_SEL_I2C00_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C01_0, FN_SEL_I2C01_1, FN_SEL_I2C01_2, FN_SEL_I2C01_3,\n\t\tFN_SEL_I2C01_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C02_0, FN_SEL_I2C02_1, FN_SEL_I2C02_2, FN_SEL_I2C02_3,\n\t\tFN_SEL_I2C02_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C03_0, FN_SEL_I2C03_1, FN_SEL_I2C03_2, FN_SEL_I2C03_3,\n\t\tFN_SEL_I2C03_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C04_0, FN_SEL_I2C04_1, FN_SEL_I2C04_2, FN_SEL_I2C04_3,\n\t\tFN_SEL_I2C04_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_I2C05_0, FN_SEL_I2C05_1, FN_SEL_I2C05_2, FN_SEL_I2C05_3,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xE6060094, 32,\n\t\t\t     GROUP(2, 2, 1, 1, 1, 1, 1, 1, 2, 2, 1, 1,\n\t\t\t\t   2, 2, -1, 1, 2, 2, 2, 1, 1, -2),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2, 0,\n\t\t \n\t\tFN_SEL_IIC0_0, FN_SEL_IIC0_1, FN_SEL_IIC0_2, FN_SEL_IIC0_3,\n\t\t \n\t\tFN_SEL_LBS_0, FN_SEL_LBS_1,\n\t\t \n\t\tFN_SEL_MSI1_0, FN_SEL_MSI1_1,\n\t\t \n\t\tFN_SEL_MSI2_0, FN_SEL_MSI2_1,\n\t\t \n\t\tFN_SEL_RAD_0, FN_SEL_RAD_1,\n\t\t \n\t\tFN_SEL_RCN_0, FN_SEL_RCN_1,\n\t\t \n\t\tFN_SEL_RSP_0, FN_SEL_RSP_1,\n\t\t \n\t\tFN_SEL_SCIFA0_0, FN_SEL_SCIFA0_1, FN_SEL_SCIFA0_2,\n\t\tFN_SEL_SCIFA0_3,\n\t\t \n\t\tFN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2, 0,\n\t\t \n\t\tFN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1,\n\t\t \n\t\tFN_SEL_SCIFA3_0, FN_SEL_SCIFA3_1,\n\t\t \n\t\tFN_SEL_SCIFA4_0, FN_SEL_SCIFA4_1, FN_SEL_SCIFA4_2,\n\t\tFN_SEL_SCIFA4_3,\n\t\t \n\t\tFN_SEL_SCIFA5_0, FN_SEL_SCIFA5_1, FN_SEL_SCIFA5_2,\n\t\tFN_SEL_SCIFA5_3,\n\t\t \n\t\t \n\t\tFN_SEL_TMU_0, FN_SEL_TMU_1,\n\t\t \n\t\tFN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,\n\t\t \n\t\tFN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,\n\t\t \n\t\tFN_SEL_CAN1_0, FN_SEL_CAN1_1, FN_SEL_CAN1_2, FN_SEL_CAN1_3,\n\t\t \n\t\tFN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,\n\t\t \n\t\tFN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL3\", 0xE6060098, 32,\n\t\t\t     GROUP(2, 2, 2, 1, 3, 2, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, -12),\n\t\t\t     GROUP(\n\t\t \n\t\tFN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,\n\t\t \n\t\tFN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, 0,\n\t\t \n\t\tFN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2, 0,\n\t\t \n\t\tFN_SEL_SCIF3_0, FN_SEL_SCIF3_1,\n\t\t \n\t\tFN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,\n\t\tFN_SEL_SCIF4_4, 0, 0, 0,\n\t\t \n\t\tFN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2, FN_SEL_SCIF5_3,\n\t\t \n\t\tFN_SEL_SSI1_0, FN_SEL_SSI1_1,\n\t\t \n\t\tFN_SEL_SSI2_0, FN_SEL_SSI2_1,\n\t\t \n\t\tFN_SEL_SSI4_0, FN_SEL_SSI4_1,\n\t\t \n\t\tFN_SEL_SSI5_0, FN_SEL_SSI5_1,\n\t\t \n\t\tFN_SEL_SSI6_0, FN_SEL_SSI6_1,\n\t\t \n\t\tFN_SEL_SSI7_0, FN_SEL_SSI7_1,\n\t\t \n\t\tFN_SEL_SSI8_0, FN_SEL_SSI8_1,\n\t\t \n\t\tFN_SEL_SSI9_0, FN_SEL_SSI9_1,\n\t\t  ))\n\t},\n\t{   }\n};\n\nstatic int r8a7794_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tif (pin < RCAR_GP_PIN(6, 0) || pin > RCAR_GP_PIN(6, 23))\n\t\treturn -EINVAL;\n\n\t*pocctrl = 0xe606006c;\n\n\tswitch (pin & 0x1f) {\n\tcase 6: return 23;\n\tcase 7: return 16;\n\tcase 14: return 15;\n\tcase 15: return 8;\n\tcase 0 ... 5:\n\tcase 8 ... 13:\n\t\treturn 22 - (pin & 0x1f);\n\tcase 16 ... 23:\n\t\treturn 47 - (pin & 0x1f);\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUPR0\", 0xe6060100, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(0, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(0, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(0, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(0, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(0, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(0, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(0, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(0, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(0, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(0, 9),\t \n\t\t[10] = RCAR_GP_PIN(0, 10),\t \n\t\t[11] = RCAR_GP_PIN(0, 11),\t \n\t\t[12] = RCAR_GP_PIN(0, 12),\t \n\t\t[13] = RCAR_GP_PIN(0, 13),\t \n\t\t[14] = RCAR_GP_PIN(0, 14),\t \n\t\t[15] = RCAR_GP_PIN(0, 15),\t \n\t\t[16] = RCAR_GP_PIN(0, 16),\t \n\t\t[17] = RCAR_GP_PIN(0, 17),\t \n\t\t[18] = RCAR_GP_PIN(0, 18),\t \n\t\t[19] = RCAR_GP_PIN(0, 19),\t \n\t\t[20] = RCAR_GP_PIN(0, 20),\t \n\t\t[21] = RCAR_GP_PIN(0, 21),\t \n\t\t[22] = RCAR_GP_PIN(0, 22),\t \n\t\t[23] = RCAR_GP_PIN(0, 23),\t \n\t\t[24] = RCAR_GP_PIN(0, 24),\t \n\t\t[25] = RCAR_GP_PIN(0, 25),\t \n\t\t[26] = RCAR_GP_PIN(0, 26),\t \n\t\t[27] = RCAR_GP_PIN(0, 27),\t \n\t\t[28] = RCAR_GP_PIN(0, 28),\t \n\t\t[29] = RCAR_GP_PIN(0, 29),\t \n\t\t[30] = RCAR_GP_PIN(0, 30),\t \n\t\t[31] = RCAR_GP_PIN(0, 31),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR1\", 0xe6060104, \"N/A\", 0) {\n\t\t \n\t\t[ 0] = RCAR_GP_PIN(1, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(1, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(1, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(1, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(1, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(1, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(1, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(1, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(1, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(1, 9),\t \n\t\t[10] = RCAR_GP_PIN(1, 10),\t \n\t\t[11] = RCAR_GP_PIN(1, 12),\t \n\t\t[12] = RCAR_GP_PIN(1, 14),\t \n\t\t[13] = RCAR_GP_PIN(1, 16),\t \n\t\t[14] = RCAR_GP_PIN(1, 18),\t \n\t\t[15] = RCAR_GP_PIN(1, 19),\t \n\t\t[16] = RCAR_GP_PIN(1, 20),\t \n\t\t[17] = RCAR_GP_PIN(1, 21),\t \n\t\t[18] = RCAR_GP_PIN(1, 22),\t \n\t\t[19] = RCAR_GP_PIN(1, 23),\t \n\t\t[20] = RCAR_GP_PIN(1, 24),\t \n\t\t[21] = RCAR_GP_PIN(1, 25),\t \n\t\t[22] = PIN_TRST_N,\t\t \n\t\t[23] = PIN_TCK,\t\t\t \n\t\t[24] = PIN_TMS,\t\t\t \n\t\t[25] = PIN_TDI,\t\t\t \n\t\t[26] = RCAR_GP_PIN(1, 11),\t \n\t\t[27] = RCAR_GP_PIN(1, 13),\t \n\t\t[28] = RCAR_GP_PIN(1, 15),\t \n\t\t[29] = RCAR_GP_PIN(1, 17),\t \n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"N/A\", 0, \"PUPR1\", 0xe6060104) {\n\t\t \n\t\t[ 0] = SH_PFC_PIN_NONE,\n\t\t[ 1] = SH_PFC_PIN_NONE,\n\t\t[ 2] = SH_PFC_PIN_NONE,\n\t\t[ 3] = SH_PFC_PIN_NONE,\n\t\t[ 4] = SH_PFC_PIN_NONE,\n\t\t[ 5] = SH_PFC_PIN_NONE,\n\t\t[ 6] = SH_PFC_PIN_NONE,\n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = SH_PFC_PIN_NONE,\n\t\t[ 9] = SH_PFC_PIN_NONE,\n\t\t[10] = SH_PFC_PIN_NONE,\n\t\t[11] = SH_PFC_PIN_NONE,\n\t\t[12] = SH_PFC_PIN_NONE,\n\t\t[13] = SH_PFC_PIN_NONE,\n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = SH_PFC_PIN_NONE,\n\t\t[16] = SH_PFC_PIN_NONE,\n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = PIN_ASEBRK_N_ACK,\t \n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR2\", 0xe6060108, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(2, 0),\t \n\t\t[ 1] = RCAR_GP_PIN(2, 1),\t \n\t\t[ 2] = RCAR_GP_PIN(2, 2),\t \n\t\t[ 3] = RCAR_GP_PIN(2, 3),\t \n\t\t[ 4] = RCAR_GP_PIN(2, 4),\t \n\t\t[ 5] = RCAR_GP_PIN(2, 5),\t \n\t\t[ 6] = RCAR_GP_PIN(2, 6),\t \n\t\t[ 7] = RCAR_GP_PIN(2, 7),\t \n\t\t[ 8] = RCAR_GP_PIN(2, 8),\t \n\t\t[ 9] = RCAR_GP_PIN(2, 9),\t \n\t\t[10] = RCAR_GP_PIN(2, 10),\t \n\t\t[11] = RCAR_GP_PIN(2, 11),\t \n\t\t[12] = RCAR_GP_PIN(2, 12),\t \n\t\t[13] = RCAR_GP_PIN(2, 13),\t \n\t\t[14] = RCAR_GP_PIN(2, 14),\t \n\t\t[15] = RCAR_GP_PIN(2, 15),\t \n\t\t[16] = RCAR_GP_PIN(2, 16),\t \n\t\t[17] = RCAR_GP_PIN(2, 17),\t \n\t\t[18] = RCAR_GP_PIN(2, 18),\t \n\t\t[19] = RCAR_GP_PIN(2, 19),\t \n\t\t[20] = RCAR_GP_PIN(2, 20),\t \n\t\t[21] = RCAR_GP_PIN(2, 21),\t \n\t\t[22] = RCAR_GP_PIN(2, 22),\t \n\t\t[23] = RCAR_GP_PIN(2, 23),\t \n\t\t[24] = RCAR_GP_PIN(2, 24),\t \n\t\t[25] = RCAR_GP_PIN(2, 25),\t \n\t\t[26] = RCAR_GP_PIN(2, 26),\t \n\t\t[27] = RCAR_GP_PIN(2, 27),\t \n\t\t[28] = RCAR_GP_PIN(2, 28),\t \n\t\t[29] = RCAR_GP_PIN(2, 29),\t \n\t\t[30] = RCAR_GP_PIN(2, 30),\t \n\t\t[31] = RCAR_GP_PIN(2, 31),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR3\", 0xe606010c, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(3, 2),\t \n\t\t[ 1] = RCAR_GP_PIN(3, 3),\t \n\t\t[ 2] = RCAR_GP_PIN(3, 4),\t \n\t\t[ 3] = RCAR_GP_PIN(3, 5),\t \n\t\t[ 4] = RCAR_GP_PIN(3, 6),\t \n\t\t[ 5] = RCAR_GP_PIN(3, 7),\t \n\t\t[ 6] = RCAR_GP_PIN(3, 8),\t \n\t\t[ 7] = RCAR_GP_PIN(3, 9),\t \n\t\t[ 8] = RCAR_GP_PIN(3, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(3, 11),\t \n\t\t[10] = RCAR_GP_PIN(3, 12),\t \n\t\t[11] = RCAR_GP_PIN(3, 13),\t \n\t\t[12] = RCAR_GP_PIN(3, 14),\t \n\t\t[13] = RCAR_GP_PIN(3, 15),\t \n\t\t[14] = RCAR_GP_PIN(3, 16),\t \n\t\t[15] = RCAR_GP_PIN(3, 17),\t \n\t\t[16] = RCAR_GP_PIN(3, 18),\t \n\t\t[17] = RCAR_GP_PIN(3, 19),\t \n\t\t[18] = RCAR_GP_PIN(3, 20),\t \n\t\t[19] = RCAR_GP_PIN(3, 21),\t \n\t\t[20] = RCAR_GP_PIN(3, 22),\t \n\t\t[21] = RCAR_GP_PIN(3, 23),\t \n\t\t[22] = RCAR_GP_PIN(3, 24),\t \n\t\t[23] = RCAR_GP_PIN(3, 25),\t \n\t\t[24] = RCAR_GP_PIN(3, 26),\t \n\t\t[25] = RCAR_GP_PIN(3, 27),\t \n\t\t[26] = RCAR_GP_PIN(3, 28),\t \n\t\t[27] = RCAR_GP_PIN(3, 29),\t \n\t\t[28] = RCAR_GP_PIN(3, 30),\t \n\t\t[29] = RCAR_GP_PIN(3, 31),\t \n\t\t[30] = RCAR_GP_PIN(4, 0),\t \n\t\t[31] = RCAR_GP_PIN(4, 1),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR4\", 0xe6060110, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(4, 2),\t \n\t\t[ 1] = RCAR_GP_PIN(4, 3),\t \n\t\t[ 2] = RCAR_GP_PIN(4, 4),\t \n\t\t[ 3] = RCAR_GP_PIN(4, 5),\t \n\t\t[ 4] = RCAR_GP_PIN(4, 6),\t \n\t\t[ 5] = RCAR_GP_PIN(4, 7),\t \n\t\t[ 6] = RCAR_GP_PIN(4, 8),\t \n\t\t[ 7] = RCAR_GP_PIN(4, 9),\t \n\t\t[ 8] = RCAR_GP_PIN(4, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(4, 11),\t \n\t\t[10] = RCAR_GP_PIN(4, 12),\t \n\t\t[11] = RCAR_GP_PIN(4, 13),\t \n\t\t[12] = RCAR_GP_PIN(4, 14),\t \n\t\t[13] = RCAR_GP_PIN(4, 15),\t \n\t\t[14] = RCAR_GP_PIN(4, 16),\t \n\t\t[15] = RCAR_GP_PIN(4, 17),\t \n\t\t[16] = RCAR_GP_PIN(4, 18),\t \n\t\t[17] = RCAR_GP_PIN(4, 19),\t \n\t\t[18] = RCAR_GP_PIN(4, 20),\t \n\t\t[19] = RCAR_GP_PIN(4, 21),\t \n\t\t[20] = RCAR_GP_PIN(4, 22),\t \n\t\t[21] = RCAR_GP_PIN(4, 23),\t \n\t\t[22] = RCAR_GP_PIN(4, 24),\t \n\t\t[23] = RCAR_GP_PIN(4, 25),\t \n\t\t[24] = RCAR_GP_PIN(4, 26),\t \n\t\t[25] = RCAR_GP_PIN(4, 27),\t \n\t\t[26] = RCAR_GP_PIN(4, 28),\t \n\t\t[27] = RCAR_GP_PIN(4, 29),\t \n\t\t[28] = RCAR_GP_PIN(4, 30),\t \n\t\t[29] = RCAR_GP_PIN(4, 31),\t \n\t\t[30] = RCAR_GP_PIN(5, 0),\t \n\t\t[31] = RCAR_GP_PIN(5, 1),\t \n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR5\", 0xe6060114, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(5, 2),\t \n\t\t[ 1] = RCAR_GP_PIN(5, 3),\t \n\t\t[ 2] = RCAR_GP_PIN(5, 4),\t \n\t\t[ 3] = RCAR_GP_PIN(5, 5),\t \n\t\t[ 4] = RCAR_GP_PIN(5, 6),\t \n\t\t[ 5] = SH_PFC_PIN_NONE,\n\t\t[ 6] = SH_PFC_PIN_NONE,\n\t\t[ 7] = SH_PFC_PIN_NONE,\n\t\t[ 8] = RCAR_GP_PIN(5, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(5, 11),\t \n\t\t[10] = RCAR_GP_PIN(5, 12),\t \n\t\t[11] = RCAR_GP_PIN(5, 13),\t \n\t\t[12] = RCAR_GP_PIN(5, 14),\t \n\t\t[13] = RCAR_GP_PIN(5, 15),\t \n\t\t[14] = RCAR_GP_PIN(5, 16),\t \n\t\t[15] = RCAR_GP_PIN(5, 17),\t \n\t\t[16] = RCAR_GP_PIN(5, 18),\t \n\t\t[17] = RCAR_GP_PIN(5, 19),\t \n\t\t[18] = RCAR_GP_PIN(5, 20),\t \n\t\t[19] = RCAR_GP_PIN(5, 21),\t \n\t\t[20] = RCAR_GP_PIN(5, 22),\t \n\t\t[21] = RCAR_GP_PIN(5, 23),\t \n\t\t[22] = RCAR_GP_PIN(3, 0),\t \n\t\t[23] = RCAR_GP_PIN(3, 1),\t \n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUPR6\", 0xe6060118, \"N/A\", 0) {\n\t\t[ 0] = RCAR_GP_PIN(6, 1),\t \n\t\t[ 1] = RCAR_GP_PIN(6, 2),\t \n\t\t[ 2] = RCAR_GP_PIN(6, 3),\t \n\t\t[ 3] = RCAR_GP_PIN(6, 4),\t \n\t\t[ 4] = RCAR_GP_PIN(6, 5),\t \n\t\t[ 5] = RCAR_GP_PIN(6, 6),\t \n\t\t[ 6] = RCAR_GP_PIN(6, 7),\t \n\t\t[ 7] = RCAR_GP_PIN(6, 9),\t \n\t\t[ 8] = RCAR_GP_PIN(6, 10),\t \n\t\t[ 9] = RCAR_GP_PIN(6, 11),\t \n\t\t[10] = RCAR_GP_PIN(6, 12),\t \n\t\t[11] = RCAR_GP_PIN(6, 13),\t \n\t\t[12] = RCAR_GP_PIN(6, 14),\t \n\t\t[13] = RCAR_GP_PIN(6, 15),\t \n\t\t[14] = SH_PFC_PIN_NONE,\n\t\t[15] = RCAR_GP_PIN(6, 17),\t \n\t\t[16] = RCAR_GP_PIN(6, 18),\t \n\t\t[17] = RCAR_GP_PIN(6, 19),\t \n\t\t[18] = RCAR_GP_PIN(6, 20),\t \n\t\t[19] = RCAR_GP_PIN(6, 21),\t \n\t\t[20] = RCAR_GP_PIN(6, 22),\t \n\t\t[21] = RCAR_GP_PIN(6, 23),\t \n\t\t[22] = RCAR_GP_PIN(6, 24),\t \n\t\t[23] = RCAR_GP_PIN(6, 25),\t \n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct soc_device_attribute r8a7794_tdsel[] = {\n\t{ .soc_id = \"r8a7794\", .revision = \"ES1.0\" },\n\t{   }\n};\n\nstatic int r8a7794_pinmux_soc_init(struct sh_pfc *pfc)\n{\n\t \n\tif (soc_device_match(r8a7794_tdsel))\n\t\tsh_pfc_write(pfc, 0xe6060068, 0x55555500);\n\n\treturn 0;\n}\n\nstatic const struct sh_pfc_soc_operations r8a7794_pfc_ops = {\n\t.init = r8a7794_pinmux_soc_init,\n\t.pin_to_pocctrl = r8a7794_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7745\nconst struct sh_pfc_soc_info r8a7745_pinmux_info = {\n\t.name = \"r8a77450_pfc\",\n\t.ops = &r8a7794_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n\n#ifdef CONFIG_PINCTRL_PFC_R8A7794\nconst struct sh_pfc_soc_info r8a7794_pinmux_info = {\n\t.name = \"r8a77940_pfc\",\n\t.ops = &r8a7794_pfc_ops,\n\t.unlock_reg = 0xe6060000,  \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.bias_regs = pinmux_bias_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}