{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544377429507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544377429515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 09 19:43:49 2018 " "Processing started: Sun Dec 09 19:43:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544377429515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377429515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LectureHall -c LectureHall " "Command: quartus_map --read_settings_files=on --write_settings_files=off LectureHall -c LectureHall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377429515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1544377430013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lecturehall.v 2 2 " "Found 2 design units, including 2 entities, in source file lecturehall.v" { { "Info" "ISGN_ENTITY_NAME" "1 LectureHall " "Found entity 1: LectureHall" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377445452 ""} { "Info" "ISGN_ENTITY_NAME" "2 sonic " "Found entity 2: sonic" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377445452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377445452 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out1 packed LectureHall.v(6) " "Verilog HDL Port Declaration warning at LectureHall.v(6): data type declaration for \"out1\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544377445452 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out1 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"out1\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445452 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out2 packed LectureHall.v(6) " "Verilog HDL Port Declaration warning at LectureHall.v(6): data type declaration for \"out2\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544377445452 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out2 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"out2\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "out3 packed LectureHall.v(6) " "Verilog HDL Port Declaration warning at LectureHall.v(6): data type declaration for \"out3\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 6 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "out3 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"out3\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "temp1 packed LectureHall.v(15) " "Verilog HDL Port Declaration warning at LectureHall.v(15): data type declaration for \"temp1\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "temp1 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"temp1\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "temp2 packed LectureHall.v(16) " "Verilog HDL Port Declaration warning at LectureHall.v(16): data type declaration for \"temp2\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "temp2 LectureHall.v(2) " "HDL info at LectureHall.v(2): see declaration for object \"temp2\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "distance packed LectureHall.v(209) " "Verilog HDL Port Declaration warning at LectureHall.v(209): data type declaration for \"distance\" declares packed dimensions but the port declaration declaration does not" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 209 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "distance LectureHall.v(208) " "HDL info at LectureHall.v(208): see declaration for object \"distance\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 208 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LectureHall " "Elaborating entity \"LectureHall\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544377445510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LectureHall.v(13) " "Verilog HDL assignment warning at LectureHall.v(13): truncated value with size 32 to match size of target (1)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 LectureHall.v(86) " "Verilog HDL assignment warning at LectureHall.v(86): truncated value with size 32 to match size of target (26)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(104) " "Verilog HDL assignment warning at LectureHall.v(104): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(108) " "Verilog HDL assignment warning at LectureHall.v(108): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(114) " "Verilog HDL assignment warning at LectureHall.v(114): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(126) " "Verilog HDL assignment warning at LectureHall.v(126): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(130) " "Verilog HDL assignment warning at LectureHall.v(130): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LectureHall.v(136) " "Verilog HDL assignment warning at LectureHall.v(136): truncated value with size 32 to match size of target (4)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445526 "|LectureHall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LectureHall.v(140) " "Verilog HDL assignment warning at LectureHall.v(140): truncated value with size 32 to match size of target (8)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445527 "|LectureHall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonic sonic:X " "Elaborating entity \"sonic\" for hierarchy \"sonic:X\"" {  } { { "LectureHall.v" "X" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377445528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LectureHall.v(226) " "Verilog HDL assignment warning at LectureHall.v(226): truncated value with size 32 to match size of target (10)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445530 "|LectureHall|sonic:X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LectureHall.v(227) " "Verilog HDL assignment warning at LectureHall.v(227): truncated value with size 32 to match size of target (10)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445530 "|LectureHall|sonic:X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LectureHall.v(228) " "Verilog HDL assignment warning at LectureHall.v(228): truncated value with size 32 to match size of target (22)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445530 "|LectureHall|sonic:X"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 21 LectureHall.v(237) " "Verilog HDL assignment warning at LectureHall.v(237): truncated value with size 33 to match size of target (21)" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544377445530 "|LectureHall|sonic:X"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:X\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:X\|Div0\"" {  } { { "LectureHall.v" "Div0" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544377446222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sonic:Y\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sonic:Y\|Div0\"" {  } { { "LectureHall.v" "Div0" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544377446222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "LectureHall.v" "Mult0" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1544377446222 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1544377446222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sonic:X\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sonic:X\|lpm_divide:Div0\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377446292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sonic:X\|lpm_divide:Div0 " "Instantiated megafunction \"sonic:X\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446292 ""}  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 237 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544377446292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377446346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377446346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377446359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377446359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377446409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377446409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377446520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377446520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544377446575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377446575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377446622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1544377446622 ""}  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1544377446622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377446651 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377446666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 140 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377446681 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "temp2\[1\] GND " "Pin \"temp2\[1\]\" is stuck at GND" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544377447626 "|LectureHall|temp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp2\[5\] VCC " "Pin \"temp2\[5\]\" is stuck at VCC" {  } { { "LectureHall.v" "" { Text "C:/Users/mahmoud/Desktop/LectureHall/LectureHall.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544377447626 "|LectureHall|temp2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544377447626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544377447760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544377449220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544377449220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1467 " "Implemented 1467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544377449450 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544377449450 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1425 " "Implemented 1425 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544377449450 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544377449450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544377449532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 09 19:44:09 2018 " "Processing ended: Sun Dec 09 19:44:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544377449532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544377449532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544377449532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544377449532 ""}
