Connection Block
================

.. image:: /Research/FPGAdescription/connectblock.png

(Image taken from VPR viewer)

The FPGA will have similar connection blocks on most of it, The inputs of the Tile will connect up to 4 wires in the 16 possibilities (Fc = 0.25) and the same for the outputs.

The connections will be made with tri-state buffers controlled by SRAM cells.

.. image:: /Research/FPGAdescription/connect_block.png

(Schematic taken from Sue)

.. image:: /Research/FPGAdescription/full_connect.png

(Schematic taken from Sue)