//CRL
#define GPIO_CRL_CM ((uint32_t)0xFFFFFFFF) /*!< Port x config and mode bits */
#define GPIO_CRL_CM0 ((uint32_t)0x0000000F) /*!< Port x config and mode bits */
#define GPIO_CRL_CM1 ((uint32_t)0x000000F0) /*!< Port x config and mode bits */
#define GPIO_CRL_CM2 ((uint32_t)0x00000F00) /*!< Port x config and mode bits */
#define GPIO_CRL_CM3 ((uint32_t)0x0000F000) /*!< Port x config and mode bits */
#define GPIO_CRL_CM4 ((uint32_t)0x000F0000) /*!< Port x config and mode bits */
#define GPIO_CRL_CM5 ((uint32_t)0x00F00000) /*!< Port x config and mode bits */
#define GPIO_CRL_CM6 ((uint32_t)0x0F000000) /*!< Port x config and mode bits */
#define GPIO_CRL_CM7 ((uint32_t)0xF0000000) /*!< Port x config and mode bits */

#define GPIO_CRL_CM0_GP ((uint32_t)0x00000003)/*!< Port x config and mode bits *//*OUTPUT*/
#define GPIO_CRL_CM0_GO ((uint32_t)0x00000007)/*!< Port x config and mode bits */
#define GPIO_CRL_CM0_AP ((uint32_t)0x0000000B)/*!< Port x config and mode bits */
#define GPIO_CRL_CM0_AO ((uint32_t)0x0000000F)/*!< Port x config and mode bits */
#define GPIO_CRL_CM0_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits *//*INPUT*/
#define GPIO_CRL_CM0_DF ((uint32_t)0x00000004)/*!< Port x config and mode bits */
#define GPIO_CRL_CM0_DP ((uint32_t)0x00000008)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_GP ((uint32_t)0x00000030)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_GO ((uint32_t)0x00000070)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_AP ((uint32_t)0x000000B0)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_AO ((uint32_t)0x000000F0)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_DF ((uint32_t)0x00000040)/*!< Port x config and mode bits */
#define GPIO_CRL_CM1_DP ((uint32_t)0x00000080)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_GP ((uint32_t)0x00000300)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_GO ((uint32_t)0x00000700)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_AP ((uint32_t)0x00000B00)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_AO ((uint32_t)0x00000F00)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_DF ((uint32_t)0x00000400)/*!< Port x config and mode bits */
#define GPIO_CRL_CM2_DP ((uint32_t)0x00000800)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_GP ((uint32_t)0x00003000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_GO ((uint32_t)0x00007000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_AP ((uint32_t)0x0000B000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_AO ((uint32_t)0x0000F000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_DF ((uint32_t)0x00004000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM3_DP ((uint32_t)0x00008000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_GP ((uint32_t)0x00030000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_GO ((uint32_t)0x00070000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_AP ((uint32_t)0x000B0000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_AO ((uint32_t)0x000F0000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_DF ((uint32_t)0x00040000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM4_DP ((uint32_t)0x00080000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_GP ((uint32_t)0x00300000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_GO ((uint32_t)0x00700000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_AP ((uint32_t)0x00B00000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_AO ((uint32_t)0x00F00000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_DF ((uint32_t)0x00400000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM5_DP ((uint32_t)0x00800000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_GP ((uint32_t)0x03000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_GO ((uint32_t)0x07000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_AP ((uint32_t)0x0B000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_AO ((uint32_t)0x0F000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_DF ((uint32_t)0x04000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM6_DP ((uint32_t)0x08000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_GP ((uint32_t)0x30000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_GO ((uint32_t)0x70000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_AP ((uint32_t)0xB0000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_AO ((uint32_t)0xF0000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_DF ((uint32_t)0x40000000)/*!< Port x config and mode bits */
#define GPIO_CRL_CM7_DP ((uint32_t)0x80000000)/*!< Port x config and mode bits */

//CRH
#define GPIO_CRH_CM ((uint32_t)0xFFFFFFFF) /*!< Port x config and mode bits */
#define GPIO_CRH_CM8 ((uint32_t)0x0000000F) /*!< Port x config and mode bits */
#define GPIO_CRH_CM9 ((uint32_t)0x000000F0) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10 ((uint32_t)0x00000F00) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11 ((uint32_t)0x0000F000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12 ((uint32_t)0x000F0000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13 ((uint32_t)0x00F00000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14 ((uint32_t)0x0F000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15 ((uint32_t)0xF0000000) /*!< Port x config and mode bits */

#define GPIO_CRH_CM8_GP ((uint32_t)0x00000003)/*!< Port x config and mode bits */
#define GPIO_CRH_CM8_GO ((uint32_t)0x00000007)/*!< Port x config and mode bits */
#define GPIO_CRH_CM8_AP ((uint32_t)0x0000000B)/*!< Port x config and mode bits */
#define GPIO_CRH_CM8_AO ((uint32_t)0x0000000F)/*!< Port x config and mode bits */
#define GPIO_CRH_CM8_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRH_CM8_DF ((uint32_t)0x00000004)/*!< Port x config and mode bits */
#define GPIO_CRH_CM8_DP ((uint32_t)0x00000008)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_GP ((uint32_t)0x00000030)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_GO ((uint32_t)0x00000070)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_AP ((uint32_t)0x000000B0)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_AO ((uint32_t)0x000000F0)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_AN ((uint32_t)0x00000000)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_DF ((uint32_t)0x00000040)/*!< Port x config and mode bits */
#define GPIO_CRH_CM9_DP ((uint32_t)0x00000080)/*!< Port x config and mode bits */
#define GPIO_CRH_CM10_GP ((uint32_t)0x00000300) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10_GO ((uint32_t)0x00000700) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10_AP ((uint32_t)0x00000B00) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10_AO ((uint32_t)0x00000F00) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10_AN ((uint32_t)0x00000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10_DF ((uint32_t)0x00000400) /*!< Port x config and mode bits */
#define GPIO_CRH_CM10_DP ((uint32_t)0x00000800) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_GP ((uint32_t)0x00003000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_GO ((uint32_t)0x00007000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_AP ((uint32_t)0x0000B000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_AO ((uint32_t)0x0000F000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_AN ((uint32_t)0x00000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_DF ((uint32_t)0x00004000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM11_DP ((uint32_t)0x00008000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_GP ((uint32_t)0x00030000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_GO ((uint32_t)0x00070000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_AP ((uint32_t)0x000B0000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_AO ((uint32_t)0x000F0000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_AN ((uint32_t)0x00000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_DF ((uint32_t)0x00040000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM12_DP ((uint32_t)0x00080000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_GP ((uint32_t)0x00300000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_GO ((uint32_t)0x00700000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_AP ((uint32_t)0x00B00000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_AO ((uint32_t)0x00F00000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_AN ((uint32_t)0x00000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_DF ((uint32_t)0x00400000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM13_DP ((uint32_t)0x00800000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_GP ((uint32_t)0x03000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_GO ((uint32_t)0x07000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_AP ((uint32_t)0x0B000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_AO ((uint32_t)0x0F000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_AN ((uint32_t)0x00000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_DF ((uint32_t)0x04000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM14_DP ((uint32_t)0x08000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_GP ((uint32_t)0x30000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_GO ((uint32_t)0x70000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_AP ((uint32_t)0xB0000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_AO ((uint32_t)0xF0000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_AN ((uint32_t)0x00000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_DF ((uint32_t)0x40000000) /*!< Port x config and mode bits */
#define GPIO_CRH_CM15_DP ((uint32_t)0x80000000) /*!< Port x config and mode bits */
