@W: MT529 :"/home/athieka/tang/nano/src/GATED_CLK.v":5:0:5:5|Found inferred clock PLL0|clkout_inferred_clock which controls 158 sequential elements including psram64.psram_gated.clken_buf. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
