Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date              : Tue Dec  7 14:32:13 2021
| Host              : andre running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.050        0.000                      0                39592        0.009        0.000                      0                39592        3.500        0.000                       0                 15121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.050        0.000                      0                39328        0.009        0.000                      0                39328        3.500        0.000                       0                 15121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.379        0.000                      0                  264        0.124        0.000                      0                  264  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (required time - arrival time)
  Source:                 design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 4.853ns (49.728%)  route 4.906ns (50.272%))
  Logic Levels:           45  (CARRY8=29 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 11.869 - 10.000 ) 
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.569ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.512ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.921     2.129    design_1_i/AXI_lite_Slave_0/inst/S_AXI_ACLK
    SLICE_X83Y119        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y119        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.207 f  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[15]/Q
                         net (fo=337, routed)         0.455     2.662    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/point_distance/find_sq_root/i_multi_parameter[1]
    SLICE_X78Y111        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     2.814 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/point_distance/find_sq_root/search_radius[15]_i_7__10/O
                         net (fo=5, routed)           0.106     2.920    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/point_distance/find_sq_root/i_multi_parameter_3_sn_1
    SLICE_X78Y109        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     2.957 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/point_distance/find_sq_root/search_radius[15]_i_4__10/O
                         net (fo=13, routed)          0.123     3.080    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[15]
    SLICE_X78Y107        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     3.180 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[14]_i_8/O
                         net (fo=1, routed)           0.222     3.402    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[14]_i_8_n_0
    SLICE_X77Y108        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     3.485 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.511    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[14]_i_3_n_0
    SLICE_X77Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.563 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[14]_i_2/CO[0]
                         net (fo=12, routed)          0.247     3.810    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[14]
    SLICE_X78Y108        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.935 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[13]_i_12/O
                         net (fo=1, routed)           0.016     3.951    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[13]_i_12_n_0
    SLICE_X78Y108        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.141 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.167    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[13]_i_3_n_0
    SLICE_X78Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     4.209 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[13]_i_2/CO[1]
                         net (fo=12, routed)          0.150     4.359    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[13]
    SLICE_X78Y110        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.447 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[12]_i_10/O
                         net (fo=1, routed)           0.025     4.472    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[12]_i_10_n_0
    SLICE_X78Y110        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.635 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.661    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[12]_i_3_n_0
    SLICE_X78Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     4.703 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[12]_i_2/CO[1]
                         net (fo=12, routed)          0.243     4.946    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[12]
    SLICE_X77Y110        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.982 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[11]_i_12/O
                         net (fo=1, routed)           0.009     4.991    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[11]_i_12_n_0
    SLICE_X77Y110        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.177 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.203    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[11]_i_3_n_0
    SLICE_X77Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     5.245 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.496    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[11]
    SLICE_X77Y112        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.532 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[10]_i_6/O
                         net (fo=1, routed)           0.010     5.542    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[10]_i_6_n_0
    SLICE_X77Y112        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.657 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.683    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[10]_i_3_n_0
    SLICE_X77Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     5.725 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[10]_i_2/CO[1]
                         net (fo=12, routed)          0.249     5.974    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[10]
    SLICE_X76Y112        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.073 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[9]_i_10/O
                         net (fo=1, routed)           0.009     6.082    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[9]_i_10_n_0
    SLICE_X76Y112        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.236 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.262    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[9]_i_3_n_0
    SLICE_X76Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     6.304 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.200     6.504    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[9]
    SLICE_X76Y110        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.652 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[8]_i_12/O
                         net (fo=1, routed)           0.009     6.661    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[8]_i_12_n_0
    SLICE_X76Y110        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.847 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.873    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[8]_i_3_n_0
    SLICE_X76Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     6.915 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[8]_i_2/CO[1]
                         net (fo=12, routed)          0.202     7.117    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[8]
    SLICE_X75Y110        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.265 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[7]_i_13/O
                         net (fo=1, routed)           0.009     7.274    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[7]_i_13_n_0
    SLICE_X75Y110        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.460 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.486    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[7]_i_4_n_0
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.528 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[7]_i_3/CO[1]
                         net (fo=12, routed)          0.212     7.740    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[7]
    SLICE_X75Y108        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.888 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[6]_i_12/O
                         net (fo=1, routed)           0.009     7.897    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[6]_i_12_n_0
    SLICE_X75Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.083 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.109    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[6]_i_3_n_0
    SLICE_X75Y109        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.151 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[6]_i_2/CO[1]
                         net (fo=12, routed)          0.149     8.300    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[6]
    SLICE_X74Y109        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     8.449 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[5]_i_12/O
                         net (fo=1, routed)           0.016     8.465    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[5]_i_12_n_0
    SLICE_X74Y109        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     8.702 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[5]_i_3/O[5]
                         net (fo=2, routed)           0.163     8.865    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[5]_i_3_n_10
    SLICE_X74Y111        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     9.015 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[4]_i_7/O
                         net (fo=1, routed)           0.016     9.031    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[4]_i_7_n_0
    SLICE_X74Y111        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     9.148 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.174    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[4]_i_3_n_0
    SLICE_X74Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.216 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          0.352     9.568    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[4]
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     9.719 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.745    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[3]_i_3_n_0
    SLICE_X75Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.787 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.201     9.988    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[3]
    SLICE_X75Y114        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099    10.087 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[2]_i_10/O
                         net (fo=1, routed)           0.009    10.096    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[2]_i_10_n_0
    SLICE_X75Y114        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    10.250 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.276    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[2]_i_3_n_0
    SLICE_X75Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.318 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          0.347    10.665    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[2]
    SLICE_X74Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153    10.818 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.844    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[1]_i_3_n_0
    SLICE_X74Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    10.886 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          0.234    11.120    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[1]
    SLICE_X73Y113        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149    11.269 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[0]_i_11/O
                         net (fo=1, routed)           0.016    11.285    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[0]_i_11_n_0
    SLICE_X73Y113        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    11.475 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.501    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]_i_3_n_0
    SLICE_X73Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    11.553 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.224    11.777    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius0[0]
    SLICE_X73Y115        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    11.829 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius[0]_i_1__10/O
                         net (fo=1, routed)           0.059    11.888    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/p_1_in[0]
    SLICE_X73Y115        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.701    11.869    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/clock
    SLICE_X73Y115        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]/C
                         clock pessimism              0.174    12.043    
                         clock uncertainty           -0.130    11.913    
    SLICE_X73Y115        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.938    design_1_i/ddr_interface_0/inst/m_controller/genblk1[11].core/search_radius_reg[0]
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 4.252ns (43.994%)  route 5.413ns (56.006%))
  Logic Levels:           43  (CARRY8=29 LUT2=1 LUT3=10 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 11.858 - 10.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.569ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.512ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.922     2.130    design_1_i/AXI_lite_Slave_0/inst/S_AXI_ACLK
    SLICE_X84Y116        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.207 f  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[16]/Q
                         net (fo=321, routed)         0.431     2.638    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/point_distance/find_sq_root/i_multi_parameter[2]
    SLICE_X81Y125        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     2.760 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/point_distance/find_sq_root/search_radius[15]_i_7__13/O
                         net (fo=5, routed)           0.042     2.802    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/point_distance/find_sq_root/i_multi_parameter_3_sn_1
    SLICE_X81Y125        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     2.839 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/point_distance/find_sq_root/search_radius[15]_i_4__13/O
                         net (fo=13, routed)          0.144     2.983    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[15]
    SLICE_X82Y126        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.107 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[14]_i_9/O
                         net (fo=1, routed)           0.310     3.417    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[14]_i_9_n_0
    SLICE_X83Y132        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.510 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.536    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[14]_i_3_n_0
    SLICE_X83Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.588 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[14]_i_2/CO[0]
                         net (fo=12, routed)          0.161     3.749    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[14]
    SLICE_X82Y133        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.897 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[13]_i_12/O
                         net (fo=1, routed)           0.009     3.906    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[13]_i_12_n_0
    SLICE_X82Y133        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.092 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.118    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[13]_i_3_n_0
    SLICE_X82Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.160 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[13]_i_2/CO[1]
                         net (fo=12, routed)          0.259     4.419    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[13]
    SLICE_X81Y132        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.471 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[12]_i_12/O
                         net (fo=1, routed)           0.016     4.487    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[12]_i_12_n_0
    SLICE_X81Y132        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.677 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.703    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[12]_i_3_n_0
    SLICE_X81Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     4.745 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[12]_i_2/CO[1]
                         net (fo=12, routed)          0.240     4.985    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[12]
    SLICE_X80Y132        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.081 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[11]_i_11/O
                         net (fo=1, routed)           0.010     5.091    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[11]_i_11_n_0
    SLICE_X80Y132        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.246 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.272    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[11]_i_3_n_0
    SLICE_X80Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     5.314 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.243     5.557    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[11]
    SLICE_X81Y134        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.608 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[10]_i_10/O
                         net (fo=1, routed)           0.025     5.633    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[10]_i_10_n_0
    SLICE_X81Y134        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.796 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.822    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[10]_i_3_n_0
    SLICE_X81Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.864 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[10]_i_2/CO[1]
                         net (fo=12, routed)          0.292     6.156    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[10]
    SLICE_X80Y134        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.191 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[9]_i_11/O
                         net (fo=1, routed)           0.010     6.201    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[9]_i_11_n_0
    SLICE_X80Y134        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     6.356 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.382    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[9]_i_3_n_0
    SLICE_X80Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     6.424 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.215     6.639    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[9]
    SLICE_X79Y134        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     6.762 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[8]_i_11/O
                         net (fo=1, routed)           0.021     6.783    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[8]_i_11_n_0
    SLICE_X79Y134        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.944 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.970    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[8]_i_3_n_0
    SLICE_X79Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.012 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[8]_i_2/CO[1]
                         net (fo=12, routed)          0.417     7.429    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[8]
    SLICE_X79Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.153     7.582 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.608    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[7]_i_4_n_0
    SLICE_X79Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.650 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[7]_i_3/CO[1]
                         net (fo=12, routed)          0.270     7.920    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[7]
    SLICE_X78Y130        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     7.972 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[6]_i_12/O
                         net (fo=1, routed)           0.016     7.988    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[6]_i_12_n_0
    SLICE_X78Y130        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.178 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.204    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[6]_i_3_n_0
    SLICE_X78Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.246 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[6]_i_2/CO[1]
                         net (fo=12, routed)          0.213     8.459    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[6]
    SLICE_X78Y132        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.549 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[5]_i_7/O
                         net (fo=1, routed)           0.016     8.565    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[5]_i_7_n_0
    SLICE_X78Y132        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     8.682 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.708    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[5]_i_3_n_0
    SLICE_X78Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.750 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.345     9.095    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[5]
    SLICE_X77Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     9.246 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.272    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[4]_i_3_n_0
    SLICE_X77Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.314 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          0.342     9.656    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[4]
    SLICE_X76Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     9.807 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.833    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[3]_i_3_n_0
    SLICE_X76Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.875 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.284    10.159    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[3]
    SLICE_X76Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.226    10.385 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[2]_i_3/O[5]
                         net (fo=2, routed)           0.199    10.584    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[2]_i_3_n_10
    SLICE_X77Y136        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    10.733 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[1]_i_7/O
                         net (fo=1, routed)           0.008    10.741    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[1]_i_7_n_0
    SLICE_X77Y136        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115    10.856 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.882    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[1]_i_3_n_0
    SLICE_X77Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.924 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          0.312    11.236    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[1]
    SLICE_X78Y134        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053    11.289 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[0]_i_12/O
                         net (fo=1, routed)           0.013    11.302    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[0]_i_12_n_0
    SLICE_X78Y134        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.494 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.520    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]_i_3_n_0
    SLICE_X78Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    11.572 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.131    11.703    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius0[0]
    SLICE_X78Y137        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037    11.740 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius[0]_i_1__13/O
                         net (fo=1, routed)           0.055    11.795    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/p_1_in[0]
    SLICE_X78Y137        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.690    11.858    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/clock
    SLICE_X78Y137        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]/C
                         clock pessimism              0.101    11.959    
                         clock uncertainty           -0.130    11.829    
    SLICE_X78Y137        FDSE (Setup_EFF_SLICEM_C_D)
                                                      0.025    11.854    design_1_i/ddr_interface_0/inst/m_controller/genblk1[14].core/search_radius_reg[0]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.705ns  (logic 5.109ns (52.643%)  route 4.596ns (47.357%))
  Logic Levels:           47  (CARRY8=31 LUT1=1 LUT2=6 LUT3=8 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 11.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.817ns (routing 0.569ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.512ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.817     2.025    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/clock
    SLICE_X64Y95         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.103 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__psdsp_1/Q
                         net (fo=20, routed)          0.067     2.170    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/p_0_in[0]
    SLICE_X64Y95         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.258 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__rep/O
                         net (fo=1, routed)           0.021     2.279    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__rep_n_0
    SLICE_X64Y95         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.183     2.462 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[14]_i_1/CO[4]
                         net (fo=17, routed)          0.142     2.604    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/find_sq_root/p_2_in[12]
    SLICE_X64Y98         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     2.703 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___15/O
                         net (fo=1, routed)           0.025     2.728    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___15_n_0
    SLICE_X64Y98         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.177     2.905 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[13]_i_1/CO[7]
                         net (fo=17, routed)          0.167     3.072    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/find_sq_root/p_2_in[11]
    SLICE_X65Y98         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     3.195 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___18/O
                         net (fo=1, routed)           0.007     3.202    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___18_n_0
    SLICE_X65Y98         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.355 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1/CO[7]
                         net (fo=1, routed)           0.026     3.381    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1_n_0
    SLICE_X65Y99         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.445 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.189     3.634    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/find_sq_root/p_2_in[10]
    SLICE_X65Y96         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.723 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___23/O
                         net (fo=1, routed)           0.011     3.734    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___23_n_0
    SLICE_X65Y96         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.889 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__0/CO[7]
                         net (fo=1, routed)           0.026     3.915    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__0_n_0
    SLICE_X65Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     3.999 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[11]_i_1/CO[5]
                         net (fo=17, routed)          0.153     4.152    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/find_sq_root/p_2_in[9]
    SLICE_X64Y96         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     4.275 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___30/O
                         net (fo=1, routed)           0.016     4.291    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___30_n_0
    SLICE_X64Y96         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.408 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__1/CO[7]
                         net (fo=1, routed)           0.026     4.434    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__1_n_0
    SLICE_X64Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.463 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[10]_i_1/CO[7]
                         net (fo=16, routed)          0.508     4.971    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/find_sq_root/p_2_in[8]
    SLICE_X59Y94         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.021 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_7/O
                         net (fo=1, routed)           0.009     5.030    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_7_n_0
    SLICE_X59Y94         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.184 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__2/CO[7]
                         net (fo=1, routed)           0.026     5.210    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__2_n_0
    SLICE_X59Y95         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.225 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__3/CO[7]
                         net (fo=1, routed)           0.026     5.251    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__3_n_0
    SLICE_X59Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.307 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2/O[0]
                         net (fo=17, routed)          0.201     5.508    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2_n_15
    SLICE_X60Y95         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.632 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___49/O
                         net (fo=1, routed)           0.009     5.641    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i___49_n_0
    SLICE_X60Y95         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.831 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__5/CO[7]
                         net (fo=1, routed)           0.026     5.857    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__5_n_0
    SLICE_X60Y96         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.913 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__0/O[0]
                         net (fo=17, routed)          0.255     6.168    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__0_n_15
    SLICE_X61Y93         LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     6.266 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_7__1/O
                         net (fo=1, routed)           0.022     6.288    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_7__1_n_0
    SLICE_X61Y93         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.447 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_3/CO[7]
                         net (fo=1, routed)           0.026     6.473    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_3_n_0
    SLICE_X61Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.488 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__6/CO[7]
                         net (fo=1, routed)           0.026     6.514    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__6_n_0
    SLICE_X61Y95         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.570 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__1/O[0]
                         net (fo=17, routed)          0.370     6.940    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__1_n_15
    SLICE_X62Y93         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     7.088 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_4__5/O
                         net (fo=1, routed)           0.009     7.097    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_4__5_n_0
    SLICE_X62Y93         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.283 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__7/CO[7]
                         net (fo=1, routed)           0.026     7.309    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__7_n_0
    SLICE_X62Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.365 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__2/O[0]
                         net (fo=17, routed)          0.327     7.692    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__2_n_15
    SLICE_X64Y93         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     7.781 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_5__5/O
                         net (fo=1, routed)           0.016     7.797    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_5__5_n_0
    SLICE_X64Y93         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.987 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__8/CO[7]
                         net (fo=1, routed)           0.026     8.013    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__8_n_0
    SLICE_X64Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.069 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__3/O[0]
                         net (fo=17, routed)          0.253     8.322    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__3_n_15
    SLICE_X63Y95         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     8.374 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_6__5/O
                         net (fo=1, routed)           0.016     8.390    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_6__5_n_0
    SLICE_X63Y95         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.580 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__9/CO[7]
                         net (fo=1, routed)           0.026     8.606    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__9_n_0
    SLICE_X63Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.662 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__4/O[0]
                         net (fo=17, routed)          0.168     8.830    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__4_n_15
    SLICE_X62Y96         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     8.978 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_7__5/O
                         net (fo=1, routed)           0.009     8.987    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_7__5_n_0
    SLICE_X62Y96         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.173 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__10/CO[7]
                         net (fo=1, routed)           0.026     9.199    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__10_n_0
    SLICE_X62Y97         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.255 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__5/O[0]
                         net (fo=17, routed)          0.350     9.605    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__5_n_15
    SLICE_X61Y96         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.693 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_14__0/O
                         net (fo=1, routed)           0.025     9.718    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_14__0_n_0
    SLICE_X61Y96         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.881 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_3__4/CO[7]
                         net (fo=1, routed)           0.026     9.907    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_3__4_n_0
    SLICE_X61Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     9.922 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__11/CO[7]
                         net (fo=1, routed)           0.026     9.948    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__11_n_0
    SLICE_X61Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.004 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__6/O[0]
                         net (fo=17, routed)          0.367    10.371    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__6_n_15
    SLICE_X63Y98         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150    10.521 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_10__5/O
                         net (fo=1, routed)           0.013    10.534    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_10__5_n_0
    SLICE_X63Y98         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.726 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__7/CO[7]
                         net (fo=1, routed)           0.026    10.752    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_2__7_n_0
    SLICE_X63Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.808 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__12/O[0]
                         net (fo=16, routed)          0.182    10.990    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/i__i_1__12_n_15
    SLICE_X62Y99         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    11.138 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root[0]_i_11/O
                         net (fo=1, routed)           0.009    11.147    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root[0]_i_11_n_0
    SLICE_X62Y99         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.333 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.359    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[0]_i_3_n_0
    SLICE_X62Y100        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.415 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.215    11.630    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root_reg[0]_i_2_n_15
    SLICE_X62Y100        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    11.681 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/sq_root[0]_i_1/O
                         net (fo=1, routed)           0.049    11.730    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/genblk1[0].calculate_distance/find_sq_root/D[0]
    SLICE_X62Y100        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.578    11.746    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X62Y100        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.164    11.910    
                         clock uncertainty           -0.130    11.780    
    SLICE_X62Y100        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.805    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.805    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 4.713ns (48.895%)  route 4.926ns (51.105%))
  Logic Levels:           46  (CARRY8=30 LUT2=1 LUT3=12 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 11.851 - 10.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.922ns (routing 0.569ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.512ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.922     2.130    design_1_i/AXI_lite_Slave_0/inst/S_AXI_ACLK
    SLICE_X84Y116        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.207 f  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[16]/Q
                         net (fo=321, routed)         0.397     2.604    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/point_distance/find_sq_root/i_multi_parameter[2]
    SLICE_X82Y121        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     2.701 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/point_distance/find_sq_root/search_radius[15]_i_7__14/O
                         net (fo=5, routed)           0.047     2.748    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/point_distance/find_sq_root/i_multi_parameter_3_sn_1
    SLICE_X82Y121        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.784 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/point_distance/find_sq_root/search_radius[15]_i_4__14/O
                         net (fo=13, routed)          0.229     3.013    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[15]
    SLICE_X82Y126        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.116     3.129 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[14]_i_9/O
                         net (fo=1, routed)           0.192     3.321    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[14]_i_9_n_0
    SLICE_X82Y122        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091     3.412 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.438    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[14]_i_3_n_0
    SLICE_X82Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.490 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[14]_i_2/CO[0]
                         net (fo=12, routed)          0.216     3.706    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[14]
    SLICE_X83Y121        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.855 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[13]_i_12/O
                         net (fo=1, routed)           0.016     3.871    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[13]_i_12_n_0
    SLICE_X83Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.061 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.087    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[13]_i_3_n_0
    SLICE_X83Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     4.129 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[13]_i_2/CO[1]
                         net (fo=12, routed)          0.194     4.323    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[13]
    SLICE_X83Y125        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.411 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[12]_i_10/O
                         net (fo=1, routed)           0.025     4.436    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[12]_i_10_n_0
    SLICE_X83Y125        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.599 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.625    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[12]_i_3_n_0
    SLICE_X83Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     4.667 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[12]_i_2/CO[1]
                         net (fo=12, routed)          0.153     4.820    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[12]
    SLICE_X83Y127        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     4.908 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[11]_i_10/O
                         net (fo=1, routed)           0.025     4.933    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[11]_i_10_n_0
    SLICE_X83Y127        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.096 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.122    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[11]_i_3_n_0
    SLICE_X83Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.164 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.302     5.466    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[11]
    SLICE_X82Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     5.617 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.643    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[10]_i_3_n_0
    SLICE_X82Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     5.685 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[10]_i_2/CO[1]
                         net (fo=12, routed)          0.251     5.936    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[10]
    SLICE_X80Y128        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.972 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[9]_i_12/O
                         net (fo=1, routed)           0.009     5.981    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[9]_i_12_n_0
    SLICE_X80Y128        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.167 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.193    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[9]_i_3_n_0
    SLICE_X80Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     6.235 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.258     6.493    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[9]
    SLICE_X81Y126        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.592 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[8]_i_10/O
                         net (fo=1, routed)           0.025     6.617    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[8]_i_10_n_0
    SLICE_X81Y126        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     6.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.806    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[8]_i_3_n_0
    SLICE_X81Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     6.848 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[8]_i_2/CO[1]
                         net (fo=12, routed)          0.208     7.056    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[8]
    SLICE_X80Y126        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.204 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[7]_i_13/O
                         net (fo=1, routed)           0.009     7.213    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[7]_i_13_n_0
    SLICE_X80Y126        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.399 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.425    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[7]_i_4_n_0
    SLICE_X80Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.467 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[7]_i_3/CO[1]
                         net (fo=12, routed)          0.199     7.666    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[7]
    SLICE_X79Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     7.815 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[6]_i_12/O
                         net (fo=1, routed)           0.016     7.831    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[6]_i_12_n_0
    SLICE_X79Y126        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.021 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.047    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[6]_i_3_n_0
    SLICE_X79Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.089 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[6]_i_2/CO[1]
                         net (fo=12, routed)          0.252     8.341    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[6]
    SLICE_X78Y126        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     8.393 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[5]_i_12/O
                         net (fo=1, routed)           0.016     8.409    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[5]_i_12_n_0
    SLICE_X78Y126        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     8.599 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.625    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[5]_i_3_n_0
    SLICE_X78Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     8.667 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.223     8.890    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[5]
    SLICE_X78Y124        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     9.013 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[4]_i_11/O
                         net (fo=1, routed)           0.021     9.034    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[4]_i_11_n_0
    SLICE_X78Y124        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     9.195 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.221    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[4]_i_3_n_0
    SLICE_X78Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.263 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          0.202     9.465    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[4]
    SLICE_X77Y126        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     9.564 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[3]_i_10/O
                         net (fo=1, routed)           0.009     9.573    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[3]_i_10_n_0
    SLICE_X77Y126        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     9.727 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.753    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[3]_i_3_n_0
    SLICE_X77Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.795 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.313    10.108    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[3]
    SLICE_X76Y127        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.259 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.285    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[2]_i_3_n_0
    SLICE_X76Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.327 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          0.224    10.551    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[2]
    SLICE_X77Y128        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036    10.587 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[1]_i_12/O
                         net (fo=1, routed)           0.009    10.596    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[1]_i_12_n_0
    SLICE_X77Y128        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.782 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.808    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[1]_i_3_n_0
    SLICE_X77Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.850 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          0.280    11.130    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[1]
    SLICE_X75Y128        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    11.254 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[0]_i_11/O
                         net (fo=1, routed)           0.009    11.263    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[0]_i_11_n_0
    SLICE_X75Y128        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    11.449 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.475    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]_i_3_n_0
    SLICE_X75Y129        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    11.527 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.161    11.688    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius0[0]
    SLICE_X75Y129        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035    11.723 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius[0]_i_1__14/O
                         net (fo=1, routed)           0.046    11.769    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/p_1_in[0]
    SLICE_X75Y129        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.683    11.851    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/clock
    SLICE_X75Y129        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]/C
                         clock pessimism              0.101    11.952    
                         clock uncertainty           -0.130    11.822    
    SLICE_X75Y129        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.847    design_1_i/ddr_interface_0/inst/m_controller/genblk1[15].core/search_radius_reg[0]
  -------------------------------------------------------------------
                         required time                         11.847    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[14]_i_5_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.745ns  (logic 5.009ns (51.401%)  route 4.736ns (48.599%))
  Logic Levels:           47  (CARRY8=31 LUT1=2 LUT2=4 LUT3=9 LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.091ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.883ns (routing 0.569ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.512ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.883     2.091    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/clock
    SLICE_X69Y87         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[14]_i_5_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.172 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[14]_i_5_psdsp/Q
                         net (fo=1, routed)           0.147     2.319    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance_n_18
    SLICE_X69Y87         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     2.409 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[14]_i_5/O
                         net (fo=1, routed)           0.009     2.418    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[14]_i_5_n_0
    SLICE_X69Y87         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[4])
                                                      0.221     2.639 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[14]_i_1/CO[4]
                         net (fo=17, routed)          0.133     2.772    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in[12]
    SLICE_X70Y87         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.894 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___15/O
                         net (fo=1, routed)           0.025     2.919    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___15_n_0
    SLICE_X70Y87         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.177     3.096 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[13]_i_1/CO[7]
                         net (fo=17, routed)          0.321     3.417    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in[11]
    SLICE_X71Y91         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.541 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___18/O
                         net (fo=1, routed)           0.014     3.555    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___18_n_0
    SLICE_X71Y91         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.711 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1/CO[7]
                         net (fo=1, routed)           0.026     3.737    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1_n_0
    SLICE_X71Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.801 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.204     4.005    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in[10]
    SLICE_X72Y93         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     4.095 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__7/O
                         net (fo=1, routed)           0.007     4.102    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__7_n_0
    SLICE_X72Y93         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.255 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.281    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__0_n_0
    SLICE_X72Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.365 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[11]_i_1/CO[5]
                         net (fo=17, routed)          0.211     4.576    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in[9]
    SLICE_X71Y93         LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     4.613 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_5__0/O
                         net (fo=1, routed)           0.025     4.638    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_5__0_n_0
    SLICE_X71Y93         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.801 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__1/CO[7]
                         net (fo=1, routed)           0.026     4.827    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__1_n_0
    SLICE_X71Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.856 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[10]_i_1/CO[7]
                         net (fo=16, routed)          0.237     5.093    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in[8]
    SLICE_X70Y92         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.217 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_6__0/O
                         net (fo=1, routed)           0.014     5.231    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_6__0_n_0
    SLICE_X70Y92         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     5.387 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__2/CO[7]
                         net (fo=1, routed)           0.026     5.413    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__2_n_0
    SLICE_X70Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.428 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__3/CO[7]
                         net (fo=1, routed)           0.026     5.454    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__3_n_0
    SLICE_X70Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.510 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2/O[0]
                         net (fo=17, routed)          0.210     5.720    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2_n_15
    SLICE_X69Y93         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     5.844 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___49/O
                         net (fo=1, routed)           0.009     5.853    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___49_n_0
    SLICE_X69Y93         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     6.043 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__5/CO[7]
                         net (fo=1, routed)           0.026     6.069    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__5_n_0
    SLICE_X69Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.125 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__0/O[0]
                         net (fo=17, routed)          0.314     6.439    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__0_n_15
    SLICE_X68Y93         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     6.490 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___58/O
                         net (fo=1, routed)           0.009     6.499    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___58_n_0
    SLICE_X68Y93         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     6.685 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__6/CO[7]
                         net (fo=1, routed)           0.026     6.711    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__6_n_0
    SLICE_X68Y94         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.767 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__1/O[0]
                         net (fo=17, routed)          0.321     7.088    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__1_n_15
    SLICE_X68Y89         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.123 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_8__2/O
                         net (fo=1, routed)           0.011     7.134    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_8__2_n_0
    SLICE_X68Y89         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.289 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__0/CO[7]
                         net (fo=1, routed)           0.052     7.341    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__0_n_0
    SLICE_X68Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.356 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__7/CO[7]
                         net (fo=1, routed)           0.026     7.382    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__7_n_0
    SLICE_X68Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.438 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__2/O[0]
                         net (fo=17, routed)          0.342     7.780    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__2_n_15
    SLICE_X69Y88         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     7.830 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_12/O
                         net (fo=1, routed)           0.010     7.840    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_12_n_0
    SLICE_X69Y88         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.995 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__1/CO[7]
                         net (fo=1, routed)           0.026     8.021    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__1_n_0
    SLICE_X69Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.036 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__8/CO[7]
                         net (fo=1, routed)           0.052     8.088    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__8_n_0
    SLICE_X69Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.144 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__3/O[0]
                         net (fo=17, routed)          0.332     8.476    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__3_n_15
    SLICE_X70Y89         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.038     8.514 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_7__4/O
                         net (fo=1, routed)           0.013     8.527    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_7__4_n_0
    SLICE_X70Y89         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.719 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__9/CO[7]
                         net (fo=1, routed)           0.052     8.771    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__9_n_0
    SLICE_X70Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.827 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__4/O[0]
                         net (fo=17, routed)          0.324     9.151    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__4_n_15
    SLICE_X71Y89         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.276 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_7__5/O
                         net (fo=1, routed)           0.016     9.292    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_7__5_n_0
    SLICE_X71Y89         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.482 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__10/CO[7]
                         net (fo=1, routed)           0.052     9.534    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__10_n_0
    SLICE_X71Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.590 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__5/O[0]
                         net (fo=17, routed)          0.241     9.831    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__5_n_15
    SLICE_X72Y88         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     9.979 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_8__6/O
                         net (fo=1, routed)           0.009     9.988    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_8__6_n_0
    SLICE_X72Y88         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.174 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__11/CO[7]
                         net (fo=1, routed)           0.026    10.200    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__11_n_0
    SLICE_X72Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.256 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__6/O[0]
                         net (fo=17, routed)          0.206    10.462    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__6_n_15
    SLICE_X72Y91         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149    10.611 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_10__5/O
                         net (fo=1, routed)           0.009    10.620    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_10__5_n_0
    SLICE_X72Y91         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.810 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__7/CO[7]
                         net (fo=1, routed)           0.026    10.836    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__7_n_0
    SLICE_X72Y92         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.892 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__12/O[0]
                         net (fo=16, routed)          0.208    11.100    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__12_n_15
    SLICE_X73Y91         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125    11.225 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[0]_i_12/O
                         net (fo=1, routed)           0.013    11.238    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[0]_i_12_n_0
    SLICE_X73Y91         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.430 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.456    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_3_n_0
    SLICE_X73Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.512 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.213    11.725    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_2_n_15
    SLICE_X73Y92         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052    11.777 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[0]_i_1/O
                         net (fo=1, routed)           0.059    11.836    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance/find_sq_root/D[0]
    SLICE_X73Y92         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.677    11.845    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X73Y92         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.174    12.019    
                         clock uncertainty           -0.130    11.890    
    SLICE_X73Y92         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.915    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 4.781ns (49.329%)  route 4.911ns (50.671%))
  Logic Levels:           49  (CARRY8=33 LUT1=1 LUT2=4 LUT3=8 LUT4=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.705 - 10.000 ) 
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.746ns (routing 0.569ns, distribution 1.177ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.512ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.746     1.954    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/clock
    SLICE_X61Y142        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y142        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.033 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__psdsp_1/Q
                         net (fo=20, routed)          0.112     2.145    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/p_0_in[0]
    SLICE_X60Y142        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.233 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__rep/O
                         net (fo=1, routed)           0.010     2.243    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__rep_n_0
    SLICE_X60Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.179     2.422 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[14]_i_1/CO[4]
                         net (fo=17, routed)          0.190     2.612    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/find_sq_root/p_2_in[12]
    SLICE_X60Y143        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.096     2.708 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root[13]_i_4/O
                         net (fo=1, routed)           0.010     2.718    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root[13]_i_4_n_0
    SLICE_X60Y143        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.169     2.887 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[13]_i_1/CO[7]
                         net (fo=17, routed)          0.399     3.286    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/find_sq_root/p_2_in[11]
    SLICE_X62Y143        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     3.337 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i___18/O
                         net (fo=1, routed)           0.007     3.344    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i___18_n_0
    SLICE_X62Y143        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.497 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1/CO[7]
                         net (fo=1, routed)           0.026     3.523    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1_n_0
    SLICE_X62Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.064     3.587 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.338     3.925    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/find_sq_root/p_2_in[10]
    SLICE_X61Y143        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     3.976 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i___23/O
                         net (fo=1, routed)           0.022     3.998    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i___23_n_0
    SLICE_X61Y143        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.157 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.183    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__0_n_0
    SLICE_X61Y144        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.267 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[11]_i_1/CO[5]
                         net (fo=17, routed)          0.170     4.437    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/find_sq_root/p_2_in[9]
    SLICE_X61Y145        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.587 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i___30/O
                         net (fo=1, routed)           0.016     4.603    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i___30_n_0
    SLICE_X61Y145        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.720 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__1/CO[7]
                         net (fo=1, routed)           0.026     4.746    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__1_n_0
    SLICE_X61Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.029     4.775 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[10]_i_1/CO[7]
                         net (fo=16, routed)          0.406     5.181    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/find_sq_root/p_2_in[8]
    SLICE_X62Y145        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.270 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_4__2/O
                         net (fo=1, routed)           0.008     5.278    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_4__2_n_0
    SLICE_X62Y145        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     5.393 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__2/CO[7]
                         net (fo=1, routed)           0.026     5.419    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__2_n_0
    SLICE_X62Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.434 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__3/CO[7]
                         net (fo=1, routed)           0.026     5.460    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__3_n_0
    SLICE_X62Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.516 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2/O[0]
                         net (fo=17, routed)          0.363     5.879    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2_n_15
    SLICE_X60Y145        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.001 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_7__0/O
                         net (fo=1, routed)           0.009     6.010    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_7__0_n_0
    SLICE_X60Y145        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.164 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__4/CO[7]
                         net (fo=1, routed)           0.026     6.190    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__4_n_0
    SLICE_X60Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.205 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__5/CO[7]
                         net (fo=1, routed)           0.026     6.231    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__5_n_0
    SLICE_X60Y147        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.287 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__0/O[0]
                         net (fo=17, routed)          0.258     6.545    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__0_n_15
    SLICE_X61Y148        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     6.598 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_4__4/O
                         net (fo=1, routed)           0.013     6.611    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_4__4_n_0
    SLICE_X61Y148        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     6.803 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__6/CO[7]
                         net (fo=1, routed)           0.026     6.829    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__6_n_0
    SLICE_X61Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.885 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__1/O[0]
                         net (fo=17, routed)          0.201     7.086    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__1_n_15
    SLICE_X60Y148        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     7.183 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_8__2/O
                         net (fo=1, routed)           0.011     7.194    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_8__2_n_0
    SLICE_X60Y148        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     7.349 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.375    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_3__0_n_0
    SLICE_X60Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.390 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__7/CO[7]
                         net (fo=1, routed)           0.052     7.442    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__7_n_0
    SLICE_X60Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.498 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__2/O[0]
                         net (fo=17, routed)          0.260     7.758    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__2_n_15
    SLICE_X59Y147        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     7.857 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_10__1/O
                         net (fo=1, routed)           0.007     7.864    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_10__1_n_0
    SLICE_X59Y147        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     8.017 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_3__1/CO[7]
                         net (fo=1, routed)           0.026     8.043    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_3__1_n_0
    SLICE_X59Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.058 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__8/CO[7]
                         net (fo=1, routed)           0.026     8.084    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__8_n_0
    SLICE_X59Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.140 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__3/O[0]
                         net (fo=17, routed)          0.302     8.442    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__3_n_15
    SLICE_X58Y148        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.492 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_7__4/O
                         net (fo=1, routed)           0.009     8.501    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_7__4_n_0
    SLICE_X58Y148        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.691 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__9/CO[7]
                         net (fo=1, routed)           0.026     8.717    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__9_n_0
    SLICE_X58Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.773 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__4/O[0]
                         net (fo=17, routed)          0.249     9.022    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__4_n_15
    SLICE_X57Y148        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     9.147 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_7__5/O
                         net (fo=1, routed)           0.016     9.163    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_7__5_n_0
    SLICE_X57Y148        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.353 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__10/CO[7]
                         net (fo=1, routed)           0.026     9.379    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__10_n_0
    SLICE_X57Y149        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.435 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__5/O[0]
                         net (fo=17, routed)          0.218     9.653    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__5_n_15
    SLICE_X57Y145        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     9.802 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_8__6/O
                         net (fo=1, routed)           0.016     9.818    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_8__6_n_0
    SLICE_X57Y145        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.008 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__11/CO[7]
                         net (fo=1, routed)           0.026    10.034    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__11_n_0
    SLICE_X57Y146        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.090 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__6/O[0]
                         net (fo=17, routed)          0.251    10.341    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__6_n_15
    SLICE_X58Y145        LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    10.465 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_10__5/O
                         net (fo=1, routed)           0.009    10.474    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_10__5_n_0
    SLICE_X58Y145        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    10.664 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__7/CO[7]
                         net (fo=1, routed)           0.026    10.690    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_2__7_n_0
    SLICE_X58Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.746 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__12/O[0]
                         net (fo=16, routed)          0.309    11.055    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/i__i_1__12_n_15
    SLICE_X59Y144        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    11.090 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root[0]_i_15/O
                         net (fo=1, routed)           0.011    11.101    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root[0]_i_15_n_0
    SLICE_X59Y144        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    11.256 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.026    11.282    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[0]_i_4_n_0
    SLICE_X59Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.297 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.323    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[0]_i_3_n_0
    SLICE_X59Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.379 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.168    11.547    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root_reg[0]_i_2_n_15
    SLICE_X60Y144        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    11.597 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/sq_root[0]_i_1/O
                         net (fo=1, routed)           0.049    11.646    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/genblk1[0].calculate_distance/find_sq_root/D[0]
    SLICE_X60Y144        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.537    11.705    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X60Y144        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.159    11.864    
                         clock uncertainty           -0.130    11.734    
    SLICE_X60Y144        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.759    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.759    
                         arrival time                         -11.646    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.598ns  (logic 4.870ns (50.740%)  route 4.728ns (49.260%))
  Logic Levels:           48  (CARRY8=30 LUT2=1 LUT3=14 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.850ns = ( 11.850 - 10.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.569ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.512ns, distribution 1.170ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.920     2.128    design_1_i/AXI_lite_Slave_0/inst/S_AXI_ACLK
    SLICE_X83Y115        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.206 f  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[17]/Q
                         net (fo=305, routed)         0.362     2.568    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/point_distance/find_sq_root/i_multi_parameter[3]
    SLICE_X84Y120        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.605 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/point_distance/find_sq_root/search_radius[15]_i_7__4/O
                         net (fo=5, routed)           0.089     2.694    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/point_distance/find_sq_root/i_multi_parameter_3_sn_1
    SLICE_X84Y121        LUT4 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     2.793 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/point_distance/find_sq_root/search_radius[15]_i_4__4/O
                         net (fo=13, routed)          0.195     2.988    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[15]
    SLICE_X84Y120        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.078 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[14]_i_8/O
                         net (fo=1, routed)           0.184     3.262    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[14]_i_8_n_0
    SLICE_X84Y123        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088     3.350 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.376    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[14]_i_3_n_0
    SLICE_X84Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.428 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[14]_i_2/CO[0]
                         net (fo=12, routed)          0.159     3.587    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[14]
    SLICE_X84Y125        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.712 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[13]_i_12/O
                         net (fo=1, routed)           0.016     3.728    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[13]_i_12_n_0
    SLICE_X84Y125        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.918 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.944    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[13]_i_3_n_0
    SLICE_X84Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     3.986 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[13]_i_2/CO[1]
                         net (fo=12, routed)          0.249     4.235    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[13]
    SLICE_X85Y127        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.286 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[12]_i_12/O
                         net (fo=1, routed)           0.009     4.295    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[12]_i_12_n_0
    SLICE_X85Y127        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.481 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.507    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[12]_i_3_n_0
    SLICE_X85Y128        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     4.549 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[12]_i_2/CO[1]
                         net (fo=12, routed)          0.217     4.766    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[12]
    SLICE_X84Y127        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.889 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[11]_i_11/O
                         net (fo=1, routed)           0.021     4.910    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[11]_i_11_n_0
    SLICE_X84Y127        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     5.071 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.097    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[11]_i_3_n_0
    SLICE_X84Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.139 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.143     5.282    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[11]
    SLICE_X84Y129        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     5.370 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[10]_i_10/O
                         net (fo=1, routed)           0.025     5.395    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[10]_i_10_n_0
    SLICE_X84Y129        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     5.558 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.584    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[10]_i_3_n_0
    SLICE_X84Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.626 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[10]_i_2/CO[1]
                         net (fo=12, routed)          0.254     5.880    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[10]
    SLICE_X85Y129        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     5.979 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[9]_i_10/O
                         net (fo=1, routed)           0.009     5.988    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[9]_i_10_n_0
    SLICE_X85Y129        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.142 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.168    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[9]_i_3_n_0
    SLICE_X85Y130        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     6.210 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.194     6.404    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[9]
    SLICE_X84Y131        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     6.492 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[8]_i_10/O
                         net (fo=1, routed)           0.025     6.517    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[8]_i_10_n_0
    SLICE_X84Y131        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     6.680 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.706    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[8]_i_3_n_0
    SLICE_X84Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     6.748 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[8]_i_2/CO[1]
                         net (fo=12, routed)          0.198     6.946    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[8]
    SLICE_X85Y131        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.070 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[7]_i_13/O
                         net (fo=1, routed)           0.009     7.079    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[7]_i_13_n_0
    SLICE_X85Y131        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.265 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.291    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[7]_i_4_n_0
    SLICE_X85Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.333 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[7]_i_3/CO[1]
                         net (fo=12, routed)          0.251     7.584    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[7]
    SLICE_X83Y130        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     7.672 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[6]_i_10/O
                         net (fo=1, routed)           0.025     7.697    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[6]_i_10_n_0
    SLICE_X83Y130        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     7.860 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.886    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[6]_i_3_n_0
    SLICE_X83Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     7.928 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[6]_i_2/CO[1]
                         net (fo=12, routed)          0.158     8.086    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[6]
    SLICE_X82Y131        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     8.234 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[5]_i_12/O
                         net (fo=1, routed)           0.009     8.243    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[5]_i_12_n_0
    SLICE_X82Y131        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     8.429 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.455    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[5]_i_3_n_0
    SLICE_X82Y132        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.497 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.215     8.712    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[5]
    SLICE_X80Y130        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     8.836 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[4]_i_12/O
                         net (fo=1, routed)           0.009     8.845    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[4]_i_12_n_0
    SLICE_X80Y130        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     9.031 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.057    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[4]_i_3_n_0
    SLICE_X80Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     9.099 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          0.266     9.365    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[4]
    SLICE_X79Y130        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     9.417 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[3]_i_12/O
                         net (fo=1, routed)           0.016     9.433    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[3]_i_12_n_0
    SLICE_X79Y130        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.623 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.649    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[3]_i_3_n_0
    SLICE_X79Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.691 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.317    10.008    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[3]
    SLICE_X77Y130        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    10.059 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[2]_i_12/O
                         net (fo=1, routed)           0.009    10.068    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[2]_i_12_n_0
    SLICE_X77Y130        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.254 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.280    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[2]_i_3_n_0
    SLICE_X77Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.322 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          0.206    10.528    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[2]
    SLICE_X76Y130        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123    10.651 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[1]_i_11/O
                         net (fo=1, routed)           0.010    10.661    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[1]_i_11_n_0
    SLICE_X76Y130        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155    10.816 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.842    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[1]_i_3_n_0
    SLICE_X76Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.884 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          0.273    11.157    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[1]
    SLICE_X75Y130        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050    11.207 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[0]_i_12/O
                         net (fo=1, routed)           0.009    11.216    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[0]_i_12_n_0
    SLICE_X75Y130        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    11.406 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.432    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]_i_3_n_0
    SLICE_X75Y131        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    11.484 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.161    11.645    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius0[0]
    SLICE_X75Y131        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035    11.680 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius[0]_i_1__4/O
                         net (fo=1, routed)           0.046    11.726    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/p_1_in[0]
    SLICE_X75Y131        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.682    11.850    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/clock
    SLICE_X75Y131        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]/C
                         clock pessimism              0.101    11.951    
                         clock uncertainty           -0.130    11.821    
    SLICE_X75Y131        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.846    design_1_i/ddr_interface_0/inst/m_controller/genblk1[5].core/search_radius_reg[0]
  -------------------------------------------------------------------
                         required time                         11.846    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 4.775ns (49.075%)  route 4.955ns (50.925%))
  Logic Levels:           46  (CARRY8=30 LUT3=13 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 11.934 - 10.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.569ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.512ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.920     2.128    design_1_i/AXI_lite_Slave_0/inst/S_AXI_ACLK
    SLICE_X83Y115        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.206 f  design_1_i/AXI_lite_Slave_0/inst/slv_reg0_reg[17]/Q
                         net (fo=305, routed)         0.360     2.566    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/i_multi_parameter[3]
    SLICE_X84Y118        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.603 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/search_radius[15]_i_7__0/O
                         net (fo=5, routed)           0.049     2.652    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/i_multi_parameter_3_sn_1
    SLICE_X84Y118        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.753 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/point_distance/find_sq_root/search_radius[15]_i_4__0/O
                         net (fo=13, routed)          0.227     2.980    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[15]
    SLICE_X85Y120        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.078 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[14]_i_20/O
                         net (fo=1, routed)           0.009     3.087    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[14]_i_20_n_0
    SLICE_X85Y120        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.277 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[14]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.303    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[14]_i_3_n_0
    SLICE_X85Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.355 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[14]_i_2/CO[0]
                         net (fo=12, routed)          0.152     3.507    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[14]
    SLICE_X85Y122        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     3.631 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[13]_i_12/O
                         net (fo=1, routed)           0.009     3.640    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[13]_i_12_n_0
    SLICE_X85Y122        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.826 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[13]_i_3/CO[7]
                         net (fo=1, routed)           0.026     3.852    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[13]_i_3_n_0
    SLICE_X85Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     3.894 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[13]_i_2/CO[1]
                         net (fo=12, routed)          0.238     4.132    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[13]
    SLICE_X86Y121        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     4.255 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[12]_i_11/O
                         net (fo=1, routed)           0.021     4.276    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[12]_i_11_n_0
    SLICE_X86Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.437 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[12]_i_3/CO[7]
                         net (fo=1, routed)           0.026     4.463    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[12]_i_3_n_0
    SLICE_X86Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     4.505 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[12]_i_2/CO[1]
                         net (fo=12, routed)          0.269     4.774    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[12]
    SLICE_X87Y120        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.810 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[11]_i_12/O
                         net (fo=1, routed)           0.009     4.819    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[11]_i_12_n_0
    SLICE_X87Y120        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.005 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[11]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.031    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[11]_i_3_n_0
    SLICE_X87Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     5.073 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.292     5.365    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[11]
    SLICE_X86Y119        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.417 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[10]_i_12/O
                         net (fo=1, routed)           0.016     5.433    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[10]_i_12_n_0
    SLICE_X86Y119        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.623 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[10]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.649    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[10]_i_3_n_0
    SLICE_X86Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     5.691 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[10]_i_2/CO[1]
                         net (fo=12, routed)          0.214     5.905    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[10]
    SLICE_X88Y120        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     5.942 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[9]_i_8/O
                         net (fo=1, routed)           0.022     5.964    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[9]_i_8_n_0
    SLICE_X88Y120        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.123 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[9]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.149    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[9]_i_3_n_0
    SLICE_X88Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     6.191 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[9]_i_2/CO[1]
                         net (fo=12, routed)          0.225     6.416    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[9]
    SLICE_X89Y120        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.514 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[8]_i_8/O
                         net (fo=1, routed)           0.022     6.536    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[8]_i_8_n_0
    SLICE_X89Y120        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     6.695 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[8]_i_3/CO[7]
                         net (fo=1, routed)           0.026     6.721    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[8]_i_3_n_0
    SLICE_X89Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     6.763 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[8]_i_2/CO[1]
                         net (fo=12, routed)          0.304     7.067    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[8]
    SLICE_X90Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     7.218 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[7]_i_4/CO[7]
                         net (fo=1, routed)           0.026     7.244    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[7]_i_4_n_0
    SLICE_X90Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.286 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[7]_i_3/CO[1]
                         net (fo=12, routed)          0.209     7.495    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[7]
    SLICE_X91Y120        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.643 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[6]_i_12/O
                         net (fo=1, routed)           0.009     7.652    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[6]_i_12_n_0
    SLICE_X91Y120        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.838 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[6]_i_3/CO[7]
                         net (fo=1, routed)           0.026     7.864    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[6]_i_3_n_0
    SLICE_X91Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     7.906 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[6]_i_2/CO[1]
                         net (fo=12, routed)          0.270     8.176    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[6]
    SLICE_X92Y119        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     8.299 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[5]_i_11/O
                         net (fo=1, routed)           0.010     8.309    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[5]_i_11_n_0
    SLICE_X92Y119        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     8.464 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[5]_i_3/CO[7]
                         net (fo=1, routed)           0.026     8.490    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[5]_i_3_n_0
    SLICE_X92Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042     8.532 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[5]_i_2/CO[1]
                         net (fo=12, routed)          0.227     8.759    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[5]
    SLICE_X93Y119        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     8.882 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[4]_i_11/O
                         net (fo=1, routed)           0.021     8.903    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[4]_i_11_n_0
    SLICE_X93Y119        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     9.064 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[4]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.090    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[4]_i_3_n_0
    SLICE_X93Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.132 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[4]_i_2/CO[1]
                         net (fo=12, routed)          0.216     9.348    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[4]
    SLICE_X93Y117        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     9.497 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[3]_i_12/O
                         net (fo=1, routed)           0.016     9.513    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[3]_i_12_n_0
    SLICE_X93Y117        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.703 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[3]_i_3/CO[7]
                         net (fo=1, routed)           0.026     9.729    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[3]_i_3_n_0
    SLICE_X93Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042     9.771 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[3]_i_2/CO[1]
                         net (fo=12, routed)          0.290    10.061    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[3]
    SLICE_X92Y117        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049    10.110 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[2]_i_8/O
                         net (fo=1, routed)           0.011    10.121    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[2]_i_8_n_0
    SLICE_X92Y117        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155    10.276 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.302    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[2]_i_3_n_0
    SLICE_X92Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.344 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[2]_i_2/CO[1]
                         net (fo=12, routed)          0.357    10.701    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[2]
    SLICE_X92Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151    10.852 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[1]_i_3/CO[7]
                         net (fo=1, routed)           0.026    10.878    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[1]_i_3_n_0
    SLICE_X92Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    10.920 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[1]_i_2/CO[1]
                         net (fo=12, routed)          0.206    11.126    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[1]
    SLICE_X93Y115        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125    11.251 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[0]_i_12/O
                         net (fo=1, routed)           0.013    11.264    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[0]_i_12_n_0
    SLICE_X93Y115        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    11.456 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.482    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]_i_3_n_0
    SLICE_X93Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    11.534 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]_i_2/CO[0]
                         net (fo=1, routed)           0.213    11.747    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius0[0]
    SLICE_X93Y116        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052    11.799 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius[0]_i_1__0/O
                         net (fo=1, routed)           0.059    11.858    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/p_1_in[0]
    SLICE_X93Y116        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.766    11.934    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/clock
    SLICE_X93Y116        FDSE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]/C
                         clock pessimism              0.176    12.110    
                         clock uncertainty           -0.130    11.981    
    SLICE_X93Y116        FDSE (Setup_BFF_SLICEM_C_D)
                                                      0.025    12.006    design_1_i/ddr_interface_0/inst/m_controller/genblk1[1].core/search_radius_reg[0]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___0_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 5.029ns (52.506%)  route 4.549ns (47.494%))
  Logic Levels:           50  (CARRY8=34 LUT1=1 LUT2=4 LUT3=10 LUT4=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 11.857 - 10.000 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.569ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.512ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.918     2.126    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/clock
    SLICE_X71Y121        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___0_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.204 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___0_psdsp_1/Q
                         net (fo=20, routed)          0.115     2.319    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance_n_1
    SLICE_X71Y121        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     2.417 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__rep__0/O
                         net (fo=1, routed)           0.021     2.438    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__rep__0_n_0
    SLICE_X71Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.183     2.621 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[14]_i_1__0/CO[4]
                         net (fo=17, routed)          0.197     2.818    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in_0[12]
    SLICE_X71Y118        LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     2.941 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[13]_i_4__0/O
                         net (fo=1, routed)           0.021     2.962    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[13]_i_4__0_n_0
    SLICE_X71Y118        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     3.137 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[13]_i_1__0/CO[7]
                         net (fo=17, routed)          0.213     3.350    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in_0[11]
    SLICE_X71Y116        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     3.402 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___97/O
                         net (fo=1, routed)           0.014     3.416    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___97_n_0
    SLICE_X71Y116        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.572 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__13/CO[7]
                         net (fo=1, routed)           0.026     3.598    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__13_n_0
    SLICE_X71Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.662 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[12]_i_1__0/CO[2]
                         net (fo=17, routed)          0.260     3.922    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in_0[10]
    SLICE_X69Y116        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.011 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___102/O
                         net (fo=1, routed)           0.011     4.022    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___102_n_0
    SLICE_X69Y116        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.177 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__14/CO[7]
                         net (fo=1, routed)           0.026     4.203    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__14_n_0
    SLICE_X69Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     4.287 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[11]_i_1__0/CO[5]
                         net (fo=17, routed)          0.270     4.557    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/find_sq_root/p_2_in_0[9]
    SLICE_X68Y115        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     4.656 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_5__12/O
                         net (fo=1, routed)           0.009     4.665    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_5__12_n_0
    SLICE_X68Y115        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.819 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__15/CO[7]
                         net (fo=1, routed)           0.026     4.845    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__15_n_0
    SLICE_X68Y116        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.927 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[10]_i_1__0/O[3]
                         net (fo=3, routed)           0.141     5.068    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[10]_i_1__0_n_12
    SLICE_X67Y116        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     5.216 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___124/O
                         net (fo=1, routed)           0.022     5.238    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i___124_n_0
    SLICE_X67Y116        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.397 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__17/CO[7]
                         net (fo=1, routed)           0.026     5.423    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__17_n_0
    SLICE_X67Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.479 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__11/O[0]
                         net (fo=17, routed)          0.164     5.643    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__11_n_15
    SLICE_X68Y117        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     5.766 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_8__10/O
                         net (fo=1, routed)           0.010     5.776    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_8__10_n_0
    SLICE_X68Y117        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.931 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__18/CO[7]
                         net (fo=1, routed)           0.026     5.957    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__18_n_0
    SLICE_X68Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.972 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__19/CO[7]
                         net (fo=1, routed)           0.026     5.998    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__19_n_0
    SLICE_X68Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.054 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__12/O[0]
                         net (fo=17, routed)          0.302     6.356    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__12_n_15
    SLICE_X69Y118        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     6.453 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_7__12/O
                         net (fo=1, routed)           0.011     6.464    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_7__12_n_0
    SLICE_X69Y118        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.619 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__11/CO[7]
                         net (fo=1, routed)           0.026     6.645    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__11_n_0
    SLICE_X69Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.660 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__20/CO[7]
                         net (fo=1, routed)           0.026     6.686    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__20_n_0
    SLICE_X69Y120        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.742 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__13/O[0]
                         net (fo=17, routed)          0.257     6.999    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__13_n_15
    SLICE_X70Y117        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     7.087 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_11__6/O
                         net (fo=1, routed)           0.021     7.108    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_11__6_n_0
    SLICE_X70Y117        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     7.269 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__12/CO[7]
                         net (fo=1, routed)           0.026     7.295    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__12_n_0
    SLICE_X70Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     7.310 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__21/CO[7]
                         net (fo=1, routed)           0.026     7.336    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__21_n_0
    SLICE_X70Y119        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.392 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__14/O[0]
                         net (fo=17, routed)          0.223     7.615    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__14_n_15
    SLICE_X70Y115        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.764 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_5__17/O
                         net (fo=1, routed)           0.016     7.780    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_5__17_n_0
    SLICE_X70Y115        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     7.970 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__22/CO[7]
                         net (fo=1, routed)           0.026     7.996    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__22_n_0
    SLICE_X70Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.052 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__15/O[0]
                         net (fo=17, routed)          0.316     8.368    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__15_n_15
    SLICE_X69Y113        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     8.418 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_12__7/O
                         net (fo=1, routed)           0.009     8.427    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_12__7_n_0
    SLICE_X69Y113        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     8.581 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__14/CO[7]
                         net (fo=1, routed)           0.026     8.607    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__14_n_0
    SLICE_X69Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     8.622 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__23/CO[7]
                         net (fo=1, routed)           0.026     8.648    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__23_n_0
    SLICE_X69Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.704 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__16/O[0]
                         net (fo=17, routed)          0.304     9.008    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__16_n_15
    SLICE_X68Y112        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     9.105 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_11__9/O
                         net (fo=1, routed)           0.011     9.116    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_11__9_n_0
    SLICE_X68Y112        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     9.271 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__15/CO[7]
                         net (fo=1, routed)           0.026     9.297    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_3__15_n_0
    SLICE_X68Y113        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     9.312 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__24/CO[7]
                         net (fo=1, routed)           0.026     9.338    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__24_n_0
    SLICE_X68Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.394 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__17/O[0]
                         net (fo=17, routed)          0.317     9.711    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__17_n_15
    SLICE_X70Y112        LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     9.861 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_9__13/O
                         net (fo=1, routed)           0.013     9.874    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_9__13_n_0
    SLICE_X70Y112        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192    10.066 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__25/CO[7]
                         net (fo=1, routed)           0.026    10.092    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__25_n_0
    SLICE_X70Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.148 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__18/O[0]
                         net (fo=17, routed)          0.253    10.401    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__18_n_15
    SLICE_X71Y111        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149    10.550 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_9__14/O
                         net (fo=1, routed)           0.016    10.566    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_9__14_n_0
    SLICE_X71Y111        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190    10.756 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__19/CO[7]
                         net (fo=1, routed)           0.026    10.782    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_2__19_n_0
    SLICE_X71Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.838 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__26/O[0]
                         net (fo=16, routed)          0.301    11.139    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/i__i_1__26_n_15
    SLICE_X69Y110        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036    11.175 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[0]_i_17__0/O
                         net (fo=1, routed)           0.009    11.184    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[0]_i_17__0_n_0
    SLICE_X69Y110        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154    11.338 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_4__0/CO[7]
                         net (fo=1, routed)           0.026    11.364    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_4__0_n_0
    SLICE_X69Y111        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    11.379 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_3__0/CO[7]
                         net (fo=1, routed)           0.026    11.405    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_3__0_n_0
    SLICE_X69Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    11.461 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_2__0/O[0]
                         net (fo=1, routed)           0.162    11.623    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root_reg[0]_i_2__0_n_15
    SLICE_X69Y112        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    11.658 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/sq_root[0]_i_1__0/O
                         net (fo=1, routed)           0.046    11.704    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance/find_sq_root/sq_root_reg[15]_0[0]
    SLICE_X69Y112        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.689    11.857    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance/find_sq_root/clock
    SLICE_X69Y112        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.101    11.958    
                         clock uncertainty           -0.130    11.828    
    SLICE_X69Y112        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.853    design_1_i/ddr_interface_0/inst/m_controller/genblk1[10].core/point_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 5.068ns (52.731%)  route 4.543ns (47.269%))
  Logic Levels:           48  (CARRY8=32 LUT1=1 LUT2=4 LUT3=10 LUT4=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 11.869 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.569ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.512ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.914     2.122    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/clock
    SLICE_X69Y64         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y64         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.203 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__psdsp_1/Q
                         net (fo=20, routed)          0.164     2.367    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/p_0_in[0]
    SLICE_X70Y65         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     2.455 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__rep/O
                         net (fo=1, routed)           0.021     2.476    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__rep_n_0
    SLICE_X70Y65         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[4])
                                                      0.183     2.659 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[14]_i_1/CO[4]
                         net (fo=17, routed)          0.139     2.798    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/find_sq_root/p_2_in[12]
    SLICE_X70Y64         LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     2.921 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root[13]_i_4/O
                         net (fo=1, routed)           0.021     2.942    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root[13]_i_4_n_0
    SLICE_X70Y64         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.175     3.117 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[13]_i_1/CO[7]
                         net (fo=17, routed)          0.173     3.290    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/find_sq_root/p_2_in[11]
    SLICE_X70Y62         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     3.414 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i___18/O
                         net (fo=1, routed)           0.014     3.428    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i___18_n_0
    SLICE_X70Y62         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.584 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1/CO[7]
                         net (fo=1, routed)           0.026     3.610    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1_n_0
    SLICE_X70Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.064     3.674 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[12]_i_1/CO[2]
                         net (fo=17, routed)          0.278     3.952    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/find_sq_root/p_2_in[10]
    SLICE_X70Y60         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     4.075 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_5/O
                         net (fo=1, routed)           0.021     4.096    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_5_n_0
    SLICE_X70Y60         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     4.257 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__0/CO[7]
                         net (fo=1, routed)           0.026     4.283    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__0_n_0
    SLICE_X70Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.084     4.367 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[11]_i_1/CO[5]
                         net (fo=17, routed)          0.167     4.534    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/find_sq_root/p_2_in[9]
    SLICE_X69Y60         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.657 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i___30/O
                         net (fo=1, routed)           0.008     4.665    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i___30_n_0
    SLICE_X69Y60         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__1/CO[7]
                         net (fo=1, routed)           0.026     4.806    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__1_n_0
    SLICE_X69Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.029     4.835 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[10]_i_1/CO[7]
                         net (fo=16, routed)          0.283     5.118    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/find_sq_root/p_2_in[8]
    SLICE_X68Y60         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     5.206 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_8/O
                         net (fo=1, routed)           0.010     5.216    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_8_n_0
    SLICE_X68Y60         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.371 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__2/CO[7]
                         net (fo=1, routed)           0.026     5.397    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__2_n_0
    SLICE_X68Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.412 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__3/CO[7]
                         net (fo=1, routed)           0.026     5.438    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__3_n_0
    SLICE_X68Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.494 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2/O[0]
                         net (fo=17, routed)          0.210     5.704    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2_n_15
    SLICE_X66Y60         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.793 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_7__0/O
                         net (fo=1, routed)           0.009     5.802    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_7__0_n_0
    SLICE_X66Y60         CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     5.956 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__4/CO[7]
                         net (fo=1, routed)           0.026     5.982    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__4_n_0
    SLICE_X66Y61         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.997 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__5/CO[7]
                         net (fo=1, routed)           0.026     6.023    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__5_n_0
    SLICE_X66Y62         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.079 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__0/O[0]
                         net (fo=17, routed)          0.258     6.337    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__0_n_15
    SLICE_X67Y59         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     6.462 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i___58/O
                         net (fo=1, routed)           0.016     6.478    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i___58_n_0
    SLICE_X67Y59         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.668 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__6/CO[7]
                         net (fo=1, routed)           0.026     6.694    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__6_n_0
    SLICE_X67Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.750 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__1/O[0]
                         net (fo=17, routed)          0.243     6.993    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__1_n_15
    SLICE_X66Y57         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     7.043 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_11/O
                         net (fo=1, routed)           0.010     7.053    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_11_n_0
    SLICE_X66Y57         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     7.208 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_3__0/CO[7]
                         net (fo=1, routed)           0.026     7.234    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_3__0_n_0
    SLICE_X66Y58         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     7.249 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__7/CO[7]
                         net (fo=1, routed)           0.026     7.275    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__7_n_0
    SLICE_X66Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     7.331 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__2/O[0]
                         net (fo=17, routed)          0.248     7.579    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__2_n_15
    SLICE_X68Y58         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     7.727 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_5__5/O
                         net (fo=1, routed)           0.009     7.736    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_5__5_n_0
    SLICE_X68Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     7.922 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__8/CO[7]
                         net (fo=1, routed)           0.026     7.948    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__8_n_0
    SLICE_X68Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.004 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__3/O[0]
                         net (fo=17, routed)          0.441     8.445    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__3_n_15
    SLICE_X72Y58         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     8.495 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_7__4/O
                         net (fo=1, routed)           0.009     8.504    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_7__4_n_0
    SLICE_X72Y58         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.694 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__9/CO[7]
                         net (fo=1, routed)           0.026     8.720    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__9_n_0
    SLICE_X72Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.776 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__4/O[0]
                         net (fo=17, routed)          0.210     8.986    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__4_n_15
    SLICE_X71Y58         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     9.135 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_7__5/O
                         net (fo=1, routed)           0.016     9.151    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_7__5_n_0
    SLICE_X71Y58         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     9.341 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__10/CO[7]
                         net (fo=1, routed)           0.026     9.367    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__10_n_0
    SLICE_X71Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     9.423 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__5/O[0]
                         net (fo=17, routed)          0.304     9.727    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__5_n_15
    SLICE_X70Y58         LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     9.780 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_9__4/O
                         net (fo=1, routed)           0.013     9.793    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_9__4_n_0
    SLICE_X70Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     9.985 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__11/CO[7]
                         net (fo=1, routed)           0.026    10.011    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__11_n_0
    SLICE_X70Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    10.067 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__6/O[0]
                         net (fo=17, routed)          0.214    10.281    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__6_n_15
    SLICE_X69Y58         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    10.429 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_9__5/O
                         net (fo=1, routed)           0.009    10.438    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_9__5_n_0
    SLICE_X69Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186    10.624 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__7/CO[7]
                         net (fo=1, routed)           0.026    10.650    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_2__7_n_0
    SLICE_X69Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056    10.706 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__12/O[0]
                         net (fo=16, routed)          0.332    11.038    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/i__i_1__12_n_15
    SLICE_X67Y55         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    11.161 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root[0]_i_18/O
                         net (fo=1, routed)           0.021    11.182    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root[0]_i_18_n_0
    SLICE_X67Y55         CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161    11.343 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[0]_i_4/CO[7]
                         net (fo=1, routed)           0.026    11.369    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[0]_i_4_n_0
    SLICE_X67Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    11.384 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[0]_i_3/CO[7]
                         net (fo=1, routed)           0.026    11.410    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[0]_i_3_n_0
    SLICE_X67Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056    11.466 f  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.171    11.637    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root_reg[0]_i_2_n_15
    SLICE_X67Y54         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037    11.674 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/sq_root[0]_i_1/O
                         net (fo=1, routed)           0.059    11.733    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/genblk1[0].calculate_distance/find_sq_root/D[0]
    SLICE_X67Y54         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.701    11.869    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/genblk1[0].calculate_distance/find_sq_root/clock
    SLICE_X67Y54         FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]/C
                         clock pessimism              0.119    11.988    
                         clock uncertainty           -0.130    11.858    
    SLICE_X67Y54         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.883    design_1_i/ddr_interface_0/inst/m_controller/genblk1[12].core/genblk1[0].calculate_distance/find_sq_root/sq_root_reg[0]
  -------------------------------------------------------------------
                         required time                         11.883    
                         arrival time                         -11.733    
  -------------------------------------------------------------------
                         slack                                  0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Net Delay (Source):      1.557ns (routing 0.512ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.569ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.557     1.725    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X53Y75         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.783 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[47]/Q
                         net (fo=3, routed)           0.110     1.893    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIE0
    SLICE_X53Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.811     2.019    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X53Y71         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAME/CLK
                         clock pessimism             -0.212     1.807    
    SLICE_X53Y71         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     1.884    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAME
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.058ns (38.411%)  route 0.093ns (61.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.566ns (routing 0.512ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.569ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.566     1.734    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X54Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.792 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.093     1.885    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[17]
    SLICE_X56Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.758     1.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X56Y121        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism             -0.158     1.808    
    SLICE_X56Y121        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.868    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.082ns (45.810%)  route 0.097ns (54.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.768ns (routing 0.512ns, distribution 1.256ns)
  Clock Net Delay (Destination): 2.007ns (routing 0.569ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.768     1.936    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/clock
    SLICE_X78Y241        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y241        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.996 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[9]/Q
                         net (fo=6, routed)           0.074     2.070    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[9]
    SLICE_X77Y241        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.092 r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/i___2/O
                         net (fo=1, routed)           0.023     2.115    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/i___2_n_0
    SLICE_X77Y241        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       2.007     2.215    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/clock
    SLICE_X77Y241        FDRE                                         r  design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[10]/C
                         clock pessimism             -0.179     2.036    
    SLICE_X77Y241        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.096    design_1_i/ddr_interface_0/inst/m_controller/genblk1[0].core/cycles_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.570ns (routing 0.512ns, distribution 1.058ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.569ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.570     1.738    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y46         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.799 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.067     1.866    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[2]
    SLICE_X51Y47         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.790     1.998    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X51Y47         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.214     1.784    
    SLICE_X51Y47         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.846    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ddr_interface_0/inst/o_write_address_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MI_memoryInterface_A_0/inst/axi_awaddr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.059ns (31.383%)  route 0.129ns (68.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.578ns (routing 0.512ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.569ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.578     1.746    design_1_i/ddr_interface_0/inst/clock
    SLICE_X60Y109        FDRE                                         r  design_1_i/ddr_interface_0/inst/o_write_address_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y109        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.805 r  design_1_i/ddr_interface_0/inst/o_write_address_reg[27]/Q
                         net (fo=4, routed)           0.129     1.934    design_1_i/MI_memoryInterface_A_0/inst/i_MU_writeAddress[24]
    SLICE_X57Y110        FDRE                                         r  design_1_i/MI_memoryInterface_A_0/inst/axi_awaddr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.803     2.011    design_1_i/MI_memoryInterface_A_0/inst/M_AXI_ACLK
    SLICE_X57Y110        FDRE                                         r  design_1_i/MI_memoryInterface_A_0/inst/axi_awaddr_reg[24]/C
                         clock pessimism             -0.164     1.847    
    SLICE_X57Y110        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.907    design_1_i/MI_memoryInterface_A_0/inst/axi_awaddr_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ddr_interface_0/inst/o_finish_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_lite_Slave_0/inst/slv_reg1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.564ns (routing 0.512ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.766ns (routing 0.569ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.564     1.732    design_1_i/ddr_interface_0/inst/clock
    SLICE_X61Y128        FDRE                                         r  design_1_i/ddr_interface_0/inst/o_finish_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.790 r  design_1_i/ddr_interface_0/inst/o_finish_reg[12]/Q
                         net (fo=1, routed)           0.069     1.859    design_1_i/AXI_lite_Slave_0/inst/i_finish[12]
    SLICE_X60Y129        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.881 r  design_1_i/AXI_lite_Slave_0/inst/slv_reg1[12]_i_1/O
                         net (fo=1, routed)           0.022     1.903    design_1_i/AXI_lite_Slave_0/inst/slv_reg1[12]_i_1_n_0
    SLICE_X60Y129        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.766     1.974    design_1_i/AXI_lite_Slave_0/inst/S_AXI_ACLK
    SLICE_X60Y129        FDRE                                         r  design_1_i/AXI_lite_Slave_0/inst/slv_reg1_reg[12]/C
                         clock pessimism             -0.158     1.816    
    SLICE_X60Y129        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.876    design_1_i/AXI_lite_Slave_0/inst/slv_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.059ns (40.690%)  route 0.086ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Net Delay (Source):      1.545ns (routing 0.512ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.569ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.545     1.713    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X54Y167        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y167        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     1.772 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[18]/Q
                         net (fo=1, routed)           0.086     1.858    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[18]
    SLICE_X54Y168        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.764     1.972    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X54Y168        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism             -0.205     1.767    
    SLICE_X54Y168        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.829    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.059ns (23.320%)  route 0.194ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.552ns (routing 0.512ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.569ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.552     1.720    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.194     1.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/ADDRD4
    SLICE_X53Y73         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.810     2.018    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/WCLK
    SLICE_X53Y73         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA/CLK
                         clock pessimism             -0.164     1.854    
    SLICE_X53Y73         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.944    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.059ns (23.320%)  route 0.194ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.552ns (routing 0.512ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.569ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.552     1.720    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.194     1.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/ADDRD4
    SLICE_X53Y73         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.810     2.018    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/WCLK
    SLICE_X53Y73         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA_D1/CLK
                         clock pessimism             -0.164     1.854    
    SLICE_X53Y73         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.944    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.059ns (23.320%)  route 0.194ns (76.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.552ns (routing 0.512ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.810ns (routing 0.569ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.552     1.720    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y73         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.779 r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.194     1.973    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/ADDRD4
    SLICE_X53Y73         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.810     2.018    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/WCLK
    SLICE_X53Y73         RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMB/CLK
                         clock pessimism             -0.164     1.854    
    SLICE_X53Y73         RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR4)
                                                      0.090     1.944    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/s_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_33/RAMB
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y32  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y32  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y33  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y33  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y30  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB18_X1Y30  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst/CLKBWRCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y32  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y32  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y32  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X1Y32  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.204ns (15.134%)  route 1.144ns (84.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.694     3.327    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.565    11.733    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.169    11.902    
                         clock uncertainty           -0.130    11.772    
    SLICE_X51Y45         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    11.706    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.706    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.204ns (15.134%)  route 1.144ns (84.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.694     3.327    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.565    11.733    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]/C
                         clock pessimism              0.169    11.902    
                         clock uncertainty           -0.130    11.772    
    SLICE_X51Y45         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    11.706    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.706    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.204ns (15.134%)  route 1.144ns (84.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.733ns = ( 11.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.512ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.694     3.327    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.565    11.733    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg/C
                         clock pessimism              0.169    11.902    
                         clock uncertainty           -0.130    11.772    
    SLICE_X51Y45         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    11.706    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.706    
                         arrival time                          -3.327    
  -------------------------------------------------------------------
                         slack                                  8.379    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDPE (Recov_FFF2_SLICEL_C_PRE)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X51Y45         FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X51Y45         FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.204ns (15.145%)  route 1.143ns (84.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.771ns (routing 0.569ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.567ns (routing 0.512ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.771     1.979    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y46         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.060 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.450     2.510    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y44         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.633 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.693     3.326    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X51Y45         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.567    11.735    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X51Y45         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.169    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X51Y45         FDPE (Recov_HFF_SLICEL_C_PRE)
                                                     -0.066    11.708    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.708    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  8.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.352ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.980     1.119    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y44         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.159 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.120     1.279    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X51Y44         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.126     1.298    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X51Y44         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.123     1.175    
    SLICE_X51Y44         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.155    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.040ns (25.000%)  route 0.120ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.980ns (routing 0.311ns, distribution 0.669ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.352ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.980     1.119    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X52Y44         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.159 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.120     1.279    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X51Y44         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.126     1.298    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X51Y44         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.123     1.175    
    SLICE_X51Y44         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.155    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.040ns (23.529%)  route 0.130ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.964ns (routing 0.311ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.352ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.964     1.103    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y77         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.130     1.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X53Y75         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.106     1.278    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X53Y75         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.118     1.160    
    SLICE_X53Y75         FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.140    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.040ns (23.529%)  route 0.130ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.964ns (routing 0.311ns, distribution 0.653ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.352ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.964     1.103    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y77         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.143 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.130     1.273    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X53Y75         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.106     1.278    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X53Y75         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.118     1.160    
    SLICE_X53Y75         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.140    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.352ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.972     1.111    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y76         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.151 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.092     1.243    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y77         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.096     1.268    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y77         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.147     1.121    
    SLICE_X52Y77         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.101    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.352ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.972     1.111    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y76         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.151 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.092     1.243    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y77         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.096     1.268    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y77         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.147     1.121    
    SLICE_X52Y77         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.101    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    1.111ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.972ns (routing 0.311ns, distribution 0.661ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.352ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.972     1.111    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X52Y76         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.151 f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.092     1.243    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X52Y77         FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.096     1.268    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X52Y77         FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.147     1.121    
    SLICE_X52Y77         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.101    design_1_i/axi_interconnect_0/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.956ns (routing 0.311ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.352ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.956     1.095    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y168        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.133 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y168        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.278    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y168        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.082     1.254    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y168        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.113     1.141    
    SLICE_X52Y168        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.956ns (routing 0.311ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.352ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.956     1.095    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y168        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.133 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y168        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.278    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y168        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.082     1.254    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y168        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.113     1.141    
    SLICE_X52Y168        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.956ns (routing 0.311ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.352ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       0.956     1.095    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y168        FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y168        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.133 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.028     1.161    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X53Y168        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.183 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.095     1.278    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y168        FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=15313, routed)       1.082     1.254    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X52Y168        FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.113     1.141    
    SLICE_X52Y168        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.121    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.157    





