
Loading design for application trce from file lserial_lserial.ncd.
Design name: top_lserial
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Dec 28 19:46:46 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lSerial_lSerial.twr -gui -msgset C:/pproj/lSerial/promote.xml lSerial_lSerial.ncd lSerial_lSerial.prf 
Design file:     lserial_lserial.ncd
Preference file: lserial_lserial.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4)
                   3.300 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
Preference: FREQUENCY NET "sysclk_c" 320.410000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 10.876ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[3__2162  (to sysclk_c +)

   Delay:              13.847ns  (22.5% logic, 77.5% route), 7 logic levels.

 Constraint Details:

     13.847ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_155 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.876ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.897     R17C26D.F1 to     R17C27C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C27C.B0 to     R17C27C.F0 debCom_inst/SLICE_274
ROUTE         8     1.977     R17C27C.F0 to     R18C29B.B1 debCom_inst/n8756
CTOF_DEL    ---     0.452     R18C29B.B1 to     R18C29B.F1 debCom_inst/SLICE_155
ROUTE         1     0.000     R18C29B.F1 to    R18C29B.DI1 debCom_inst/recBuf_12_7_N_75_27 (to sysclk_c)
                  --------
                   13.847   (22.5% logic, 77.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_1[[6__2175  (to sysclk_c +)

   Delay:              13.621ns  (22.9% logic, 77.1% route), 7 logic levels.

 Constraint Details:

     13.621ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_146 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.650ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.625     R17C26D.F1 to     R17C26C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C26C.B0 to     R17C26C.F0 debCom_inst/SLICE_307
ROUTE         8     2.023     R17C26C.F0 to     R18C29C.A1 debCom_inst/n8760
CTOF_DEL    ---     0.452     R18C29C.A1 to     R18C29C.F1 debCom_inst/SLICE_146
ROUTE         1     0.000     R18C29C.F1 to    R18C29C.DI1 debCom_inst/recBuf_12_7_N_75_14 (to sysclk_c)
                  --------
                   13.621   (22.9% logic, 77.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.185ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[2__2163  (to sysclk_c +)

   Delay:              13.156ns  (23.7% logic, 76.3% route), 7 logic levels.

 Constraint Details:

     13.156ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_155 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.185ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.897     R17C26D.F1 to     R17C27C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C27C.B0 to     R17C27C.F0 debCom_inst/SLICE_274
ROUTE         8     1.286     R17C27C.F0 to     R18C29B.D0 debCom_inst/n8756
CTOF_DEL    ---     0.452     R18C29B.D0 to     R18C29B.F0 debCom_inst/SLICE_155
ROUTE         1     0.000     R18C29B.F0 to    R18C29B.DI0 debCom_inst/recBuf_12_7_N_75_26 (to sysclk_c)
                  --------
                   13.156   (23.7% logic, 76.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i1  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[3__2162  (to sysclk_c +)

   Delay:              13.152ns  (23.7% logic, 76.3% route), 7 logic levels.

 Constraint Details:

     13.152ns physical path delay debCom_inst/URT/SLICE_291 to debCom_inst/SLICE_155 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.181ns

 Physical Path Details:

      Data path debCom_inst/URT/SLICE_291 to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C26B.CLK to     R12C26B.Q0 debCom_inst/URT/SLICE_291 (from sysclk_c)
ROUTE        11     2.295     R12C26B.Q0 to     R14C23A.A1 debCom_inst/rxRecv_1
CTOF_DEL    ---     0.452     R14C23A.A1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.897     R17C26D.F1 to     R17C27C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C27C.B0 to     R17C27C.F0 debCom_inst/SLICE_274
ROUTE         8     1.977     R17C27C.F0 to     R18C29B.B1 debCom_inst/n8756
CTOF_DEL    ---     0.452     R18C29B.B1 to     R18C29B.F1 debCom_inst/SLICE_155
ROUTE         1     0.000     R18C29B.F1 to    R18C29B.DI1 debCom_inst/recBuf_12_7_N_75_27 (to sysclk_c)
                  --------
                   13.152   (23.7% logic, 76.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C26B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[6__2159  (to sysclk_c +)

   Delay:              13.080ns  (23.9% logic, 76.1% route), 7 logic levels.

 Constraint Details:

     13.080ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_156 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.109ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.897     R17C26D.F1 to     R17C27C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C27C.B0 to     R17C27C.F0 debCom_inst/SLICE_274
ROUTE         8     1.210     R17C27C.F0 to     R17C29C.A1 debCom_inst/n8756
CTOF_DEL    ---     0.452     R17C29C.A1 to     R17C29C.F1 debCom_inst/SLICE_156
ROUTE         1     0.000     R17C29C.F1 to    R17C29C.DI1 debCom_inst/recBuf_12_7_N_75_30 (to sysclk_c)
                  --------
                   13.080   (23.9% logic, 76.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R17C29C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[4__2161  (to sysclk_c +)

   Delay:              13.080ns  (23.9% logic, 76.1% route), 7 logic levels.

 Constraint Details:

     13.080ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_156 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.109ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.897     R17C26D.F1 to     R17C27C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C27C.B0 to     R17C27C.F0 debCom_inst/SLICE_274
ROUTE         8     1.210     R17C27C.F0 to     R17C29C.A0 debCom_inst/n8756
CTOF_DEL    ---     0.452     R17C29C.A0 to     R17C29C.F0 debCom_inst/SLICE_156
ROUTE         1     0.000     R17C29C.F0 to    R17C29C.DI0 debCom_inst/recBuf_12_7_N_75_28 (to sysclk_c)
                  --------
                   13.080   (23.9% logic, 76.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R17C29C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_1[[4__2177  (to sysclk_c +)

   Delay:              13.076ns  (23.9% logic, 76.1% route), 7 logic levels.

 Constraint Details:

     13.076ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_146 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.105ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.625     R17C26D.F1 to     R17C26C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C26C.B0 to     R17C26C.F0 debCom_inst/SLICE_307
ROUTE         8     1.478     R17C26C.F0 to     R18C29C.C0 debCom_inst/n8760
CTOF_DEL    ---     0.452     R18C29C.C0 to     R18C29C.F0 debCom_inst/SLICE_146
ROUTE         1     0.000     R18C29C.F0 to    R18C29C.DI0 debCom_inst/recBuf_12_7_N_75_12 (to sysclk_c)
                  --------
                   13.076   (23.9% logic, 76.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i4  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[3__2162  (to sysclk_c +)

   Delay:              13.034ns  (23.9% logic, 76.1% route), 7 logic levels.

 Constraint Details:

     13.034ns physical path delay debCom_inst/SLICE_1 to debCom_inst/SLICE_155 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 10.063ns

 Physical Path Details:

      Data path debCom_inst/SLICE_1 to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C21C.CLK to     R12C21C.Q0 debCom_inst/SLICE_1 (from sysclk_c)
ROUTE        13     2.177     R12C21C.Q0 to     R14C23A.D1 debCom_inst/rxRecv_4
CTOF_DEL    ---     0.452     R14C23A.D1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.897     R17C26D.F1 to     R17C27C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C27C.B0 to     R17C27C.F0 debCom_inst/SLICE_274
ROUTE         8     1.977     R17C27C.F0 to     R18C29B.B1 debCom_inst/n8756
CTOF_DEL    ---     0.452     R18C29B.B1 to     R18C29B.F1 debCom_inst/SLICE_155
ROUTE         1     0.000     R18C29B.F1 to    R18C29B.DI1 debCom_inst/recBuf_12_7_N_75_27 (to sysclk_c)
                  --------
                   13.034   (23.9% logic, 76.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C21C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 9.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i7  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/preFullVal_i0_i11  (to sysclk_c +)
                   FF                        debCom_inst/preFullVal_i0_i10

   Delay:              12.838ns  (17.3% logic, 82.7% route), 5 logic levels.

 Constraint Details:

     12.838ns physical path delay debCom_inst/SLICE_188 to debCom_inst/SLICE_298 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.249ns CE_SET requirement (totaling 2.872ns) by 9.966ns

 Physical Path Details:

      Data path debCom_inst/SLICE_188 to debCom_inst/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C22A.CLK to     R12C22A.Q0 debCom_inst/SLICE_188 (from sysclk_c)
ROUTE         8     2.990     R12C22A.Q0 to     R14C23A.B1 debCom_inst/rxRecv_7
CTOF_DEL    ---     0.452     R14C23A.B1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.938     R17C25B.F1 to     R16C26B.B0 debCom_inst/n14222
CTOF_DEL    ---     0.452     R16C26B.B0 to     R16C26B.F0 debCom_inst/SLICE_267
ROUTE         2     2.193     R16C26B.F0 to     R12C24C.CE debCom_inst/sysclk_c_enable_104 (to sysclk_c)
                  --------
                   12.838   (17.3% logic, 82.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C22A.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C24C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 9.955ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Byte_i1  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_1[[6__2175  (to sysclk_c +)

   Delay:              12.926ns  (24.1% logic, 75.9% route), 7 logic levels.

 Constraint Details:

     12.926ns physical path delay debCom_inst/URT/SLICE_291 to debCom_inst/SLICE_146 exceeds
      3.121ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 2.971ns) by 9.955ns

 Physical Path Details:

      Data path debCom_inst/URT/SLICE_291 to debCom_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C26B.CLK to     R12C26B.Q0 debCom_inst/URT/SLICE_291 (from sysclk_c)
ROUTE        11     2.295     R12C26B.Q0 to     R14C23A.A1 debCom_inst/rxRecv_1
CTOF_DEL    ---     0.452     R14C23A.A1 to     R14C23A.F1 debCom_inst/SLICE_313
ROUTE         1     0.882     R14C23A.F1 to     R14C22C.B0 debCom_inst/n10_adj_1732
CTOF_DEL    ---     0.452     R14C22C.B0 to     R14C22C.F0 debCom_inst/SLICE_286
ROUTE        62     2.618     R14C22C.F0 to     R17C25B.D1 debCom_inst/n15
CTOF_DEL    ---     0.452     R17C25B.D1 to     R17C25B.F1 debCom_inst/SLICE_258
ROUTE        11     1.362     R17C25B.F1 to     R17C26D.C1 debCom_inst/n14222
CTOF_DEL    ---     0.452     R17C26D.C1 to     R17C26D.F1 debCom_inst/SLICE_253
ROUTE         3     0.625     R17C26D.F1 to     R17C26C.B0 debCom_inst/n13484
CTOF_DEL    ---     0.452     R17C26C.B0 to     R17C26C.F0 debCom_inst/SLICE_307
ROUTE         8     2.023     R17C26C.F0 to     R18C29C.A1 debCom_inst/n8760
CTOF_DEL    ---     0.452     R18C29C.A1 to     R18C29C.F1 debCom_inst/SLICE_146
ROUTE         1     0.000     R18C29C.F1 to    R18C29C.DI1 debCom_inst/recBuf_12_7_N_75_14 (to sysclk_c)
                  --------
                   12.926   (24.1% logic, 75.9% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/SLICE_291:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R12C26B.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     2.351       C8.PADDI to    R18C29C.CLK sysclk_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  71.444MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sysclk_c" 320.410000 MHz |             |             |
;                                       |  320.410 MHz|   71.444 MHz|   7 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
debCom_inst/n13                         |       7|    1799|     43.92%
                                        |        |        |
debCom_inst/n15                         |      62|     871|     21.26%
                                        |        |        |
debCom_inst/n14199                      |       2|     816|     19.92%
                                        |        |        |
debCom_inst/sysclk_c_enable_73          |      14|     678|     16.55%
                                        |        |        |
debCom_inst/n14198                      |       2|     639|     15.60%
                                        |        |        |
debCom_inst/n14204                      |       5|     637|     15.55%
                                        |        |        |
debCom_inst/recBuf_0_0                  |      54|     615|     15.01%
                                        |        |        |
debCom_inst/sysclk_c_enable_72          |      21|     588|     14.36%
                                        |        |        |
debCom_inst/n8320                       |       2|     559|     13.65%
                                        |        |        |
debCom_inst/n10_adj_1732                |       1|     553|     13.50%
                                        |        |        |
debCom_inst/recBuf_0_1                  |      15|     553|     13.50%
                                        |        |        |
debCom_inst/n2883                       |      41|     518|     12.65%
                                        |        |        |
debCom_inst/recBuf_0_4                  |      28|     515|     12.57%
                                        |        |        |
debCom_inst/n2789                       |      34|     478|     11.67%
                                        |        |        |
debCom_inst/n14222                      |      11|     462|     11.28%
                                        |        |        |
debCom_inst/n14535                      |       8|     430|     10.50%
                                        |        |        |
debCom_inst/n10                         |       3|     420|     10.25%
                                        |        |        |
debCom_inst/n37                         |       1|     412|     10.06%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sysclk_c   Source: sysclk.PAD   Loads: 198
   Covered under: FREQUENCY NET "sysclk_c" 320.410000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 24994653
Cumulative negative slack: 24994653

Constraints cover 8514 paths, 1 nets, and 2693 connections (99.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Dec 28 19:46:46 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o lSerial_lSerial.twr -gui -msgset C:/pproj/lSerial/promote.xml lSerial_lSerial.ncd lSerial_lSerial.prf 
Design file:     lserial_lserial.ncd
Preference file: lserial_lserial.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   3.300 V (Bank 4)
                   3.300 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
Preference: FREQUENCY NET "sysclk_c" 320.410000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Rx_Data_R_49  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Rx_Data_50  (to sysclk_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay debCom_inst/SLICE_255 to debCom_inst/SLICE_255 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path debCom_inst/SLICE_255 to debCom_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C19D.CLK to     R14C19D.Q1 debCom_inst/SLICE_255 (from sysclk_c)
ROUTE         1     0.152     R14C19D.Q1 to     R14C19D.M0 debCom_inst/URT/UART_RX_INST/r_Rx_Data_R (to sysclk_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R14C19D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_255:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R14C19D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_TX_INST/r_SM_Main_i2  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/o_Tx_Serial_44  (to sysclk_c +)

   Delay:               0.280ns  (47.5% logic, 52.5% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay debCom_inst/URT/UART_TX_INST/SLICE_24 to debCom_inst/URT/UART_TX_INST/SLICE_205 meets
     -0.024ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.024ns) by 0.304ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_TX_INST/SLICE_24 to debCom_inst/URT/UART_TX_INST/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25D.CLK to     R11C25D.Q0 debCom_inst/URT/UART_TX_INST/SLICE_24 (from sysclk_c)
ROUTE        15     0.147     R11C25D.Q0 to     R11C25C.CE debCom_inst/URT/UART_TX_INST/r_SM_Main_2 (to sysclk_c)
                  --------
                    0.280   (47.5% logic, 52.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C25D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C25C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.350ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_TX_INST/r_SM_Main_i2  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/r_SM_Main_i1  (to sysclk_c +)
                   FF                        debCom_inst/URT/UART_TX_INST/r_SM_Main_i0

   Delay:               0.293ns  (45.4% logic, 54.6% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay debCom_inst/URT/UART_TX_INST/SLICE_24 to debCom_inst/URT/UART_TX_INST/SLICE_23 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.350ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_TX_INST/SLICE_24 to debCom_inst/URT/UART_TX_INST/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C25D.CLK to     R11C25D.Q0 debCom_inst/URT/UART_TX_INST/SLICE_24 (from sysclk_c)
ROUTE        15     0.160     R11C25D.Q0 to    R11C25A.LSR debCom_inst/URT/UART_TX_INST/r_SM_Main_2 (to sysclk_c)
                  --------
                    0.293   (45.4% logic, 54.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C25D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C25A.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/led_i5  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/led_i5  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/SLICE_202 to debCom_inst/SLICE_202 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/SLICE_202 to debCom_inst/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C30C.CLK to     R17C30C.Q1 debCom_inst/SLICE_202 (from sysclk_c)
ROUTE         2     0.132     R17C30C.Q1 to     R17C30C.A1 led_c_4
CTOF_DEL    ---     0.101     R17C30C.A1 to     R17C30C.F1 debCom_inst/SLICE_202
ROUTE         1     0.000     R17C30C.F1 to    R17C30C.DI1 debCom_inst/led_7_N_5_4 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R17C30C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R17C30C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/recBuf_3[[0__2165  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/recBuf_3[[0__2165  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/SLICE_154 to debCom_inst/SLICE_154 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/SLICE_154 to debCom_inst/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28B.CLK to     R17C28B.Q0 debCom_inst/SLICE_154 (from sysclk_c)
ROUTE         2     0.132     R17C28B.Q0 to     R17C28B.A0 debCom_inst/recBuf_3_0
CTOF_DEL    ---     0.101     R17C28B.A0 to     R17C28B.F0 debCom_inst/SLICE_154
ROUTE         1     0.000     R17C28B.F0 to    R17C28B.DI0 debCom_inst/recBuf_12_7_N_75_24 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R17C28B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/SLICE_154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R17C28B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i4  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i4  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_RX_INST/SLICE_13 to debCom_inst/URT/UART_RX_INST/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_RX_INST/SLICE_13 to debCom_inst/URT/UART_RX_INST/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C22C.CLK to     R10C22C.Q1 debCom_inst/URT/UART_RX_INST/SLICE_13 (from sysclk_c)
ROUTE         3     0.132     R10C22C.Q1 to     R10C22C.A1 debCom_inst/URT/UART_RX_INST/r_Clock_Count_4
CTOF_DEL    ---     0.101     R10C22C.A1 to     R10C22C.F1 debCom_inst/URT/UART_RX_INST/SLICE_13
ROUTE         1     0.000     R10C22C.F1 to    R10C22C.DI1 debCom_inst/URT/UART_RX_INST/n41 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R10C22C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R10C22C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i3  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i3  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_TX_INST/SLICE_8 to debCom_inst/URT/UART_TX_INST/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_TX_INST/SLICE_8 to debCom_inst/URT/UART_TX_INST/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26C.CLK to     R11C26C.Q0 debCom_inst/URT/UART_TX_INST/SLICE_8 (from sysclk_c)
ROUTE         2     0.132     R11C26C.Q0 to     R11C26C.A0 debCom_inst/URT/UART_TX_INST/r_Clock_Count_3
CTOF_DEL    ---     0.101     R11C26C.A0 to     R11C26C.F0 debCom_inst/URT/UART_TX_INST/SLICE_8
ROUTE         1     0.000     R11C26C.F0 to    R11C26C.DI0 debCom_inst/URT/UART_TX_INST/n42 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C26C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C26C.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i1  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_RX_INST/r_Clock_Count_3545__i1  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_RX_INST/SLICE_10 to debCom_inst/URT/UART_RX_INST/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_RX_INST/SLICE_10 to debCom_inst/URT/UART_RX_INST/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C22B.CLK to     R10C22B.Q0 debCom_inst/URT/UART_RX_INST/SLICE_10 (from sysclk_c)
ROUTE         3     0.132     R10C22B.Q0 to     R10C22B.A0 debCom_inst/URT/UART_RX_INST/r_Clock_Count_1
CTOF_DEL    ---     0.101     R10C22B.A0 to     R10C22B.F0 debCom_inst/URT/UART_RX_INST/SLICE_10
ROUTE         1     0.000     R10C22B.F0 to    R10C22B.DI0 debCom_inst/URT/UART_RX_INST/n44 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R10C22B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_RX_INST/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R10C22B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i6  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i6  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_TX_INST/SLICE_7 to debCom_inst/URT/UART_TX_INST/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_TX_INST/SLICE_7 to debCom_inst/URT/UART_TX_INST/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26D.CLK to     R11C26D.Q1 debCom_inst/URT/UART_TX_INST/SLICE_7 (from sysclk_c)
ROUTE         2     0.132     R11C26D.Q1 to     R11C26D.A1 debCom_inst/URT/UART_TX_INST/r_Clock_Count_6
CTOF_DEL    ---     0.101     R11C26D.A1 to     R11C26D.F1 debCom_inst/URT/UART_TX_INST/SLICE_7
ROUTE         1     0.000     R11C26D.F1 to    R11C26D.DI1 debCom_inst/URT/UART_TX_INST/n39 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C26D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C26D.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i1  (from sysclk_c +)
   Destination:    FF         Data in        debCom_inst/URT/UART_TX_INST/r_Clock_Count_3543__i1  (to sysclk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay debCom_inst/URT/UART_TX_INST/SLICE_6 to debCom_inst/URT/UART_TX_INST/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path debCom_inst/URT/UART_TX_INST/SLICE_6 to debCom_inst/URT/UART_TX_INST/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C26B.CLK to     R11C26B.Q0 debCom_inst/URT/UART_TX_INST/SLICE_6 (from sysclk_c)
ROUTE         2     0.132     R11C26B.Q0 to     R11C26B.A0 debCom_inst/URT/UART_TX_INST/r_Clock_Count_1
CTOF_DEL    ---     0.101     R11C26B.A0 to     R11C26B.F0 debCom_inst/URT/UART_TX_INST/SLICE_6
ROUTE         1     0.000     R11C26B.F0 to    R11C26B.DI0 debCom_inst/URT/UART_TX_INST/n44 (to sysclk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C26B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path sysclk to debCom_inst/URT/UART_TX_INST/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       198     0.907       C8.PADDI to    R11C26B.CLK sysclk_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sysclk_c" 320.410000 MHz |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sysclk_c   Source: sysclk.PAD   Loads: 198
   Covered under: FREQUENCY NET "sysclk_c" 320.410000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 8514 paths, 1 nets, and 2693 connections (99.45% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 24994653 (setup), 0 (hold)
Cumulative negative slack: 24994653 (24994653+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

