Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 29 01:10:07 2020
| Host         : DESKTOP-UDMFM76 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sintesis_tragaperras_timing_summary_routed.rpt -pb sintesis_tragaperras_timing_summary_routed.pb -rpx sintesis_tragaperras_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_tragaperras
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: tragaperras_uc/FSM_sequential_ESTADO_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tragaperras_uc/FSM_sequential_ESTADO_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: tragaperras_uc/FSM_sequential_ESTADO_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tragaperras_uc/divider/clk_aux2_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tragaperras_uc/divider/clk_aux3_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: tragaperras_uc/divider/clk_aux_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 156 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.100        0.000                      0                  196        0.249        0.000                      0                  196        4.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.100        0.000                      0                  196        0.249        0.000                      0                  196        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 2.264ns (46.227%)  route 2.634ns (53.773%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.989 r  tragaperras_uc/divider/cuenta2_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.989    tragaperras_uc/divider/cuenta2_reg[24]_i_1_n_6
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.447    14.788    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[25]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    tragaperras_uc/divider/cuenta2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.243ns (45.996%)  route 2.634ns (54.004%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.968 r  tragaperras_uc/divider/cuenta2_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.968    tragaperras_uc/divider/cuenta2_reg[24]_i_1_n_4
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.447    14.788    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[27]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    tragaperras_uc/divider/cuenta2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.968    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 2.169ns (45.164%)  route 2.634ns (54.836%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.894 r  tragaperras_uc/divider/cuenta2_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.894    tragaperras_uc/divider/cuenta2_reg[24]_i_1_n_5
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.447    14.788    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[26]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    tragaperras_uc/divider/cuenta2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.894    
  -------------------------------------------------------------------
                         slack                                  5.195    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 2.153ns (44.980%)  route 2.634ns (55.020%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.655 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.655    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.878 r  tragaperras_uc/divider/cuenta2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.878    tragaperras_uc/divider/cuenta2_reg[24]_i_1_n_7
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.447    14.788    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y13         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[24]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X53Y13         FDCE (Setup_fdce_C_D)        0.062    15.089    tragaperras_uc/divider/cuenta2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.878    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.150ns (44.946%)  route 2.634ns (55.054%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.875 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.875    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_6
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.448    14.789    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[21]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    tragaperras_uc/divider/cuenta2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.236ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 2.129ns (44.703%)  route 2.634ns (55.297%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.854 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.854    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_4
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.448    14.789    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[23]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    tragaperras_uc/divider/cuenta2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  5.236    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta3_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 2.282ns (48.586%)  route 2.415ns (51.414%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.567     5.088    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  tragaperras_uc/divider/cuenta3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  tragaperras_uc/divider/cuenta3_reg[3]/Q
                         net (fo=2, routed)           0.827     6.371    tragaperras_uc/divider/cuenta3_reg[3]
    SLICE_X44Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  tragaperras_uc/divider/clk_aux3_i_6/O
                         net (fo=1, routed)           0.958     7.452    tragaperras_uc/divider/clk_aux3_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.576 f  tragaperras_uc/divider/clk_aux3_i_1/O
                         net (fo=30, routed)          0.631     8.207    tragaperras_uc/divider/clk_aux3_i_1_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.331 r  tragaperras_uc/divider/cuenta3[0]_i_5/O
                         net (fo=1, routed)           0.000     8.331    tragaperras_uc/divider/cuenta3[0]_i_5_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.881 r  tragaperras_uc/divider/cuenta3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    tragaperras_uc/divider/cuenta3_reg[0]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  tragaperras_uc/divider/cuenta3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    tragaperras_uc/divider/cuenta3_reg[4]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  tragaperras_uc/divider/cuenta3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    tragaperras_uc/divider/cuenta3_reg[8]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  tragaperras_uc/divider/cuenta3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    tragaperras_uc/divider/cuenta3_reg[12]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  tragaperras_uc/divider/cuenta3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    tragaperras_uc/divider/cuenta3_reg[16]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  tragaperras_uc/divider/cuenta3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    tragaperras_uc/divider/cuenta3_reg[20]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.785 r  tragaperras_uc/divider/cuenta3_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.785    tragaperras_uc/divider/cuenta3_reg[24]_i_1_n_6
    SLICE_X45Y9          FDCE                                         r  tragaperras_uc/divider/cuenta3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.446    14.787    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  tragaperras_uc/divider/cuenta3_reg[25]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X45Y9          FDCE (Setup_fdce_C_D)        0.062    15.088    tragaperras_uc/divider/cuenta3_reg[25]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.055ns (43.830%)  route 2.634ns (56.170%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.780 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.780    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_5
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.448    14.789    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[22]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    tragaperras_uc/divider/cuenta2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta3_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.261ns (48.355%)  route 2.415ns (51.645%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.567     5.088    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X45Y3          FDCE                                         r  tragaperras_uc/divider/cuenta3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDCE (Prop_fdce_C_Q)         0.456     5.544 r  tragaperras_uc/divider/cuenta3_reg[3]/Q
                         net (fo=2, routed)           0.827     6.371    tragaperras_uc/divider/cuenta3_reg[3]
    SLICE_X44Y4          LUT4 (Prop_lut4_I0_O)        0.124     6.495 f  tragaperras_uc/divider/clk_aux3_i_6/O
                         net (fo=1, routed)           0.958     7.452    tragaperras_uc/divider/clk_aux3_i_6_n_0
    SLICE_X44Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.576 f  tragaperras_uc/divider/clk_aux3_i_1/O
                         net (fo=30, routed)          0.631     8.207    tragaperras_uc/divider/clk_aux3_i_1_n_0
    SLICE_X45Y3          LUT2 (Prop_lut2_I1_O)        0.124     8.331 r  tragaperras_uc/divider/cuenta3[0]_i_5/O
                         net (fo=1, routed)           0.000     8.331    tragaperras_uc/divider/cuenta3[0]_i_5_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.881 r  tragaperras_uc/divider/cuenta3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.881    tragaperras_uc/divider/cuenta3_reg[0]_i_1_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.995 r  tragaperras_uc/divider/cuenta3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.995    tragaperras_uc/divider/cuenta3_reg[4]_i_1_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.109 r  tragaperras_uc/divider/cuenta3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.109    tragaperras_uc/divider/cuenta3_reg[8]_i_1_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.223 r  tragaperras_uc/divider/cuenta3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.223    tragaperras_uc/divider/cuenta3_reg[12]_i_1_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.337 r  tragaperras_uc/divider/cuenta3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.337    tragaperras_uc/divider/cuenta3_reg[16]_i_1_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.451 r  tragaperras_uc/divider/cuenta3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.451    tragaperras_uc/divider/cuenta3_reg[20]_i_1_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.764 r  tragaperras_uc/divider/cuenta3_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.764    tragaperras_uc/divider/cuenta3_reg[24]_i_1_n_4
    SLICE_X45Y9          FDCE                                         r  tragaperras_uc/divider/cuenta3_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.446    14.787    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  tragaperras_uc/divider/cuenta3_reg[27]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X45Y9          FDCE (Setup_fdce_C_D)        0.062    15.088    tragaperras_uc/divider/cuenta3_reg[27]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 2.039ns (43.638%)  route 2.634ns (56.362%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.570     5.091    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y8          FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  tragaperras_uc/divider/cuenta2_reg[7]/Q
                         net (fo=2, routed)           0.681     6.228    tragaperras_uc/divider/cuenta2_reg[7]
    SLICE_X52Y8          LUT4 (Prop_lut4_I0_O)        0.124     6.352 f  tragaperras_uc/divider/clk_aux2_i_4/O
                         net (fo=1, routed)           0.937     7.290    tragaperras_uc/divider/clk_aux2_i_4_n_0
    SLICE_X52Y11         LUT6 (Prop_lut6_I2_O)        0.124     7.414 f  tragaperras_uc/divider/clk_aux2_i_1/O
                         net (fo=30, routed)          1.015     8.429    tragaperras_uc/divider/clk_aux2_i_1_n_0
    SLICE_X53Y7          LUT2 (Prop_lut2_I1_O)        0.124     8.553 r  tragaperras_uc/divider/cuenta2[0]_i_6/O
                         net (fo=1, routed)           0.000     8.553    tragaperras_uc/divider/cuenta2[0]_i_6_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.085 r  tragaperras_uc/divider/cuenta2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.085    tragaperras_uc/divider/cuenta2_reg[0]_i_1_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.199 r  tragaperras_uc/divider/cuenta2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.199    tragaperras_uc/divider/cuenta2_reg[4]_i_1_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.313 r  tragaperras_uc/divider/cuenta2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.313    tragaperras_uc/divider/cuenta2_reg[8]_i_1_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.427 r  tragaperras_uc/divider/cuenta2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.427    tragaperras_uc/divider/cuenta2_reg[12]_i_1_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.541 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.541    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.764 r  tragaperras_uc/divider/cuenta2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.764    tragaperras_uc/divider/cuenta2_reg[20]_i_1_n_7
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.448    14.789    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y12         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[20]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X53Y12         FDCE (Setup_fdce_C_D)        0.062    15.090    tragaperras_uc/divider/cuenta2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 debouncer_fin/aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_fin/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.562     1.445    debouncer_fin/clk_IBUF_BUFG
    SLICE_X48Y13         FDPE                                         r  debouncer_fin/aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  debouncer_fin/aux1_reg/Q
                         net (fo=1, routed)           0.174     1.760    debouncer_fin/aux1_reg_n_0
    SLICE_X48Y13         FDPE                                         r  debouncer_fin/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.831     1.958    debouncer_fin/clk_IBUF_BUFG
    SLICE_X48Y13         FDPE                                         r  debouncer_fin/xSync_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y13         FDPE (Hold_fdpe_C_D)         0.066     1.511    debouncer_fin/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debouncer_inicio/aux1_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inicio/xSync_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.562     1.445    debouncer_inicio/clk_IBUF_BUFG
    SLICE_X48Y13         FDPE                                         r  debouncer_inicio/aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  debouncer_inicio/aux1_reg/Q
                         net (fo=1, routed)           0.182     1.768    debouncer_inicio/aux1
    SLICE_X48Y13         FDPE                                         r  debouncer_inicio/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.831     1.958    debouncer_inicio/clk_IBUF_BUFG
    SLICE_X48Y13         FDPE                                         r  debouncer_inicio/xSync_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X48Y13         FDPE (Hold_fdpe_C_D)         0.072     1.517    debouncer_inicio/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.566     1.449    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  displays_inst/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.114     1.728    displays_inst/contador_refresco_reg_n_0_[10]
    SLICE_X50Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  displays_inst/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    displays_inst/contador_refresco_reg[8]_i_1_n_5
    SLICE_X50Y6          FDRE                                         r  displays_inst/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.837     1.964    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  displays_inst/contador_refresco_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.134     1.583    displays_inst/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.566     1.449    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  displays_inst/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.114     1.728    displays_inst/contador_refresco_reg_n_0_[6]
    SLICE_X50Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  displays_inst/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    displays_inst/contador_refresco_reg[4]_i_1_n_5
    SLICE_X50Y5          FDRE                                         r  displays_inst/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.837     1.964    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  displays_inst/contador_refresco_reg[6]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y5          FDRE (Hold_fdre_C_D)         0.134     1.583    displays_inst/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.565     1.448    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  displays_inst/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y7          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  displays_inst/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.114     1.727    displays_inst/contador_refresco_reg_n_0_[14]
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  displays_inst/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    displays_inst/contador_refresco_reg[12]_i_1_n_5
    SLICE_X50Y7          FDRE                                         r  displays_inst/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.836     1.963    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y7          FDRE                                         r  displays_inst/contador_refresco_reg[14]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.134     1.582    displays_inst/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tragaperras_uc/divider/cuenta2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tragaperras_uc/divider/cuenta2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.564     1.447    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  tragaperras_uc/divider/cuenta2_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    tragaperras_uc/divider/cuenta2_reg[19]
    SLICE_X53Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.752 r  tragaperras_uc/divider/cuenta2[16]_i_2/O
                         net (fo=1, routed)           0.000     1.752    tragaperras_uc/divider/cuenta2[16]_i_2_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.815 r  tragaperras_uc/divider/cuenta2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    tragaperras_uc/divider/cuenta2_reg[16]_i_1_n_4
    SLICE_X53Y11         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.835     1.962    tragaperras_uc/divider/clk_IBUF_BUFG
    SLICE_X53Y11         FDCE                                         r  tragaperras_uc/divider/cuenta2_reg[19]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X53Y11         FDCE (Hold_fdce_C_D)         0.105     1.552    tragaperras_uc/divider/cuenta2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debouncer_fin/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_fin/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (62.013%)  route 0.157ns (37.987%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.563     1.446    debouncer_fin/clk_IBUF_BUFG
    SLICE_X47Y7          FDCE                                         r  debouncer_fin/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  debouncer_fin/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.157     1.744    debouncer_fin/state[0]
    SLICE_X46Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.789 r  debouncer_fin/count[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.789    debouncer_fin/count[4]_i_5__0_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.859 r  debouncer_fin/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.859    debouncer_fin/count_reg[4]_i_1__0_n_7
    SLICE_X46Y7          FDCE                                         r  debouncer_fin/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.833     1.960    debouncer_fin/clk_IBUF_BUFG
    SLICE_X46Y7          FDCE                                         r  debouncer_fin/count_reg[4]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y7          FDCE (Hold_fdce_C_D)         0.134     1.593    debouncer_fin/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 debouncer_fin/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_fin/count_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.044%)  route 0.161ns (38.956%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.563     1.446    debouncer_fin/clk_IBUF_BUFG
    SLICE_X47Y7          FDCE                                         r  debouncer_fin/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  debouncer_fin/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          0.161     1.748    debouncer_fin/state[0]
    SLICE_X46Y7          LUT4 (Prop_lut4_I1_O)        0.045     1.793 r  debouncer_fin/count[4]_i_4__0/O
                         net (fo=1, routed)           0.000     1.793    debouncer_fin/count[4]_i_4__0_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.859 r  debouncer_fin/count_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.859    debouncer_fin/count_reg[4]_i_1__0_n_6
    SLICE_X46Y7          FDPE                                         r  debouncer_fin/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.833     1.960    debouncer_fin/clk_IBUF_BUFG
    SLICE_X46Y7          FDPE                                         r  debouncer_fin/count_reg[5]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X46Y7          FDPE (Hold_fdpe_C_D)         0.134     1.593    debouncer_fin/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displays_inst/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displays_inst/contador_refresco_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.565     1.448    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y8          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  displays_inst/contador_refresco_reg[18]/Q
                         net (fo=14, routed)          0.127     1.739    displays_inst/L[18]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.849 r  displays_inst/contador_refresco_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.849    displays_inst/contador_refresco_reg[16]_i_1_n_5
    SLICE_X50Y8          FDRE                                         r  displays_inst/contador_refresco_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.836     1.963    displays_inst/clk_IBUF_BUFG
    SLICE_X50Y8          FDRE                                         r  displays_inst/contador_refresco_reg[18]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X50Y8          FDRE (Hold_fdre_C_D)         0.134     1.582    displays_inst/contador_refresco_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 debouncer_inicio/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inicio/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.185%)  route 0.205ns (52.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.562     1.445    debouncer_inicio/clk_IBUF_BUFG
    SLICE_X51Y13         FDCE                                         r  debouncer_inicio/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  debouncer_inicio/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.205     1.791    debouncer_inicio/state[0]
    SLICE_X51Y13         LUT3 (Prop_lut3_I1_O)        0.042     1.833 r  debouncer_inicio/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    debouncer_inicio/FSM_sequential_state[1]_i_1_n_0
    SLICE_X51Y13         FDCE                                         r  debouncer_inicio/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.832     1.959    debouncer_inicio/clk_IBUF_BUFG
    SLICE_X51Y13         FDCE                                         r  debouncer_inicio/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X51Y13         FDCE (Hold_fdce_C_D)         0.107     1.552    debouncer_inicio/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y7    debouncer_fin/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y7    debouncer_fin/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y13   debouncer_fin/aux1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y10   debouncer_fin/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y10   debouncer_fin/count_reg[18]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y10   debouncer_fin/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y6    debouncer_fin/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y6    debouncer_fin/count_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y6    debouncer_fin/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y7    debouncer_fin/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y7    debouncer_fin/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y13   debouncer_fin/aux1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   debouncer_fin/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   debouncer_fin/count_reg[18]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y10   debouncer_fin/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    debouncer_fin/count_reg[4]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    debouncer_fin/count_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    debouncer_fin/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y7    debouncer_fin/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    tragaperras_uc/divider/cuenta2_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y9    tragaperras_uc/divider/cuenta2_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   tragaperras_uc/divider/cuenta2_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   tragaperras_uc/divider/cuenta2_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   tragaperras_uc/divider/cuenta2_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y10   tragaperras_uc/divider/cuenta2_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   tragaperras_uc/divider/cuenta2_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   tragaperras_uc/divider/cuenta2_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   tragaperras_uc/divider/cuenta2_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y11   tragaperras_uc/divider/cuenta2_reg[19]/C



