-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLTx/IEEE_8021513_TX_src_init_selector.vhd
-- Created: 2024-09-15 21:02:44
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_TX_src_init_selector
-- Source Path: HDLTx/full_tx/store_frame_in_ram/read_frame_from_ram/init_selector
-- Hierarchy Level: 3
-- Model version: 4.135
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_TX_src_init_selector IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_2_0                         :   IN    std_logic;
        rd_addr                           :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
        init                              :   OUT   std_logic_vector(12 DOWNTO 0)  -- boolean [13]
        );
END IEEE_8021513_TX_src_init_selector;


ARCHITECTURE rtl OF IEEE_8021513_TX_src_init_selector IS

  -- Component Declarations
  COMPONENT IEEE_8021513_TX_src_Compare_To_Constant_block2
    PORT( u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_TX_src_Compare_To_Constant1_block1
    PORT( u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_TX_src_Compare_To_Constant2_block1
    PORT( u                               :   IN    std_logic_vector(15 DOWNTO 0);  -- uint16
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT IEEE_8021513_TX_src_one_hot_coder_block1
    PORT( preamble                        :   IN    std_logic;
          channel                         :   IN    std_logic;
          header                          :   IN    std_logic;
          cp_select                       :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : IEEE_8021513_TX_src_Compare_To_Constant_block2
    USE ENTITY work.IEEE_8021513_TX_src_Compare_To_Constant_block2(rtl);

  FOR ALL : IEEE_8021513_TX_src_Compare_To_Constant1_block1
    USE ENTITY work.IEEE_8021513_TX_src_Compare_To_Constant1_block1(rtl);

  FOR ALL : IEEE_8021513_TX_src_Compare_To_Constant2_block1
    USE ENTITY work.IEEE_8021513_TX_src_Compare_To_Constant2_block1(rtl);

  FOR ALL : IEEE_8021513_TX_src_one_hot_coder_block1
    USE ENTITY work.IEEE_8021513_TX_src_one_hot_coder_block1(rtl);

  -- Constants
  CONSTANT cval                           : std_logic_vector(12 DOWNTO 0) := 
    ('1', '0', '1', '1', '0', '1', '1', '1', '0', '0', '1', '1', '0');  -- ufix1 [13]
  CONSTANT cval_2                         : std_logic_vector(12 DOWNTO 0) := 
    ('1', '0', '0', '0', '1', '0', '0', '0', '0', '0', '1', '0', '1');  -- ufix1 [13]

  -- Signals
  SIGNAL Compare_To_Constant_out1         : std_logic;
  SIGNAL Compare_To_Constant1_out1        : std_logic;
  SIGNAL Compare_To_Constant2_out1        : std_logic;
  SIGNAL one_hot_coder_out1               : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL one_hot_coder_out1_unsigned      : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay_out1                       : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Constant_out1                    : std_logic_vector(12 DOWNTO 0);  -- boolean [13]
  SIGNAL Constant1_out1                   : std_logic_vector(12 DOWNTO 0);  -- boolean [13]
  SIGNAL Constant2_out1                   : std_logic_vector(12 DOWNTO 0);  -- boolean [13]
  SIGNAL Constant3_out1                   : std_logic_vector(12 DOWNTO 0);  -- boolean [13]
  SIGNAL Multiport_Switch_out1            : std_logic_vector(12 DOWNTO 0);  -- boolean [13]

BEGIN
  u_Compare_To_Constant : IEEE_8021513_TX_src_Compare_To_Constant_block2
    PORT MAP( u => rd_addr,  -- uint16
              y => Compare_To_Constant_out1
              );

  u_Compare_To_Constant1 : IEEE_8021513_TX_src_Compare_To_Constant1_block1
    PORT MAP( u => rd_addr,  -- uint16
              y => Compare_To_Constant1_out1
              );

  u_Compare_To_Constant2 : IEEE_8021513_TX_src_Compare_To_Constant2_block1
    PORT MAP( u => rd_addr,  -- uint16
              y => Compare_To_Constant2_out1
              );

  u_one_hot_coder : IEEE_8021513_TX_src_one_hot_coder_block1
    PORT MAP( preamble => Compare_To_Constant_out1,
              channel => Compare_To_Constant1_out1,
              header => Compare_To_Constant2_out1,
              cp_select => one_hot_coder_out1  -- ufix2
              );

  one_hot_coder_out1_unsigned <= unsigned(one_hot_coder_out1);

  Delay_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset_x = '1' THEN
        Delay_out1 <= to_unsigned(16#0#, 2);
      ELSIF enb_1_2_0 = '1' THEN
        Delay_out1 <= one_hot_coder_out1_unsigned;
      END IF;
    END IF;
  END PROCESS Delay_process;


  Constant_out1 <= cval;

  Constant1_out1 <= cval_2;

  Constant2_out1 <= (OTHERS => '1');

  Constant3_out1 <= (OTHERS => '1');

  Multiport_Switch_output : PROCESS (Constant1_out1, Constant2_out1, Constant3_out1, Constant_out1, Delay_out1)
  BEGIN
    IF Delay_out1 = to_unsigned(16#0#, 2) THEN 
      Multiport_Switch_out1 <= Constant_out1;
    ELSIF Delay_out1 = to_unsigned(16#1#, 2) THEN 
      Multiport_Switch_out1 <= Constant1_out1;
    ELSIF Delay_out1 = to_unsigned(16#2#, 2) THEN 
      Multiport_Switch_out1 <= Constant2_out1;
    ELSE 
      Multiport_Switch_out1 <= Constant3_out1;
    END IF;
  END PROCESS Multiport_Switch_output;


  init <= Multiport_Switch_out1;

END rtl;

