# new-to-verilog ?
->Verilog made easy 
->Interview day verilog revision
