{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 880.0000"
  ],
  "cts__clock__skew__hold": 7.6512,
  "cts__clock__skew__hold__post_repair": 6.7236,
  "cts__clock__skew__hold__pre_repair": 6.7236,
  "cts__clock__skew__setup": 7.6512,
  "cts__clock__skew__setup__post_repair": 6.7236,
  "cts__clock__skew__setup__pre_repair": 6.7236,
  "cts__design__instance__area": 265.8323,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 222.6269,
  "cts__design__instance__area__pre_repair": 222.6269,
  "cts__design__instance__area__stdcell": 265.8323,
  "cts__design__instance__area__stdcell__post_repair": 222.6269,
  "cts__design__instance__area__stdcell__pre_repair": 222.6269,
  "cts__design__instance__count": 415,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 339,
  "cts__design__instance__count__pre_repair": 339,
  "cts__design__instance__count__setup_buffer": 76.0,
  "cts__design__instance__count__stdcell": 415,
  "cts__design__instance__count__stdcell__post_repair": 339,
  "cts__design__instance__count__stdcell__pre_repair": 339,
  "cts__design__instance__displacement__max": 7.864,
  "cts__design__instance__displacement__mean": 0.539,
  "cts__design__instance__displacement__total": 284.1815,
  "cts__design__instance__utilization": 0.1197,
  "cts__design__instance__utilization__post_repair": 0.1003,
  "cts__design__instance__utilization__pre_repair": 0.1003,
  "cts__design__instance__utilization__stdcell": 0.1197,
  "cts__design__instance__utilization__stdcell__post_repair": 0.1003,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.1003,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0001,
  "cts__power__internal__total__post_repair": 0.0001,
  "cts__power__internal__total__pre_repair": 0.0001,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0001,
  "cts__power__switching__total__post_repair": 0.0001,
  "cts__power__switching__total__pre_repair": 0.0001,
  "cts__power__total": 0.0002,
  "cts__power__total__post_repair": 0.0002,
  "cts__power__total__pre_repair": 0.0002,
  "cts__route__wirelength__estimated": 2469.921,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.9683,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9676,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9676,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.8914,
  "cts__timing__drv__max_slew_limit__post_repair": 0.961,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.961,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -2258.3501,
  "cts__timing__setup__tns__post_repair": -10920.0303,
  "cts__timing__setup__tns__pre_repair": -10920.0303,
  "cts__timing__setup__ws": -87.79,
  "cts__timing__setup__ws__post_repair": -381.19,
  "cts__timing__setup__ws__pre_repair": -381.19,
  "detailedplace__cpu__total": 3.59,
  "detailedplace__design__instance__area": 219.5651,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 219.5651,
  "detailedplace__design__instance__count": 334,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 334,
  "detailedplace__design__instance__displacement__max": 2.52,
  "detailedplace__design__instance__displacement__mean": 0.5225,
  "detailedplace__design__instance__displacement__total": 233.2445,
  "detailedplace__design__instance__utilization": 0.0989,
  "detailedplace__design__instance__utilization__stdcell": 0.0989,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 285604.0,
  "detailedplace__power__internal__total": 0.0001,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0,
  "detailedplace__power__total": 0.0002,
  "detailedplace__route__wirelength__estimated": 2065.291,
  "detailedplace__runtime__total": "0:03.80",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9676,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.8057,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -9577.1904,
  "detailedplace__timing__setup__ws": -374.18,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 307,
  "detailedroute__route__drc_errors__iter:2": 88,
  "detailedroute__route__drc_errors__iter:3": 59,
  "detailedroute__route__drc_errors__iter:4": 15,
  "detailedroute__route__drc_errors__iter:5": 5,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 451,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 3045,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 3045,
  "detailedroute__route__wirelength": 2890,
  "detailedroute__route__wirelength__iter:1": 2907,
  "detailedroute__route__wirelength__iter:2": 2894,
  "detailedroute__route__wirelength__iter:3": 2883,
  "detailedroute__route__wirelength__iter:4": 2886,
  "detailedroute__route__wirelength__iter:5": 2891,
  "detailedroute__route__wirelength__iter:6": 2890,
  "finish__clock__skew__hold": -5.5285,
  "finish__clock__skew__setup": 4.8321,
  "finish__cpu__total": 5.14,
  "finish__design__instance__area": 265.8323,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 265.8323,
  "finish__design__instance__count": 415,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 415,
  "finish__design__instance__utilization": 0.1197,
  "finish__design__instance__utilization__stdcell": 0.1197,
  "finish__design__io": 54,
  "finish__mem__peak": 343820.0,
  "finish__power__internal__total": 0.0001,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0,
  "finish__power__total": 0.0002,
  "finish__runtime__total": "0:05.50",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9776,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9218,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -29.18,
  "finish__timing__setup__ws": -29.18,
  "finish__timing__wns_percent_delay": -3.034914,
  "floorplan__cpu__total": 3.31,
  "floorplan__design__instance__area": 164.1125,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 164.1125,
  "floorplan__design__instance__count": 281,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 281,
  "floorplan__design__instance__utilization": 0.0739,
  "floorplan__design__instance__utilization__stdcell": 0.0739,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 280512.0,
  "floorplan__power__internal__total": 0.0001,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0,
  "floorplan__power__total": 0.0001,
  "floorplan__runtime__total": "0:03.51",
  "floorplan__timing__setup__tns": -2830.3301,
  "floorplan__timing__setup__ws": -173.57,
  "globalplace__cpu__total": 3.74,
  "globalplace__design__instance__area": 164.1125,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 164.1125,
  "globalplace__design__instance__count": 281,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 281,
  "globalplace__design__instance__utilization": 0.0739,
  "globalplace__design__instance__utilization__stdcell": 0.0739,
  "globalplace__design__io": 54,
  "globalplace__mem__peak": 311796.0,
  "globalplace__power__internal__total": 0.0001,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0,
  "globalplace__power__total": 0.0001,
  "globalplace__runtime__total": "0:03.99",
  "globalplace__timing__setup__tns": -20284.5996,
  "globalplace__timing__setup__ws": -871.86,
  "globalroute__clock__skew__hold": 8.4128,
  "globalroute__clock__skew__setup": 8.4128,
  "globalroute__design__instance__area": 265.8323,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 265.8323,
  "globalroute__design__instance__count": 415,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 415,
  "globalroute__design__instance__utilization": 0.1197,
  "globalroute__design__instance__utilization__stdcell": 0.1197,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0001,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0001,
  "globalroute__power__total": 0.0002,
  "globalroute__timing__clock__slack": -469.892,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9632,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.8808,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -5445.0298,
  "globalroute__timing__setup__ws": -469.89,
  "placeopt__cpu__total": 3.74,
  "placeopt__design__instance__area": 219.5651,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 164.1125,
  "placeopt__design__instance__area__stdcell": 219.5651,
  "placeopt__design__instance__area__stdcell__pre_opt": 164.1125,
  "placeopt__design__instance__count": 334,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 281,
  "placeopt__design__instance__count__stdcell": 334,
  "placeopt__design__instance__count__stdcell__pre_opt": 281,
  "placeopt__design__instance__utilization": 0.0989,
  "placeopt__design__instance__utilization__pre_opt": 0.0739,
  "placeopt__design__instance__utilization__stdcell": 0.0989,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0739,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 311796.0,
  "placeopt__power__internal__total": 0.0001,
  "placeopt__power__internal__total__pre_opt": 0.0001,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0,
  "placeopt__power__switching__total__pre_opt": 0.0,
  "placeopt__power__total": 0.0001,
  "placeopt__power__total__pre_opt": 0.0001,
  "placeopt__runtime__total": "0:03.99",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9719,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.8037,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -9462.3799,
  "placeopt__timing__setup__tns__pre_opt": -20284.5996,
  "placeopt__timing__setup__ws": -374.88,
  "placeopt__timing__setup__ws__pre_opt": -871.86,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-12-29 16:20",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "edcdbdb80fc4e37a2f79567fa40becf24410f069",
  "run__flow__scripts_commit": "2b93d1f5f60a7e1fd2b55823379a1a485e865cec",
  "run__flow__uuid": "95001502-7539-49fa-a7e9-86a310fa017d",
  "run__flow__variant": "base",
  "synth__cpu__total": 7.46,
  "synth__design__instance__area__stdcell": 169.89588,
  "synth__design__instance__count__stdcell": 296.0,
  "synth__mem__peak": 275252.0,
  "synth__runtime__total": "0:08.40",
  "total_time": "0:00:29.190000"
}