

================================================================
== Vitis HLS Report for 'Block_entry_proc'
================================================================
* Date:           Sun Sep  7 15:35:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_matrix_from_dram_safe_fu_174          |load_matrix_from_dram_safe          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_greedy_potential_reduce_with_debug_fu_198  |greedy_potential_reduce_with_debug  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_store_matrix_to_dram_safe_fu_218           |store_matrix_to_dram_safe           |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     58|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   35|    9462|  17704|    -|
|Memory           |      256|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    496|    -|
|Register         |        -|    -|     471|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      256|   35|    9933|  18258|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       91|   15|       9|     34|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |                    Instance                   |               Module               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |grp_greedy_potential_reduce_with_debug_fu_198  |greedy_potential_reduce_with_debug  |        0|  19|  7462|  15625|    0|
    |grp_load_matrix_from_dram_safe_fu_174          |load_matrix_from_dram_safe          |        0|   8|  1304|   1204|    0|
    |grp_store_matrix_to_dram_safe_fu_218           |store_matrix_to_dram_safe           |        0|   8|   696|    875|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+
    |Total                                          |                                    |        0|  35|  9462|  17704|    0|
    +-----------------------------------------------+------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|               Module               | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |M_e_U  |Block_entry_proc_M_e_RAM_AUTO_1R1W  |      256|  0|   0|    0|  102400|   32|     1|      3276800|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                    |      256|  0|   0|    0|  102400|   32|     1|      3276800|
    +-------+------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |and_ln309_fu_231_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state8                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_writeresp_state8  |       and|   0|  0|   2|           1|           1|
    |icmp_ln310_fu_237_p2                |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |select_ln311_fu_243_p3              |    select|   0|  0|  11|           1|          11|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  58|          37|          16|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |A_dram_blk_n            |   9|          2|    1|          2|
    |M_e_address0            |  17|          4|   17|         68|
    |M_e_ce0                 |  17|          4|    1|          4|
    |M_e_ce1                 |   9|          2|    1|          2|
    |M_e_d0                  |  13|          3|   32|         96|
    |M_e_we0                 |  13|          3|    1|          3|
    |M_e_we1                 |   9|          2|    1|          2|
    |M_t                     |   9|          2|   32|         64|
    |ap_NS_fsm               |  57|         14|    1|         14|
    |ap_done                 |   9|          2|    1|          2|
    |cols_blk_n              |   9|          2|    1|          2|
    |debug_capacity_blk_n    |   9|          2|    1|          2|
    |debug_dram_blk_n        |   9|          2|    1|          2|
    |gmem2_blk_n_AW          |   9|          2|    1|          2|
    |gmem2_blk_n_B           |   9|          2|    1|          2|
    |gmem2_blk_n_W           |   9|          2|    1|          2|
    |k1_blk_n                |   9|          2|    1|          2|
    |k2_blk_n                |   9|          2|    1|          2|
    |m_axi_gmem2_0_AWADDR    |  13|          3|   64|        192|
    |m_axi_gmem2_0_AWBURST   |   9|          2|    2|          4|
    |m_axi_gmem2_0_AWCACHE   |   9|          2|    4|          8|
    |m_axi_gmem2_0_AWID      |   9|          2|    1|          2|
    |m_axi_gmem2_0_AWLEN     |  13|          3|   32|         96|
    |m_axi_gmem2_0_AWLOCK    |   9|          2|    2|          4|
    |m_axi_gmem2_0_AWPROT    |   9|          2|    3|          6|
    |m_axi_gmem2_0_AWQOS     |   9|          2|    4|          8|
    |m_axi_gmem2_0_AWREGION  |   9|          2|    4|          8|
    |m_axi_gmem2_0_AWSIZE    |   9|          2|    3|          6|
    |m_axi_gmem2_0_AWUSER    |   9|          2|    1|          2|
    |m_axi_gmem2_0_AWVALID   |  13|          3|    1|          3|
    |m_axi_gmem2_0_BREADY    |  13|          3|    1|          3|
    |m_axi_gmem2_0_WDATA     |  13|          3|   32|         96|
    |m_axi_gmem2_0_WID       |   9|          2|    1|          2|
    |m_axi_gmem2_0_WLAST     |   9|          2|    1|          2|
    |m_axi_gmem2_0_WSTRB     |  13|          3|    4|         12|
    |m_axi_gmem2_0_WUSER     |   9|          2|    1|          2|
    |m_axi_gmem2_0_WVALID    |  13|          3|    1|          3|
    |m_axi_gmem_0_ARVALID    |   9|          2|    1|          2|
    |m_axi_gmem_0_AWVALID    |   9|          2|    1|          2|
    |m_axi_gmem_0_BREADY     |   9|          2|    1|          2|
    |m_axi_gmem_0_RREADY     |   9|          2|    1|          2|
    |m_axi_gmem_0_WVALID     |   9|          2|    1|          2|
    |rows_blk_n              |   9|          2|    1|          2|
    |t_capacity_blk_n        |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 496|        113|  265|        746|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |A_dram_read_reg_311                                         |  64|   0|   64|          0|
    |M_cols                                                      |  32|   0|   32|          0|
    |M_rows                                                      |  32|   0|   32|          0|
    |M_t                                                         |  32|   0|   32|          0|
    |M_t_capacity                                                |  32|   0|   32|          0|
    |and_ln309_reg_317                                           |   1|   0|    1|          0|
    |ap_CS_fsm                                                   |  13|   0|   13|          0|
    |ap_done_reg                                                 |   1|   0|    1|          0|
    |cols_read_reg_301                                           |  32|   0|   32|          0|
    |debug_capacity_read_reg_275                                 |  32|   0|   32|          0|
    |debug_dram_read_reg_280                                     |  64|   0|   64|          0|
    |grp_greedy_potential_reduce_with_debug_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_matrix_from_dram_safe_fu_174_ap_start_reg          |   1|   0|    1|          0|
    |grp_store_matrix_to_dram_safe_fu_218_ap_start_reg           |   1|   0|    1|          0|
    |icmp_ln310_reg_321                                          |   1|   0|    1|          0|
    |k1_read_reg_291                                             |  32|   0|   32|          0|
    |k2_read_reg_286                                             |  32|   0|   32|          0|
    |p_read_2_reg_270                                            |   1|   0|    1|          0|
    |rows_read_reg_306                                           |  32|   0|   32|          0|
    |select_ln311_reg_325                                        |   3|   0|   32|         29|
    |t_capacity_read_reg_296                                     |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 471|   0|  500|         29|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  Block_entry_proc|  return value|
|p_read                         |   in|    1|     ap_none|            p_read|        scalar|
|p_read1                        |   in|    1|     ap_none|           p_read1|        scalar|
|m_axi_gmem_0_AWVALID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWREADY           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWADDR            |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWID              |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWLEN             |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWSIZE            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWBURST           |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWLOCK            |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWCACHE           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWPROT            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWQOS             |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWREGION          |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_AWUSER            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WVALID            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WREADY            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WDATA             |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WSTRB             |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WLAST             |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WID               |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_WUSER             |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARVALID           |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARREADY           |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARADDR            |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARID              |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARLEN             |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARSIZE            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARBURST           |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARLOCK            |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARCACHE           |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARPROT            |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARQOS             |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARREGION          |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_ARUSER            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RVALID            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RREADY            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RDATA             |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RLAST             |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RID               |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RFIFONUM          |   in|    9|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RUSER             |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_RRESP             |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BVALID            |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BREADY            |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BRESP             |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BID               |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_0_BUSER             |   in|    1|       m_axi|              gmem|       pointer|
|A_dram_dout                    |   in|   64|     ap_fifo|            A_dram|       pointer|
|A_dram_empty_n                 |   in|    1|     ap_fifo|            A_dram|       pointer|
|A_dram_read                    |  out|    1|     ap_fifo|            A_dram|       pointer|
|A_dram_num_data_valid          |   in|    3|     ap_fifo|            A_dram|       pointer|
|A_dram_fifo_cap                |   in|    3|     ap_fifo|            A_dram|       pointer|
|rows_dout                      |   in|   32|     ap_fifo|              rows|       pointer|
|rows_empty_n                   |   in|    1|     ap_fifo|              rows|       pointer|
|rows_read                      |  out|    1|     ap_fifo|              rows|       pointer|
|rows_num_data_valid            |   in|    3|     ap_fifo|              rows|       pointer|
|rows_fifo_cap                  |   in|    3|     ap_fifo|              rows|       pointer|
|cols_dout                      |   in|   32|     ap_fifo|              cols|       pointer|
|cols_empty_n                   |   in|    1|     ap_fifo|              cols|       pointer|
|cols_read                      |  out|    1|     ap_fifo|              cols|       pointer|
|cols_num_data_valid            |   in|    3|     ap_fifo|              cols|       pointer|
|cols_fifo_cap                  |   in|    3|     ap_fifo|              cols|       pointer|
|t_capacity_dout                |   in|   32|     ap_fifo|        t_capacity|       pointer|
|t_capacity_empty_n             |   in|    1|     ap_fifo|        t_capacity|       pointer|
|t_capacity_read                |  out|    1|     ap_fifo|        t_capacity|       pointer|
|t_capacity_num_data_valid      |   in|    3|     ap_fifo|        t_capacity|       pointer|
|t_capacity_fifo_cap            |   in|    3|     ap_fifo|        t_capacity|       pointer|
|k1_dout                        |   in|   32|     ap_fifo|                k1|       pointer|
|k1_empty_n                     |   in|    1|     ap_fifo|                k1|       pointer|
|k1_read                        |  out|    1|     ap_fifo|                k1|       pointer|
|k1_num_data_valid              |   in|    3|     ap_fifo|                k1|       pointer|
|k1_fifo_cap                    |   in|    3|     ap_fifo|                k1|       pointer|
|k2_dout                        |   in|   32|     ap_fifo|                k2|       pointer|
|k2_empty_n                     |   in|    1|     ap_fifo|                k2|       pointer|
|k2_read                        |  out|    1|     ap_fifo|                k2|       pointer|
|k2_num_data_valid              |   in|    3|     ap_fifo|                k2|       pointer|
|k2_fifo_cap                    |   in|    3|     ap_fifo|                k2|       pointer|
|m_axi_gmem2_0_AWVALID          |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWREADY          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWADDR           |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWID             |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWLEN            |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWBURST          |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK           |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE          |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWPROT           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWQOS            |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWREGION         |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_AWUSER           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WVALID           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WREADY           |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WDATA            |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WSTRB            |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WLAST            |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WID              |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_WUSER            |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARVALID          |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARREADY          |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARADDR           |  out|   64|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARID             |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARLEN            |  out|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARBURST          |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK           |  out|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE          |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARPROT           |  out|    3|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARQOS            |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARREGION         |  out|    4|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_ARUSER           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RVALID           |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RREADY           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RDATA            |   in|   32|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RLAST            |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RID              |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM         |   in|    9|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RUSER            |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_RRESP            |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BVALID           |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BREADY           |  out|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BRESP            |   in|    2|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BID              |   in|    1|       m_axi|             gmem2|       pointer|
|m_axi_gmem2_0_BUSER            |   in|    1|       m_axi|             gmem2|       pointer|
|debug_dram_dout                |   in|   64|     ap_fifo|        debug_dram|       pointer|
|debug_dram_empty_n             |   in|    1|     ap_fifo|        debug_dram|       pointer|
|debug_dram_read                |  out|    1|     ap_fifo|        debug_dram|       pointer|
|debug_dram_num_data_valid      |   in|    3|     ap_fifo|        debug_dram|       pointer|
|debug_dram_fifo_cap            |   in|    3|     ap_fifo|        debug_dram|       pointer|
|debug_capacity_dout            |   in|   32|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_empty_n         |   in|    1|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_read            |  out|    1|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_num_data_valid  |   in|    3|     ap_fifo|    debug_capacity|       pointer|
|debug_capacity_fifo_cap        |   in|    3|     ap_fifo|    debug_capacity|       pointer|
+-------------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 9 2 8 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.47>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_capacity, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.22ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read1"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.22ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 16 'read' 'p_read_2' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] ( I:3.22ns O:3.22ns )   --->   "%debug_capacity_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %debug_capacity"   --->   Operation 17 'read' 'debug_capacity_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %debug_dram, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] ( I:3.22ns O:3.22ns )   --->   "%debug_dram_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %debug_dram"   --->   Operation 19 'read' 'debug_dram_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] ( I:3.22ns O:3.22ns )   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %k2"   --->   Operation 21 'read' 'k2_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] ( I:3.22ns O:3.22ns )   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %k1"   --->   Operation 23 'read' 'k1_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %t_capacity, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] ( I:3.22ns O:3.22ns )   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %t_capacity"   --->   Operation 25 'read' 't_capacity_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] ( I:3.22ns O:3.22ns )   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %cols"   --->   Operation 27 'read' 'cols_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] ( I:3.22ns O:3.22ns )   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %rows"   --->   Operation 29 'read' 'rows_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_dram, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] ( I:3.22ns O:3.22ns )   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %A_dram"   --->   Operation 31 'read' 'A_dram_read' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 4096, void @empty_15, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_19, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_10, void @empty_14, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.71ns)   --->   "%and_ln309 = and i1 %p_read_2, i1 %p_read_1" [fmm_hls_greedy_potential.cpp:309->fmm_hls_greedy_potential.cpp:309]   --->   Operation 34 'and' 'and_ln309' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %and_ln309, void %land.lhs.true.i, void %if.end10.i" [fmm_hls_greedy_potential.cpp:309->fmm_hls_greedy_potential.cpp:309]   --->   Operation 35 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.91ns)   --->   "%icmp_ln310 = icmp_sgt  i32 %debug_capacity_read, i32 0" [fmm_hls_greedy_potential.cpp:310->fmm_hls_greedy_potential.cpp:309]   --->   Operation 36 'icmp' 'icmp_ln310' <Predicate = (!and_ln309)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %if.end.i, void %if.then9.i" [fmm_hls_greedy_potential.cpp:310->fmm_hls_greedy_potential.cpp:309]   --->   Operation 37 'br' 'br_ln310' <Predicate = (!and_ln309)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.53ns)   --->   "%call_ln317 = call void @load_matrix_from_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %rows_read, i32 %cols_read, i32 %t_capacity_read, i32 %M_e, i32 %M_rows, i32 %M_cols, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:317->fmm_hls_greedy_potential.cpp:309]   --->   Operation 38 'call' 'call_ln317' <Predicate = (and_ln309)> <Delay = 2.53> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.51ns)   --->   "%select_ln311 = select i1 %p_read_2, i32 4294966395, i32 4294966396" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 39 'select' 'select_ln311' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %debug_dram_read, i32 2, i32 63" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i62 %trunc_ln" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 41 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln311" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 42 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem2_addr, i64 1" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 43 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 44 [1/1] (7.30ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %gmem2_addr, i32 %select_ln311, i4 15" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 44 'write' 'write_ln311' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 45 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 46 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 46 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 47 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 47 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 48 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 48 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 49 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [fmm_hls_greedy_potential.cpp:311->fmm_hls_greedy_potential.cpp:309]   --->   Operation 49 'writeresp' 'gmem2_addr_resp' <Predicate = (!and_ln309 & icmp_ln310)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln312 = br void %if.end.i" [fmm_hls_greedy_potential.cpp:312->fmm_hls_greedy_potential.cpp:309]   --->   Operation 50 'br' 'br_ln312' <Predicate = (!and_ln309 & icmp_ln310)> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln313 = br void %entry.aft.aft.exitStub" [fmm_hls_greedy_potential.cpp:313->fmm_hls_greedy_potential.cpp:309]   --->   Operation 51 'br' 'br_ln313' <Predicate = (!and_ln309)> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 1> <Delay = 0.00>
ST_9 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln317 = call void @load_matrix_from_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %rows_read, i32 %cols_read, i32 %t_capacity_read, i32 %M_e, i32 %M_rows, i32 %M_cols, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:317->fmm_hls_greedy_potential.cpp:309]   --->   Operation 53 'call' 'call_ln317' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 2> <Delay = 7.30>
ST_10 : Operation 54 [2/2] (7.30ns)   --->   "%call_ln318 = call void @greedy_potential_reduce_with_debug, i32 %k1_read, i32 %k2_read, i32 %gmem2, i64 %debug_dram_read, i32 %debug_capacity_read, i32 %M_e, i32 %M_cols, i32 %M_rows, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:318->fmm_hls_greedy_potential.cpp:309]   --->   Operation 54 'call' 'call_ln318' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 3> <Delay = 7.04>
ST_11 : Operation 55 [1/2] (7.04ns)   --->   "%call_ln318 = call void @greedy_potential_reduce_with_debug, i32 %k1_read, i32 %k2_read, i32 %gmem2, i64 %debug_dram_read, i32 %debug_capacity_read, i32 %M_e, i32 %M_cols, i32 %M_rows, i32 %M_t, i32 %M_t_capacity" [fmm_hls_greedy_potential.cpp:318->fmm_hls_greedy_potential.cpp:309]   --->   Operation 55 'call' 'call_ln318' <Predicate = true> <Delay = 7.04> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln319 = call void @store_matrix_to_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %M_rows, i32 %M_cols, i32 %M_e" [fmm_hls_greedy_potential.cpp:319->fmm_hls_greedy_potential.cpp:309]   --->   Operation 56 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln319 = call void @store_matrix_to_dram_safe, i32 %gmem, i64 %A_dram_read, i32 %M_rows, i32 %M_cols, i32 %M_e" [fmm_hls_greedy_potential.cpp:319->fmm_hls_greedy_potential.cpp:309]   --->   Operation 57 'call' 'call_ln319' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln320 = br void %entry.aft.aft.exitStub" [fmm_hls_greedy_potential.cpp:320->fmm_hls_greedy_potential.cpp:309]   --->   Operation 58 'br' 'br_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_dram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ t_capacity]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ k1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ k2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ debug_dram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ debug_capacity]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ M_rows]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_cols]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_t]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_t_capacity]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ M_e]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface) [ 00000000000000]
p_read_1            (read         ) [ 00000000000000]
p_read_2            (read         ) [ 00100000000000]
debug_capacity_read (read         ) [ 00000000011100]
specinterface_ln0   (specinterface) [ 00000000000000]
debug_dram_read     (read         ) [ 00100000011100]
specinterface_ln0   (specinterface) [ 00000000000000]
k2_read             (read         ) [ 00000000011100]
specinterface_ln0   (specinterface) [ 00000000000000]
k1_read             (read         ) [ 00000000011100]
specinterface_ln0   (specinterface) [ 00000000000000]
t_capacity_read     (read         ) [ 00000000010000]
specinterface_ln0   (specinterface) [ 00000000000000]
cols_read           (read         ) [ 00000000010000]
specinterface_ln0   (specinterface) [ 00000000000000]
rows_read           (read         ) [ 00000000010000]
specinterface_ln0   (specinterface) [ 00000000000000]
A_dram_read         (read         ) [ 00000000011111]
specinterface_ln0   (specinterface) [ 00000000000000]
specinterface_ln0   (specinterface) [ 00000000000000]
and_ln309           (and          ) [ 01111111111111]
br_ln309            (br           ) [ 00000000000000]
icmp_ln310          (icmp         ) [ 01111111111111]
br_ln310            (br           ) [ 00000000000000]
select_ln311        (select       ) [ 00010000000000]
trunc_ln            (partselect   ) [ 00000000000000]
sext_ln311          (sext         ) [ 00000000000000]
gmem2_addr          (getelementptr) [ 00011111100000]
gmem2_addr_req      (writereq     ) [ 00000000000000]
write_ln311         (write        ) [ 00000000000000]
gmem2_addr_resp     (writeresp    ) [ 00000000000000]
br_ln312            (br           ) [ 00000000000000]
br_ln313            (br           ) [ 00000000000000]
ret_ln0             (ret          ) [ 00000000000000]
call_ln317          (call         ) [ 00000000000000]
call_ln318          (call         ) [ 00000000000000]
call_ln319          (call         ) [ 00000000000000]
br_ln320            (br           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_dram">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="t_capacity">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_capacity"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="k1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="debug_dram">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dram"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="debug_capacity">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_capacity"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="M_rows">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="M_cols">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="M_t">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="M_t_capacity">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="M_e">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_safe"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="greedy_potential_reduce_with_debug"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_matrix_to_dram_safe"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_1_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_2_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="debug_capacity_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_capacity_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="debug_dram_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_dram_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="k2_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k2_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="k1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="t_capacity_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_capacity_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cols_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="rows_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_dram_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="0"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem2_addr_req_writereq_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="gmem2_addr_req/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln311_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="0" index="2" bw="11" slack="1"/>
<pin id="165" dir="0" index="3" bw="1" slack="0"/>
<pin id="166" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln311/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_writeresp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_resp/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_load_matrix_from_dram_safe_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="64" slack="0"/>
<pin id="178" dir="0" index="3" bw="32" slack="0"/>
<pin id="179" dir="0" index="4" bw="32" slack="0"/>
<pin id="180" dir="0" index="5" bw="32" slack="0"/>
<pin id="181" dir="0" index="6" bw="32" slack="0"/>
<pin id="182" dir="0" index="7" bw="32" slack="0"/>
<pin id="183" dir="0" index="8" bw="32" slack="0"/>
<pin id="184" dir="0" index="9" bw="32" slack="0"/>
<pin id="185" dir="0" index="10" bw="32" slack="0"/>
<pin id="186" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln317/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_greedy_potential_reduce_with_debug_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2"/>
<pin id="201" dir="0" index="2" bw="32" slack="2"/>
<pin id="202" dir="0" index="3" bw="32" slack="0"/>
<pin id="203" dir="0" index="4" bw="64" slack="2"/>
<pin id="204" dir="0" index="5" bw="32" slack="2"/>
<pin id="205" dir="0" index="6" bw="32" slack="0"/>
<pin id="206" dir="0" index="7" bw="32" slack="0"/>
<pin id="207" dir="0" index="8" bw="32" slack="0"/>
<pin id="208" dir="0" index="9" bw="32" slack="0"/>
<pin id="209" dir="0" index="10" bw="32" slack="0"/>
<pin id="210" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln318/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_store_matrix_to_dram_safe_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="64" slack="4"/>
<pin id="222" dir="0" index="3" bw="32" slack="0"/>
<pin id="223" dir="0" index="4" bw="32" slack="0"/>
<pin id="224" dir="0" index="5" bw="32" slack="0"/>
<pin id="225" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln319/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln309_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln309/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln310_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln311_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="62" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="1"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sext_ln311_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="62" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln311/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="gmem2_addr_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="64" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="p_read_2_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="debug_capacity_read_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2"/>
<pin id="277" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="debug_capacity_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="debug_dram_read_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="debug_dram_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="k2_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2"/>
<pin id="288" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k2_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="k1_read_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2"/>
<pin id="293" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="k1_read "/>
</bind>
</comp>

<comp id="296" class="1005" name="t_capacity_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_capacity_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="cols_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="306" class="1005" name="rows_read_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="A_dram_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_dram_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="and_ln309_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="7"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln309 "/>
</bind>
</comp>

<comp id="321" class="1005" name="icmp_ln310_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="7"/>
<pin id="323" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln310 "/>
</bind>
</comp>

<comp id="325" class="1005" name="select_ln311_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="1"/>
<pin id="327" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln311 "/>
</bind>
</comp>

<comp id="330" class="1005" name="gmem2_addr_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="52" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="54" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="82" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="86" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="173"><net_src comp="88" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="189"><net_src comp="148" pin="2"/><net_sink comp="174" pin=2"/></net>

<net id="190"><net_src comp="142" pin="2"/><net_sink comp="174" pin=3"/></net>

<net id="191"><net_src comp="136" pin="2"/><net_sink comp="174" pin=4"/></net>

<net id="192"><net_src comp="130" pin="2"/><net_sink comp="174" pin=5"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="174" pin=6"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="174" pin=7"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="174" pin=8"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="174" pin=9"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="174" pin=10"/></net>

<net id="211"><net_src comp="90" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="18" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="198" pin=8"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="198" pin=9"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="198" pin=10"/></net>

<net id="226"><net_src comp="92" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="235"><net_src comp="100" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="94" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="106" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="78" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="262"><net_src comp="250" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="259" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="273"><net_src comp="100" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="278"><net_src comp="106" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="283"><net_src comp="112" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="289"><net_src comp="118" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="294"><net_src comp="124" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="299"><net_src comp="130" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="174" pin=5"/></net>

<net id="304"><net_src comp="136" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="309"><net_src comp="142" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="314"><net_src comp="148" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="320"><net_src comp="231" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="237" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="243" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="333"><net_src comp="263" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="169" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 13 }
	Port: gmem2 | {2 3 4 5 6 7 8 10 11 }
	Port: M_rows | {1 9 }
	Port: M_cols | {1 9 }
	Port: M_t | {1 9 10 11 }
	Port: M_t_capacity | {1 9 }
	Port: M_e | {1 9 10 11 }
 - Input state : 
	Port: Block_entry_proc : p_read | {1 }
	Port: Block_entry_proc : p_read1 | {1 }
	Port: Block_entry_proc : gmem | {1 9 }
	Port: Block_entry_proc : A_dram | {1 }
	Port: Block_entry_proc : rows | {1 }
	Port: Block_entry_proc : cols | {1 }
	Port: Block_entry_proc : t_capacity | {1 }
	Port: Block_entry_proc : k1 | {1 }
	Port: Block_entry_proc : k2 | {1 }
	Port: Block_entry_proc : gmem2 | {}
	Port: Block_entry_proc : debug_dram | {1 }
	Port: Block_entry_proc : debug_capacity | {1 }
	Port: Block_entry_proc : M_rows | {10 11 12 13 }
	Port: Block_entry_proc : M_cols | {10 11 12 13 }
	Port: Block_entry_proc : M_t | {10 11 }
	Port: Block_entry_proc : M_t_capacity | {10 11 }
	Port: Block_entry_proc : M_e | {10 11 12 13 }
  - Chain level:
	State 1
		br_ln310 : 1
	State 2
		sext_ln311 : 1
		gmem2_addr : 2
		gmem2_addr_req : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |     grp_load_matrix_from_dram_safe_fu_174     |    8    |  1.146  |   889   |   886   |
|   call   | grp_greedy_potential_reduce_with_debug_fu_198 |    19   | 72.3379 |   8846  |  13536  |
|          |      grp_store_matrix_to_dram_safe_fu_218     |    8    |  2.292  |   790   |   747   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln310_fu_237               |    0    |    0    |    0    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln311_fu_243              |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln309_fu_231               |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |              p_read_1_read_fu_94              |    0    |    0    |    0    |    0    |
|          |              p_read_2_read_fu_100             |    0    |    0    |    0    |    0    |
|          |        debug_capacity_read_read_fu_106        |    0    |    0    |    0    |    0    |
|          |          debug_dram_read_read_fu_112          |    0    |    0    |    0    |    0    |
|   read   |              k2_read_read_fu_118              |    0    |    0    |    0    |    0    |
|          |              k1_read_read_fu_124              |    0    |    0    |    0    |    0    |
|          |          t_capacity_read_read_fu_130          |    0    |    0    |    0    |    0    |
|          |             cols_read_read_fu_136             |    0    |    0    |    0    |    0    |
|          |             rows_read_read_fu_142             |    0    |    0    |    0    |    0    |
|          |            A_dram_read_read_fu_148            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
| writereq |         gmem2_addr_req_writereq_fu_154        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln311_write_fu_161           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
| writeresp|              grp_writeresp_fu_169             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|partselect|                trunc_ln_fu_250                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln311_fu_259               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    35   | 75.7759 |  10525  |  15242  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    A_dram_read_reg_311    |   64   |
|     and_ln309_reg_317     |    1   |
|     cols_read_reg_301     |   32   |
|debug_capacity_read_reg_275|   32   |
|  debug_dram_read_reg_280  |   64   |
|     gmem2_addr_reg_330    |   32   |
|     icmp_ln310_reg_321    |    1   |
|      k1_read_reg_291      |   32   |
|      k2_read_reg_286      |   32   |
|      p_read_2_reg_270     |    1   |
|     rows_read_reg_306     |   32   |
|    select_ln311_reg_325   |   32   |
|  t_capacity_read_reg_296  |   32   |
+---------------------------+--------+
|           Total           |   387  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_load_matrix_from_dram_safe_fu_174 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_load_matrix_from_dram_safe_fu_174 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
| grp_load_matrix_from_dram_safe_fu_174 |  p4  |   2  |  32  |   64   ||    0    ||    9    |
| grp_load_matrix_from_dram_safe_fu_174 |  p5  |   2  |  32  |   64   ||    0    ||    9    |
|---------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                 |      |      |      |   320  ||  4.584  ||    0    ||    36   |
|---------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   35   |   75   |  10525 |  15242 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    0   |   36   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   35   |   80   |  10912 |  15278 |
+-----------+--------+--------+--------+--------+
