<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/ALU32b.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/ALUSCPU.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/AddSub1b.vf&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/Ext_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/MUX2T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/MUX2T1_8.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/MUX4T1_32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/MUX4T1_5.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/Mux4to1.vf&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/Mux4to14b.vf&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/REG32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/Regfile.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/SLL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/SRL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/adder_1bit.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/myAnd2b4.vf&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/myOr2b4.vf&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/86133/Desktop/ise/3180105144_Lab4/3180105144_Lab4()/3180105144_Lab4/MCPU_full_version/test_contrl.v&quot; into library work</arg>
</msg>

</messages>

