---
tags:
  - 日记
aliases: Journal journal Diary diary 日记 日常记录 Daily_record
author: tusrau
date created: '20220410 01:56'
date updated: 20220411 03:20
---

[[20220000年日记汇总|20220410]]

# 今日日程

- 0000 -wwt,kevin F1 2018
- 0100 -视频
- 0200 -视频，准备睡觉

- 0900 -
- 1000 -
- 1100 -
- 1200 -醒，起
- 1300 -躺，下楼，煎牛排
- 1400 -煎的不错
- 1500 -bilibili
- 1600 -看纪录片，黎明墙，关于攀岩的
- 1700 -继续看
- 1800 -331

- 1900 -331
- 2000 -点fuji外卖，吃
- 2100 -331加视频
- 2200 -331
- 2300 -331

---

module aluMUX (

    input [31:0] eqb,
    input [31:0] eimm,
    input ealuimm,
    

    output reg [31:0] b
    );
    
    always @ (*)
    begin 
    
    if (ealuimm) b <= eimm;
    else b <= eqb;
    
    end

endmodule

module Alu(

    input [31:0] eqa,
    input [31:0] b,
    input [3:0] ealuc,
    

    output reg [31:0] r
    );
    
    always @(*)
    begin
    
    case (ealuc)
    4'b0000: r <= eqa + b;
    4'b0001: r <= eqa + b;
    4'b0010: r <= eqa + b;
    
    endcase
    end

endmodule

module exemem(

    input ewreg,
    input em2reg,
    input ewmem,
    input [4:0] edestReg,
    input [31:0] r,
    input [31:0] eqb,
    input clk,
    

    output reg mwreg,
    output reg mm2reg,
    output reg mwmem,
    output reg [4:0] mdestReg,
    output reg [31:0] mr,
    output reg [31:0] mqb
    );
    
    always @ (posedge clk) begin
    
           mwreg <= ewreg;
           mm2reg <= em2reg;
           mwmem <= ewmem;
           mdestReg <= edestReg;
           mr <= r;
           mqb <= eqb;  
  
    end

endmodule

module Exe(

    input ewreg,
    input em2reg,
    input ewmem,
    input [3:0] ealuc,
    input ealuimm,
    input [4:0] edestReg,
    input [31:0] eqa,
    input [31:0] eqb,
    input [31:0] eimm32,
    input clk,

    output mwreg,
    output mm2reg,
    output mwmem,
    output [4:0] mdestReg,
    output [31:0] mr,
    output [31:0] mqb

);

    wire [31:0] rWire;
    wire [31:0] bWire;
 
    aluMUX almu(eqb, eimm32, ealuimm, bWire);
    Alu alu(eqa, bWire, ealuc, rWire);
    exemem em(ewreg, em2reg, ewmem, edestReg, rWire, eqb, clk, mwreg, mm2reg, mwmem, mdestReg, mr, mqb);

endmodule

	
