// Seed: 167812435
module module_0 (
    input wire id_0,
    output wor id_1,
    output supply1 id_2
);
  reg [1 : 1] id_4;
  assign module_1.id_3 = 0;
  assign id_4 = -1 < id_0;
  localparam id_5 = 1;
  wire id_6, id_7;
  wire id_8;
  always id_4 = id_8;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output supply1 id_2,
    output supply0 id_3[-1 'h0 : -1],
    output uwire id_4,
    input tri0 id_5[1 : -1],
    input wand id_6
);
  wire [-1 : -1  +  -1] id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4
  );
endmodule
