arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	1.41	vpr	62.15 MiB		0.03	6196	-1	-1	1	0.04	-1	-1	30096	-1	-1	3	9	0	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63640	9	8	71	66	1	35	20	5	5	25	clb	auto	23.6 MiB	0.40	92	155	54	99	2	62.1 MiB	0.01	0.00	2.68643	-28.5255	-2.68643	2.68643	0.03	0.000279598	0.000259267	0.00285293	0.00269635	20	257	23	151211	75605.7	29112.5	1164.50	0.18	0.0562252	0.0490659	1812	4729	-1	263	19	256	334	13283	7093	3.63443	3.63443	-46.8377	-3.63443	0	0	37105.9	1484.24	0.00	0.02	0.01	-1	-1	0.00	0.0121492	0.0108578	14	17	16	6	0	0	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	4.25	vpr	63.22 MiB		0.03	6356	-1	-1	1	0.03	-1	-1	30516	-1	-1	8	19	0	-1	success	v8.0.0-11333-g6a44da44e-dirty	release VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T21:53:04	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	64740	19	18	299	240	1	150	45	6	6	36	clb	auto	24.8 MiB	2.60	509	3965	1656	2255	54	63.2 MiB	0.08	0.00	4.80824	-97.652	-4.80824	4.80824	0.07	0.00104469	0.00097299	0.0551095	0.0514421	50	1082	29	403230	201615	107229.	2978.57	0.47	0.240404	0.217708	3946	19047	-1	991	21	951	1468	70705	27211	5.13556	5.13556	-122.452	-5.13556	0	0	134937.	3748.26	0.01	0.08	0.03	-1	-1	0.01	0.0468224	0.0427605	62	82	85	13	0	0	
