Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Dec 18 15:42:52 2017
| Host         : Rupesh-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file robot_control_sets_placed.rpt
| Design       : robot
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | cd115200/div       | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | dir1_i_1_n_0       |                  |                1 |              2 |
|  clk_IBUF_BUFG | uart_dut/r_x/char0 |                  |                2 |              8 |
|  clk_IBUF_BUFG |                    | cd115200/div     |                2 |             10 |
|  clk_IBUF_BUFG |                    | rst_IBUF         |                4 |             11 |
|  clk_IBUF_BUFG | uart_dut/r_x/d0    | rst_IBUF         |                3 |             11 |
|  clk_IBUF_BUFG |                    |                  |                4 |             14 |
+----------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 14     |                     1 |
+--------+-----------------------+


