# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/ALU.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/EX_WB.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/ID_EX.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/IF_ID.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/Instr_fetch.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/Instr_mem.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/Mux.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/control_unit.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/forwarding_mux_1.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/forwarding_mux_2.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/forwarding_unit.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/main_processor.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/reg_file.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/sign_extnd.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sources_1/new/sign_extnd_shamt.v" \
"../../../../Tushar_Pathak_2019A3PS0416H.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
