static inline void F_1 ( void T_1 * V_1 , unsigned long V_2 )\r\n{\r\nwhile ( F_2 ( V_1 ) & V_2 )\r\nF_3 () ;\r\n}\r\nstatic void F_4 ( unsigned long V_3 , void T_1 * V_4 , unsigned V_1 )\r\n{\r\nif ( V_3 == F_2 ( V_4 + V_1 ) )\r\nreturn;\r\nif ( V_5 . V_6 )\r\nV_5 . V_6 ( V_3 , V_1 ) ;\r\nelse\r\nF_5 ( V_3 , V_4 + V_1 ) ;\r\n}\r\nstatic inline void F_6 ( void T_1 * V_4 , unsigned long V_3 )\r\n{\r\nF_4 ( V_3 , V_4 , V_7 ) ;\r\n}\r\nstatic void F_7 ( void T_1 * V_1 )\r\n{\r\nF_5 ( V_8 , V_1 ) ;\r\nF_1 ( V_1 , V_8 ) ;\r\n}\r\nstatic inline void F_8 ( void T_1 * V_4 , unsigned V_9 )\r\n{\r\nunsigned V_10 ;\r\nfor ( V_10 = 0 ; V_10 < V_9 ; V_10 ++ ) {\r\nF_5 ( 0 , V_4 + V_11 +\r\nV_10 * V_12 ) ;\r\nF_5 ( 0 , V_4 + V_13 +\r\nV_10 * V_12 ) ;\r\n}\r\n}\r\nstatic void F_9 ( void T_1 * V_4 )\r\n{\r\nF_4 ( V_14 . V_15 , V_4 , V_16 ) ;\r\n}\r\nstatic void F_10 ( void T_1 * V_4 , unsigned V_17 )\r\n{\r\nunsigned long V_18 ;\r\nif ( V_5 . V_19 )\r\nV_5 . V_19 ( & V_14 ) ;\r\nelse\r\nV_20 -> V_19 ( V_4 ) ;\r\nV_20 -> V_21 ( V_4 , V_17 ) ;\r\nF_11 ( V_18 ) ;\r\nF_7 ( V_4 + V_22 ) ;\r\nF_5 ( 0 , V_4 + V_23 ) ;\r\nF_1 ( V_4 + V_23 , 1 ) ;\r\nF_12 ( V_18 ) ;\r\nF_4 ( V_24 , V_4 , V_25 ) ;\r\n}\r\nstatic void F_13 ( void )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nF_14 () ;\r\nV_5 . V_27 () ;\r\nF_4 ( 0 , V_4 , V_25 ) ;\r\nF_15 ( V_28 ) ;\r\n}\r\nstatic void F_16 ( void T_1 * V_4 )\r\n{\r\nV_14 . V_15 = F_2 ( V_26 + V_16 ) ;\r\n}\r\nstatic void F_17 ( void )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nif ( ! ( F_2 ( V_4 + V_25 ) & V_24 ) )\r\nF_10 ( V_4 , V_20 -> V_17 ) ;\r\nF_18 () ;\r\n}\r\nstatic void F_19 ( void T_1 * V_4 )\r\n{\r\nF_5 ( 0 , V_4 + V_23 ) ;\r\n}\r\nstatic void F_20 ( void T_1 * V_1 , unsigned long V_29 ,\r\nunsigned long V_30 )\r\n{\r\nwhile ( V_29 < V_30 ) {\r\nF_5 ( V_29 , V_1 ) ;\r\nV_29 += V_31 ;\r\n}\r\n}\r\nstatic void F_21 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nif ( V_29 & ( V_31 - 1 ) ) {\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nF_5 ( V_29 , V_4 + V_32 ) ;\r\nV_29 += V_31 ;\r\n}\r\nif ( V_30 & ( V_31 - 1 ) ) {\r\nV_30 &= ~ ( V_31 - 1 ) ;\r\nF_5 ( V_30 , V_4 + V_32 ) ;\r\n}\r\nF_20 ( V_4 + V_33 , V_29 , V_30 ) ;\r\nF_19 ( V_4 ) ;\r\n}\r\nstatic void F_22 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nF_20 ( V_4 + V_34 , V_29 , V_30 ) ;\r\nF_19 ( V_4 ) ;\r\n}\r\nstatic void F_23 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nF_20 ( V_4 + V_32 , V_29 , V_30 ) ;\r\nF_19 ( V_4 ) ;\r\n}\r\nstatic void F_24 ( void )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nF_25 ( ! F_26 () ) ;\r\nF_7 ( V_4 + V_35 ) ;\r\nF_19 ( V_4 ) ;\r\n}\r\nstatic void F_27 ( void )\r\n{\r\nF_19 ( V_26 ) ;\r\n}\r\nstatic inline void F_28 ( void T_1 * V_4 )\r\n{\r\nF_5 ( 0 , V_4 + V_36 ) ;\r\nF_1 ( V_4 + V_36 , 1 ) ;\r\n}\r\nstatic void F_29 ( void T_1 * V_4 , unsigned V_1 )\r\n{\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_7 ( V_4 + V_1 ) ;\r\nF_28 ( V_4 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic unsigned long F_32 ( void T_1 * V_1 , unsigned long V_29 ,\r\nunsigned long V_30 , unsigned long V_18 )\r\n{\r\nT_2 * V_38 = & V_37 ;\r\nwhile ( V_29 < V_30 ) {\r\nunsigned long V_39 = V_29 + F_33 ( V_30 - V_29 , 4096UL ) ;\r\nwhile ( V_29 < V_39 ) {\r\nF_1 ( V_1 , 1 ) ;\r\nF_5 ( V_29 , V_1 ) ;\r\nV_29 += V_31 ;\r\n}\r\nif ( V_39 < V_30 ) {\r\nF_31 ( V_38 , V_18 ) ;\r\nF_30 ( V_38 , V_18 ) ;\r\n}\r\n}\r\nreturn V_18 ;\r\n}\r\nstatic void F_34 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nif ( ( V_29 | V_30 ) & ( V_31 - 1 ) ) {\r\nif ( V_29 & ( V_31 - 1 ) ) {\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nF_5 ( V_29 , V_4 + V_32 ) ;\r\nV_29 += V_31 ;\r\n}\r\nif ( V_30 & ( V_31 - 1 ) ) {\r\nV_30 &= ~ ( V_31 - 1 ) ;\r\nF_1 ( V_4 + V_32 , 1 ) ;\r\nF_5 ( V_30 , V_4 + V_32 ) ;\r\n}\r\n}\r\nV_18 = F_32 ( V_4 + V_33 ,\r\nV_29 , V_30 , V_18 ) ;\r\nF_1 ( V_4 + V_33 , 1 ) ;\r\nF_28 ( V_4 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic void F_35 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_18 ;\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nif ( ( V_30 - V_29 ) >= V_40 ) {\r\nF_29 ( V_4 , V_41 ) ;\r\nreturn;\r\n}\r\nF_30 ( & V_37 , V_18 ) ;\r\nV_18 = F_32 ( V_4 + V_34 ,\r\nV_29 , V_30 , V_18 ) ;\r\nF_1 ( V_4 + V_32 , 1 ) ;\r\nF_28 ( V_4 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic void F_36 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_18 ;\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nif ( ( V_30 - V_29 ) >= V_40 ) {\r\nF_29 ( V_4 , V_35 ) ;\r\nreturn;\r\n}\r\nF_30 ( & V_37 , V_18 ) ;\r\nV_18 = F_32 ( V_4 + V_32 ,\r\nV_29 , V_30 , V_18 ) ;\r\nF_1 ( V_4 + V_32 , 1 ) ;\r\nF_28 ( V_4 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic void F_37 ( void )\r\n{\r\nF_29 ( V_26 , V_35 ) ;\r\n}\r\nstatic void F_38 ( void )\r\n{\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_28 ( V_26 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic void F_39 ( void T_1 * V_4 , unsigned V_17 )\r\n{\r\nV_14 . V_15 |= V_42 ;\r\nF_10 ( V_4 , V_17 ) ;\r\n}\r\nstatic void F_40 ( void T_1 * V_4 , unsigned V_17 )\r\n{\r\nif ( F_2 ( V_4 + V_16 ) & V_42 )\r\nF_8 ( V_4 , V_17 ) ;\r\n}\r\nstatic void F_41 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nif ( ( V_29 | V_30 ) & ( V_31 - 1 ) ) {\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_6 ( V_4 , 0x03 ) ;\r\nif ( V_29 & ( V_31 - 1 ) ) {\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nF_5 ( V_29 , V_4 + V_34 ) ;\r\nF_5 ( V_29 , V_4 + V_33 ) ;\r\nV_29 += V_31 ;\r\n}\r\nif ( V_30 & ( V_31 - 1 ) ) {\r\nV_30 &= ~ ( V_31 - 1 ) ;\r\nF_5 ( V_30 , V_4 + V_34 ) ;\r\nF_5 ( V_30 , V_4 + V_33 ) ;\r\n}\r\nF_6 ( V_4 , 0x00 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nF_20 ( V_4 + V_33 , V_29 , V_30 ) ;\r\nF_19 ( V_4 ) ;\r\n}\r\nstatic void F_42 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nT_2 * V_38 = & V_37 ;\r\nunsigned long V_18 ;\r\nvoid T_1 * V_4 = V_26 ;\r\nF_30 ( V_38 , V_18 ) ;\r\nwhile ( V_29 < V_30 ) {\r\nunsigned long V_39 = V_29 + F_33 ( V_30 - V_29 , 4096UL ) ;\r\nF_6 ( V_4 , 0x03 ) ;\r\nwhile ( V_29 < V_39 ) {\r\nF_5 ( V_29 , V_4 + V_34 ) ;\r\nF_5 ( V_29 , V_4 + V_33 ) ;\r\nV_29 += V_31 ;\r\n}\r\nF_6 ( V_4 , 0x00 ) ;\r\nif ( V_39 < V_30 ) {\r\nF_31 ( V_38 , V_18 ) ;\r\nF_30 ( V_38 , V_18 ) ;\r\n}\r\n}\r\nF_31 ( V_38 , V_18 ) ;\r\nF_19 ( V_4 ) ;\r\n}\r\nstatic void F_43 ( void )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_6 ( V_4 , 0x03 ) ;\r\nF_7 ( V_4 + V_35 ) ;\r\nF_6 ( V_4 , 0x00 ) ;\r\nF_19 ( V_4 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic void T_3 F_44 ( void T_1 * V_4 )\r\n{\r\nunsigned V_43 ;\r\nF_16 ( V_4 ) ;\r\nV_14 . V_44 = F_2 ( V_4 +\r\nV_45 ) ;\r\nV_14 . V_46 = F_2 ( V_4 +\r\nV_47 ) ;\r\nV_14 . V_48 = F_2 ( V_4 +\r\nV_49 ) ;\r\nV_14 . V_50 = F_2 ( V_4 +\r\nV_51 ) ;\r\nV_43 = F_2 ( V_4 + V_52 ) &\r\nV_53 ;\r\nif ( V_43 >= V_54 )\r\nV_14 . V_55 = F_2 ( V_4 +\r\nV_56 ) ;\r\nif ( V_43 >= V_57 )\r\nV_14 . V_58 = F_2 ( V_4 +\r\nV_59 ) ;\r\n}\r\nstatic void F_45 ( void T_1 * V_4 )\r\n{\r\nunsigned V_43 ;\r\nF_9 ( V_4 ) ;\r\nF_4 ( V_14 . V_44 , V_4 ,\r\nV_45 ) ;\r\nF_4 ( V_14 . V_46 , V_4 ,\r\nV_47 ) ;\r\nF_4 ( V_14 . V_48 , V_4 ,\r\nV_49 ) ;\r\nF_4 ( V_14 . V_50 , V_4 ,\r\nV_51 ) ;\r\nV_43 = F_2 ( V_4 + V_52 ) &\r\nV_53 ;\r\nif ( V_43 >= V_54 )\r\nF_4 ( V_14 . V_55 , V_4 ,\r\nV_56 ) ;\r\nif ( V_43 >= V_57 )\r\nF_4 ( V_14 . V_58 , V_4 ,\r\nV_59 ) ;\r\n}\r\nstatic int F_46 ( unsigned int V_60 )\r\n{\r\nF_47 ( F_48 () | F_49 ( 3 ) | F_49 ( 2 ) | F_49 ( 1 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_50 ( unsigned int V_60 )\r\n{\r\nF_47 ( F_48 () & ~ ( F_49 ( 3 ) | F_49 ( 2 ) | F_49 ( 1 ) ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_51 ( void T_1 * V_4 , unsigned V_17 )\r\n{\r\nunsigned V_61 = F_2 ( V_4 + V_52 ) & V_53 ;\r\nbool V_62 = F_52 () == V_63 ;\r\nT_4 V_64 = V_14 . V_15 ;\r\nif ( V_61 >= V_54 ) {\r\nif ( V_62 ) {\r\nV_64 |= V_65 ;\r\nF_53 ( L_1 ) ;\r\n} else if ( V_64 & V_65 ) {\r\nF_54 ( L_2 ) ;\r\nV_64 &= ~ V_65 ;\r\n}\r\n}\r\nif ( V_62 ) {\r\nT_4 V_66 = F_2 ( V_4 + V_16 ) ;\r\nT_4 V_67 = F_48 () ;\r\nF_55 ( L_3 , V_67 ) ;\r\nif ( V_67 & F_49 ( 3 ) && ! ( V_66 & V_68 ) )\r\nF_56 ( L_4 ) ;\r\nif ( V_64 & V_68 && ! ( V_67 & F_49 ( 3 ) ) )\r\nF_56 ( L_5 ) ;\r\nif ( ! ( V_64 & V_68 ) && ! V_5 . V_6 ) {\r\nV_64 |= V_68 ;\r\nF_53 ( L_6 ) ;\r\n}\r\n} else if ( V_64 & ( V_68 | V_65 ) ) {\r\nF_56 ( L_7 ) ;\r\nV_64 &= ~ ( V_68 | V_65 ) ;\r\n}\r\nV_14 . V_15 = V_64 | V_69 ;\r\nF_10 ( V_4 , V_17 ) ;\r\nV_64 = F_2 ( V_4 + V_16 ) ;\r\nif ( V_64 & ( V_70 | V_71 ) ) {\r\nT_4 V_72 = F_2 ( V_4 + V_56 ) ;\r\nF_53 ( L_8 ,\r\nV_64 & V_71 ? L_9 : L_10 ,\r\nV_64 & V_70 ? L_11 : L_10 ,\r\n1 + ( V_72 & V_73 ) ) ;\r\n}\r\nif ( V_61 >= V_57 ) {\r\nT_4 V_74 ;\r\nV_74 = F_2 ( V_4 + V_59 ) ;\r\nF_53 ( L_12 ,\r\nV_74 & V_75 ? L_13 : L_14 ,\r\nV_74 & V_76 ? L_13 : L_14 ) ;\r\n}\r\nif ( V_64 & V_68 )\r\nF_57 ( V_77 ,\r\nL_15 , F_46 ,\r\nF_50 ) ;\r\n}\r\nstatic void T_3 F_58 ( void T_1 * V_4 , T_4 V_78 ,\r\nstruct V_79 * V_80 )\r\n{\r\nunsigned V_43 = V_78 & V_53 ;\r\nconst char * V_81 [ 8 ] ;\r\nunsigned V_82 = 0 ;\r\nif ( F_59 ( V_83 ) &&\r\nV_43 < V_54 &&\r\nV_80 -> V_84 == F_21 ) {\r\nV_80 -> V_84 = F_41 ;\r\nV_80 -> V_85 = F_42 ;\r\nV_81 [ V_82 ++ ] = L_16 ;\r\n}\r\nif ( F_59 ( V_86 ) &&\r\nV_43 >= V_54 &&\r\nV_43 < V_87 ) {\r\nV_80 -> V_27 = F_43 ;\r\nV_81 [ V_82 ++ ] = L_17 ;\r\n}\r\nif ( V_43 >= V_57 &&\r\nV_43 < V_88 ) {\r\nT_4 V_3 = V_14 . V_55 ;\r\nif ( V_3 & V_89 ) {\r\nV_3 &= ~ V_89 ;\r\nV_14 . V_55 = V_3 ;\r\nV_81 [ V_82 ++ ] = L_18 ;\r\n}\r\n}\r\nif ( F_59 ( V_90 ) &&\r\nV_43 == V_57 ) {\r\nV_23 = V_91 ;\r\nV_81 [ V_82 ++ ] = L_19 ;\r\n}\r\nif ( F_59 ( V_92 ) )\r\nV_81 [ V_82 ++ ] = L_20 ;\r\nif ( V_82 ) {\r\nunsigned V_10 ;\r\nF_53 ( L_21 , V_82 > 1 ? L_22 : L_23 ) ;\r\nfor ( V_10 = 0 ; V_10 < V_82 ; V_10 ++ )\r\nF_60 ( L_24 , V_81 [ V_10 ] ) ;\r\nF_60 ( L_25 ) ;\r\n}\r\n}\r\nstatic void F_61 ( void )\r\n{\r\nif ( V_14 . V_15 & V_68 )\r\nF_47 ( F_48 () & ~ ( F_49 ( 3 ) | F_49 ( 2 ) | F_49 ( 1 ) ) ) ;\r\nF_13 () ;\r\n}\r\nstatic void F_62 ( void )\r\n{\r\nF_17 () ;\r\nif ( V_14 . V_15 & V_68 )\r\nF_47 ( F_48 () | F_49 ( 3 ) | F_49 ( 2 ) | F_49 ( 1 ) ) ;\r\n}\r\nstatic void F_63 ( void T_1 * V_4 , unsigned V_17 )\r\n{\r\nif ( F_2 ( V_4 + V_16 ) & V_69 )\r\nF_8 ( V_4 , V_17 ) ;\r\n}\r\nstatic int T_3 F_64 ( const struct V_93 * V_94 ,\r\nT_4 V_95 , T_4 V_96 , T_4 V_78 , bool V_97 )\r\n{\r\nstruct V_79 V_80 ;\r\nunsigned V_98 , V_99 ;\r\nT_4 V_64 , V_100 ;\r\nV_20 = F_65 ( V_94 , sizeof( * V_94 ) , V_101 ) ;\r\nif ( ! V_20 )\r\nreturn - V_102 ;\r\nif ( V_95 & V_96 )\r\nF_66 ( L_26 ) ;\r\nV_100 = V_64 = F_2 ( V_26 + V_16 ) ;\r\nV_64 &= V_96 ;\r\nV_64 |= V_95 ;\r\nif ( V_100 != V_64 )\r\nF_54 ( L_27 ,\r\nV_100 , V_64 ) ;\r\nswitch ( V_78 & V_103 ) {\r\ncase V_104 :\r\nif ( ( V_95 | ~ V_96 ) & ( V_105 | V_106 ) )\r\nF_54 ( L_28 ) ;\r\nif ( V_64 & ( 1 << 16 ) )\r\nV_99 = 16 ;\r\nelse\r\nV_99 = 8 ;\r\nbreak;\r\ncase V_107 :\r\ncase V_108 :\r\nV_99 = ( V_64 >> 13 ) & 0xf ;\r\nbreak;\r\ncase V_109 :\r\nV_99 = ( V_64 >> 13 ) & 0xf ;\r\nV_99 = 2 << ( ( V_99 + 1 ) >> 2 ) ;\r\nbreak;\r\ndefault:\r\nV_99 = 8 ;\r\nbreak;\r\n}\r\nV_8 = ( 1 << V_99 ) - 1 ;\r\nV_98 = ( V_64 & V_105 ) >>\r\nV_110 ;\r\nV_40 = V_99 * ( V_94 -> V_111 << V_98 ) ;\r\nV_80 = V_94 -> V_5 ;\r\nV_80 . V_6 = V_5 . V_6 ;\r\nV_80 . V_19 = V_5 . V_19 ;\r\nif ( V_94 -> V_112 )\r\nV_94 -> V_112 ( V_26 , V_78 , & V_80 ) ;\r\nif ( V_97 ) {\r\nF_53 ( L_29 ) ;\r\nV_80 . V_113 = NULL ;\r\n}\r\nif ( ! ( F_2 ( V_26 + V_25 ) & V_24 ) ) {\r\nV_14 . V_15 = V_64 ;\r\nV_94 -> V_114 ( V_26 , V_94 -> V_17 ) ;\r\n}\r\nV_5 = V_80 ;\r\nif ( V_94 -> V_115 )\r\nV_94 -> V_115 ( V_26 ) ;\r\nV_64 = F_2 ( V_26 + V_16 ) ;\r\nF_53 ( L_30 ,\r\nV_94 -> type , V_99 , V_40 >> 10 ) ;\r\nF_53 ( L_31 ,\r\nV_94 -> type , V_78 , V_64 ) ;\r\nF_67 ( V_26 , V_78 ) ;\r\nreturn 0 ;\r\n}\r\nvoid T_3 F_68 ( void T_1 * V_4 , T_4 V_95 , T_4 V_96 )\r\n{\r\nconst struct V_93 * V_94 ;\r\nT_4 V_78 ;\r\nV_26 = V_4 ;\r\nV_78 = F_2 ( V_4 + V_52 ) ;\r\nswitch ( V_78 & V_103 ) {\r\ndefault:\r\ncase V_107 :\r\nV_94 = & V_116 ;\r\nbreak;\r\ncase V_108 :\r\nV_94 = & V_117 ;\r\nbreak;\r\ncase V_104 :\r\nV_94 = & V_118 ;\r\nbreak;\r\n}\r\nif ( V_94 -> V_115 )\r\nV_94 -> V_115 ( V_26 ) ;\r\nF_64 ( V_94 , V_95 , V_96 , V_78 , false ) ;\r\n}\r\nstatic int T_3 F_69 ( const struct V_119 * V_120 ,\r\nT_4 * V_95 , T_4 * V_96 ,\r\nT_4 * V_121 ,\r\nT_4 V_122 )\r\n{\r\nT_4 V_2 = 0 , V_3 = 0 ;\r\nT_4 V_123 = 0 , V_124 = 0 ;\r\nT_4 V_98 = 1 ;\r\nT_4 V_125 = 0 ;\r\nT_4 V_126 = 0 ;\r\nT_4 V_127 = 0 ;\r\nF_70 ( V_120 , L_32 , & V_123 ) ;\r\nF_70 ( V_120 , L_33 , & V_124 ) ;\r\nF_70 ( V_120 , L_34 , & V_126 ) ;\r\nF_70 ( V_120 , L_35 , & V_127 ) ;\r\nif ( ! V_123 || ! V_124 )\r\nreturn - V_128 ;\r\nif ( ! V_127 ) {\r\nif ( V_126 ) {\r\nV_127 = V_126 ;\r\n} else {\r\nF_54 ( L_36\r\nL_37 ,\r\nV_31 ) ;\r\nV_127 = V_31 ;\r\n}\r\n}\r\nif ( V_127 != V_31 )\r\nF_54 ( L_38\r\nL_39 ,\r\nV_127 ,\r\nV_31 ) ;\r\nV_125 = V_124 * V_127 ;\r\n* V_121 = V_123 / V_125 ;\r\nif ( V_125 > V_122 ) {\r\nF_56 ( L_40 , V_125 ) ;\r\nreturn - V_129 ;\r\n}\r\nF_53 ( L_41 ,\r\nV_123 , V_123 >> 10 ) ;\r\nF_53 ( L_42 , V_127 ) ;\r\nF_53 ( L_43 ,\r\nV_125 , V_125 >> 10 ) ;\r\nF_53 ( L_44 , * V_121 ) ;\r\nV_98 = F_71 ( V_125 >> 10 ) - 3 ;\r\nif ( V_98 < 1 || V_98 > 6 ) {\r\nF_56 ( L_45 ,\r\nV_125 ) ;\r\nreturn - V_129 ;\r\n}\r\nV_2 |= V_105 ;\r\nV_3 |= ( V_98 << V_110 ) ;\r\n* V_95 &= ~ V_2 ;\r\n* V_95 |= V_3 ;\r\n* V_96 &= ~ V_2 ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_72 ( const struct V_119 * V_120 ,\r\nT_4 * V_95 , T_4 * V_96 )\r\n{\r\nT_4 V_94 [ 2 ] = { 0 , 0 } ;\r\nT_4 V_130 = 0 ;\r\nT_4 V_131 = 0 ;\r\nT_4 V_3 = 0 , V_2 = 0 ;\r\nT_4 V_132 ;\r\nint V_133 ;\r\nF_70 ( V_120 , L_46 , & V_130 ) ;\r\nif ( V_130 ) {\r\nV_2 |= V_134 ;\r\nV_3 |= ( V_130 - 1 ) << V_135 ;\r\n}\r\nF_73 ( V_120 , L_47 ,\r\nV_94 , F_74 ( V_94 ) ) ;\r\nif ( V_94 [ 0 ] && V_94 [ 1 ] ) {\r\nV_2 |= V_136 |\r\nV_137 ;\r\nV_3 |= ( ( V_94 [ 0 ] - 1 ) << V_138 ) |\r\n( ( V_94 [ 1 ] - 1 ) << V_139 ) ;\r\n}\r\nF_70 ( V_120 , L_48 , & V_131 ) ;\r\nif ( V_131 ) {\r\nV_2 |= V_140 ;\r\nV_3 |= ( V_131 - 1 ) << V_141 ;\r\n}\r\nif ( F_75 ( V_120 , L_49 ) ) {\r\nV_2 &= ~ V_142 ;\r\nV_3 |= V_142 ;\r\n} else if ( F_75 ( V_120 , L_50 ) ) {\r\nV_2 &= ~ V_142 ;\r\n}\r\nif ( F_75 ( V_120 , L_51 ) ) {\r\nV_2 &= ~ V_143 ;\r\nV_3 |= V_143 ;\r\n}\r\nV_133 = F_69 ( V_120 , V_95 , V_96 , & V_132 , V_144 ) ;\r\nif ( V_133 )\r\nreturn;\r\nif ( V_132 > 8 ) {\r\nF_56 ( L_52 ) ;\r\nF_56 ( L_53 , V_132 ) ;\r\n} else {\r\nV_2 |= V_145 ;\r\nV_3 |= ( V_132 << V_146 ) ;\r\n}\r\n* V_95 &= ~ V_2 ;\r\n* V_95 |= V_3 ;\r\n* V_96 &= ~ V_2 ;\r\n}\r\nstatic void T_3 F_76 ( const struct V_119 * V_120 ,\r\nT_4 * V_95 , T_4 * V_96 )\r\n{\r\nT_4 V_94 [ 3 ] = { 0 , 0 , 0 } ;\r\nT_4 V_130 [ 3 ] = { 0 , 0 , 0 } ;\r\nT_4 V_147 [ 2 ] = { 0 , 0 } ;\r\nT_4 V_132 ;\r\nT_4 V_72 ;\r\nT_4 V_148 ;\r\nT_4 V_3 ;\r\nint V_133 ;\r\nF_73 ( V_120 , L_46 , V_130 , F_74 ( V_130 ) ) ;\r\nif ( V_130 [ 0 ] && V_130 [ 1 ] && V_130 [ 2 ] )\r\nV_14 . V_44 =\r\nF_77 ( V_130 [ 0 ] - 1 ) |\r\nF_78 ( V_130 [ 1 ] - 1 ) |\r\nF_79 ( V_130 [ 2 ] - 1 ) ;\r\nF_73 ( V_120 , L_47 ,\r\nV_94 , F_74 ( V_94 ) ) ;\r\nif ( V_94 [ 0 ] && V_94 [ 1 ] && V_94 [ 2 ] )\r\nV_14 . V_46 =\r\nF_77 ( V_94 [ 0 ] - 1 ) |\r\nF_78 ( V_94 [ 1 ] - 1 ) |\r\nF_79 ( V_94 [ 2 ] - 1 ) ;\r\nF_73 ( V_120 , L_54 ,\r\nV_147 , F_74 ( V_147 ) ) ;\r\nif ( V_147 [ 1 ] ) {\r\nV_14 . V_48 =\r\nF_80 ( V_147 [ 0 ] + V_147 [ 1 ] , V_149 ) ;\r\nV_14 . V_50 = ( V_147 [ 0 ] & ~ ( V_149 - 1 ) )\r\n| V_150 ;\r\n}\r\nV_133 = F_69 ( V_120 , V_95 , V_96 , & V_132 , V_151 ) ;\r\nif ( ! V_133 ) {\r\nswitch ( V_132 ) {\r\ncase 16 :\r\n* V_95 &= ~ V_145 ;\r\n* V_95 |= V_106 ;\r\n* V_96 &= ~ V_145 ;\r\nbreak;\r\ncase 8 :\r\n* V_95 &= ~ V_145 ;\r\n* V_96 &= ~ V_145 ;\r\nbreak;\r\ndefault:\r\nF_56 ( L_55 ,\r\nV_132 ) ;\r\nbreak;\r\n}\r\n}\r\nif ( F_75 ( V_120 , L_51 ) ) {\r\n* V_95 |= V_143 ;\r\n* V_96 &= ~ V_143 ;\r\n}\r\nif ( F_75 ( V_120 , L_49 ) ) {\r\n* V_95 |= V_142 ;\r\n* V_96 &= ~ V_142 ;\r\n} else if ( F_75 ( V_120 , L_50 ) ) {\r\n* V_95 &= ~ V_142 ;\r\n* V_96 &= ~ V_142 ;\r\n}\r\nV_72 = V_14 . V_55 ;\r\nV_133 = F_70 ( V_120 , L_56 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nif ( V_3 )\r\nV_72 |= V_89 ;\r\nelse\r\nV_72 &= ~ V_89 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_57 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_58 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nif ( V_3 )\r\nV_72 |= V_152 ;\r\nelse\r\nV_72 &= ~ V_152 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_59 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_60 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nif ( ! V_3 )\r\nV_72 |= V_153 ;\r\nelse\r\nV_72 &= ~ V_153 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_61 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_62 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nif ( V_3 )\r\nV_72 |= V_154 ;\r\nelse\r\nV_72 &= ~ V_154 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_63 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_64 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nV_72 &= ~ V_73 ;\r\nV_72 |= V_3 & V_73 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_65 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_66 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nif ( V_3 )\r\nV_72 |= V_155 ;\r\nelse\r\nV_72 &= ~ V_155 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_67 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_68 , & V_3 ) ;\r\nif ( V_133 == 0 ) {\r\nif ( V_3 )\r\nV_72 |= V_156 ;\r\nelse\r\nV_72 &= ~ V_156 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_69 ) ;\r\n}\r\nV_14 . V_55 = V_72 ;\r\nV_148 = V_14 . V_58 |\r\nV_75 | V_76 ;\r\nV_133 = F_70 ( V_120 , L_70 , & V_3 ) ;\r\nif ( ! V_133 ) {\r\nif ( ! V_3 )\r\nV_148 &= ~ V_75 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_71 ) ;\r\n}\r\nV_133 = F_70 ( V_120 , L_72 , & V_3 ) ;\r\nif ( ! V_133 ) {\r\nif ( ! V_3 )\r\nV_148 &= ~ V_76 ;\r\n} else if ( V_133 != - V_129 ) {\r\nF_56 ( L_73 ) ;\r\n}\r\nV_14 . V_58 = V_148 ;\r\n}\r\nstatic unsigned long F_81 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nif ( V_30 > V_29 + V_157 )\r\nV_30 = V_29 + V_157 ;\r\nif ( V_30 > F_82 ( V_29 + 1 ) )\r\nV_30 = F_82 ( V_29 + 1 ) ;\r\nreturn V_30 ;\r\n}\r\nstatic void F_83 ( unsigned long V_29 , unsigned long V_30 ,\r\nunsigned long V_158 )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_159 ;\r\nunsigned long V_18 ;\r\nV_29 &= ~ ( V_31 - 1 ) ;\r\nV_30 = F_80 ( V_30 , V_31 ) ;\r\nwhile ( V_29 < V_30 ) {\r\nV_159 = F_81 ( V_29 , V_30 ) ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_5 ( V_29 , V_4 + V_160 ) ;\r\nF_5 ( V_159 - V_31 , V_4 + V_158 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\nF_5 ( 0 , V_4 + V_161 ) ;\r\nV_29 = V_159 ;\r\n}\r\n}\r\nstatic void F_84 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nF_83 ( V_29 , V_30 , V_162 ) ;\r\n}\r\nstatic void F_85 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nif ( ! V_163 )\r\nF_83 ( V_29 , V_30 , V_164 ) ;\r\n}\r\nstatic void F_86 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nif ( V_163 )\r\nF_83 ( V_29 , V_30 , V_162 ) ;\r\nelse\r\nF_83 ( V_29 , V_30 , V_165 ) ;\r\n}\r\nstatic void F_87 ( void )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_7 ( V_4 + V_35 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\nF_5 ( 0 , V_4 + V_161 ) ;\r\n}\r\nstatic void F_88 ( void )\r\n{\r\nF_5 ( 0 , V_26 + V_161 ) ;\r\n}\r\nstatic void F_89 ( void )\r\n{\r\nvoid T_1 * V_4 = V_26 ;\r\nunsigned long V_18 ;\r\nF_30 ( & V_37 , V_18 ) ;\r\nF_7 ( V_4 + V_35 ) ;\r\nF_5 ( 0 , V_4 + V_161 ) ;\r\nF_4 ( 0 , V_4 , V_25 ) ;\r\nF_15 ( V_28 ) ;\r\nF_31 ( & V_37 , V_18 ) ;\r\n}\r\nstatic void F_90 ( void T_1 * V_4 )\r\n{\r\nV_14 . V_166 = F_2 ( V_4 + V_25 ) ;\r\nV_14 . V_15 = F_2 ( V_4 + V_16 ) ;\r\n}\r\nstatic void T_3 F_91 ( void T_1 * V_4 ,\r\nunsigned V_17 )\r\n{\r\nT_4 V_167 ;\r\nasm volatile("mrc p15, 1, %0, c15, c2, 0" : "=r" (u));\r\nV_167 |= V_168 ;\r\nasm volatile("mcr p15, 1, %0, c15, c2, 0" : : "r" (u));\r\nF_92 () ;\r\nF_10 ( V_4 , V_17 ) ;\r\n}\r\nstatic void T_3 F_93 ( void T_1 * V_4 , T_4 V_78 ,\r\nstruct V_79 * V_80 )\r\n{\r\nV_23 = V_161 ;\r\n}\r\nstatic void T_3 F_94 ( const struct V_119 * V_120 ,\r\nT_4 * V_95 , T_4 * V_96 )\r\n{\r\nT_4 V_3 = V_169 ;\r\nT_4 V_2 = V_170 ;\r\nF_70 ( V_120 , L_74 ,\r\n& V_171 ) ;\r\nV_163 = F_75 ( V_120 , L_75 ) ;\r\nif ( V_163 ) {\r\nV_3 |= V_172 ;\r\nV_2 |= V_173 ;\r\n}\r\n* V_95 &= ~ V_2 ;\r\n* V_95 |= V_3 ;\r\n* V_96 &= ~ V_2 ;\r\n}\r\nstatic inline int F_95 ( unsigned long V_174 )\r\n{\r\nreturn ( V_174 >= V_175 ) &&\r\n( V_174 < V_176 ) ;\r\n}\r\nstatic inline unsigned long F_96 ( unsigned long V_174 )\r\n{\r\nif ( F_95 ( V_174 ) )\r\nreturn V_174 + V_177 ;\r\nelse\r\nreturn V_174 + V_178 ;\r\n}\r\nstatic void F_97 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nunsigned long V_179 , V_180 ;\r\nF_25 ( V_29 < V_175 ) ;\r\nif ( F_98 ( V_30 <= V_29 ) )\r\nreturn;\r\nV_179 = F_96 ( V_29 ) ;\r\nV_180 = F_96 ( V_30 ) ;\r\nif ( F_99 ( F_95 ( V_30 ) || ! F_95 ( V_29 ) ) ) {\r\nF_21 ( V_179 , V_180 ) ;\r\nreturn;\r\n}\r\nF_21 ( V_179 ,\r\nF_96 ( V_176 - 1 ) ) ;\r\nF_21 ( F_96 ( V_176 ) ,\r\nV_180 ) ;\r\n}\r\nstatic void F_100 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nunsigned long V_179 , V_180 ;\r\nF_25 ( V_29 < V_175 ) ;\r\nif ( F_98 ( V_30 <= V_29 ) )\r\nreturn;\r\nV_179 = F_96 ( V_29 ) ;\r\nV_180 = F_96 ( V_30 ) ;\r\nif ( F_99 ( F_95 ( V_30 ) || ! F_95 ( V_29 ) ) ) {\r\nF_22 ( V_179 , V_180 ) ;\r\nreturn;\r\n}\r\nF_22 ( V_179 ,\r\nF_96 ( V_176 - 1 ) ) ;\r\nF_22 ( F_96 ( V_176 ) ,\r\nV_180 ) ;\r\n}\r\nstatic void F_101 ( unsigned long V_29 , unsigned long V_30 )\r\n{\r\nunsigned long V_179 , V_180 ;\r\nF_25 ( V_29 < V_175 ) ;\r\nif ( F_98 ( V_30 <= V_29 ) )\r\nreturn;\r\nif ( ( V_30 - V_29 ) >= V_40 ) {\r\nV_5 . V_27 () ;\r\nreturn;\r\n}\r\nV_179 = F_96 ( V_29 ) ;\r\nV_180 = F_96 ( V_30 ) ;\r\nif ( F_99 ( F_95 ( V_30 ) || ! F_95 ( V_29 ) ) ) {\r\nF_23 ( V_179 , V_180 ) ;\r\nreturn;\r\n}\r\nF_23 ( V_179 ,\r\nF_96 ( V_176 - 1 ) ) ;\r\nF_23 ( F_96 ( V_176 ) ,\r\nV_180 ) ;\r\n}\r\nstatic void T_3 F_102 ( void T_1 * V_4 )\r\n{\r\nF_16 ( V_4 ) ;\r\nV_14 . V_181 =\r\nF_2 ( V_4 + V_182 ) ;\r\nV_14 . V_55 =\r\nF_2 ( V_4 + V_56 ) ;\r\n}\r\nstatic void F_103 ( void T_1 * V_4 )\r\n{\r\nF_9 ( V_4 ) ;\r\nF_5 ( V_14 . V_181 ,\r\nV_4 + V_182 ) ;\r\nF_5 ( V_14 . V_55 ,\r\nV_4 + V_56 ) ;\r\n}\r\nint T_3 F_104 ( T_4 V_95 , T_4 V_96 )\r\n{\r\nconst struct V_93 * V_94 ;\r\nstruct V_119 * V_120 ;\r\nstruct V_183 V_184 ;\r\nT_4 V_78 , V_100 ;\r\nT_4 V_185 = 2 ;\r\nbool V_97 = false ;\r\nV_120 = F_105 ( NULL , V_186 ) ;\r\nif ( ! V_120 )\r\nreturn - V_128 ;\r\nif ( F_106 ( V_120 , 0 , & V_184 ) )\r\nreturn - V_128 ;\r\nV_26 = F_107 ( V_184 . V_29 , F_108 ( & V_184 ) ) ;\r\nif ( ! V_26 )\r\nreturn - V_102 ;\r\nV_14 . V_187 = V_184 . V_29 ;\r\nV_94 = F_109 ( V_186 , V_120 ) -> V_94 ;\r\nif ( F_110 ( V_120 , L_76 ) &&\r\nF_75 ( V_120 , L_77 ) )\r\nV_94 = & V_188 ;\r\nV_100 = F_2 ( V_26 + V_16 ) ;\r\nif ( V_100 != ( ( V_100 & V_96 ) | V_95 ) ) {\r\nF_54 ( L_78 ,\r\nV_100 , ( V_100 & V_96 ) | V_95 ) ;\r\n} else if ( V_96 != ~ 0U && V_95 != 0 ) {\r\nF_66 ( L_79 ) ;\r\n}\r\nif ( ! F_75 ( V_120 , L_80 ) )\r\nF_56 ( L_81 ) ;\r\nif ( F_70 ( V_120 , L_82 , & V_185 ) )\r\nF_56 ( L_83 ) ;\r\nif ( V_185 != 2 )\r\nF_56 ( L_84 ) ;\r\nV_97 = F_75 ( V_120 , L_85 ) ;\r\nif ( V_94 -> V_115 )\r\nV_94 -> V_115 ( V_26 ) ;\r\nif ( ! ( F_2 ( V_26 + V_25 ) & V_24 ) )\r\nif ( V_94 -> V_189 )\r\nV_94 -> V_189 ( V_120 , & V_95 , & V_96 ) ;\r\nif ( V_171 )\r\nV_78 = V_171 ;\r\nelse\r\nV_78 = F_2 ( V_26 + V_52 ) ;\r\nreturn F_64 ( V_94 , V_95 , V_96 , V_78 , V_97 ) ;\r\n}
