// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/04/2019 13:20:27"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module hdmi_controller (
	clock50,
	select,
	reset_toggle,
	hdmi_tx_int,
	hsync,
	vsync,
	v_clk,
	data_enable,
	rgb_data,
	led_reset,
	led_ack,
	i2c_scl,
	i2c_sda);
input 	clock50;
input 	select;
input 	reset_toggle;
input 	hdmi_tx_int;
output 	hsync;
output 	vsync;
output 	v_clk;
output 	data_enable;
output 	[23:0] rgb_data;
output 	led_reset;
output 	led_ack;
output 	i2c_scl;
inout 	i2c_sda;

// Design Ports Information
// hdmi_tx_int	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_clk	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_enable	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[1]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[2]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[3]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[5]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[7]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[8]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[10]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[11]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[13]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[14]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[15]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[16]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[17]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[18]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[19]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[20]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[21]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[22]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgb_data[23]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_reset	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_ack	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_scl	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i2c_sda	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock50	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_toggle	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \hdmi_tx_int~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock50~input_o ;
wire \clock50~inputCLKENA0_outclk ;
wire \hdmit_init_mod|clk_divider|Add0~41_sumout ;
wire \select~input_o ;
wire \reset_toggle~input_o ;
wire \sr_latch_n|comb~0_combout ;
wire \sr_latch_n|always0~0_combout ;
wire \sr_latch_n|output_Q~combout ;
wire \hdmit_init_mod|clk_divider|Add0~6 ;
wire \hdmit_init_mod|clk_divider|Add0~29_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~30 ;
wire \hdmit_init_mod|clk_divider|Add0~25_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~26 ;
wire \hdmit_init_mod|clk_divider|Add0~21_sumout ;
wire \hdmit_init_mod|clk_divider|Equal0~0_combout ;
wire \hdmit_init_mod|clk_divider|Equal0~1_combout ;
wire \hdmit_init_mod|clk_divider|count[5]~0_combout ;
wire \hdmit_init_mod|clk_divider|Add0~42 ;
wire \hdmit_init_mod|clk_divider|Add0~37_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~38 ;
wire \hdmit_init_mod|clk_divider|Add0~33_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~34 ;
wire \hdmit_init_mod|clk_divider|Add0~9_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~10 ;
wire \hdmit_init_mod|clk_divider|Add0~1_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~2 ;
wire \hdmit_init_mod|clk_divider|Add0~13_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~14 ;
wire \hdmit_init_mod|clk_divider|Add0~17_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~18 ;
wire \hdmit_init_mod|clk_divider|Add0~45_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~46 ;
wire \hdmit_init_mod|clk_divider|Add0~49_sumout ;
wire \hdmit_init_mod|clk_divider|Add0~50 ;
wire \hdmit_init_mod|clk_divider|Add0~5_sumout ;
wire \hdmit_init_mod|clk_divider|i2c_clk~0_combout ;
wire \hdmit_init_mod|clk_divider|i2c_clk~feeder_combout ;
wire \hdmit_init_mod|clk_divider|i2c_clk~q ;
wire \hdmit_init_mod|i2c|master|Add0~29_sumout ;
wire \hdmit_init_mod|i2c|master|count[7]~0_combout ;
wire \hdmit_init_mod|i2c|master|command_index[1]~0_combout ;
wire \hdmit_init_mod|i2c|master|count[6]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|Add0~26 ;
wire \hdmit_init_mod|i2c|master|Add0~21_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~22 ;
wire \hdmit_init_mod|i2c|master|Add0~17_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~18 ;
wire \hdmit_init_mod|i2c|master|Add0~13_sumout ;
wire \hdmit_init_mod|i2c|master|Add0~14 ;
wire \hdmit_init_mod|i2c|master|Add0~9_sumout ;
wire \hdmit_init_mod|i2c|master|count[5]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|Add0~10 ;
wire \hdmit_init_mod|i2c|master|Add0~5_sumout ;
wire \hdmit_init_mod|i2c|master|count[7]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|Add0~6 ;
wire \hdmit_init_mod|i2c|master|Add0~1_sumout ;
wire \hdmit_init_mod|i2c|master|Equal0~0_combout ;
wire \hdmit_init_mod|i2c|master|command_index[0]~2_combout ;
wire \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|command_index[1]~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~3_combout ;
wire \hdmit_init_mod|i2c|master|count[7]~1_combout ;
wire \hdmit_init_mod|i2c|master|count[7]~2_combout ;
wire \hdmit_init_mod|i2c|master|Add0~30 ;
wire \hdmit_init_mod|i2c|master|Add0~25_sumout ;
wire \hdmit_init_mod|i2c|master|count[0]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|Equal0~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector7~2_combout ;
wire \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|ack~3_combout ;
wire \i2c_sda~input_o ;
wire \hdmit_init_mod|i2c|master|ack~0_combout ;
wire \hdmit_init_mod|i2c|master|ack~2_combout ;
wire \hdmit_init_mod|i2c|master|ack~1_combout ;
wire \hdmit_init_mod|i2c|master|ack~q ;
wire \hdmit_init_mod|Selector11~0_combout ;
wire \hdmit_init_mod|state.STATE_BEGIN~q ;
wire \hdmit_init_mod|delay[1]~0_combout ;
wire \hdmit_init_mod|delay[0]~DUPLICATE_q ;
wire \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ;
wire \hdmit_init_mod|Selector10~0_combout ;
wire \hdmit_init_mod|Selector9~0_combout ;
wire \hdmit_init_mod|Selector2~0_combout ;
wire \hdmit_init_mod|Add1~21_sumout ;
wire \hdmit_init_mod|Selector6~0_combout ;
wire \hdmit_init_mod|count[0]~DUPLICATE_q ;
wire \hdmit_init_mod|Add1~22 ;
wire \hdmit_init_mod|Add1~13_sumout ;
wire \hdmit_init_mod|Selector5~0_combout ;
wire \hdmit_init_mod|count[1]~DUPLICATE_q ;
wire \hdmit_init_mod|always0~1_combout ;
wire \hdmit_init_mod|i2c|master|finish~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|finish~0_combout ;
wire \hdmit_init_mod|i2c|master|finish~q ;
wire \hdmit_init_mod|Selector13~0_combout ;
wire \hdmit_init_mod|state.STATE_WRITE~DUPLICATE_q ;
wire \hdmit_init_mod|state.STATE_CHECK~q ;
wire \hdmit_init_mod|Selector8~0_combout ;
wire \hdmit_init_mod|Selector7~0_combout ;
wire \hdmit_init_mod|initialized~q ;
wire \hdmit_init_mod|Selector15~0_combout ;
wire \hdmit_init_mod|state.STATE_STOP~q ;
wire \hdmit_init_mod|Selector1~0_combout ;
wire \hdmit_init_mod|Add1~14 ;
wire \hdmit_init_mod|Add1~9_sumout ;
wire \hdmit_init_mod|Selector4~0_combout ;
wire \hdmit_init_mod|Add1~10 ;
wire \hdmit_init_mod|Add1~17_sumout ;
wire \hdmit_init_mod|Selector3~0_combout ;
wire \hdmit_init_mod|Add1~18 ;
wire \hdmit_init_mod|Add1~5_sumout ;
wire \hdmit_init_mod|Selector2~1_combout ;
wire \hdmit_init_mod|count[4]~DUPLICATE_q ;
wire \hdmit_init_mod|Add1~6 ;
wire \hdmit_init_mod|Add1~1_sumout ;
wire \hdmit_init_mod|Selector1~1_combout ;
wire \hdmit_init_mod|always0~0_combout ;
wire \hdmit_init_mod|Selector12~0_combout ;
wire \hdmit_init_mod|Selector12~1_combout ;
wire \hdmit_init_mod|state.STATE_IDLE~q ;
wire \hdmit_init_mod|state.STATE_WRITE~q ;
wire \hdmit_init_mod|Selector0~0_combout ;
wire \hdmit_init_mod|Selector0~1_combout ;
wire \hdmit_init_mod|start~q ;
wire \hdmit_init_mod|i2c|master|state[0]~0_combout ;
wire \hdmit_init_mod|i2c|master|state[1]~1_combout ;
wire \hdmit_init_mod|i2c|master|state[3]~2_combout ;
wire \hdmit_init_mod|WideOr12~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector29~2_combout ;
wire \hdmit_init_mod|i2c|master|Selector34~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector29~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector30~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[1]~2_combout ;
wire \hdmit_init_mod|i2c|master|Selector30~1_combout ;
wire \hdmit_init_mod|WideOr6~0_combout ;
wire \hdmit_init_mod|WideOr14~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|current_data[0]~4_combout ;
wire \hdmit_init_mod|i2c|master|current_data[0]~5_combout ;
wire \hdmit_init_mod|i2c|master|Selector35~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector35~0_combout ;
wire \hdmit_init_mod|WideOr10~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[1]~3_combout ;
wire \hdmit_init_mod|i2c|master|Selector35~2_combout ;
wire \hdmit_init_mod|i2c|master|current_data[8]~0_combout ;
wire \hdmit_init_mod|i2c|master|current_data[8]~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector34~1_combout ;
wire \hdmit_init_mod|WideOr17~0_combout ;
wire \hdmit_init_mod|WideOr9~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector34~2_combout ;
wire \hdmit_init_mod|i2c|master|Selector33~0_combout ;
wire \hdmit_init_mod|WideOr8~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector33~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector32~0_combout ;
wire \hdmit_init_mod|WideOr15~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector32~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector31~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector31~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector30~2_combout ;
wire \hdmit_init_mod|WideOr13~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector30~3_combout ;
wire \hdmit_init_mod|i2c|master|Selector29~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector29~3_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~3_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~9_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~0_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~6_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~5_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~4_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~7_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~1_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~2_combout ;
wire \hdmit_init_mod|i2c|master|Selector28~8_combout ;
wire \hdmit_init_mod|i2c|master|Selector10~0_combout ;
wire \hdmit_init_mod|i2c|master|i2c_sda~q ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \display|Add0~25_sumout ;
wire \display|Add0~26 ;
wire \display|Add0~29_sumout ;
wire \display|Add0~30 ;
wire \display|Add0~17_sumout ;
wire \display|Add0~18 ;
wire \display|Add0~21_sumout ;
wire \display|res_h[3]~DUPLICATE_q ;
wire \display|Add0~22 ;
wire \display|Add0~13_sumout ;
wire \display|Add0~14 ;
wire \display|Add0~1_sumout ;
wire \display|Add0~2 ;
wire \display|Add0~5_sumout ;
wire \display|Add0~6 ;
wire \display|Add0~9_sumout ;
wire \display|Add0~10 ;
wire \display|Add0~33_sumout ;
wire \display|Add0~34 ;
wire \display|Add0~37_sumout ;
wire \display|Equal0~1_combout ;
wire \display|Add0~38 ;
wire \display|Add0~41_sumout ;
wire \display|Equal0~0_combout ;
wire \display|Equal0~2_combout ;
wire \display|hsync~0_combout ;
wire \display|hsync~1_combout ;
wire \display|hsync~2_combout ;
wire \display|Add1~41_sumout ;
wire \display|Add1~42 ;
wire \display|Add1~17_sumout ;
wire \display|Add1~18 ;
wire \display|Add1~14 ;
wire \display|Add1~9_sumout ;
wire \display|Add1~10 ;
wire \display|Add1~5_sumout ;
wire \display|Add1~6 ;
wire \display|Add1~1_sumout ;
wire \display|Equal1~1_combout ;
wire \display|Add1~2 ;
wire \display|Add1~33_sumout ;
wire \display|Add1~34 ;
wire \display|Add1~29_sumout ;
wire \display|Add1~30 ;
wire \display|Add1~21_sumout ;
wire \display|Add1~22 ;
wire \display|Add1~37_sumout ;
wire \display|Add1~38 ;
wire \display|Add1~25_sumout ;
wire \display|Equal1~0_combout ;
wire \display|Equal1~2_combout ;
wire \display|res_v[2]~DUPLICATE_q ;
wire \display|Add1~13_sumout ;
wire \display|vsync~0_combout ;
wire \display|data_enable~1_combout ;
wire \display|data_enable~0_combout ;
wire \display|data_enable~2_combout ;
wire \hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q ;
wire \hdmit_init_mod|i2c|master|i2c_scl~0_combout ;
wire \hdmit_init_mod|i2c|master|i2c_scl~feeder_combout ;
wire \hdmit_init_mod|i2c|master|i2c_scl~q ;
wire [0:0] \display|pll74|pll_inst|altera_pll_i|outclk_wire ;
wire [8:0] \hdmit_init_mod|i2c|master|current_data ;
wire [10:0] \display|res_v ;
wire [7:0] \hdmit_init_mod|i2c|master|state ;
wire [0:0] \display|pll74|pll_inst|altera_pll_i|fboutclk_wire ;
wire [12:0] \hdmit_init_mod|clk_divider|count ;
wire [7:0] \hdmit_init_mod|i2c|master|count ;
wire [10:0] \display|res_h ;
wire [2:0] \hdmit_init_mod|delay ;
wire [5:0] \hdmit_init_mod|count ;
wire [7:0] \hdmit_init_mod|i2c|master|command_index ;

wire [7:0] \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \hsync~output (
	.i(!\display|hsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \vsync~output (
	.i(!\display|vsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \v_clk~output (
	.i(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_clk),
	.obar());
// synopsys translate_off
defparam \v_clk~output .bus_hold = "false";
defparam \v_clk~output .open_drain_output = "false";
defparam \v_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \data_enable~output (
	.i(!\display|data_enable~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_enable),
	.obar());
// synopsys translate_off
defparam \data_enable~output .bus_hold = "false";
defparam \data_enable~output .open_drain_output = "false";
defparam \data_enable~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \rgb_data[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[0]),
	.obar());
// synopsys translate_off
defparam \rgb_data[0]~output .bus_hold = "false";
defparam \rgb_data[0]~output .open_drain_output = "false";
defparam \rgb_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \rgb_data[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[1]),
	.obar());
// synopsys translate_off
defparam \rgb_data[1]~output .bus_hold = "false";
defparam \rgb_data[1]~output .open_drain_output = "false";
defparam \rgb_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \rgb_data[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[2]),
	.obar());
// synopsys translate_off
defparam \rgb_data[2]~output .bus_hold = "false";
defparam \rgb_data[2]~output .open_drain_output = "false";
defparam \rgb_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \rgb_data[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[3]),
	.obar());
// synopsys translate_off
defparam \rgb_data[3]~output .bus_hold = "false";
defparam \rgb_data[3]~output .open_drain_output = "false";
defparam \rgb_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \rgb_data[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[4]),
	.obar());
// synopsys translate_off
defparam \rgb_data[4]~output .bus_hold = "false";
defparam \rgb_data[4]~output .open_drain_output = "false";
defparam \rgb_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \rgb_data[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[5]),
	.obar());
// synopsys translate_off
defparam \rgb_data[5]~output .bus_hold = "false";
defparam \rgb_data[5]~output .open_drain_output = "false";
defparam \rgb_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \rgb_data[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[6]),
	.obar());
// synopsys translate_off
defparam \rgb_data[6]~output .bus_hold = "false";
defparam \rgb_data[6]~output .open_drain_output = "false";
defparam \rgb_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \rgb_data[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[7]),
	.obar());
// synopsys translate_off
defparam \rgb_data[7]~output .bus_hold = "false";
defparam \rgb_data[7]~output .open_drain_output = "false";
defparam \rgb_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \rgb_data[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[8]),
	.obar());
// synopsys translate_off
defparam \rgb_data[8]~output .bus_hold = "false";
defparam \rgb_data[8]~output .open_drain_output = "false";
defparam \rgb_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \rgb_data[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[9]),
	.obar());
// synopsys translate_off
defparam \rgb_data[9]~output .bus_hold = "false";
defparam \rgb_data[9]~output .open_drain_output = "false";
defparam \rgb_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \rgb_data[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[10]),
	.obar());
// synopsys translate_off
defparam \rgb_data[10]~output .bus_hold = "false";
defparam \rgb_data[10]~output .open_drain_output = "false";
defparam \rgb_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \rgb_data[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[11]),
	.obar());
// synopsys translate_off
defparam \rgb_data[11]~output .bus_hold = "false";
defparam \rgb_data[11]~output .open_drain_output = "false";
defparam \rgb_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \rgb_data[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[12]),
	.obar());
// synopsys translate_off
defparam \rgb_data[12]~output .bus_hold = "false";
defparam \rgb_data[12]~output .open_drain_output = "false";
defparam \rgb_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rgb_data[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[13]),
	.obar());
// synopsys translate_off
defparam \rgb_data[13]~output .bus_hold = "false";
defparam \rgb_data[13]~output .open_drain_output = "false";
defparam \rgb_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \rgb_data[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[14]),
	.obar());
// synopsys translate_off
defparam \rgb_data[14]~output .bus_hold = "false";
defparam \rgb_data[14]~output .open_drain_output = "false";
defparam \rgb_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \rgb_data[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[15]),
	.obar());
// synopsys translate_off
defparam \rgb_data[15]~output .bus_hold = "false";
defparam \rgb_data[15]~output .open_drain_output = "false";
defparam \rgb_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \rgb_data[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[16]),
	.obar());
// synopsys translate_off
defparam \rgb_data[16]~output .bus_hold = "false";
defparam \rgb_data[16]~output .open_drain_output = "false";
defparam \rgb_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \rgb_data[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[17]),
	.obar());
// synopsys translate_off
defparam \rgb_data[17]~output .bus_hold = "false";
defparam \rgb_data[17]~output .open_drain_output = "false";
defparam \rgb_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \rgb_data[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[18]),
	.obar());
// synopsys translate_off
defparam \rgb_data[18]~output .bus_hold = "false";
defparam \rgb_data[18]~output .open_drain_output = "false";
defparam \rgb_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \rgb_data[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[19]),
	.obar());
// synopsys translate_off
defparam \rgb_data[19]~output .bus_hold = "false";
defparam \rgb_data[19]~output .open_drain_output = "false";
defparam \rgb_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \rgb_data[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[20]),
	.obar());
// synopsys translate_off
defparam \rgb_data[20]~output .bus_hold = "false";
defparam \rgb_data[20]~output .open_drain_output = "false";
defparam \rgb_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \rgb_data[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[21]),
	.obar());
// synopsys translate_off
defparam \rgb_data[21]~output .bus_hold = "false";
defparam \rgb_data[21]~output .open_drain_output = "false";
defparam \rgb_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \rgb_data[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[22]),
	.obar());
// synopsys translate_off
defparam \rgb_data[22]~output .bus_hold = "false";
defparam \rgb_data[22]~output .open_drain_output = "false";
defparam \rgb_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rgb_data[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rgb_data[23]),
	.obar());
// synopsys translate_off
defparam \rgb_data[23]~output .bus_hold = "false";
defparam \rgb_data[23]~output .open_drain_output = "false";
defparam \rgb_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \led_reset~output (
	.i(\sr_latch_n|output_Q~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_reset),
	.obar());
// synopsys translate_off
defparam \led_reset~output .bus_hold = "false";
defparam \led_reset~output .open_drain_output = "false";
defparam \led_reset~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \led_ack~output (
	.i(\hdmit_init_mod|initialized~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_ack),
	.obar());
// synopsys translate_off
defparam \led_ack~output .bus_hold = "false";
defparam \led_ack~output .open_drain_output = "false";
defparam \led_ack~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \i2c_scl~output (
	.i(\hdmit_init_mod|i2c|master|i2c_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "false";
defparam \i2c_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \i2c_sda~output (
	.i(\hdmit_init_mod|i2c|master|i2c_sda~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
defparam \i2c_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock50~input (
	.i(clock50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock50~input_o ));
// synopsys translate_off
defparam \clock50~input .bus_hold = "false";
defparam \clock50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clock50~inputCLKENA0 (
	.inclk(\clock50~input_o ),
	.ena(vcc),
	.outclk(\clock50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock50~inputCLKENA0 .clock_type = "global clock";
defparam \clock50~inputCLKENA0 .disable_mode = "low";
defparam \clock50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock50~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~41 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~41_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))
// \hdmit_init_mod|clk_divider|Add0~42  = CARRY(( \hdmit_init_mod|clk_divider|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~41_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~41 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \reset_toggle~input (
	.i(reset_toggle),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_toggle~input_o ));
// synopsys translate_off
defparam \reset_toggle~input .bus_hold = "false";
defparam \reset_toggle~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N42
cyclonev_lcell_comb \sr_latch_n|comb~0 (
// Equation(s):
// \sr_latch_n|comb~0_combout  = ( \reset_toggle~input_o  & ( \select~input_o  ) ) # ( !\reset_toggle~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\select~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|comb~0 .extended_lut = "off";
defparam \sr_latch_n|comb~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \sr_latch_n|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N51
cyclonev_lcell_comb \sr_latch_n|always0~0 (
// Equation(s):
// \sr_latch_n|always0~0_combout  = ( !\reset_toggle~input_o  & ( \select~input_o  ) )

	.dataa(!\select~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset_toggle~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|always0~0 .extended_lut = "off";
defparam \sr_latch_n|always0~0 .lut_mask = 64'h5555555500000000;
defparam \sr_latch_n|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y1_N24
cyclonev_lcell_comb \sr_latch_n|output_Q (
// Equation(s):
// \sr_latch_n|output_Q~combout  = ( \sr_latch_n|output_Q~combout  & ( !\sr_latch_n|always0~0_combout  ) ) # ( !\sr_latch_n|output_Q~combout  & ( (!\sr_latch_n|comb~0_combout  & !\sr_latch_n|always0~0_combout ) ) )

	.dataa(gnd),
	.datab(!\sr_latch_n|comb~0_combout ),
	.datac(!\sr_latch_n|always0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sr_latch_n|output_Q~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sr_latch_n|output_Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sr_latch_n|output_Q .extended_lut = "off";
defparam \sr_latch_n|output_Q .lut_mask = 64'hC0C0C0C0F0F0F0F0;
defparam \sr_latch_n|output_Q .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~5 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~5_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [9] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~50  ))
// \hdmit_init_mod|clk_divider|Add0~6  = CARRY(( \hdmit_init_mod|clk_divider|count [9] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~5_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~5 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~29 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~29_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [10] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~6  ))
// \hdmit_init_mod|clk_divider|Add0~30  = CARRY(( \hdmit_init_mod|clk_divider|count [10] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~29_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~29 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \hdmit_init_mod|clk_divider|count[10] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[10] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~25 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~25_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [11] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~30  ))
// \hdmit_init_mod|clk_divider|Add0~26  = CARRY(( \hdmit_init_mod|clk_divider|count [11] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~30  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~25_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~25 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \hdmit_init_mod|clk_divider|count[11] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[11] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~21 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~21_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [12] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~21 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \hdmit_init_mod|clk_divider|count[12] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[12] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Equal0~0 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Equal0~0_combout  = ( !\hdmit_init_mod|clk_divider|count [12] & ( !\hdmit_init_mod|clk_divider|count [5] & ( (\hdmit_init_mod|clk_divider|count [6] & (!\hdmit_init_mod|clk_divider|count [10] & \hdmit_init_mod|clk_divider|count 
// [11])) ) ) )

	.dataa(!\hdmit_init_mod|clk_divider|count [6]),
	.datab(!\hdmit_init_mod|clk_divider|count [10]),
	.datac(!\hdmit_init_mod|clk_divider|count [11]),
	.datad(gnd),
	.datae(!\hdmit_init_mod|clk_divider|count [12]),
	.dataf(!\hdmit_init_mod|clk_divider|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Equal0~0 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Equal0~0 .lut_mask = 64'h0404000000000000;
defparam \hdmit_init_mod|clk_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Equal0~1 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Equal0~1_combout  = ( \hdmit_init_mod|clk_divider|count [1] & ( \hdmit_init_mod|clk_divider|count [8] & ( (\hdmit_init_mod|clk_divider|count [7] & (!\hdmit_init_mod|clk_divider|count [2] & \hdmit_init_mod|clk_divider|count 
// [0])) ) ) )

	.dataa(!\hdmit_init_mod|clk_divider|count [7]),
	.datab(!\hdmit_init_mod|clk_divider|count [2]),
	.datac(!\hdmit_init_mod|clk_divider|count [0]),
	.datad(gnd),
	.datae(!\hdmit_init_mod|clk_divider|count [1]),
	.dataf(!\hdmit_init_mod|clk_divider|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Equal0~1 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Equal0~1 .lut_mask = 64'h0000000000000404;
defparam \hdmit_init_mod|clk_divider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|count[5]~0 (
// Equation(s):
// \hdmit_init_mod|clk_divider|count[5]~0_combout  = ( \hdmit_init_mod|clk_divider|count [3] & ( \hdmit_init_mod|clk_divider|count [4] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\hdmit_init_mod|clk_divider|count [3] & ( \hdmit_init_mod|clk_divider|count 
// [4] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( \hdmit_init_mod|clk_divider|count [3] & ( !\hdmit_init_mod|clk_divider|count [4] & ( \sr_latch_n|output_Q~combout  ) ) ) # ( !\hdmit_init_mod|clk_divider|count [3] & ( !\hdmit_init_mod|clk_divider|count [4] 
// & ( ((!\hdmit_init_mod|clk_divider|count [9] & (\hdmit_init_mod|clk_divider|Equal0~0_combout  & \hdmit_init_mod|clk_divider|Equal0~1_combout ))) # (\sr_latch_n|output_Q~combout ) ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|clk_divider|count [9]),
	.datac(!\hdmit_init_mod|clk_divider|Equal0~0_combout ),
	.datad(!\hdmit_init_mod|clk_divider|Equal0~1_combout ),
	.datae(!\hdmit_init_mod|clk_divider|count [3]),
	.dataf(!\hdmit_init_mod|clk_divider|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[5]~0 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|count[5]~0 .lut_mask = 64'h555D555555555555;
defparam \hdmit_init_mod|clk_divider|count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \hdmit_init_mod|clk_divider|count[0] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~37 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~37_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [1] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~42  ))
// \hdmit_init_mod|clk_divider|Add0~38  = CARRY(( \hdmit_init_mod|clk_divider|count [1] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~42  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~37_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~37 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \hdmit_init_mod|clk_divider|count[1] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~33 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~33_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [2] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~38  ))
// \hdmit_init_mod|clk_divider|Add0~34  = CARRY(( \hdmit_init_mod|clk_divider|count [2] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~38  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~33_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~33 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \hdmit_init_mod|clk_divider|count[2] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~9 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~9_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [3] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~34  ))
// \hdmit_init_mod|clk_divider|Add0~10  = CARRY(( \hdmit_init_mod|clk_divider|count [3] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~34  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~9_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~9 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N10
dffeas \hdmit_init_mod|clk_divider|count[3] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~1 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~1_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [4] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~10  ))
// \hdmit_init_mod|clk_divider|Add0~2  = CARRY(( \hdmit_init_mod|clk_divider|count [4] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|clk_divider|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~1_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~1 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \hdmit_init_mod|clk_divider|count[4] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~13 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~13_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [5] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~2  ))
// \hdmit_init_mod|clk_divider|Add0~14  = CARRY(( \hdmit_init_mod|clk_divider|count [5] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~13_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~13 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N17
dffeas \hdmit_init_mod|clk_divider|count[5] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~17 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~17_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [6] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~14  ))
// \hdmit_init_mod|clk_divider|Add0~18  = CARRY(( \hdmit_init_mod|clk_divider|count [6] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~17_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~17 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \hdmit_init_mod|clk_divider|count[6] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[6] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~45 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~45_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [7] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~18  ))
// \hdmit_init_mod|clk_divider|Add0~46  = CARRY(( \hdmit_init_mod|clk_divider|count [7] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~18  ))

	.dataa(!\hdmit_init_mod|clk_divider|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~45_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~45 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|clk_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \hdmit_init_mod|clk_divider|count[7] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[7] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|Add0~49 (
// Equation(s):
// \hdmit_init_mod|clk_divider|Add0~49_sumout  = SUM(( \hdmit_init_mod|clk_divider|count [8] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~46  ))
// \hdmit_init_mod|clk_divider|Add0~50  = CARRY(( \hdmit_init_mod|clk_divider|count [8] ) + ( GND ) + ( \hdmit_init_mod|clk_divider|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|clk_divider|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|clk_divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|clk_divider|Add0~49_sumout ),
	.cout(\hdmit_init_mod|clk_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|Add0~49 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|clk_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \hdmit_init_mod|clk_divider|count[8] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[8] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \hdmit_init_mod|clk_divider|count[9] (
	.clk(\clock50~inputCLKENA0_outclk ),
	.d(\hdmit_init_mod|clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|clk_divider|count[5]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|count[9] .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|i2c_clk~0 (
// Equation(s):
// \hdmit_init_mod|clk_divider|i2c_clk~0_combout  = ( \hdmit_init_mod|clk_divider|count [4] & ( \hdmit_init_mod|clk_divider|i2c_clk~q  ) ) # ( !\hdmit_init_mod|clk_divider|count [4] & ( \hdmit_init_mod|clk_divider|i2c_clk~q  & ( 
// (((!\hdmit_init_mod|clk_divider|Equal0~1_combout ) # (!\hdmit_init_mod|clk_divider|Equal0~0_combout )) # (\hdmit_init_mod|clk_divider|count [3])) # (\hdmit_init_mod|clk_divider|count [9]) ) ) ) # ( !\hdmit_init_mod|clk_divider|count [4] & ( 
// !\hdmit_init_mod|clk_divider|i2c_clk~q  & ( (!\hdmit_init_mod|clk_divider|count [9] & (!\hdmit_init_mod|clk_divider|count [3] & (\hdmit_init_mod|clk_divider|Equal0~1_combout  & \hdmit_init_mod|clk_divider|Equal0~0_combout ))) ) ) )

	.dataa(!\hdmit_init_mod|clk_divider|count [9]),
	.datab(!\hdmit_init_mod|clk_divider|count [3]),
	.datac(!\hdmit_init_mod|clk_divider|Equal0~1_combout ),
	.datad(!\hdmit_init_mod|clk_divider|Equal0~0_combout ),
	.datae(!\hdmit_init_mod|clk_divider|count [4]),
	.dataf(!\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|i2c_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|i2c_clk~0 .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|i2c_clk~0 .lut_mask = 64'h00080000FFF7FFFF;
defparam \hdmit_init_mod|clk_divider|i2c_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \hdmit_init_mod|clk_divider|i2c_clk~feeder (
// Equation(s):
// \hdmit_init_mod|clk_divider|i2c_clk~feeder_combout  = ( \hdmit_init_mod|clk_divider|i2c_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|clk_divider|i2c_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|clk_divider|i2c_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|i2c_clk~feeder .extended_lut = "off";
defparam \hdmit_init_mod|clk_divider|i2c_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hdmit_init_mod|clk_divider|i2c_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N14
dffeas \hdmit_init_mod|clk_divider|i2c_clk (
	.clk(\clock50~input_o ),
	.d(\hdmit_init_mod|clk_divider|i2c_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sr_latch_n|output_Q~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|clk_divider|i2c_clk .is_wysiwyg = "true";
defparam \hdmit_init_mod|clk_divider|i2c_clk .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~29 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~29_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [0] ) + ( VCC ) + ( !VCC ))
// \hdmit_init_mod|i2c|master|Add0~30  = CARRY(( \hdmit_init_mod|i2c|master|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~29_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~29 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \hdmit_init_mod|i2c|master|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|count[7]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|count[7]~0_combout  = ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|state [3]) # (\hdmit_init_mod|i2c|master|state [0]) ) ) # ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[7]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|count[7]~0 .lut_mask = 64'hFFFFFFFF0FFF0FFF;
defparam \hdmit_init_mod|i2c|master|count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N8
dffeas \hdmit_init_mod|i2c|master|state[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[1]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[1]~0_combout  = ( !\hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state [3] & ( (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [2] & \hdmit_init_mod|i2c|master|state [0])) 
// ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state [3] & ( (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [2] $ (\hdmit_init_mod|i2c|master|state [0]))) ) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|state [2]),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|state [0]),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|i2c|master|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[1]~0 .lut_mask = 64'h8822000000880000;
defparam \hdmit_init_mod|i2c|master|command_index[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N34
dffeas \hdmit_init_mod|i2c|master|count[6]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~25 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~25_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [1] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~30  ))
// \hdmit_init_mod|i2c|master|Add0~26  = CARRY(( \hdmit_init_mod|i2c|master|count [1] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~25_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~25 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~21 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~21_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [2] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~26  ))
// \hdmit_init_mod|i2c|master|Add0~22  = CARRY(( \hdmit_init_mod|i2c|master|count [2] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~21_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~21 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N20
dffeas \hdmit_init_mod|i2c|master|count[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~17 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~17_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [3] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~22  ))
// \hdmit_init_mod|i2c|master|Add0~18  = CARRY(( \hdmit_init_mod|i2c|master|count [3] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~17_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~17 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N50
dffeas \hdmit_init_mod|i2c|master|count[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~13 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~13_sumout  = SUM(( \hdmit_init_mod|i2c|master|count [4] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~18  ))
// \hdmit_init_mod|i2c|master|Add0~14  = CARRY(( \hdmit_init_mod|i2c|master|count [4] ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~13_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~13 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|i2c|master|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N38
dffeas \hdmit_init_mod|i2c|master|count[4] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~9 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~9_sumout  = SUM(( \hdmit_init_mod|i2c|master|count[5]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~14  ))
// \hdmit_init_mod|i2c|master|Add0~10  = CARRY(( \hdmit_init_mod|i2c|master|count[5]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~9_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~9 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|i2c|master|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N10
dffeas \hdmit_init_mod|i2c|master|count[5]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~5 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~5_sumout  = SUM(( \hdmit_init_mod|i2c|master|count[6]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~10  ))
// \hdmit_init_mod|i2c|master|Add0~6  = CARRY(( \hdmit_init_mod|i2c|master|count[6]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~5_sumout ),
	.cout(\hdmit_init_mod|i2c|master|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~5 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \hdmit_init_mod|i2c|master|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N35
dffeas \hdmit_init_mod|i2c|master|count[6] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[6] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N11
dffeas \hdmit_init_mod|i2c|master|count[5] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N4
dffeas \hdmit_init_mod|i2c|master|count[7]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Add0~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Add0~1_sumout  = SUM(( \hdmit_init_mod|i2c|master|count[7]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|i2c|master|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|count[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|i2c|master|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|i2c|master|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Add0~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|i2c|master|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N5
dffeas \hdmit_init_mod|i2c|master|count[7] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[7] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Equal0~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Equal0~0_combout  = ( !\hdmit_init_mod|i2c|master|count [7] & ( \hdmit_init_mod|i2c|master|count [3] & ( (!\hdmit_init_mod|i2c|master|count [6] & (!\hdmit_init_mod|i2c|master|count [5] & (!\hdmit_init_mod|i2c|master|count [4] & 
// !\hdmit_init_mod|i2c|master|count [2]))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|count [6]),
	.datab(!\hdmit_init_mod|i2c|master|count [5]),
	.datac(!\hdmit_init_mod|i2c|master|count [4]),
	.datad(!\hdmit_init_mod|i2c|master|count [2]),
	.datae(!\hdmit_init_mod|i2c|master|count [7]),
	.dataf(!\hdmit_init_mod|i2c|master|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Equal0~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Equal0~0 .lut_mask = 64'h0000000080000000;
defparam \hdmit_init_mod|i2c|master|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[0]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[0]~2_combout  = ( \hdmit_init_mod|i2c|master|command_index [1] & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|command_index [1] & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  $ (((!\hdmit_init_mod|i2c|master|Equal0~1_combout ) # 
// ((!\hdmit_init_mod|i2c|master|Equal0~0_combout ) # (!\hdmit_init_mod|i2c|master|command_index[1]~0_combout )))) ) ) ) # ( \hdmit_init_mod|i2c|master|command_index [1] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( 
// (!\hdmit_init_mod|i2c|master|command_index[1]~0_combout  & \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ) ) ) ) # ( !\hdmit_init_mod|i2c|master|command_index [1] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( 
// (!\hdmit_init_mod|i2c|master|command_index[1]~0_combout  & \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datab(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datac(!\hdmit_init_mod|i2c|master|command_index[1]~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|command_index [1]),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[0]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[0]~2 .lut_mask = 64'h00F000F001FE00FF;
defparam \hdmit_init_mod|i2c|master|command_index[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|command_index[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|command_index[1]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|command_index[1]~1_combout  = ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|command_index[1]~0_combout  & 
// (\hdmit_init_mod|i2c|master|command_index [1])) # (\hdmit_init_mod|i2c|master|command_index[1]~0_combout  & (\hdmit_init_mod|i2c|master|state [2] & ((\hdmit_init_mod|i2c|master|Equal0~1_combout ) # (\hdmit_init_mod|i2c|master|command_index [1])))) ) ) ) # 
// ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|command_index [1] & ((!\hdmit_init_mod|i2c|master|command_index[1]~0_combout ) # (\hdmit_init_mod|i2c|master|state 
// [2]))) ) ) ) # ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|command_index [1] & ((!\hdmit_init_mod|i2c|master|command_index[1]~0_combout ) # 
// (\hdmit_init_mod|i2c|master|state [2]))) ) ) ) # ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|command_index [1] & 
// ((!\hdmit_init_mod|i2c|master|command_index[1]~0_combout ) # (\hdmit_init_mod|i2c|master|state [2]))) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datab(!\hdmit_init_mod|i2c|master|command_index[1]~0_combout ),
	.datac(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datad(!\hdmit_init_mod|i2c|master|state [2]),
	.datae(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|command_index[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|command_index[1]~1 .lut_mask = 64'h4455445544554457;
defparam \hdmit_init_mod|i2c|master|command_index[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \hdmit_init_mod|i2c|master|command_index[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|command_index[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|command_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|command_index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~3_combout  = (\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~3 .lut_mask = 64'h0F000F000F000F00;
defparam \hdmit_init_mod|i2c|master|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N45
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|count[7]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|count[7]~1_combout  = ( \hdmit_init_mod|i2c|master|state [2] & ( (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [1] & !\hdmit_init_mod|i2c|master|state [3])) ) ) # ( !\hdmit_init_mod|i2c|master|state [2] & 
// ( (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [1] & (!\hdmit_init_mod|i2c|master|state [0] $ (\hdmit_init_mod|i2c|master|state [3])))) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|state [0]),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[7]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|count[7]~1 .lut_mask = 64'h80208020A000A000;
defparam \hdmit_init_mod|i2c|master|count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|count[7]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|count[7]~2_combout  = ( \hdmit_init_mod|i2c|master|count[7]~1_combout  & ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( (!\hdmit_init_mod|i2c|master|Selector7~3_combout ) # ((\hdmit_init_mod|i2c|master|Equal0~1_combout  & 
// ((!\hdmit_init_mod|i2c|master|command_index [1]) # (\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q )))) ) ) ) # ( \hdmit_init_mod|i2c|master|count[7]~1_combout  & ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( 
// !\hdmit_init_mod|i2c|master|Selector7~3_combout  ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datab(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datac(!\hdmit_init_mod|i2c|master|Selector7~3_combout ),
	.datad(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|count[7]~1_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[7]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|count[7]~2 .lut_mask = 64'h0000F0F00000F4F5;
defparam \hdmit_init_mod|i2c|master|count[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N52
dffeas \hdmit_init_mod|i2c|master|count[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \hdmit_init_mod|i2c|master|count[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N53
dffeas \hdmit_init_mod|i2c|master|count[0]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hdmit_init_mod|i2c|master|count[7]~0_combout ),
	.sload(vcc),
	.ena(\hdmit_init_mod|i2c|master|count[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Equal0~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Equal0~1_combout  = ( \hdmit_init_mod|i2c|master|count[0]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|count [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|count[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Equal0~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Equal0~1 .lut_mask = 64'h00000000FF00FF00;
defparam \hdmit_init_mod|i2c|master|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~0_combout  = ( !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [1] & (\hdmit_init_mod|i2c|master|command_index [1] & \hdmit_init_mod|i2c|master|state [2])) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [1]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datad(!\hdmit_init_mod|i2c|master|state [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~0 .lut_mask = 64'h000A000A00000000;
defparam \hdmit_init_mod|i2c|master|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~1_combout  = ( \hdmit_init_mod|i2c|master|state [0] & ( (!\hdmit_init_mod|i2c|master|state [2] & (\hdmit_init_mod|i2c|master|state [1] & !\hdmit_init_mod|i2c|master|state [3])) # (\hdmit_init_mod|i2c|master|state [2] & 
// ((\hdmit_init_mod|i2c|master|state [3]))) ) ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|state [2] ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [1]),
	.datab(!\hdmit_init_mod|i2c|master|state [2]),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~1 .lut_mask = 64'h3333333344334433;
defparam \hdmit_init_mod|i2c|master|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector7~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector7~2_combout  = ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( ((\hdmit_init_mod|i2c|master|Equal0~1_combout  & \hdmit_init_mod|i2c|master|Selector7~0_combout )) # (\hdmit_init_mod|i2c|master|Selector7~1_combout ) ) ) 
// # ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|Selector7~1_combout  ) )

	.dataa(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datab(!\hdmit_init_mod|i2c|master|Selector7~0_combout ),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|Selector7~1_combout ),
	.datae(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector7~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector7~2 .lut_mask = 64'h00FF11FF00FF11FF;
defparam \hdmit_init_mod|i2c|master|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N7
dffeas \hdmit_init_mod|i2c|master|state[2]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N8
dffeas \hdmit_init_mod|count[4] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|ack~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|ack~3_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|state [3] & (\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) 
// ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [3] & (!\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|ack~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|ack~3 .lut_mask = 64'h8000800002000200;
defparam \hdmit_init_mod|i2c|master|ack~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|ack~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|ack~0_combout  = ( !\hdmit_init_mod|i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [3] & \hdmit_init_mod|i2c|master|state [0])) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(!\hdmit_init_mod|i2c|master|state [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|ack~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|ack~0 .lut_mask = 64'h0808080800000000;
defparam \hdmit_init_mod|i2c|master|ack~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N21
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|ack~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|ack~2_combout  = ( \hdmit_init_mod|i2c|master|state [0] & ( (!\hdmit_init_mod|i2c|master|state [3] & (!\hdmit_init_mod|i2c|master|state [1] & (\hdmit_init_mod|i2c|master|Equal0~0_combout  & 
// \hdmit_init_mod|i2c|master|Equal0~1_combout ))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [3]),
	.datab(!\hdmit_init_mod|i2c|master|state [1]),
	.datac(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|ack~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|ack~2 .lut_mask = 64'h0000000000080008;
defparam \hdmit_init_mod|i2c|master|ack~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|ack~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|ack~1_combout  = ( \hdmit_init_mod|i2c|master|ack~q  & ( \hdmit_init_mod|i2c|master|ack~2_combout  & ( (!\hdmit_init_mod|i2c|master|ack~3_combout ) # ((!\i2c_sda~input_o  & \hdmit_init_mod|i2c|master|ack~0_combout )) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|ack~q  & ( \hdmit_init_mod|i2c|master|ack~2_combout  & ( (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & (!\i2c_sda~input_o  & \hdmit_init_mod|i2c|master|ack~0_combout )) ) ) ) # ( \hdmit_init_mod|i2c|master|ack~q  & ( 
// !\hdmit_init_mod|i2c|master|ack~2_combout  & ( !\hdmit_init_mod|i2c|master|ack~3_combout  ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|i2c|master|ack~3_combout ),
	.datac(!\i2c_sda~input_o ),
	.datad(!\hdmit_init_mod|i2c|master|ack~0_combout ),
	.datae(!\hdmit_init_mod|i2c|master|ack~q ),
	.dataf(!\hdmit_init_mod|i2c|master|ack~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|ack~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|ack~1 .lut_mask = 64'h0000CCCC0050CCFC;
defparam \hdmit_init_mod|i2c|master|ack~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N59
dffeas \hdmit_init_mod|i2c|master|ack (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|ack~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|ack .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|ack .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \hdmit_init_mod|Selector11~0 (
// Equation(s):
// \hdmit_init_mod|Selector11~0_combout  = ( \hdmit_init_mod|initialized~q  & ( (!\hdmit_init_mod|state.STATE_STOP~q ) # (\hdmit_init_mod|i2c|master|ack~q ) ) ) # ( !\hdmit_init_mod|initialized~q  )

	.dataa(!\hdmit_init_mod|i2c|master|ack~q ),
	.datab(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|initialized~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector11~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector11~0 .lut_mask = 64'hFFFFFFFFDDDDDDDD;
defparam \hdmit_init_mod|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N13
dffeas \hdmit_init_mod|state.STATE_BEGIN (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_BEGIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_BEGIN .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_BEGIN .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \hdmit_init_mod|delay[1]~0 (
// Equation(s):
// \hdmit_init_mod|delay[1]~0_combout  = ( \hdmit_init_mod|state.STATE_BEGIN~q  & ( (\hdmit_init_mod|state.STATE_IDLE~q  & (!\sr_latch_n|output_Q~combout  & !\hdmit_init_mod|delay [2])) ) ) # ( !\hdmit_init_mod|state.STATE_BEGIN~q  & ( 
// !\sr_latch_n|output_Q~combout  ) )

	.dataa(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datab(!\sr_latch_n|output_Q~combout ),
	.datac(!\hdmit_init_mod|delay [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|delay[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|delay[1]~0 .extended_lut = "off";
defparam \hdmit_init_mod|delay[1]~0 .lut_mask = 64'hCCCCCCCC40404040;
defparam \hdmit_init_mod|delay[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N28
dffeas \hdmit_init_mod|delay[0]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmit_init_mod|delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[0]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N37
dffeas \hdmit_init_mod|state.STATE_IDLE~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_IDLE~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_IDLE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N3
cyclonev_lcell_comb \hdmit_init_mod|Selector10~0 (
// Equation(s):
// \hdmit_init_mod|Selector10~0_combout  = ( \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q  & ( !\hdmit_init_mod|delay[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|delay[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector10~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector10~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \hdmit_init_mod|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \hdmit_init_mod|delay[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmit_init_mod|delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \hdmit_init_mod|Selector9~0 (
// Equation(s):
// \hdmit_init_mod|Selector9~0_combout  = ( \hdmit_init_mod|delay [0] & ( \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q  & ( !\hdmit_init_mod|delay [1] ) ) ) # ( !\hdmit_init_mod|delay [0] & ( \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q  & ( 
// \hdmit_init_mod|delay [1] ) ) )

	.dataa(!\hdmit_init_mod|delay [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hdmit_init_mod|delay [0]),
	.dataf(!\hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector9~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector9~0 .lut_mask = 64'h000000005555AAAA;
defparam \hdmit_init_mod|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N50
dffeas \hdmit_init_mod|delay[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hdmit_init_mod|delay[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \hdmit_init_mod|Selector2~0 (
// Equation(s):
// \hdmit_init_mod|Selector2~0_combout  = ( \hdmit_init_mod|initialized~q  & ( (!\hdmit_init_mod|state.STATE_STOP~q  & ((!\hdmit_init_mod|state.STATE_BEGIN~q ))) # (\hdmit_init_mod|state.STATE_STOP~q  & (\hdmit_init_mod|i2c|master|ack~q )) ) ) # ( 
// !\hdmit_init_mod|initialized~q  & ( (!\hdmit_init_mod|state.STATE_BEGIN~q  & !\hdmit_init_mod|state.STATE_STOP~q ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|ack~q ),
	.datac(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datad(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|initialized~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector2~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector2~0 .lut_mask = 64'hF000F000F033F033;
defparam \hdmit_init_mod|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|Add1~21 (
// Equation(s):
// \hdmit_init_mod|Add1~21_sumout  = SUM(( \hdmit_init_mod|count[0]~DUPLICATE_q  ) + ( !\hdmit_init_mod|initialized~q  ) + ( !VCC ))
// \hdmit_init_mod|Add1~22  = CARRY(( \hdmit_init_mod|count[0]~DUPLICATE_q  ) + ( !\hdmit_init_mod|initialized~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|initialized~q ),
	.datad(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~21_sumout ),
	.cout(\hdmit_init_mod|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~21 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~21 .lut_mask = 64'h00000F0F000000FF;
defparam \hdmit_init_mod|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|Selector6~0 (
// Equation(s):
// \hdmit_init_mod|Selector6~0_combout  = ( \hdmit_init_mod|Selector1~0_combout  & ( ((\hdmit_init_mod|count[0]~DUPLICATE_q  & !\hdmit_init_mod|Selector2~0_combout )) # (\hdmit_init_mod|Add1~21_sumout ) ) ) # ( !\hdmit_init_mod|Selector1~0_combout  & ( 
// (\hdmit_init_mod|count[0]~DUPLICATE_q  & !\hdmit_init_mod|Selector2~0_combout ) ) )

	.dataa(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Selector2~0_combout ),
	.datad(!\hdmit_init_mod|Add1~21_sumout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector6~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector6~0 .lut_mask = 64'h5050505050FF50FF;
defparam \hdmit_init_mod|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N56
dffeas \hdmit_init_mod|count[0]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \hdmit_init_mod|count[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|Add1~13 (
// Equation(s):
// \hdmit_init_mod|Add1~13_sumout  = SUM(( \hdmit_init_mod|count[1]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|Add1~22  ))
// \hdmit_init_mod|Add1~14  = CARRY(( \hdmit_init_mod|count[1]~DUPLICATE_q  ) + ( GND ) + ( \hdmit_init_mod|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~13_sumout ),
	.cout(\hdmit_init_mod|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~13 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|Selector5~0 (
// Equation(s):
// \hdmit_init_mod|Selector5~0_combout  = ( \hdmit_init_mod|Selector1~0_combout  & ( ((\hdmit_init_mod|count [1] & !\hdmit_init_mod|Selector2~0_combout )) # (\hdmit_init_mod|Add1~13_sumout ) ) ) # ( !\hdmit_init_mod|Selector1~0_combout  & ( 
// (\hdmit_init_mod|count [1] & !\hdmit_init_mod|Selector2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|Selector2~0_combout ),
	.datad(!\hdmit_init_mod|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector5~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector5~0 .lut_mask = 64'h3030303030FF30FF;
defparam \hdmit_init_mod|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \hdmit_init_mod|count[1]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N57
cyclonev_lcell_comb \hdmit_init_mod|always0~1 (
// Equation(s):
// \hdmit_init_mod|always0~1_combout  = ( \hdmit_init_mod|count [3] & ( (\hdmit_init_mod|count[0]~DUPLICATE_q  & (\hdmit_init_mod|count [2] & (\hdmit_init_mod|count[1]~DUPLICATE_q  & !\hdmit_init_mod|initialized~q ))) ) )

	.dataa(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(!\hdmit_init_mod|count[1]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|always0~1 .extended_lut = "off";
defparam \hdmit_init_mod|always0~1 .lut_mask = 64'h0000000001000100;
defparam \hdmit_init_mod|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N53
dffeas \hdmit_init_mod|i2c|master|finish~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|finish~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|finish~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|finish~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|finish~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|finish~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|finish~0_combout  = ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|finish~DUPLICATE_q  ) ) ) # ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( 
// \hdmit_init_mod|i2c|master|state [0] & ( (!\hdmit_init_mod|i2c|master|state [3] & (\hdmit_init_mod|i2c|master|finish~DUPLICATE_q )) # (\hdmit_init_mod|i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & ((!\hdmit_init_mod|i2c|master|state [1]))) # 
// (\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|finish~DUPLICATE_q )))) ) ) ) # ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|finish~DUPLICATE_q  ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [0] & ( ((!\hdmit_init_mod|i2c|master|state [1] & (!\hdmit_init_mod|i2c|master|state [3] & !\sr_latch_n|output_Q~combout ))) # 
// (\hdmit_init_mod|i2c|master|finish~DUPLICATE_q ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|finish~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|i2c|master|state [1]),
	.datac(!\hdmit_init_mod|i2c|master|state [3]),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|finish~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|finish~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|finish~0 .lut_mask = 64'hD55555555C555555;
defparam \hdmit_init_mod|i2c|master|finish~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N52
dffeas \hdmit_init_mod|i2c|master|finish (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|finish~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|finish .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|finish .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \hdmit_init_mod|Selector13~0 (
// Equation(s):
// \hdmit_init_mod|Selector13~0_combout  = ( \hdmit_init_mod|i2c|master|finish~q  & ( \hdmit_init_mod|always0~0_combout  & ( (\hdmit_init_mod|delay [2] & (!\hdmit_init_mod|initialized~q  & (!\hdmit_init_mod|always0~1_combout  & 
// \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ))) ) ) ) # ( \hdmit_init_mod|i2c|master|finish~q  & ( !\hdmit_init_mod|always0~0_combout  & ( (\hdmit_init_mod|delay [2] & (!\hdmit_init_mod|initialized~q  & \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q )) ) ) 
// )

	.dataa(!\hdmit_init_mod|delay [2]),
	.datab(!\hdmit_init_mod|initialized~q ),
	.datac(!\hdmit_init_mod|always0~1_combout ),
	.datad(!\hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|finish~q ),
	.dataf(!\hdmit_init_mod|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector13~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector13~0 .lut_mask = 64'h0000004400000040;
defparam \hdmit_init_mod|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N43
dffeas \hdmit_init_mod|state.STATE_WRITE~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_WRITE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_WRITE~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_WRITE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N41
dffeas \hdmit_init_mod|state.STATE_CHECK (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|state.STATE_WRITE~DUPLICATE_q ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_CHECK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_CHECK .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_CHECK .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N30
cyclonev_lcell_comb \hdmit_init_mod|Selector8~0 (
// Equation(s):
// \hdmit_init_mod|Selector8~0_combout  = ( !\hdmit_init_mod|state.STATE_IDLE~q  & ( (\hdmit_init_mod|delay [2] & ((((\hdmit_init_mod|state.STATE_CHECK~q )) # (\hdmit_init_mod|state.STATE_WRITE~DUPLICATE_q )) # (\hdmit_init_mod|state.STATE_STOP~q ))) ) ) # ( 
// \hdmit_init_mod|state.STATE_IDLE~q  & ( (((\hdmit_init_mod|delay [1] & ((\hdmit_init_mod|delay[0]~DUPLICATE_q )))) # (\hdmit_init_mod|delay [2])) ) )

	.dataa(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datab(!\hdmit_init_mod|delay [2]),
	.datac(!\hdmit_init_mod|delay [1]),
	.datad(!\hdmit_init_mod|state.STATE_CHECK~q ),
	.datae(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.dataf(!\hdmit_init_mod|delay[0]~DUPLICATE_q ),
	.datag(!\hdmit_init_mod|state.STATE_WRITE~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector8~0 .extended_lut = "on";
defparam \hdmit_init_mod|Selector8~0 .lut_mask = 64'h1333333313333F3F;
defparam \hdmit_init_mod|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N56
dffeas \hdmit_init_mod|delay[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|delay[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \hdmit_init_mod|Selector7~0 (
// Equation(s):
// \hdmit_init_mod|Selector7~0_combout  = ( \hdmit_init_mod|always0~1_combout  & ( \hdmit_init_mod|always0~0_combout  & ( (!\hdmit_init_mod|state.STATE_IDLE~q  & (\hdmit_init_mod|state.STATE_BEGIN~q  & ((\hdmit_init_mod|initialized~q )))) # 
// (\hdmit_init_mod|state.STATE_IDLE~q  & (((\hdmit_init_mod|initialized~q ) # (\hdmit_init_mod|delay [2])))) ) ) ) # ( !\hdmit_init_mod|always0~1_combout  & ( \hdmit_init_mod|always0~0_combout  & ( (\hdmit_init_mod|initialized~q  & 
// ((\hdmit_init_mod|state.STATE_BEGIN~q ) # (\hdmit_init_mod|state.STATE_IDLE~q ))) ) ) ) # ( \hdmit_init_mod|always0~1_combout  & ( !\hdmit_init_mod|always0~0_combout  & ( (\hdmit_init_mod|initialized~q  & ((\hdmit_init_mod|state.STATE_BEGIN~q ) # 
// (\hdmit_init_mod|state.STATE_IDLE~q ))) ) ) ) # ( !\hdmit_init_mod|always0~1_combout  & ( !\hdmit_init_mod|always0~0_combout  & ( (\hdmit_init_mod|initialized~q  & ((\hdmit_init_mod|state.STATE_BEGIN~q ) # (\hdmit_init_mod|state.STATE_IDLE~q ))) ) ) )

	.dataa(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datab(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datac(!\hdmit_init_mod|delay [2]),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(!\hdmit_init_mod|always0~1_combout ),
	.dataf(!\hdmit_init_mod|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector7~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector7~0 .lut_mask = 64'h0077007700770577;
defparam \hdmit_init_mod|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N26
dffeas \hdmit_init_mod|initialized (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|initialized~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|initialized .is_wysiwyg = "true";
defparam \hdmit_init_mod|initialized .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|Selector15~0 (
// Equation(s):
// \hdmit_init_mod|Selector15~0_combout  = ( \hdmit_init_mod|state.STATE_CHECK~q  ) # ( !\hdmit_init_mod|state.STATE_CHECK~q  & ( (\hdmit_init_mod|state.STATE_STOP~q  & ((!\hdmit_init_mod|initialized~q ) # (\hdmit_init_mod|i2c|master|ack~q ))) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|ack~q ),
	.datac(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_CHECK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector15~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector15~0 .lut_mask = 64'h0F030F03FFFFFFFF;
defparam \hdmit_init_mod|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \hdmit_init_mod|state.STATE_STOP (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector15~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_STOP .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|Selector1~0 (
// Equation(s):
// \hdmit_init_mod|Selector1~0_combout  = ( \hdmit_init_mod|initialized~q  & ( (\hdmit_init_mod|state.STATE_STOP~q  & \hdmit_init_mod|i2c|master|ack~q ) ) )

	.dataa(!\hdmit_init_mod|state.STATE_STOP~q ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|ack~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|initialized~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector1~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector1~0 .lut_mask = 64'h0000000005050505;
defparam \hdmit_init_mod|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|Add1~9 (
// Equation(s):
// \hdmit_init_mod|Add1~9_sumout  = SUM(( \hdmit_init_mod|count [2] ) + ( GND ) + ( \hdmit_init_mod|Add1~14  ))
// \hdmit_init_mod|Add1~10  = CARRY(( \hdmit_init_mod|count [2] ) + ( GND ) + ( \hdmit_init_mod|Add1~14  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~9_sumout ),
	.cout(\hdmit_init_mod|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~9 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|Selector4~0 (
// Equation(s):
// \hdmit_init_mod|Selector4~0_combout  = ( \hdmit_init_mod|Selector2~0_combout  & ( (\hdmit_init_mod|Selector1~0_combout  & \hdmit_init_mod|Add1~9_sumout ) ) ) # ( !\hdmit_init_mod|Selector2~0_combout  & ( ((\hdmit_init_mod|Selector1~0_combout  & 
// \hdmit_init_mod|Add1~9_sumout )) # (\hdmit_init_mod|count [2]) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Selector1~0_combout ),
	.datad(!\hdmit_init_mod|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector4~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector4~0 .lut_mask = 64'h555F555F000F000F;
defparam \hdmit_init_mod|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \hdmit_init_mod|count[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N39
cyclonev_lcell_comb \hdmit_init_mod|Add1~17 (
// Equation(s):
// \hdmit_init_mod|Add1~17_sumout  = SUM(( \hdmit_init_mod|count [3] ) + ( GND ) + ( \hdmit_init_mod|Add1~10  ))
// \hdmit_init_mod|Add1~18  = CARRY(( \hdmit_init_mod|count [3] ) + ( GND ) + ( \hdmit_init_mod|Add1~10  ))

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~17_sumout ),
	.cout(\hdmit_init_mod|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~17 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \hdmit_init_mod|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|Selector3~0 (
// Equation(s):
// \hdmit_init_mod|Selector3~0_combout  = ( \hdmit_init_mod|Selector2~0_combout  & ( (\hdmit_init_mod|Add1~17_sumout  & \hdmit_init_mod|Selector1~0_combout ) ) ) # ( !\hdmit_init_mod|Selector2~0_combout  & ( ((\hdmit_init_mod|Add1~17_sumout  & 
// \hdmit_init_mod|Selector1~0_combout )) # (\hdmit_init_mod|count [3]) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|Add1~17_sumout ),
	.datad(!\hdmit_init_mod|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector3~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector3~0 .lut_mask = 64'h555F555F000F000F;
defparam \hdmit_init_mod|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N53
dffeas \hdmit_init_mod|count[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|Add1~5 (
// Equation(s):
// \hdmit_init_mod|Add1~5_sumout  = SUM(( \hdmit_init_mod|count [4] ) + ( GND ) + ( \hdmit_init_mod|Add1~18  ))
// \hdmit_init_mod|Add1~6  = CARRY(( \hdmit_init_mod|count [4] ) + ( GND ) + ( \hdmit_init_mod|Add1~18  ))

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~5_sumout ),
	.cout(\hdmit_init_mod|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~5 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \hdmit_init_mod|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|Selector2~1 (
// Equation(s):
// \hdmit_init_mod|Selector2~1_combout  = ( \hdmit_init_mod|Selector2~0_combout  & ( (\hdmit_init_mod|Add1~5_sumout  & \hdmit_init_mod|Selector1~0_combout ) ) ) # ( !\hdmit_init_mod|Selector2~0_combout  & ( ((\hdmit_init_mod|Add1~5_sumout  & 
// \hdmit_init_mod|Selector1~0_combout )) # (\hdmit_init_mod|count[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|Add1~5_sumout ),
	.datac(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector2~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector2~1 .lut_mask = 64'h0F3F0F3F00330033;
defparam \hdmit_init_mod|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \hdmit_init_mod|count[4]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector2~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \hdmit_init_mod|Add1~1 (
// Equation(s):
// \hdmit_init_mod|Add1~1_sumout  = SUM(( \hdmit_init_mod|count [5] ) + ( GND ) + ( \hdmit_init_mod|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hdmit_init_mod|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hdmit_init_mod|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Add1~1 .extended_lut = "off";
defparam \hdmit_init_mod|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hdmit_init_mod|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|Selector1~1 (
// Equation(s):
// \hdmit_init_mod|Selector1~1_combout  = ( \hdmit_init_mod|Selector2~0_combout  & ( (\hdmit_init_mod|Add1~1_sumout  & \hdmit_init_mod|Selector1~0_combout ) ) ) # ( !\hdmit_init_mod|Selector2~0_combout  & ( ((\hdmit_init_mod|Add1~1_sumout  & 
// \hdmit_init_mod|Selector1~0_combout )) # (\hdmit_init_mod|count [5]) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [5]),
	.datac(!\hdmit_init_mod|Add1~1_sumout ),
	.datad(!\hdmit_init_mod|Selector1~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector1~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector1~1 .lut_mask = 64'h333F333F000F000F;
defparam \hdmit_init_mod|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \hdmit_init_mod|count[5] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \hdmit_init_mod|always0~0 (
// Equation(s):
// \hdmit_init_mod|always0~0_combout  = (\hdmit_init_mod|count[4]~DUPLICATE_q  & !\hdmit_init_mod|count [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|always0~0 .extended_lut = "off";
defparam \hdmit_init_mod|always0~0 .lut_mask = 64'h0F000F000F000F00;
defparam \hdmit_init_mod|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N21
cyclonev_lcell_comb \hdmit_init_mod|Selector12~0 (
// Equation(s):
// \hdmit_init_mod|Selector12~0_combout  = ( \hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q  & ( (\hdmit_init_mod|delay [2] & (\hdmit_init_mod|state.STATE_BEGIN~q  & (\hdmit_init_mod|i2c|master|finish~DUPLICATE_q  & !\hdmit_init_mod|initialized~q ))) ) ) # ( 
// !\hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q  & ( \hdmit_init_mod|state.STATE_BEGIN~q  ) )

	.dataa(!\hdmit_init_mod|delay [2]),
	.datab(!\hdmit_init_mod|state.STATE_BEGIN~q ),
	.datac(!\hdmit_init_mod|i2c|master|finish~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|initialized~q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|state.STATE_IDLE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector12~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector12~0 .lut_mask = 64'h3333333301000100;
defparam \hdmit_init_mod|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N36
cyclonev_lcell_comb \hdmit_init_mod|Selector12~1 (
// Equation(s):
// \hdmit_init_mod|Selector12~1_combout  = ( \hdmit_init_mod|Selector12~0_combout  & ( (\hdmit_init_mod|state.STATE_IDLE~q  & (\hdmit_init_mod|always0~0_combout  & \hdmit_init_mod|always0~1_combout )) ) ) # ( !\hdmit_init_mod|Selector12~0_combout  )

	.dataa(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|always0~0_combout ),
	.datad(!\hdmit_init_mod|always0~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|Selector12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector12~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector12~1 .lut_mask = 64'hFFFFFFFF00050005;
defparam \hdmit_init_mod|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N38
dffeas \hdmit_init_mod|state.STATE_IDLE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_IDLE .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \hdmit_init_mod|state.STATE_WRITE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|state.STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|state.STATE_WRITE .is_wysiwyg = "true";
defparam \hdmit_init_mod|state.STATE_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N9
cyclonev_lcell_comb \hdmit_init_mod|Selector0~0 (
// Equation(s):
// \hdmit_init_mod|Selector0~0_combout  = ( \hdmit_init_mod|state.STATE_IDLE~q  & ( \hdmit_init_mod|state.STATE_CHECK~q  & ( (!\hdmit_init_mod|start~q  & !\hdmit_init_mod|state.STATE_WRITE~q ) ) ) ) # ( !\hdmit_init_mod|state.STATE_IDLE~q  & ( 
// \hdmit_init_mod|state.STATE_CHECK~q  & ( (!\hdmit_init_mod|start~q  & !\hdmit_init_mod|state.STATE_WRITE~q ) ) ) ) # ( \hdmit_init_mod|state.STATE_IDLE~q  & ( !\hdmit_init_mod|state.STATE_CHECK~q  & ( (!\hdmit_init_mod|state.STATE_WRITE~q  & 
// ((!\hdmit_init_mod|start~q ) # (\hdmit_init_mod|delay [2]))) ) ) ) # ( !\hdmit_init_mod|state.STATE_IDLE~q  & ( !\hdmit_init_mod|state.STATE_CHECK~q  & ( !\hdmit_init_mod|state.STATE_WRITE~q  ) ) )

	.dataa(!\hdmit_init_mod|start~q ),
	.datab(gnd),
	.datac(!\hdmit_init_mod|state.STATE_WRITE~q ),
	.datad(!\hdmit_init_mod|delay [2]),
	.datae(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.dataf(!\hdmit_init_mod|state.STATE_CHECK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector0~0 .extended_lut = "off";
defparam \hdmit_init_mod|Selector0~0 .lut_mask = 64'hF0F0A0F0A0A0A0A0;
defparam \hdmit_init_mod|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \hdmit_init_mod|Selector0~1 (
// Equation(s):
// \hdmit_init_mod|Selector0~1_combout  = ( \hdmit_init_mod|always0~1_combout  & ( \hdmit_init_mod|Selector0~0_combout  & ( (\hdmit_init_mod|state.STATE_IDLE~q  & (\hdmit_init_mod|start~q  & !\hdmit_init_mod|always0~0_combout )) ) ) ) # ( 
// !\hdmit_init_mod|always0~1_combout  & ( \hdmit_init_mod|Selector0~0_combout  & ( (\hdmit_init_mod|state.STATE_IDLE~q  & \hdmit_init_mod|start~q ) ) ) ) # ( \hdmit_init_mod|always0~1_combout  & ( !\hdmit_init_mod|Selector0~0_combout  ) ) # ( 
// !\hdmit_init_mod|always0~1_combout  & ( !\hdmit_init_mod|Selector0~0_combout  ) )

	.dataa(!\hdmit_init_mod|state.STATE_IDLE~q ),
	.datab(!\hdmit_init_mod|start~q ),
	.datac(!\hdmit_init_mod|always0~0_combout ),
	.datad(gnd),
	.datae(!\hdmit_init_mod|always0~1_combout ),
	.dataf(!\hdmit_init_mod|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|Selector0~1 .extended_lut = "off";
defparam \hdmit_init_mod|Selector0~1 .lut_mask = 64'hFFFFFFFF11111010;
defparam \hdmit_init_mod|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N23
dffeas \hdmit_init_mod|start (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|start .is_wysiwyg = "true";
defparam \hdmit_init_mod|start .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|state[0]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|state[0]~0_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|start~q  & ( !\hdmit_init_mod|i2c|master|state [3] $ (\hdmit_init_mod|i2c|master|state [0]) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( 
// \hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [3] & (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & !\hdmit_init_mod|i2c|master|state [0])) # (\hdmit_init_mod|i2c|master|state [3] & (!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  
// $ (\hdmit_init_mod|i2c|master|state [0]))) ) ) ) # ( \hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [3] & ((!\hdmit_init_mod|i2c|master|state [0]))) # (\hdmit_init_mod|i2c|master|state [3] & 
// ((!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ) # (\hdmit_init_mod|i2c|master|state [0]))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [3] & 
// (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & !\hdmit_init_mod|i2c|master|state [0])) # (\hdmit_init_mod|i2c|master|state [3] & (!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  $ (\hdmit_init_mod|i2c|master|state [0]))) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|state [0]),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[0]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|state[0]~0 .lut_mask = 64'h3C03FC333C03CC33;
defparam \hdmit_init_mod|i2c|master|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \hdmit_init_mod|i2c|master|state[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[0]~0_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|state[1]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|state[1]~1_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [0]) # ((\hdmit_init_mod|i2c|master|state [3] & \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) 
// ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [3] & ((!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ) # (\hdmit_init_mod|i2c|master|state [0]))) ) ) ) # ( 
// \hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [0]) # ((\hdmit_init_mod|i2c|master|state [3] & \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & 
// ( !\hdmit_init_mod|start~q  & ( (\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state [3]) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|state [0]),
	.datac(!\hdmit_init_mod|i2c|master|state [3]),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[1]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|state[1]~1 .lut_mask = 64'h3030CCCFF030CCCF;
defparam \hdmit_init_mod|i2c|master|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N17
dffeas \hdmit_init_mod|i2c|master|state[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[1]~1_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|state[3]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|state[3]~2_combout  = ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|start~q  & ( ((\hdmit_init_mod|i2c|master|state [1] & \hdmit_init_mod|i2c|master|state [0])) # (\hdmit_init_mod|i2c|master|state [3]) ) 
// ) ) # ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|start~q  & ( (!\hdmit_init_mod|i2c|master|state [0] & ((!\hdmit_init_mod|i2c|master|state [1]) # (\hdmit_init_mod|i2c|master|state [3]))) ) ) ) # ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|start~q  & ( ((\hdmit_init_mod|i2c|master|state [1] & \hdmit_init_mod|i2c|master|state [0])) # (\hdmit_init_mod|i2c|master|state [3]) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|start~q  & ( (\hdmit_init_mod|i2c|master|state [3] & !\hdmit_init_mod|i2c|master|state [0]) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [1]),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(gnd),
	.datad(!\hdmit_init_mod|i2c|master|state [0]),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|state[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[3]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|state[3]~2 .lut_mask = 64'h33003377BB003377;
defparam \hdmit_init_mod|i2c|master|state[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N47
dffeas \hdmit_init_mod|i2c|master|state[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|state[3]~2_combout ),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|state[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N55
dffeas \hdmit_init_mod|count[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|count[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \hdmit_init_mod|WideOr12~0 (
// Equation(s):
// \hdmit_init_mod|WideOr12~0_combout  = ( \hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [2] & (\hdmit_init_mod|count[0]~DUPLICATE_q  & ((\hdmit_init_mod|count [3]) # (\hdmit_init_mod|count [1])))) # (\hdmit_init_mod|count [2] & 
// (!\hdmit_init_mod|count [3] $ (((!\hdmit_init_mod|count[0]~DUPLICATE_q ) # (\hdmit_init_mod|count [1]))))) ) ) # ( !\hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count[0]~DUPLICATE_q  & (\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count 
// [2] $ (\hdmit_init_mod|count [1])))) # (\hdmit_init_mod|count[0]~DUPLICATE_q  & (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [1] & !\hdmit_init_mod|count [3]))) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr12~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr12~0 .lut_mask = 64'h1084108412671267;
defparam \hdmit_init_mod|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector29~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector29~2_combout  = ( \hdmit_init_mod|count [1] & ( (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [2] & ((!\hdmit_init_mod|count[4]~DUPLICATE_q ))) # (\hdmit_init_mod|count [2] & 
// ((\hdmit_init_mod|count[4]~DUPLICATE_q ) # (\hdmit_init_mod|count[0]~DUPLICATE_q ))))) ) ) # ( !\hdmit_init_mod|count [1] & ( (\hdmit_init_mod|count [3] & (((\hdmit_init_mod|count[0]~DUPLICATE_q  & !\hdmit_init_mod|count[4]~DUPLICATE_q )) # 
// (\hdmit_init_mod|count [2]))) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector29~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector29~2 .lut_mask = 64'h070507050B050B05;
defparam \hdmit_init_mod|i2c|master|Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N3
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector34~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector34~0_combout  = ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [5] & ((!\hdmit_init_mod|i2c|master|state [1]) # (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) ) # ( 
// !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [5] & ((!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & (!\hdmit_init_mod|i2c|master|state [1])) # (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & 
// ((\hdmit_init_mod|i2c|master|command_index [1]))))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|i2c|master|state [1]),
	.datac(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datad(!\hdmit_init_mod|count [5]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector34~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector34~0 .lut_mask = 64'h8D008D00DD00DD00;
defparam \hdmit_init_mod|i2c|master|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector29~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector29~1_combout  = ( !\hdmit_init_mod|count [1] & ( (!\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count[0]~DUPLICATE_q  & (!\hdmit_init_mod|count [3] & \hdmit_init_mod|count[4]~DUPLICATE_q ))) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count [3]),
	.datad(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector29~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector29~1 .lut_mask = 64'h0080008000000000;
defparam \hdmit_init_mod|i2c|master|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector30~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector30~0_combout  = ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|count [5] & (!\hdmit_init_mod|i2c|master|state [1] & 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) ) ) ) # ( !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|count [5] & (!\hdmit_init_mod|i2c|master|state [1] & 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) ) ) ) # ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|count [5] & (!\hdmit_init_mod|i2c|master|state [1] & 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) ) ) ) # ( !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|count [5] & ((!\hdmit_init_mod|i2c|master|state [1]) # 
// (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|count [5]),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector30~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector30~0 .lut_mask = 64'hC0CCC000C000C000;
defparam \hdmit_init_mod|i2c|master|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[1]~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[1]~2_combout  = (!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & (((\hdmit_init_mod|i2c|master|state [1])))) # (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & (!\hdmit_init_mod|i2c|master|command_index [1] & 
// (!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q )))

	.dataa(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datab(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[1]~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[1]~2 .lut_mask = 64'h08F808F808F808F8;
defparam \hdmit_init_mod|i2c|master|current_data[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector30~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector30~1_combout  = ( \hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count [1] & (((\hdmit_init_mod|count[0]~DUPLICATE_q  & \hdmit_init_mod|count [3])) # (\hdmit_init_mod|count[4]~DUPLICATE_q ))) ) ) # ( 
// !\hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count[4]~DUPLICATE_q  & (((!\hdmit_init_mod|count[0]~DUPLICATE_q  & !\hdmit_init_mod|count [1])) # (\hdmit_init_mod|count [3]))) ) )

	.dataa(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector30~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector30~1 .lut_mask = 64'h2033203303070307;
defparam \hdmit_init_mod|i2c|master|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \hdmit_init_mod|WideOr6~0 (
// Equation(s):
// \hdmit_init_mod|WideOr6~0_combout  = ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count[4]~DUPLICATE_q  & (!\hdmit_init_mod|count[0]~DUPLICATE_q  & !\hdmit_init_mod|count [3]))) # (\hdmit_init_mod|count [1] & 
// (\hdmit_init_mod|count[4]~DUPLICATE_q  & ((!\hdmit_init_mod|count[0]~DUPLICATE_q ) # (!\hdmit_init_mod|count [3])))) ) ) # ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [3] $ (((\hdmit_init_mod|count[0]~DUPLICATE_q 
// ) # (\hdmit_init_mod|count[4]~DUPLICATE_q ))))) # (\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count[4]~DUPLICATE_q ) # ((!\hdmit_init_mod|count[0]~DUPLICATE_q  & \hdmit_init_mod|count [3])))) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr6~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr6~0 .lut_mask = 64'hC47EC47E91109110;
defparam \hdmit_init_mod|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \hdmit_init_mod|WideOr14~0 (
// Equation(s):
// \hdmit_init_mod|WideOr14~0_combout  = ( \hdmit_init_mod|count [2] & ( \hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [1])) # (\hdmit_init_mod|count [0] & ((\hdmit_init_mod|count [3]))) ) ) ) # ( 
// !\hdmit_init_mod|count [2] & ( \hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [1] $ (\hdmit_init_mod|count [3]))) ) ) ) # ( \hdmit_init_mod|count [2] & ( !\hdmit_init_mod|count[4]~DUPLICATE_q  & ( 
// !\hdmit_init_mod|count [3] $ (!\hdmit_init_mod|count [0]) ) ) ) # ( !\hdmit_init_mod|count [2] & ( !\hdmit_init_mod|count[4]~DUPLICATE_q  & ( (\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [3] $ (!\hdmit_init_mod|count [0]))) ) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [0]),
	.datad(gnd),
	.datae(!\hdmit_init_mod|count [2]),
	.dataf(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr14~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr14~0 .lut_mask = 64'h14143C3C9090A3A3;
defparam \hdmit_init_mod|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N44
dffeas \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|current_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[0]~4 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[0]~4_combout  = ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q  ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|state [0] & ( (\hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q  & ((\sr_latch_n|output_Q~combout ) # (\hdmit_init_mod|i2c|master|state [3]))) ) ) ) # ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q  ) ) ) # ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( !\hdmit_init_mod|i2c|master|state [0] & 
// ( \hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|current_data[0]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|i2c|master|state [3]),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~4 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[0]~4 .lut_mask = 64'h3333333303333333;
defparam \hdmit_init_mod|i2c|master|current_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N42
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[0]~5 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[0]~5_combout  = ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|Equal0~1_combout  & ( ((\hdmit_init_mod|i2c|master|ack~0_combout  & ((!\hdmit_init_mod|i2c|master|command_index [1]) # 
// (!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )))) # (\hdmit_init_mod|i2c|master|current_data[0]~4_combout ) ) ) ) # ( !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( \hdmit_init_mod|i2c|master|Equal0~1_combout  & ( 
// ((\hdmit_init_mod|i2c|master|ack~0_combout  & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) # (\hdmit_init_mod|i2c|master|current_data[0]~4_combout ) ) ) ) # ( \hdmit_init_mod|i2c|master|Equal0~0_combout  & ( 
// !\hdmit_init_mod|i2c|master|Equal0~1_combout  & ( ((\hdmit_init_mod|i2c|master|ack~0_combout  & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) # (\hdmit_init_mod|i2c|master|current_data[0]~4_combout ) ) ) ) # ( 
// !\hdmit_init_mod|i2c|master|Equal0~0_combout  & ( !\hdmit_init_mod|i2c|master|Equal0~1_combout  & ( ((\hdmit_init_mod|i2c|master|ack~0_combout  & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q )) # (\hdmit_init_mod|i2c|master|current_data[0]~4_combout ) 
// ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data[0]~4_combout ),
	.datab(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datac(!\hdmit_init_mod|i2c|master|ack~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0]~5 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[0]~5 .lut_mask = 64'h5F555F555F555F5D;
defparam \hdmit_init_mod|i2c|master|current_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N43
dffeas \hdmit_init_mod|i2c|master|current_data[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|current_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector35~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector35~1_combout  = ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( \hdmit_init_mod|i2c|master|current_data [0] & ( \hdmit_init_mod|i2c|master|state [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(gnd),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector35~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector35~1 .lut_mask = 64'h000000000F0F0000;
defparam \hdmit_init_mod|i2c|master|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector35~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector35~0_combout  = ( \hdmit_init_mod|count [3] & ( (\hdmit_init_mod|count [2] & ((!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & \hdmit_init_mod|count[4]~DUPLICATE_q )) # (\hdmit_init_mod|count [1] & 
// (\hdmit_init_mod|count [0])))) ) ) # ( !\hdmit_init_mod|count [3] & ( (!\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [0] & (\hdmit_init_mod|count[4]~DUPLICATE_q  & !\hdmit_init_mod|count [2])) # (\hdmit_init_mod|count [0] & 
// ((!\hdmit_init_mod|count [2]) # (\hdmit_init_mod|count[4]~DUPLICATE_q ))))) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count [0]),
	.datac(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|count [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector35~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector35~0 .lut_mask = 64'h2A022A0200190019;
defparam \hdmit_init_mod|i2c|master|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \hdmit_init_mod|WideOr10~0 (
// Equation(s):
// \hdmit_init_mod|WideOr10~0_combout  = ( \hdmit_init_mod|count[0]~DUPLICATE_q  & ( !\hdmit_init_mod|count [5] & ( (!\hdmit_init_mod|count [3] & (((\hdmit_init_mod|count [2] & \hdmit_init_mod|count[4]~DUPLICATE_q )))) # (\hdmit_init_mod|count [3] & 
// ((!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [2] & \hdmit_init_mod|count[4]~DUPLICATE_q )) # (\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count[4]~DUPLICATE_q ))))) ) ) ) # ( !\hdmit_init_mod|count[0]~DUPLICATE_q  & ( !\hdmit_init_mod|count 
// [5] & ( (!\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count[4]~DUPLICATE_q  & ((\hdmit_init_mod|count [2]))) # (\hdmit_init_mod|count[4]~DUPLICATE_q  & (\hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [2]) # 
// ((!\hdmit_init_mod|count [3] & !\hdmit_init_mod|count[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr10~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr10~0 .lut_mask = 64'h3E74114A00000000;
defparam \hdmit_init_mod|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[1]~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[1]~3_combout  = ( \hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [2] & !\hdmit_init_mod|i2c|master|state [1]) ) ) # ( 
// !\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [2] & ((!\hdmit_init_mod|i2c|master|state [1]))) # (\hdmit_init_mod|i2c|master|state [2] & (!\hdmit_init_mod|i2c|master|command_index [1])) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [2]),
	.datab(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|command_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[1]~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[1]~3 .lut_mask = 64'hE4E4E4E4A0A0A0A0;
defparam \hdmit_init_mod|i2c|master|current_data[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector35~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector35~2_combout  = ( \hdmit_init_mod|WideOr10~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (\hdmit_init_mod|i2c|master|current_data[1]~2_combout ) # 
// (\hdmit_init_mod|i2c|master|Selector35~1_combout ) ) ) ) # ( !\hdmit_init_mod|WideOr10~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( \hdmit_init_mod|i2c|master|Selector35~1_combout  ) ) ) # ( \hdmit_init_mod|WideOr10~0_combout  
// & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( ((!\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (!\hdmit_init_mod|count [5] & \hdmit_init_mod|i2c|master|Selector35~0_combout ))) # (\hdmit_init_mod|i2c|master|Selector35~1_combout 
// ) ) ) ) # ( !\hdmit_init_mod|WideOr10~0_combout  & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( ((!\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (!\hdmit_init_mod|count [5] & \hdmit_init_mod|i2c|master|Selector35~0_combout ))) # 
// (\hdmit_init_mod|i2c|master|Selector35~1_combout ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Selector35~1_combout ),
	.datab(!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(!\hdmit_init_mod|i2c|master|Selector35~0_combout ),
	.datae(!\hdmit_init_mod|WideOr10~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector35~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector35~2 .lut_mask = 64'h55D555D555557777;
defparam \hdmit_init_mod|i2c|master|Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[8]~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[8]~0_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|state [0] & (!\hdmit_init_mod|i2c|master|state [2] & !\hdmit_init_mod|i2c|master|state [3]))) 
// ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( (!\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|state [0] & !\hdmit_init_mod|i2c|master|state [3])) ) )

	.dataa(!\sr_latch_n|output_Q~combout ),
	.datab(!\hdmit_init_mod|i2c|master|state [0]),
	.datac(!\hdmit_init_mod|i2c|master|state [2]),
	.datad(!\hdmit_init_mod|i2c|master|state [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[8]~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[8]~0 .lut_mask = 64'h2200220020002000;
defparam \hdmit_init_mod|i2c|master|current_data[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|current_data[8]~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|current_data[8]~1_combout  = ( \hdmit_init_mod|i2c|master|current_data[8]~0_combout  & ( (!\hdmit_init_mod|i2c|master|state [2]) # ((!\hdmit_init_mod|i2c|master|command_index [1] & (\hdmit_init_mod|i2c|master|Equal0~0_combout  & 
// \hdmit_init_mod|i2c|master|Equal0~1_combout ))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [2]),
	.datab(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datac(!\hdmit_init_mod|i2c|master|Equal0~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|current_data[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[8]~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|current_data[8]~1 .lut_mask = 64'h00000000AAAEAAAE;
defparam \hdmit_init_mod|i2c|master|current_data[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \hdmit_init_mod|i2c|master|current_data[1] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector35~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[1] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector34~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector34~1_combout  = ( \hdmit_init_mod|i2c|master|current_data [1] & ( (\hdmit_init_mod|i2c|master|state [1] & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|state [1]),
	.datac(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector34~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector34~1 .lut_mask = 64'h0000000030303030;
defparam \hdmit_init_mod|i2c|master|Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \hdmit_init_mod|WideOr17~0 (
// Equation(s):
// \hdmit_init_mod|WideOr17~0_combout  = ( \hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count [2] & ((!\hdmit_init_mod|count [3]))) # (\hdmit_init_mod|count [2] & (!\hdmit_init_mod|count [0] & 
// \hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [2]))) ) ) # ( !\hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [2] & 
// (!\hdmit_init_mod|count [0] $ (!\hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [1] & (((\hdmit_init_mod|count [2] & \hdmit_init_mod|count [3])))) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count [0]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr17~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr17~0 .lut_mask = 64'h20852085E048E048;
defparam \hdmit_init_mod|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N54
cyclonev_lcell_comb \hdmit_init_mod|WideOr9~0 (
// Equation(s):
// \hdmit_init_mod|WideOr9~0_combout  = ( \hdmit_init_mod|count [3] & ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [5] & (((!\hdmit_init_mod|count[4]~DUPLICATE_q  & \hdmit_init_mod|count[1]~DUPLICATE_q )) # (\hdmit_init_mod|count[0]~DUPLICATE_q 
// ))) ) ) ) # ( !\hdmit_init_mod|count [3] & ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [5] & (!\hdmit_init_mod|count[1]~DUPLICATE_q  $ (((\hdmit_init_mod|count[0]~DUPLICATE_q ) # (\hdmit_init_mod|count[4]~DUPLICATE_q ))))) ) ) ) # ( 
// \hdmit_init_mod|count [3] & ( !\hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count[4]~DUPLICATE_q  & (!\hdmit_init_mod|count [5] & ((\hdmit_init_mod|count[1]~DUPLICATE_q ) # (\hdmit_init_mod|count[0]~DUPLICATE_q )))) ) ) ) # ( !\hdmit_init_mod|count [3] 
// & ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [5] & ((!\hdmit_init_mod|count[0]~DUPLICATE_q  & (\hdmit_init_mod|count[4]~DUPLICATE_q  & !\hdmit_init_mod|count[1]~DUPLICATE_q )) # (\hdmit_init_mod|count[0]~DUPLICATE_q  & 
// ((\hdmit_init_mod|count[1]~DUPLICATE_q ))))) ) ) )

	.dataa(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count[1]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|count [5]),
	.datae(!\hdmit_init_mod|count [3]),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr9~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr9~0 .lut_mask = 64'h4300150087003B00;
defparam \hdmit_init_mod|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector34~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector34~2_combout  = ( \hdmit_init_mod|count [5] & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( ((!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ) # (\hdmit_init_mod|WideOr9~0_combout )) # 
// (\hdmit_init_mod|i2c|master|Selector34~1_combout ) ) ) ) # ( !\hdmit_init_mod|count [5] & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( ((!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ) # (\hdmit_init_mod|WideOr9~0_combout )) # 
// (\hdmit_init_mod|i2c|master|Selector34~1_combout ) ) ) ) # ( \hdmit_init_mod|count [5] & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( \hdmit_init_mod|i2c|master|Selector34~1_combout  ) ) ) # ( !\hdmit_init_mod|count [5] & ( 
// !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( ((!\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & \hdmit_init_mod|WideOr17~0_combout )) # (\hdmit_init_mod|i2c|master|Selector34~1_combout ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Selector34~1_combout ),
	.datab(!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ),
	.datac(!\hdmit_init_mod|WideOr17~0_combout ),
	.datad(!\hdmit_init_mod|WideOr9~0_combout ),
	.datae(!\hdmit_init_mod|count [5]),
	.dataf(!\hdmit_init_mod|i2c|master|current_data[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector34~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector34~2 .lut_mask = 64'h5D5D5555DDFFDDFF;
defparam \hdmit_init_mod|i2c|master|Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \hdmit_init_mod|i2c|master|current_data[2] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector34~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[2] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector33~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector33~0_combout  = ( \hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & ((!\hdmit_init_mod|count [2]) # (\hdmit_init_mod|count [3])))) # (\hdmit_init_mod|count [1] & 
// (!\hdmit_init_mod|count [2] $ (((!\hdmit_init_mod|count [3]) # (\hdmit_init_mod|count [0]))))) ) ) # ( !\hdmit_init_mod|count[4]~DUPLICATE_q  & ( (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & 
// !\hdmit_init_mod|count [2])) # (\hdmit_init_mod|count [1] & ((\hdmit_init_mod|count [2]))))) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count [0]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector33~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector33~0 .lut_mask = 64'h0085008585C985C9;
defparam \hdmit_init_mod|i2c|master|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \hdmit_init_mod|WideOr8~0 (
// Equation(s):
// \hdmit_init_mod|WideOr8~0_combout  = ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & ((!\hdmit_init_mod|count[4]~DUPLICATE_q  $ (!\hdmit_init_mod|count [3])) # (\hdmit_init_mod|count[0]~DUPLICATE_q ))) # (\hdmit_init_mod|count [1] & 
// ((!\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count[4]~DUPLICATE_q )) # (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count[0]~DUPLICATE_q ))))) ) ) # ( !\hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count[4]~DUPLICATE_q  & 
// (!\hdmit_init_mod|count[0]~DUPLICATE_q  & ((!\hdmit_init_mod|count [1]) # (\hdmit_init_mod|count [3])))) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr8~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr8~0 .lut_mask = 64'h203020306EDA6EDA;
defparam \hdmit_init_mod|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector33~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector33~1_combout  = ( \hdmit_init_mod|WideOr8~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & !\hdmit_init_mod|count [5]) ) ) ) # ( 
// \hdmit_init_mod|WideOr8~0_combout  & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (!\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (((\hdmit_init_mod|i2c|master|Selector33~0_combout  & !\hdmit_init_mod|count [5])))) # 
// (\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (\hdmit_init_mod|i2c|master|current_data [2])) ) ) ) # ( !\hdmit_init_mod|WideOr8~0_combout  & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( 
// (!\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (((\hdmit_init_mod|i2c|master|Selector33~0_combout  & !\hdmit_init_mod|count [5])))) # (\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (\hdmit_init_mod|i2c|master|current_data [2])) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data [2]),
	.datab(!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ),
	.datac(!\hdmit_init_mod|i2c|master|Selector33~0_combout ),
	.datad(!\hdmit_init_mod|count [5]),
	.datae(!\hdmit_init_mod|WideOr8~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector33~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector33~1 .lut_mask = 64'h1D111D1100003300;
defparam \hdmit_init_mod|i2c|master|Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N31
dffeas \hdmit_init_mod|i2c|master|current_data[3] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector33~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[3] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector32~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector32~0_combout  = ( \hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count[4]~DUPLICATE_q  & ((!\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count [1]))) # (\hdmit_init_mod|count [3] & (\hdmit_init_mod|count[0]~DUPLICATE_q 
// )))) ) ) # ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count[0]~DUPLICATE_q  $ (((!\hdmit_init_mod|count [3]) # (\hdmit_init_mod|count[4]~DUPLICATE_q ))))) # (\hdmit_init_mod|count [1] & 
// (((\hdmit_init_mod|count[0]~DUPLICATE_q  & \hdmit_init_mod|count [3])) # (\hdmit_init_mod|count[4]~DUPLICATE_q ))) ) )

	.dataa(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datab(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count [3]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector32~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector32~0 .lut_mask = 64'h5397539730113011;
defparam \hdmit_init_mod|i2c|master|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \hdmit_init_mod|WideOr15~0 (
// Equation(s):
// \hdmit_init_mod|WideOr15~0_combout  = ( \hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count [3] & ((!\hdmit_init_mod|count[4]~DUPLICATE_q  & (!\hdmit_init_mod|count [1] & \hdmit_init_mod|count[0]~DUPLICATE_q )) # (\hdmit_init_mod|count[4]~DUPLICATE_q  & 
// (!\hdmit_init_mod|count [1] $ (\hdmit_init_mod|count[0]~DUPLICATE_q ))))) ) ) # ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count[4]~DUPLICATE_q  & (((\hdmit_init_mod|count [1] & \hdmit_init_mod|count[0]~DUPLICATE_q )))) # 
// (\hdmit_init_mod|count[4]~DUPLICATE_q  & (!\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [1] & !\hdmit_init_mod|count[0]~DUPLICATE_q ))) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr15~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr15~0 .lut_mask = 64'h200C200C10411041;
defparam \hdmit_init_mod|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector32~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector32~1_combout  = ( \hdmit_init_mod|WideOr15~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (!\hdmit_init_mod|count [5] & 
// \hdmit_init_mod|i2c|master|Selector32~0_combout )) ) ) ) # ( !\hdmit_init_mod|WideOr15~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (!\hdmit_init_mod|count [5] & 
// \hdmit_init_mod|i2c|master|Selector32~0_combout )) ) ) ) # ( \hdmit_init_mod|WideOr15~0_combout  & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (!\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & ((!\hdmit_init_mod|count [5]))) # 
// (\hdmit_init_mod|i2c|master|current_data[1]~2_combout  & (\hdmit_init_mod|i2c|master|current_data [3])) ) ) ) # ( !\hdmit_init_mod|WideOr15~0_combout  & ( !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (\hdmit_init_mod|i2c|master|current_data 
// [3] & \hdmit_init_mod|i2c|master|current_data[1]~2_combout ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|current_data [3]),
	.datab(!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(!\hdmit_init_mod|i2c|master|Selector32~0_combout ),
	.datae(!\hdmit_init_mod|WideOr15~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector32~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector32~1 .lut_mask = 64'h1111D1D100300030;
defparam \hdmit_init_mod|i2c|master|Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N13
dffeas \hdmit_init_mod|i2c|master|current_data[4] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector32~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[4] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector31~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector31~0_combout  = ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [1]) # (\hdmit_init_mod|i2c|master|current_data [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(!\hdmit_init_mod|i2c|master|current_data [4]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector31~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector31~0 .lut_mask = 64'hF0FFF0FF00000000;
defparam \hdmit_init_mod|i2c|master|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector31~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector31~1_combout  = ( \hdmit_init_mod|i2c|master|Selector31~0_combout  ) # ( !\hdmit_init_mod|i2c|master|Selector31~0_combout  & ( (!\hdmit_init_mod|i2c|master|Selector34~0_combout  & (!\hdmit_init_mod|WideOr6~0_combout  & 
// ((\hdmit_init_mod|i2c|master|Selector30~0_combout )))) # (\hdmit_init_mod|i2c|master|Selector34~0_combout  & (((!\hdmit_init_mod|WideOr6~0_combout  & \hdmit_init_mod|i2c|master|Selector30~0_combout )) # (\hdmit_init_mod|WideOr14~0_combout ))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Selector34~0_combout ),
	.datab(!\hdmit_init_mod|WideOr6~0_combout ),
	.datac(!\hdmit_init_mod|WideOr14~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Selector30~0_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector31~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector31~1 .lut_mask = 64'h05CD05CDFFFFFFFF;
defparam \hdmit_init_mod|i2c|master|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \hdmit_init_mod|i2c|master|current_data[5] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[5] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector30~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector30~2_combout  = ( \hdmit_init_mod|i2c|master|current_data [5] & ( (\hdmit_init_mod|i2c|master|state [1] & !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|state [1]),
	.datac(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector30~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector30~2 .lut_mask = 64'h0000000030303030;
defparam \hdmit_init_mod|i2c|master|Selector30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \hdmit_init_mod|WideOr13~0 (
// Equation(s):
// \hdmit_init_mod|WideOr13~0_combout  = ( !\hdmit_init_mod|count [5] & ( \hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count[0]~DUPLICATE_q  & (((\hdmit_init_mod|count[4]~DUPLICATE_q )) # (\hdmit_init_mod|count [1]))) # 
// (\hdmit_init_mod|count[0]~DUPLICATE_q  & ((!\hdmit_init_mod|count [3]) # ((\hdmit_init_mod|count [1] & \hdmit_init_mod|count[4]~DUPLICATE_q )))) ) ) ) # ( !\hdmit_init_mod|count [5] & ( !\hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count [1] & 
// (\hdmit_init_mod|count[0]~DUPLICATE_q  & ((\hdmit_init_mod|count[4]~DUPLICATE_q ) # (\hdmit_init_mod|count [3])))) ) ) )

	.dataa(!\hdmit_init_mod|count [1]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count[0]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datae(!\hdmit_init_mod|count [5]),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|WideOr13~0 .extended_lut = "off";
defparam \hdmit_init_mod|WideOr13~0 .lut_mask = 64'h010500005CFD0000;
defparam \hdmit_init_mod|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector30~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector30~3_combout  = ( \hdmit_init_mod|WideOr13~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ) # (((!\hdmit_init_mod|count [5] & 
// \hdmit_init_mod|i2c|master|Selector30~1_combout )) # (\hdmit_init_mod|i2c|master|Selector30~2_combout )) ) ) ) # ( !\hdmit_init_mod|WideOr13~0_combout  & ( \hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( 
// (!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ) # (((!\hdmit_init_mod|count [5] & \hdmit_init_mod|i2c|master|Selector30~1_combout )) # (\hdmit_init_mod|i2c|master|Selector30~2_combout )) ) ) ) # ( \hdmit_init_mod|WideOr13~0_combout  & ( 
// !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( (!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ) # (\hdmit_init_mod|i2c|master|Selector30~2_combout ) ) ) ) # ( !\hdmit_init_mod|WideOr13~0_combout  & ( 
// !\hdmit_init_mod|i2c|master|current_data[1]~3_combout  & ( \hdmit_init_mod|i2c|master|Selector30~2_combout  ) ) )

	.dataa(!\hdmit_init_mod|count [5]),
	.datab(!\hdmit_init_mod|i2c|master|current_data[1]~2_combout ),
	.datac(!\hdmit_init_mod|i2c|master|Selector30~1_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Selector30~2_combout ),
	.datae(!\hdmit_init_mod|WideOr13~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|current_data[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector30~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector30~3 .lut_mask = 64'h00FFCCFFCEFFCEFF;
defparam \hdmit_init_mod|i2c|master|Selector30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N56
dffeas \hdmit_init_mod|i2c|master|current_data[6] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector30~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[6] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector29~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector29~0_combout  = ( \hdmit_init_mod|i2c|master|current_data [6] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  ) ) # ( !\hdmit_init_mod|i2c|master|current_data [6] & ( (!\hdmit_init_mod|i2c|master|state [1] & 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|current_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector29~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector29~0 .lut_mask = 64'hF000F000FF00FF00;
defparam \hdmit_init_mod|i2c|master|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector29~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector29~3_combout  = ( \hdmit_init_mod|i2c|master|Selector30~0_combout  & ( \hdmit_init_mod|i2c|master|Selector29~0_combout  ) ) # ( !\hdmit_init_mod|i2c|master|Selector30~0_combout  & ( 
// \hdmit_init_mod|i2c|master|Selector29~0_combout  ) ) # ( \hdmit_init_mod|i2c|master|Selector30~0_combout  & ( !\hdmit_init_mod|i2c|master|Selector29~0_combout  & ( (((\hdmit_init_mod|WideOr12~0_combout  & \hdmit_init_mod|i2c|master|Selector34~0_combout )) 
// # (\hdmit_init_mod|i2c|master|Selector29~1_combout )) # (\hdmit_init_mod|i2c|master|Selector29~2_combout ) ) ) ) # ( !\hdmit_init_mod|i2c|master|Selector30~0_combout  & ( !\hdmit_init_mod|i2c|master|Selector29~0_combout  & ( 
// (\hdmit_init_mod|WideOr12~0_combout  & \hdmit_init_mod|i2c|master|Selector34~0_combout ) ) ) )

	.dataa(!\hdmit_init_mod|WideOr12~0_combout ),
	.datab(!\hdmit_init_mod|i2c|master|Selector29~2_combout ),
	.datac(!\hdmit_init_mod|i2c|master|Selector34~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Selector29~1_combout ),
	.datae(!\hdmit_init_mod|i2c|master|Selector30~0_combout ),
	.dataf(!\hdmit_init_mod|i2c|master|Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector29~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector29~3 .lut_mask = 64'h050537FFFFFFFFFF;
defparam \hdmit_init_mod|i2c|master|Selector29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \hdmit_init_mod|i2c|master|current_data[7] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[7] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N32
dffeas \hdmit_init_mod|i2c|master|command_index[0] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|command_index[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|command_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|command_index[0] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|command_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N9
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~3 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~3_combout  = ( \hdmit_init_mod|count [2] & ( (\hdmit_init_mod|count [4] & \hdmit_init_mod|count [1]) ) ) # ( !\hdmit_init_mod|count [2] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|i2c|master|command_index [0] 
// & ((!\hdmit_init_mod|i2c|master|command_index [1])))) # (\hdmit_init_mod|count [1] & (((\hdmit_init_mod|count [4])))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datab(!\hdmit_init_mod|count [4]),
	.datac(!\hdmit_init_mod|count [1]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~3 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~3 .lut_mask = 64'hA303A30303030303;
defparam \hdmit_init_mod|i2c|master|Selector28~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~9 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~9_combout  = ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (((\hdmit_init_mod|i2c|master|state [1] & (\hdmit_init_mod|i2c|master|current_data [7])))) ) ) # ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  
// & ( (\hdmit_init_mod|count [0] & (!\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [5] & ((\hdmit_init_mod|i2c|master|Selector28~3_combout ))))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(!\hdmit_init_mod|i2c|master|current_data [7]),
	.datae(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.dataf(!\hdmit_init_mod|i2c|master|Selector28~3_combout ),
	.datag(!\hdmit_init_mod|i2c|master|state [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~9 .extended_lut = "on";
defparam \hdmit_init_mod|i2c|master|Selector28~9 .lut_mask = 64'h000F0000000F4040;
defparam \hdmit_init_mod|i2c|master|Selector28~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~0_combout  = ( \hdmit_init_mod|count[1]~DUPLICATE_q  & ( (\hdmit_init_mod|count [2] & ((!\hdmit_init_mod|count [3] & ((\hdmit_init_mod|count[4]~DUPLICATE_q ))) # (\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count 
// [0] & !\hdmit_init_mod|count[4]~DUPLICATE_q )))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [2]),
	.datad(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~0 .lut_mask = 64'h00000000020C020C;
defparam \hdmit_init_mod|i2c|master|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~6 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~6_combout  = ( \hdmit_init_mod|count [4] & ( (\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [5] & \hdmit_init_mod|i2c|master|state [2])) ) )

	.dataa(!\hdmit_init_mod|count [3]),
	.datab(!\hdmit_init_mod|count [5]),
	.datac(!\hdmit_init_mod|i2c|master|state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~6 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~6 .lut_mask = 64'h0000000004040404;
defparam \hdmit_init_mod|i2c|master|Selector28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N21
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~5 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~5_combout  = ( !\hdmit_init_mod|i2c|master|command_index [1] & ( !\hdmit_init_mod|count [5] & ( (\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & (!\hdmit_init_mod|i2c|master|command_index [0] & 
// \hdmit_init_mod|count [4])) ) ) )

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datad(!\hdmit_init_mod|count [4]),
	.datae(!\hdmit_init_mod|i2c|master|command_index [1]),
	.dataf(!\hdmit_init_mod|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~5 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~5 .lut_mask = 64'h0030000000000000;
defparam \hdmit_init_mod|i2c|master|Selector28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~4 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~4_combout  = ( \hdmit_init_mod|i2c|master|command_index [1] & ( (!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & \hdmit_init_mod|count [2])) ) ) # ( !\hdmit_init_mod|i2c|master|command_index [1] & ( 
// (!\hdmit_init_mod|i2c|master|command_index [0]) # ((!\hdmit_init_mod|count [1] & (!\hdmit_init_mod|count [0] & \hdmit_init_mod|count [2]))) ) )

	.dataa(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datab(!\hdmit_init_mod|count [1]),
	.datac(!\hdmit_init_mod|count [0]),
	.datad(!\hdmit_init_mod|count [2]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~4 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~4 .lut_mask = 64'hAAEAAAEA00C000C0;
defparam \hdmit_init_mod|i2c|master|Selector28~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~7 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~7_combout  = ( \hdmit_init_mod|i2c|master|Selector28~4_combout  & ( (!\hdmit_init_mod|i2c|master|Selector28~6_combout  & ((!\hdmit_init_mod|i2c|master|Selector28~5_combout ) # ((!\hdmit_init_mod|count [2] & 
// !\hdmit_init_mod|count[1]~DUPLICATE_q )))) ) ) # ( !\hdmit_init_mod|i2c|master|Selector28~4_combout  & ( (!\hdmit_init_mod|i2c|master|Selector28~5_combout ) # ((!\hdmit_init_mod|count [2] & !\hdmit_init_mod|count[1]~DUPLICATE_q )) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(!\hdmit_init_mod|i2c|master|Selector28~6_combout ),
	.datac(!\hdmit_init_mod|count[1]~DUPLICATE_q ),
	.datad(!\hdmit_init_mod|i2c|master|Selector28~5_combout ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|Selector28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~7 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~7 .lut_mask = 64'hFFA0FFA0CC80CC80;
defparam \hdmit_init_mod|i2c|master|Selector28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~1 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~1_combout  = ( !\hdmit_init_mod|count[4]~DUPLICATE_q  & ( (!\hdmit_init_mod|count [2] & ((\hdmit_init_mod|i2c|master|command_index [1]) # (\hdmit_init_mod|i2c|master|command_index [0]))) ) )

	.dataa(!\hdmit_init_mod|count [2]),
	.datab(gnd),
	.datac(!\hdmit_init_mod|i2c|master|command_index [0]),
	.datad(!\hdmit_init_mod|i2c|master|command_index [1]),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|count[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~1 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~1 .lut_mask = 64'h0AAA0AAA00000000;
defparam \hdmit_init_mod|i2c|master|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~2 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~2_combout  = ( \hdmit_init_mod|i2c|master|Selector28~1_combout  & ( (\hdmit_init_mod|count [0] & (\hdmit_init_mod|count [3] & (!\hdmit_init_mod|count [5] & \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ))) ) )

	.dataa(!\hdmit_init_mod|count [0]),
	.datab(!\hdmit_init_mod|count [3]),
	.datac(!\hdmit_init_mod|count [5]),
	.datad(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\hdmit_init_mod|i2c|master|Selector28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~2 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~2 .lut_mask = 64'h0000000000100010;
defparam \hdmit_init_mod|i2c|master|Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector28~8 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector28~8_combout  = ( \hdmit_init_mod|i2c|master|Selector28~2_combout  & ( \hdmit_init_mod|count [5] ) ) # ( !\hdmit_init_mod|i2c|master|Selector28~2_combout  & ( \hdmit_init_mod|count [5] & ( 
// (!\hdmit_init_mod|i2c|master|Selector28~7_combout ) # (\hdmit_init_mod|i2c|master|Selector28~9_combout ) ) ) ) # ( \hdmit_init_mod|i2c|master|Selector28~2_combout  & ( !\hdmit_init_mod|count [5] ) ) # ( !\hdmit_init_mod|i2c|master|Selector28~2_combout  & 
// ( !\hdmit_init_mod|count [5] & ( ((!\hdmit_init_mod|i2c|master|Selector28~7_combout ) # ((\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & \hdmit_init_mod|i2c|master|Selector28~0_combout ))) # (\hdmit_init_mod|i2c|master|Selector28~9_combout ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|Selector28~9_combout ),
	.datab(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datac(!\hdmit_init_mod|i2c|master|Selector28~0_combout ),
	.datad(!\hdmit_init_mod|i2c|master|Selector28~7_combout ),
	.datae(!\hdmit_init_mod|i2c|master|Selector28~2_combout ),
	.dataf(!\hdmit_init_mod|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector28~8 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector28~8 .lut_mask = 64'hFF57FFFFFF55FFFF;
defparam \hdmit_init_mod|i2c|master|Selector28~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N8
dffeas \hdmit_init_mod|i2c|master|current_data[8] (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|Selector28~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hdmit_init_mod|i2c|master|current_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|current_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|current_data[8] .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|current_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|Selector10~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|Selector10~0_combout  = ( \hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|i2c_sda~q  & ((!\hdmit_init_mod|i2c|master|state [1]) # 
// (\hdmit_init_mod|i2c|master|state [3]))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|i2c_sda~q  & ((!\hdmit_init_mod|i2c|master|state [1]) # 
// (\hdmit_init_mod|i2c|master|state [3]))) ) ) ) # ( \hdmit_init_mod|i2c|master|state [0] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [3] & (((\hdmit_init_mod|i2c|master|state [1] & 
// \hdmit_init_mod|i2c|master|current_data [8])))) # (\hdmit_init_mod|i2c|master|state [3] & (((!\hdmit_init_mod|i2c|master|state [1])) # (\hdmit_init_mod|i2c|master|i2c_sda~q ))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [0] & ( 
// !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [1]) # ((\hdmit_init_mod|i2c|master|i2c_sda~q  & \hdmit_init_mod|i2c|master|state [3])) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|i2c_sda~q ),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(!\hdmit_init_mod|i2c|master|state [1]),
	.datad(!\hdmit_init_mod|i2c|master|current_data [8]),
	.datae(!\hdmit_init_mod|i2c|master|state [0]),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|Selector10~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|Selector10~0 .lut_mask = 64'hF1F1313D51515151;
defparam \hdmit_init_mod|i2c|master|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N5
dffeas \hdmit_init_mod|i2c|master|i2c_sda (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(gnd),
	.asdata(\hdmit_init_mod|i2c|master|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\sr_latch_n|output_Q~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|i2c_sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_sda .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|i2c_sda .power_up = "low";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\clock50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\display|pll74|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(\sr_latch_n|output_Q~combout ),
	.pfden(gnd),
	.refclkin(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\display|pll74|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "816.666666 mhz";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 49;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 49;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 3;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\display|pll74|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\display|pll74|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "74.242424 mhz";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \display|pll74|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\display|pll74|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \display|Add0~25 (
// Equation(s):
// \display|Add0~25_sumout  = SUM(( \display|res_h [0] ) + ( VCC ) + ( !VCC ))
// \display|Add0~26  = CARRY(( \display|res_h [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_h [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~25_sumout ),
	.cout(\display|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~25 .extended_lut = "off";
defparam \display|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \display|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \display|Add0~29 (
// Equation(s):
// \display|Add0~29_sumout  = SUM(( \display|res_h [1] ) + ( GND ) + ( \display|Add0~26  ))
// \display|Add0~30  = CARRY(( \display|res_h [1] ) + ( GND ) + ( \display|Add0~26  ))

	.dataa(!\display|res_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~29_sumout ),
	.cout(\display|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~29 .extended_lut = "off";
defparam \display|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \display|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N4
dffeas \display|res_h[1] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[1] .is_wysiwyg = "true";
defparam \display|res_h[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \display|Add0~17 (
// Equation(s):
// \display|Add0~17_sumout  = SUM(( \display|res_h [2] ) + ( GND ) + ( \display|Add0~30  ))
// \display|Add0~18  = CARRY(( \display|res_h [2] ) + ( GND ) + ( \display|Add0~30  ))

	.dataa(gnd),
	.datab(!\display|res_h [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~17_sumout ),
	.cout(\display|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~17 .extended_lut = "off";
defparam \display|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N8
dffeas \display|res_h[2] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[2] .is_wysiwyg = "true";
defparam \display|res_h[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \display|Add0~21 (
// Equation(s):
// \display|Add0~21_sumout  = SUM(( \display|res_h[3]~DUPLICATE_q  ) + ( GND ) + ( \display|Add0~18  ))
// \display|Add0~22  = CARRY(( \display|res_h[3]~DUPLICATE_q  ) + ( GND ) + ( \display|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_h[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~21_sumout ),
	.cout(\display|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~21 .extended_lut = "off";
defparam \display|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N11
dffeas \display|res_h[3]~DUPLICATE (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[3]~DUPLICATE .is_wysiwyg = "true";
defparam \display|res_h[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \display|Add0~13 (
// Equation(s):
// \display|Add0~13_sumout  = SUM(( \display|res_h [4] ) + ( GND ) + ( \display|Add0~22  ))
// \display|Add0~14  = CARRY(( \display|res_h [4] ) + ( GND ) + ( \display|Add0~22  ))

	.dataa(gnd),
	.datab(!\display|res_h [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~13_sumout ),
	.cout(\display|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~13 .extended_lut = "off";
defparam \display|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N14
dffeas \display|res_h[4] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[4] .is_wysiwyg = "true";
defparam \display|res_h[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \display|Add0~1 (
// Equation(s):
// \display|Add0~1_sumout  = SUM(( \display|res_h [5] ) + ( GND ) + ( \display|Add0~14  ))
// \display|Add0~2  = CARRY(( \display|res_h [5] ) + ( GND ) + ( \display|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_h [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~1_sumout ),
	.cout(\display|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~1 .extended_lut = "off";
defparam \display|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N17
dffeas \display|res_h[5] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[5] .is_wysiwyg = "true";
defparam \display|res_h[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \display|Add0~5 (
// Equation(s):
// \display|Add0~5_sumout  = SUM(( \display|res_h [6] ) + ( GND ) + ( \display|Add0~2  ))
// \display|Add0~6  = CARRY(( \display|res_h [6] ) + ( GND ) + ( \display|Add0~2  ))

	.dataa(gnd),
	.datab(!\display|res_h [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~5_sumout ),
	.cout(\display|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~5 .extended_lut = "off";
defparam \display|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \display|res_h[6] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[6] .is_wysiwyg = "true";
defparam \display|res_h[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \display|Add0~9 (
// Equation(s):
// \display|Add0~9_sumout  = SUM(( \display|res_h [7] ) + ( GND ) + ( \display|Add0~6  ))
// \display|Add0~10  = CARRY(( \display|res_h [7] ) + ( GND ) + ( \display|Add0~6  ))

	.dataa(!\display|res_h [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~9_sumout ),
	.cout(\display|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~9 .extended_lut = "off";
defparam \display|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \display|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N23
dffeas \display|res_h[7] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[7] .is_wysiwyg = "true";
defparam \display|res_h[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \display|Add0~33 (
// Equation(s):
// \display|Add0~33_sumout  = SUM(( \display|res_h [8] ) + ( GND ) + ( \display|Add0~10  ))
// \display|Add0~34  = CARRY(( \display|res_h [8] ) + ( GND ) + ( \display|Add0~10  ))

	.dataa(gnd),
	.datab(!\display|res_h [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~33_sumout ),
	.cout(\display|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~33 .extended_lut = "off";
defparam \display|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \display|res_h[8] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[8] .is_wysiwyg = "true";
defparam \display|res_h[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \display|Add0~37 (
// Equation(s):
// \display|Add0~37_sumout  = SUM(( \display|res_h [9] ) + ( GND ) + ( \display|Add0~34  ))
// \display|Add0~38  = CARRY(( \display|res_h [9] ) + ( GND ) + ( \display|Add0~34  ))

	.dataa(!\display|res_h [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~37_sumout ),
	.cout(\display|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \display|Add0~37 .extended_lut = "off";
defparam \display|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \display|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N29
dffeas \display|res_h[9] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[9] .is_wysiwyg = "true";
defparam \display|res_h[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \display|Equal0~1 (
// Equation(s):
// \display|Equal0~1_combout  = ( \display|res_h [5] & ( (\display|res_h [6] & (!\display|res_h [7] & \display|res_h [9])) ) )

	.dataa(gnd),
	.datab(!\display|res_h [6]),
	.datac(!\display|res_h [7]),
	.datad(!\display|res_h [9]),
	.datae(gnd),
	.dataf(!\display|res_h [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Equal0~1 .extended_lut = "off";
defparam \display|Equal0~1 .lut_mask = 64'h0000000000300030;
defparam \display|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \display|Add0~41 (
// Equation(s):
// \display|Add0~41_sumout  = SUM(( \display|res_h [10] ) + ( GND ) + ( \display|Add0~38  ))

	.dataa(gnd),
	.datab(!\display|res_h [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Add0~41 .extended_lut = "off";
defparam \display|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N32
dffeas \display|res_h[10] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[10] .is_wysiwyg = "true";
defparam \display|res_h[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N10
dffeas \display|res_h[3] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[3] .is_wysiwyg = "true";
defparam \display|res_h[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \display|Equal0~0 (
// Equation(s):
// \display|Equal0~0_combout  = ( !\display|res_h [2] & ( (!\display|res_h [1] & (!\display|res_h [8] & \display|res_h [0])) ) )

	.dataa(!\display|res_h [1]),
	.datab(gnd),
	.datac(!\display|res_h [8]),
	.datad(!\display|res_h [0]),
	.datae(gnd),
	.dataf(!\display|res_h [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Equal0~0 .extended_lut = "off";
defparam \display|Equal0~0 .lut_mask = 64'h00A000A000000000;
defparam \display|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \display|Equal0~2 (
// Equation(s):
// \display|Equal0~2_combout  = ( \display|res_h [4] & ( (\display|Equal0~1_combout  & (\display|res_h [10] & (!\display|res_h [3] & \display|Equal0~0_combout ))) ) )

	.dataa(!\display|Equal0~1_combout ),
	.datab(!\display|res_h [10]),
	.datac(!\display|res_h [3]),
	.datad(!\display|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\display|res_h [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Equal0~2 .extended_lut = "off";
defparam \display|Equal0~2 .lut_mask = 64'h0000000000100010;
defparam \display|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N2
dffeas \display|res_h[0] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_h[0] .is_wysiwyg = "true";
defparam \display|res_h[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \display|hsync~0 (
// Equation(s):
// \display|hsync~0_combout  = ( \display|res_h [2] & ( (\display|res_h [3] & ((\display|res_h [1]) # (\display|res_h [0]))) ) )

	.dataa(!\display|res_h [0]),
	.datab(gnd),
	.datac(!\display|res_h [1]),
	.datad(!\display|res_h [3]),
	.datae(gnd),
	.dataf(!\display|res_h [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|hsync~0 .extended_lut = "off";
defparam \display|hsync~0 .lut_mask = 64'h00000000005F005F;
defparam \display|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N39
cyclonev_lcell_comb \display|hsync~1 (
// Equation(s):
// \display|hsync~1_combout  = ( \display|res_h [8] & ( (\display|res_h [10] & !\display|res_h [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_h [10]),
	.datad(!\display|res_h [9]),
	.datae(gnd),
	.dataf(!\display|res_h [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|hsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|hsync~1 .extended_lut = "off";
defparam \display|hsync~1 .lut_mask = 64'h000000000F000F00;
defparam \display|hsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \display|hsync~2 (
// Equation(s):
// \display|hsync~2_combout  = ( \display|hsync~1_combout  & ( \display|res_h [5] & ( (!\display|res_h [6]) # (((!\display|hsync~0_combout  & !\display|res_h [4])) # (\display|res_h [7])) ) ) ) # ( !\display|hsync~1_combout  & ( \display|res_h [5] ) ) # ( 
// \display|hsync~1_combout  & ( !\display|res_h [5] & ( (!\display|res_h [7]) # (\display|res_h [6]) ) ) ) # ( !\display|hsync~1_combout  & ( !\display|res_h [5] ) )

	.dataa(!\display|hsync~0_combout ),
	.datab(!\display|res_h [6]),
	.datac(!\display|res_h [7]),
	.datad(!\display|res_h [4]),
	.datae(!\display|hsync~1_combout ),
	.dataf(!\display|res_h [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|hsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|hsync~2 .extended_lut = "off";
defparam \display|hsync~2 .lut_mask = 64'hFFFFF3F3FFFFEFCF;
defparam \display|hsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N0
cyclonev_lcell_comb \display|Add1~41 (
// Equation(s):
// \display|Add1~41_sumout  = SUM(( \display|res_v [0] ) + ( VCC ) + ( !VCC ))
// \display|Add1~42  = CARRY(( \display|res_v [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_v [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~41_sumout ),
	.cout(\display|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~41 .extended_lut = "off";
defparam \display|Add1~41 .lut_mask = 64'h0000000000000F0F;
defparam \display|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N2
dffeas \display|res_v[0] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[0] .is_wysiwyg = "true";
defparam \display|res_v[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N3
cyclonev_lcell_comb \display|Add1~17 (
// Equation(s):
// \display|Add1~17_sumout  = SUM(( \display|res_v [1] ) + ( GND ) + ( \display|Add1~42  ))
// \display|Add1~18  = CARRY(( \display|res_v [1] ) + ( GND ) + ( \display|Add1~42  ))

	.dataa(!\display|res_v [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~17_sumout ),
	.cout(\display|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~17 .extended_lut = "off";
defparam \display|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \display|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N5
dffeas \display|res_v[1] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[1] .is_wysiwyg = "true";
defparam \display|res_v[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \display|Add1~13 (
// Equation(s):
// \display|Add1~13_sumout  = SUM(( \display|res_v[2]~DUPLICATE_q  ) + ( GND ) + ( \display|Add1~18  ))
// \display|Add1~14  = CARRY(( \display|res_v[2]~DUPLICATE_q  ) + ( GND ) + ( \display|Add1~18  ))

	.dataa(gnd),
	.datab(!\display|res_v[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~13_sumout ),
	.cout(\display|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~13 .extended_lut = "off";
defparam \display|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N9
cyclonev_lcell_comb \display|Add1~9 (
// Equation(s):
// \display|Add1~9_sumout  = SUM(( \display|res_v [3] ) + ( GND ) + ( \display|Add1~14  ))
// \display|Add1~10  = CARRY(( \display|res_v [3] ) + ( GND ) + ( \display|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_v [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~9_sumout ),
	.cout(\display|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~9 .extended_lut = "off";
defparam \display|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N11
dffeas \display|res_v[3] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[3] .is_wysiwyg = "true";
defparam \display|res_v[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N12
cyclonev_lcell_comb \display|Add1~5 (
// Equation(s):
// \display|Add1~5_sumout  = SUM(( \display|res_v [4] ) + ( GND ) + ( \display|Add1~10  ))
// \display|Add1~6  = CARRY(( \display|res_v [4] ) + ( GND ) + ( \display|Add1~10  ))

	.dataa(gnd),
	.datab(!\display|res_v [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~5_sumout ),
	.cout(\display|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~5 .extended_lut = "off";
defparam \display|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N14
dffeas \display|res_v[4] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[4] .is_wysiwyg = "true";
defparam \display|res_v[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N15
cyclonev_lcell_comb \display|Add1~1 (
// Equation(s):
// \display|Add1~1_sumout  = SUM(( \display|res_v [5] ) + ( GND ) + ( \display|Add1~6  ))
// \display|Add1~2  = CARRY(( \display|res_v [5] ) + ( GND ) + ( \display|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_v [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~1_sumout ),
	.cout(\display|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~1 .extended_lut = "off";
defparam \display|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N17
dffeas \display|res_v[5] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[5] .is_wysiwyg = "true";
defparam \display|res_v[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N42
cyclonev_lcell_comb \display|Equal1~1 (
// Equation(s):
// \display|Equal1~1_combout  = ( \display|res_v [5] & ( (!\display|res_v [4] & (\display|res_v [0] & \display|res_v [2])) ) )

	.dataa(gnd),
	.datab(!\display|res_v [4]),
	.datac(!\display|res_v [0]),
	.datad(!\display|res_v [2]),
	.datae(gnd),
	.dataf(!\display|res_v [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Equal1~1 .extended_lut = "off";
defparam \display|Equal1~1 .lut_mask = 64'h00000000000C000C;
defparam \display|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N18
cyclonev_lcell_comb \display|Add1~33 (
// Equation(s):
// \display|Add1~33_sumout  = SUM(( \display|res_v [6] ) + ( GND ) + ( \display|Add1~2  ))
// \display|Add1~34  = CARRY(( \display|res_v [6] ) + ( GND ) + ( \display|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_v [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~33_sumout ),
	.cout(\display|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~33 .extended_lut = "off";
defparam \display|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N20
dffeas \display|res_v[6] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[6] .is_wysiwyg = "true";
defparam \display|res_v[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N21
cyclonev_lcell_comb \display|Add1~29 (
// Equation(s):
// \display|Add1~29_sumout  = SUM(( \display|res_v [7] ) + ( GND ) + ( \display|Add1~34  ))
// \display|Add1~30  = CARRY(( \display|res_v [7] ) + ( GND ) + ( \display|Add1~34  ))

	.dataa(!\display|res_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~29_sumout ),
	.cout(\display|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~29 .extended_lut = "off";
defparam \display|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \display|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N23
dffeas \display|res_v[7] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[7] .is_wysiwyg = "true";
defparam \display|res_v[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \display|Add1~21 (
// Equation(s):
// \display|Add1~21_sumout  = SUM(( \display|res_v [8] ) + ( GND ) + ( \display|Add1~30  ))
// \display|Add1~22  = CARRY(( \display|res_v [8] ) + ( GND ) + ( \display|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_v [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~21_sumout ),
	.cout(\display|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~21 .extended_lut = "off";
defparam \display|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N26
dffeas \display|res_v[8] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[8] .is_wysiwyg = "true";
defparam \display|res_v[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N27
cyclonev_lcell_comb \display|Add1~37 (
// Equation(s):
// \display|Add1~37_sumout  = SUM(( \display|res_v [9] ) + ( GND ) + ( \display|Add1~22  ))
// \display|Add1~38  = CARRY(( \display|res_v [9] ) + ( GND ) + ( \display|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|res_v [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~37_sumout ),
	.cout(\display|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \display|Add1~37 .extended_lut = "off";
defparam \display|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N28
dffeas \display|res_v[9] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[9] .is_wysiwyg = "true";
defparam \display|res_v[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \display|Add1~25 (
// Equation(s):
// \display|Add1~25_sumout  = SUM(( \display|res_v [10] ) + ( GND ) + ( \display|Add1~38  ))

	.dataa(gnd),
	.datab(!\display|res_v [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Add1~25 .extended_lut = "off";
defparam \display|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \display|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N32
dffeas \display|res_v[10] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[10] .is_wysiwyg = "true";
defparam \display|res_v[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N36
cyclonev_lcell_comb \display|Equal1~0 (
// Equation(s):
// \display|Equal1~0_combout  = ( !\display|res_v [10] & ( (\display|res_v [6] & (\display|res_v [9] & (!\display|res_v [8] & \display|res_v [7]))) ) )

	.dataa(!\display|res_v [6]),
	.datab(!\display|res_v [9]),
	.datac(!\display|res_v [8]),
	.datad(!\display|res_v [7]),
	.datae(gnd),
	.dataf(!\display|res_v [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Equal1~0 .extended_lut = "off";
defparam \display|Equal1~0 .lut_mask = 64'h0010001000000000;
defparam \display|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N45
cyclonev_lcell_comb \display|Equal1~2 (
// Equation(s):
// \display|Equal1~2_combout  = ( \display|res_v [3] & ( (!\display|res_v [1] & (\display|Equal1~1_combout  & \display|Equal1~0_combout )) ) )

	.dataa(!\display|res_v [1]),
	.datab(gnd),
	.datac(!\display|Equal1~1_combout ),
	.datad(!\display|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\display|res_v [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|Equal1~2 .extended_lut = "off";
defparam \display|Equal1~2 .lut_mask = 64'h00000000000A000A;
defparam \display|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N8
dffeas \display|res_v[2]~DUPLICATE (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[2]~DUPLICATE .is_wysiwyg = "true";
defparam \display|res_v[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N7
dffeas \display|res_v[2] (
	.clk(\display|pll74|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\display|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\sr_latch_n|output_Q~combout ),
	.aload(gnd),
	.sclr(\display|Equal1~2_combout ),
	.sload(gnd),
	.ena(\display|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|res_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|res_v[2] .is_wysiwyg = "true";
defparam \display|res_v[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N54
cyclonev_lcell_comb \display|vsync~0 (
// Equation(s):
// \display|vsync~0_combout  = ( \display|res_v [1] & ( \display|res_v [5] ) ) # ( !\display|res_v [1] & ( \display|res_v [5] ) ) # ( \display|res_v [1] & ( !\display|res_v [5] & ( (!\display|res_v [2]) # (((!\display|Equal1~0_combout ) # (!\display|res_v 
// [4])) # (\display|res_v [3])) ) ) ) # ( !\display|res_v [1] & ( !\display|res_v [5] & ( (!\display|Equal1~0_combout ) # ((!\display|res_v [4]) # (!\display|res_v [2] $ (\display|res_v [3]))) ) ) )

	.dataa(!\display|res_v [2]),
	.datab(!\display|res_v [3]),
	.datac(!\display|Equal1~0_combout ),
	.datad(!\display|res_v [4]),
	.datae(!\display|res_v [1]),
	.dataf(!\display|res_v [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|vsync~0 .extended_lut = "off";
defparam \display|vsync~0 .lut_mask = 64'hFFF9FFFBFFFFFFFF;
defparam \display|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \display|data_enable~1 (
// Equation(s):
// \display|data_enable~1_combout  = ( \display|res_h [8] & ( \display|res_h [10] ) ) # ( !\display|res_h [8] & ( (\display|res_h [10] & \display|res_h [9]) ) )

	.dataa(gnd),
	.datab(!\display|res_h [10]),
	.datac(gnd),
	.datad(!\display|res_h [9]),
	.datae(gnd),
	.dataf(!\display|res_h [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|data_enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|data_enable~1 .extended_lut = "off";
defparam \display|data_enable~1 .lut_mask = 64'h0033003333333333;
defparam \display|data_enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N39
cyclonev_lcell_comb \display|data_enable~0 (
// Equation(s):
// \display|data_enable~0_combout  = ( \display|res_v [5] & ( (\display|res_v [6] & (\display|res_v [9] & \display|res_v [7])) ) ) # ( !\display|res_v [5] & ( (\display|res_v [6] & (\display|res_v [9] & (\display|res_v [4] & \display|res_v [7]))) ) )

	.dataa(!\display|res_v [6]),
	.datab(!\display|res_v [9]),
	.datac(!\display|res_v [4]),
	.datad(!\display|res_v [7]),
	.datae(gnd),
	.dataf(!\display|res_v [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|data_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|data_enable~0 .extended_lut = "off";
defparam \display|data_enable~0 .lut_mask = 64'h0001000100110011;
defparam \display|data_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N48
cyclonev_lcell_comb \display|data_enable~2 (
// Equation(s):
// \display|data_enable~2_combout  = ( \display|res_v [10] ) # ( !\display|res_v [10] & ( (((\display|res_v [9] & \display|res_v [8])) # (\display|data_enable~0_combout )) # (\display|data_enable~1_combout ) ) )

	.dataa(!\display|data_enable~1_combout ),
	.datab(!\display|res_v [9]),
	.datac(!\display|res_v [8]),
	.datad(!\display|data_enable~0_combout ),
	.datae(gnd),
	.dataf(!\display|res_v [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|data_enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|data_enable~2 .extended_lut = "off";
defparam \display|data_enable~2 .lut_mask = 64'h57FF57FFFFFFFFFF;
defparam \display|data_enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N26
dffeas \hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|i2c_scl~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|i2c_scl~0 (
// Equation(s):
// \hdmit_init_mod|i2c|master|i2c_scl~0_combout  = ( \hdmit_init_mod|i2c|master|state [1] & ( \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & (\hdmit_init_mod|i2c|master|state 
// [0])) # (\sr_latch_n|output_Q~combout  & ((\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q ))))) # (\hdmit_init_mod|i2c|master|state [3] & (((\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q )))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( 
// \hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (!\hdmit_init_mod|i2c|master|state [3] & ((!\sr_latch_n|output_Q~combout  & (!\hdmit_init_mod|i2c|master|state [0])) # (\sr_latch_n|output_Q~combout  & ((\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q 
// ))))) # (\hdmit_init_mod|i2c|master|state [3] & (((\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q )))) ) ) ) # ( \hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( (\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q 
//  & (((\sr_latch_n|output_Q~combout ) # (\hdmit_init_mod|i2c|master|state [3])) # (\hdmit_init_mod|i2c|master|state [0]))) ) ) ) # ( !\hdmit_init_mod|i2c|master|state [1] & ( !\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q  & ( 
// (!\sr_latch_n|output_Q~combout ) # (\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q ) ) ) )

	.dataa(!\hdmit_init_mod|i2c|master|state [0]),
	.datab(!\hdmit_init_mod|i2c|master|state [3]),
	.datac(!\hdmit_init_mod|i2c|master|i2c_scl~DUPLICATE_q ),
	.datad(!\sr_latch_n|output_Q~combout ),
	.datae(!\hdmit_init_mod|i2c|master|state [1]),
	.dataf(!\hdmit_init_mod|i2c|master|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|i2c_scl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_scl~0 .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|i2c_scl~0 .lut_mask = 64'hFF0F070F8B0F470F;
defparam \hdmit_init_mod|i2c|master|i2c_scl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \hdmit_init_mod|i2c|master|i2c_scl~feeder (
// Equation(s):
// \hdmit_init_mod|i2c|master|i2c_scl~feeder_combout  = \hdmit_init_mod|i2c|master|i2c_scl~0_combout 

	.dataa(gnd),
	.datab(!\hdmit_init_mod|i2c|master|i2c_scl~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hdmit_init_mod|i2c|master|i2c_scl~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_scl~feeder .extended_lut = "off";
defparam \hdmit_init_mod|i2c|master|i2c_scl~feeder .lut_mask = 64'h3333333333333333;
defparam \hdmit_init_mod|i2c|master|i2c_scl~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \hdmit_init_mod|i2c|master|i2c_scl (
	.clk(\hdmit_init_mod|clk_divider|i2c_clk~q ),
	.d(\hdmit_init_mod|i2c|master|i2c_scl~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hdmit_init_mod|i2c|master|i2c_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hdmit_init_mod|i2c|master|i2c_scl .is_wysiwyg = "true";
defparam \hdmit_init_mod|i2c|master|i2c_scl .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \hdmi_tx_int~input (
	.i(hdmi_tx_int),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hdmi_tx_int~input_o ));
// synopsys translate_off
defparam \hdmi_tx_int~input .bus_hold = "false";
defparam \hdmi_tx_int~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
