{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538447995841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538447995848 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 21:39:55 2018 " "Processing started: Mon Oct 01 21:39:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538447995848 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538447995848 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538447995849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538447996460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538447996460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ca2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ca2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CA2-BEHAVORIAL " "Found design unit 1: CA2-BEHAVORIAL" {  } { { "CA2.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CA2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007098 ""} { "Info" "ISGN_ENTITY_NAME" "1 CA2 " "Found entity 1: CA2" {  } { { "CA2.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CA2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-LEQ " "Found design unit 1: comparador-LEQ" {  } { { "comparador.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007102 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTF-BEHAVORIAL " "Found design unit 1: NOTF-BEHAVORIAL" {  } { { "NOTF.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/NOTF.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007105 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTF " "Found entity 1: NOTF" {  } { { "NOTF.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/NOTF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUMADOR-BEHAVORIAL " "Found design unit 1: SUMADOR-BEHAVORIAL" {  } { { "SUMADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/SUMADOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007109 ""} { "Info" "ISGN_ENTITY_NAME" "1 sUMADOR " "Found entity 1: sUMADOR" {  } { { "SUMADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/SUMADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file restador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RESTADOR-BEHAVORIAL " "Found design unit 1: RESTADOR-BEHAVORIAL" {  } { { "RESTADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/RESTADOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007112 ""} { "Info" "ISGN_ENTITY_NAME" "1 RESTADOR " "Found entity 1: RESTADOR" {  } { { "RESTADOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/RESTADOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FAND-BEHAVORIAL " "Found design unit 1: FAND-BEHAVORIAL" {  } { { "FAND.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FAND.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007116 ""} { "Info" "ISGN_ENTITY_NAME" "1 FAND " "Found entity 1: FAND" {  } { { "FAND.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FAND.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FXOR-BEHAVORIAL " "Found design unit 1: FXOR-BEHAVORIAL" {  } { { "FXOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FXOR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007119 ""} { "Info" "ISGN_ENTITY_NAME" "1 FXOR " "Found entity 1: FXOR" {  } { { "FXOR.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FXOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ha.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ha.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "HA.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/HA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLICADOR " "Found entity 1: MULTIPLICADOR" {  } { { "MULTIPLICADOR.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTIPLICADOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multprin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multprin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTPRIN-BEHAVORIAL " "Found design unit 1: MULTPRIN-BEHAVORIAL" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007130 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTPRIN " "Found entity 1: MULTPRIN" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXAB-BEHAVIORAL " "Found design unit 1: MUXAB-BEHAVIORAL" {  } { { "MUXAB.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MUXAB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007134 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXAB " "Found entity 1: MUXAB" {  } { { "MUXAB.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MUXAB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changebut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changebut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGEBUT-BEHAVIORAL " "Found design unit 1: CHANGEBUT-BEHAVIORAL" {  } { { "CHANGEBUT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CHANGEBUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007137 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGEBUT " "Found entity 1: CHANGEBUT" {  } { { "CHANGEBUT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CHANGEBUT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file prin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PRIN " "Found entity 1: PRIN" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ftovect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ftovect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FTOVECT-BEHAVORIAL " "Found design unit 1: FTOVECT-BEHAVORIAL" {  } { { "FTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FTOVECT.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007143 ""} { "Info" "ISGN_ENTITY_NAME" "1 FTOVECT " "Found entity 1: FTOVECT" {  } { { "FTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/FTOVECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttovect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttovect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTOVECT-BEHAVORIAL " "Found design unit 1: TTOVECT-BEHAVORIAL" {  } { { "TTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/TTOVECT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007146 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTOVECT " "Found entity 1: TTOVECT" {  } { { "TTOVECT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/TTOVECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-BEHAVORIAL " "Found design unit 1: CLOCK-BEHAVORIAL" {  } { { "clock.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/clock.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007150 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "clock.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "superif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file superif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 superif-BEHAVORIAL " "Found design unit 1: superif-BEHAVORIAL" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007154 ""} { "Info" "ISGN_ENTITY_NAME" "1 superif " "Found entity 1: superif" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXbcd-BEHAVIORAL " "Found design unit 1: MUXbcd-BEHAVIORAL" {  } { { "muxbcd.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/muxbcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007157 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXbcd " "Found entity 1: MUXbcd" {  } { { "muxbcd.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/muxbcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vecttofo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vecttofo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vecttofo-BEHAVORIAL " "Found design unit 1: vecttofo-BEHAVORIAL" {  } { { "vecttofo.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/vecttofo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007160 ""} { "Info" "ISGN_ENTITY_NAME" "1 vecttofo " "Found entity 1: vecttofo" {  } { { "vecttofo.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/vecttofo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sumas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sumas " "Found entity 1: sumas" {  } { { "sumas.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/sumas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fotovect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fotovect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fotovect-BEHAVORIAL " "Found design unit 1: fotovect-BEHAVORIAL" {  } { { "fotovect.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/fotovect.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007166 ""} { "Info" "ISGN_ENTITY_NAME" "1 fotovect " "Found entity 1: fotovect" {  } { { "fotovect.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/fotovect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538448007166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRIN " "Elaborating entity \"PRIN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538448007226 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "bcd2\[0..3\] bcd " "Bus \"bcd2\[0..3\]\" found using same base name as \"bcd\", which might lead to a name conflict." {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } { -120 360 544 -8 "inst18" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1538448007229 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd " "Converted elements in bus name \"bcd\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd\[0..3\] bcd0..3 " "Converted element name(s) from \"bcd\[0..3\]\" to \"bcd0..3\"" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1538448007229 ""}  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1538448007229 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "bcd2 " "Converted elements in bus name \"bcd2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "bcd2\[0..3\] bcd20..3 " "Converted element name(s) from \"bcd2\[0..3\]\" to \"bcd20..3\"" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1538448007230 ""}  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1538448007230 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "CA2 inst " "Block or symbol \"CA2\" of instance \"inst\" overlaps another block or symbol" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -304 -272 -120 -224 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538448007230 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "FAND inst2 " "Block or symbol \"FAND\" of instance \"inst2\" overlaps another block or symbol" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 56 -248 -96 136 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538448007230 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOTF inst5 " "Block or symbol \"NOTF\" of instance \"inst5\" overlaps another block or symbol" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -160 -264 -112 -80 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1538448007230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7448 7448:inst16 " "Elaborating entity \"7448\" for hierarchy \"7448:inst16\"" {  } { { "PRIN.bdf" "inst16" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -208 784 904 -48 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7448:inst16 " "Elaborated megafunction instantiation \"7448:inst16\"" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -208 784 904 -48 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXbcd MUXbcd:inst8 " "Elaborating entity \"MUXbcd\" for hierarchy \"MUXbcd:inst8\"" {  } { { "PRIN.bdf" "inst8" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -216 640 776 -104 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst14 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst14\"" {  } { { "PRIN.bdf" "inst14" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -344 496 616 -264 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "superif superif:inst18 " "Elaborating entity \"superif\" for hierarchy \"superif:inst18\"" {  } { { "PRIN.bdf" "inst18" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 360 544 -8 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007275 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "minusled superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"minusled\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledcomp superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"ledcomp\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"bcd\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd2 superif.vhd(17) " "VHDL Process Statement warning at superif.vhd(17): inferring latch(es) for signal or variable \"bcd2\", which holds its previous value in one or more paths through the process" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[3\] superif.vhd(17) " "Inferred latch for \"bcd2\[3\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[2\] superif.vhd(17) " "Inferred latch for \"bcd2\[2\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[1\] superif.vhd(17) " "Inferred latch for \"bcd2\[1\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd2\[0\] superif.vhd(17) " "Inferred latch for \"bcd2\[0\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[3\] superif.vhd(17) " "Inferred latch for \"bcd\[3\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[2\] superif.vhd(17) " "Inferred latch for \"bcd\[2\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[1\] superif.vhd(17) " "Inferred latch for \"bcd\[1\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bcd\[0\] superif.vhd(17) " "Inferred latch for \"bcd\[0\]\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledcomp superif.vhd(17) " "Inferred latch for \"ledcomp\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minusled superif.vhd(17) " "Inferred latch for \"minusled\" at superif.vhd(17)" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007277 "|PRIN|superif:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTPRIN MULTPRIN:inst9 " "Elaborating entity \"MULTPRIN\" for hierarchy \"MULTPRIN:inst9\"" {  } { { "PRIN.bdf" "inst9" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -296 112 296 -88 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007278 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S MULTPRIN.vhd(22) " "VHDL Process Statement warning at MULTPRIN.vhd(22): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[5\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[4\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[3\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[2\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[1\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] MULTPRIN.vhd(22) " "Inferred latch for \"S\[0\]\" at MULTPRIN.vhd(22)" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448007280 "|PRIN|MULTPRIN:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst7 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst7\"" {  } { { "PRIN.bdf" "inst7" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -232 -264 -112 -152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTOVECT TTOVECT:inst11 " "Elaborating entity \"TTOVECT\" for hierarchy \"TTOVECT:inst11\"" {  } { { "PRIN.bdf" "inst11" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -272 -848 -712 -160 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CA2 CA2:inst " "Elaborating entity \"CA2\" for hierarchy \"CA2:inst\"" {  } { { "PRIN.bdf" "inst" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -304 -272 -120 -224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXAB MUXAB:inst13 " "Elaborating entity \"MUXAB\" for hierarchy \"MUXAB:inst13\"" {  } { { "PRIN.bdf" "inst13" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -8 -656 -464 104 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGEBUT CHANGEBUT:inst1 " "Elaborating entity \"CHANGEBUT\" for hierarchy \"CHANGEBUT:inst1\"" {  } { { "PRIN.bdf" "inst1" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 24 -1136 -984 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FAND FAND:inst2 " "Elaborating entity \"FAND\" for hierarchy \"FAND:inst2\"" {  } { { "PRIN.bdf" "inst2" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 56 -248 -96 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FXOR FXOR:inst3 " "Elaborating entity \"FXOR\" for hierarchy \"FXOR:inst3\"" {  } { { "PRIN.bdf" "inst3" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 136 -272 -120 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FTOVECT FTOVECT:inst10 " "Elaborating entity \"FTOVECT\" for hierarchy \"FTOVECT:inst10\"" {  } { { "PRIN.bdf" "inst10" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 240 -64 72 384 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLICADOR MULTIPLICADOR:inst4 " "Elaborating entity \"MULTIPLICADOR\" for hierarchy \"MULTIPLICADOR:inst4\"" {  } { { "PRIN.bdf" "inst4" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 240 -696 -600 400 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA MULTIPLICADOR:inst4\|HA:inst12 " "Elaborating entity \"HA\" for hierarchy \"MULTIPLICADOR:inst4\|HA:inst12\"" {  } { { "MULTIPLICADOR.bdf" "inst12" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTIPLICADOR.bdf" { { 192 488 584 288 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA MULTIPLICADOR:inst4\|FA:inst9 " "Elaborating entity \"FA\" for hierarchy \"MULTIPLICADOR:inst4\|FA:inst9\"" {  } { { "MULTIPLICADOR.bdf" "inst9" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTIPLICADOR.bdf" { { 304 648 760 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTF NOTF:inst5 " "Elaborating entity \"NOTF\" for hierarchy \"NOTF:inst5\"" {  } { { "PRIN.bdf" "inst5" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -160 -264 -112 -80 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESTADOR RESTADOR:inst6 " "Elaborating entity \"RESTADOR\" for hierarchy \"RESTADOR:inst6\"" {  } { { "PRIN.bdf" "inst6" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -16 -256 -104 64 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fotovect fotovect:inst20 " "Elaborating entity \"fotovect\" for hierarchy \"fotovect:inst20\"" {  } { { "PRIN.bdf" "inst20" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 104 -544 -408 216 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumas sumas:inst19 " "Elaborating entity \"sumas\" for hierarchy \"sumas:inst19\"" {  } { { "PRIN.bdf" "inst19" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 400 -688 -592 560 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448007310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[2\] " "LATCH primitive \"MULTPRIN:inst9\|S\[2\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[4\] " "LATCH primitive \"MULTPRIN:inst9\|S\[4\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[3\] " "LATCH primitive \"MULTPRIN:inst9\|S\[3\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007569 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MULTPRIN:inst9\|S\[5\] " "LATCH primitive \"MULTPRIN:inst9\|S\[5\]\" is permanently enabled" {  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007570 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd2\[2\] " "Latch superif:inst18\|bcd2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007785 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007785 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[2\] " "Latch superif:inst18\|bcd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[0\] " "Latch superif:inst18\|bcd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd2\[3\] " "Latch superif:inst18\|bcd2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[3\] " "Latch superif:inst18\|bcd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd2\[1\] " "Latch superif:inst18\|bcd2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|bcd\[1\] " "Latch superif:inst18\|bcd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|ledcomp " "Latch superif:inst18\|ledcomp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "superif:inst18\|minusled " "Latch superif:inst18\|minusled has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S0 " "Ports D and ENA on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S0 " "Ports ENA and CLR on the latch are fed by the same signal S0" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MULTPRIN:inst9\|S\[1\] " "Latch MULTPRIN:inst9\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MULTPRIN:inst9\|S\[0\] " "Latch MULTPRIN:inst9\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S1 " "Ports D and ENA on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR S1 " "Ports ENA and CLR on the latch are fed by the same signal S1" {  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538448007786 ""}  } { { "MULTPRIN.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/MULTPRIN.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538448007786 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[2\] " "LATCH primitive \"superif:inst18\|bcd\[2\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[0\] " "LATCH primitive \"superif:inst18\|bcd\[0\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd2\[3\] " "LATCH primitive \"superif:inst18\|bcd2\[3\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[3\] " "LATCH primitive \"superif:inst18\|bcd\[3\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007877 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "superif:inst18\|bcd\[1\] " "LATCH primitive \"superif:inst18\|bcd\[1\]\" is permanently enabled" {  } { { "superif.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/superif.vhd" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1538448007877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538448007961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538448008700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538448008700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538448008744 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538448008744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538448008744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538448008744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538448008762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 21:40:08 2018 " "Processing ended: Mon Oct 01 21:40:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538448008762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538448008762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538448008762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538448008762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1538448010329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538448010337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 21:40:09 2018 " "Processing started: Mon Oct 01 21:40:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538448010337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1538448010337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EX1 -c EX1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1538448010337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1538448010513 ""}
{ "Info" "0" "" "Project  = EX1" {  } {  } 0 0 "Project  = EX1" 0 0 "Fitter" 0 0 1538448010514 ""}
{ "Info" "0" "" "Revision = EX1" {  } {  } 0 0 "Revision = EX1" 0 0 "Fitter" 0 0 1538448010514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1538448010605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1538448010605 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EX1 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"EX1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1538448010614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538448010651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1538448010651 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1538448010744 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1538448010755 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1538448010933 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538448010952 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538448010952 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1538448010952 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1538448010952 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1538448010955 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1538448010955 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538448010955 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538448010956 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538448010956 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1538448010956 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1538448010956 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 26 " "No exact pin location assignment(s) for 2 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1538448011090 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1538448011437 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EX1.sdc " "Synopsys Design Constraints File file not found: 'EX1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1538448011438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1538448011438 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1538448011440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1538448011440 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1538448011455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUTTON~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node BUTTON~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1538448011466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CHANGEBUT:inst1\|LASTBUT " "Destination node CHANGEBUT:inst1\|LASTBUT" {  } { { "CHANGEBUT.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/CHANGEBUT.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1538448011466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1538448011466 ""}  } { { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 48 -1328 -1152 64 "BUTTON" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1538448011466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1538448011809 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538448011810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1538448011810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538448011810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1538448011811 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1538448011811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1538448011811 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1538448011811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1538448011819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1538448011819 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1538448011819 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1538448011823 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1538448011823 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1538448011823 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 7 1 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 11 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 9 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 19 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1538448011823 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1538448011823 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1538448011823 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538448011835 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1538448011839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1538448012335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538448012366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1538448012376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1538448012724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538448012724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1538448013148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1538448013481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1538448013481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1538448013661 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1538448013661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538448013663 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1538448013838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538448013845 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538448014054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1538448014054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1538448014417 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1538448015374 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 MAX 10 " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S1 3.3-V LVTTL H8 " "Pin S1 uses I/O standard 3.3-V LVTTL at H8" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S1 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S1" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 464 -368 -192 480 "S1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S2 3.3-V LVTTL K10 " "Pin S2 uses I/O standard 3.3-V LVTTL at K10" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S2 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S2" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 480 -360 -184 496 "S2" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S0 3.3-V LVTTL E4 " "Pin S0 uses I/O standard 3.3-V LVTTL at E4" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { S0 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S0" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 448 -368 -192 464 "S0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B2 3.3-V LVTTL F1 " "Pin B2 uses I/O standard 3.3-V LVTTL at F1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { B2 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -88 -1144 -968 -72 "B2" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL E1 " "Pin A0 uses I/O standard 3.3-V LVTTL at E1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { A0 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -248 -1152 -976 -232 "A0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B0 3.3-V LVTTL D1 " "Pin B0 uses I/O standard 3.3-V LVTTL at D1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { B0 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B0" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -120 -1144 -968 -104 "B0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL C2 " "Pin A1 uses I/O standard 3.3-V LVTTL at C2" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { A1 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -232 -1152 -976 -216 "A1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B1 3.3-V LVTTL E3 " "Pin B1 uses I/O standard 3.3-V LVTTL at E3" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { B1 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B1" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -104 -1144 -968 -88 "B1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL C1 " "Pin A2 uses I/O standard 3.3-V LVTTL at C1" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { A2 } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -216 -1152 -976 -200 "A2" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL H6 " "Pin clock uses I/O standard 3.3-V LVTTL at H6" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { clock } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { -320 320 496 -304 "clock" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON 3.3-V LVTTL H5 " "Pin BUTTON uses I/O standard 3.3-V LVTTL at H5" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { BUTTON } } } { "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "z:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON" } } } } { "PRIN.bdf" "" { Schematic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/PRIN.bdf" { { 48 -1328 -1152 64 "BUTTON" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1538448015492 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1538448015492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Istanolion/Documents/GitHub/DDEX/DDEX/output_files/EX1.fit.smsg " "Generated suppressed messages file Z:/Istanolion/Documents/GitHub/DDEX/DDEX/output_files/EX1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1538448015527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5472 " "Peak virtual memory: 5472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538448015929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 21:40:15 2018 " "Processing ended: Mon Oct 01 21:40:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538448015929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538448015929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538448015929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1538448015929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1538448017191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538448017198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 21:40:17 2018 " "Processing started: Mon Oct 01 21:40:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538448017198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1538448017198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EX1 -c EX1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1538448017198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1538448017607 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1538448017945 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1538448017974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538448018238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 21:40:18 2018 " "Processing ended: Mon Oct 01 21:40:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538448018238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538448018238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538448018238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1538448018238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1538448019353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538448019361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 21:40:19 2018 " "Processing started: Mon Oct 01 21:40:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538448019361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1538448019361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off EX1 -c EX1 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1538448019361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1538448019768 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1538448019769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1538448019769 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Power Analyzer" 0 -1 1538448020043 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EX1.sdc " "Synopsys Design Constraints File file not found: 'EX1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1538448020067 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK:inst14\|output clock " "Register CLOCK:inst14\|output is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538448020068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1538448020068 "|PRIN|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BUTTON " "Node: BUTTON was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CHANGEBUT:inst1\|OUTPUT BUTTON " "Register CHANGEBUT:inst1\|OUTPUT is being clocked by BUTTON" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538448020068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1538448020068 "|PRIN|BUTTON"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "S0 " "Node: S0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch superif:inst18\|ledcomp S0 " "Latch superif:inst18\|ledcomp is being clocked by S0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1538448020068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1538448020068 "|PRIN|S0"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1538448020069 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1538448020072 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1538448020073 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1538448020074 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1538448020257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1538448020293 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1538448020693 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1538448021002 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "149.22 mW " "Total thermal power estimate for the design is 149.22 mW" {  } { { "z:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "z:/intelfpga_lite/18.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1538448021167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538448021353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 21:40:21 2018 " "Processing ended: Mon Oct 01 21:40:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538448021353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538448021353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538448021353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1538448021353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1538448022882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538448022889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 21:40:22 2018 " "Processing started: Mon Oct 01 21:40:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538448022889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1538448022889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EX1 -c EX1 " "Command: quartus_sta EX1 -c EX1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1538448022890 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1538448023076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1538448023329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1538448023329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023368 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1538448023478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EX1.sdc " "Synopsys Design Constraints File file not found: 'EX1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1538448023492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023492 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538448023493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BUTTON BUTTON " "create_clock -period 1.000 -name BUTTON BUTTON" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538448023493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S0 S0 " "create_clock -period 1.000 -name S0 S0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1538448023493 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538448023493 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1538448023494 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538448023494 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1538448023494 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1538448023504 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1538448023508 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538448023509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.332 " "Worst-case setup slack is -3.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.332              -3.332 S0  " "   -3.332              -3.332 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.993              -1.109 BUTTON  " "   -0.993              -1.109 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 clock  " "    0.261               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.292 " "Worst-case hold slack is -0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -0.292 S0  " "   -0.292              -0.292 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 BUTTON  " "    0.361               0.000 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 clock  " "    0.412               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.752 " "Worst-case recovery slack is -1.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752              -1.752 S0  " "   -1.752              -1.752 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.799 " "Worst-case removal slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 S0  " "    0.799               0.000 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.461 BUTTON  " "   -3.000              -7.461 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 clock  " "   -3.000              -4.487 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 S0  " "   -3.000              -3.000 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448023524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448023524 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538448023534 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1538448023554 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1538448023961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538448024029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538448024034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.056 " "Worst-case setup slack is -3.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.056              -3.056 S0  " "   -3.056              -3.056 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -0.889 BUTTON  " "   -0.868              -0.889 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 clock  " "    0.334               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.274 " "Worst-case hold slack is -0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.274              -0.274 S0  " "   -0.274              -0.274 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 BUTTON  " "    0.323               0.000 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clock  " "    0.368               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.657 " "Worst-case recovery slack is -1.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657              -1.657 S0  " "   -1.657              -1.657 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.772 " "Worst-case removal slack is 0.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 S0  " "    0.772               0.000 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.461 BUTTON  " "   -3.000              -7.461 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 clock  " "   -3.000              -4.487 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 S0  " "   -3.000              -3.000 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024049 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1538448024059 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1538448024215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1538448024216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.707 " "Worst-case setup slack is -0.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.707              -0.707 S0  " "   -0.707              -0.707 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 BUTTON  " "   -0.521              -0.521 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 clock  " "    0.694               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.090 " "Worst-case hold slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -0.090 S0  " "   -0.090              -0.090 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 BUTTON  " "    0.151               0.000 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clock  " "    0.170               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.146 " "Worst-case recovery slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 S0  " "    0.146               0.000 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.310 " "Worst-case removal slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 S0  " "    0.310               0.000 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.501 BUTTON  " "   -3.000              -6.501 BUTTON " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.153 clock  " "   -3.000              -4.153 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.009 S0  " "   -3.000              -3.009 S0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1538448024230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1538448024230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538448024939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1538448024940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538448024979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 21:40:24 2018 " "Processing ended: Mon Oct 01 21:40:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538448024979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538448024979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538448024979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538448024979 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1538448025687 ""}
