Analysis & Synthesis report for LabB
Sat Sep 03 11:13:36 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LabB|Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State
 11. State Machine - |LabB|ButtonSync:BS|State
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|altsyncram_0jd2:altsyncram1
 17. Source assignments for Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|altsyncram_4ja2:altsyncram1
 18. Source assignments for Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component|altsyncram_blj2:auto_generated
 19. Parameter Settings for User Entity Instance: Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "Mux16w_8to1:MuxInst"
 24. Port Connectivity Checks: "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst"
 25. Port Connectivity Checks: "Processor:ProcessorInst|Controller:PControl"
 26. Port Connectivity Checks: "Processor:ProcessorInst"
 27. Port Connectivity Checks: "KeyFilter:Filter"
 28. In-System Memory Content Editor Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 03 11:13:36 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; LabB                                       ;
; Top-level Entity Name              ; LabB                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 702                                        ;
;     Total combinational functions  ; 659                                        ;
;     Dedicated logic registers      ; 258                                        ;
; Total registers                    ; 258                                        ;
; Total pins                         ; 101                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 6,400                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; LabB               ; LabB               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; Mux16w_8to1.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Mux16w_8to1.v                                                      ;             ;
; Mux8_1.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Mux8_1.v                                                           ;             ;
; Mux2_1.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Mux2_1.v                                                           ;             ;
; Hex7seg.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Hex7seg.v                                                          ;             ;
; ButtonSync.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/ButtonSync.v                                                       ;             ;
; KeyFilter.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/KeyFilter.v                                                        ;             ;
; ALU74381.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/ALU74381.v                                                         ;             ;
; LabB.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/LabB.v                                                             ;             ;
; Processor.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Processor.v                                                        ;             ;
; Controller.v                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Controller.v                                                       ;             ;
; StateMachine.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/StateMachine.v                                                     ;             ;
; Datapath.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/Datapath.v                                                         ;             ;
; InstROM.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/InstROM.v                                                          ;             ;
; DataRAM.v                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/DataRAM.v                                                          ;             ;
; RegisterFile.v                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/RegisterFile.v                                                     ;             ;
; DataMem.mif                                                        ; yes             ; User Memory Initialization File              ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/DataMem.mif                                                        ;             ;
; InstMem.mif                                                        ; yes             ; User Memory Initialization File              ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/InstMem.mif                                                        ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                      ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                    ;             ;
; db/altsyncram_m1c1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/altsyncram_m1c1.tdf                                             ;             ;
; db/altsyncram_0jd2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/altsyncram_0jd2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                               ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;             ;
; db/altsyncram_hbk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/altsyncram_hbk1.tdf                                             ;             ;
; db/altsyncram_4ja2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/altsyncram_4ja2.tdf                                             ;             ;
; db/altsyncram_blj2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/altsyncram_blj2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld  ;
; db/ip/sld7bb2859b/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/ip/sld7bb2859b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 702                      ;
;                                             ;                          ;
; Total combinational functions               ; 659                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 332                      ;
;     -- 3 input functions                    ; 175                      ;
;     -- <=2 input functions                  ; 152                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 566                      ;
;     -- arithmetic mode                      ; 93                       ;
;                                             ;                          ;
; Total registers                             ; 258                      ;
;     -- Dedicated logic registers            ; 258                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 101                      ;
; Total memory bits                           ; 6400                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 244                      ;
; Total fan-out                               ; 4043                     ;
; Average fan-out                             ; 3.44                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |LabB                                                                                               ; 659 (1)           ; 258 (0)      ; 6400        ; 0            ; 0       ; 0         ; 101  ; 0            ; |LabB                                                                                                                                                                                                                                                                     ; work         ;
;    |ButtonSync:BS|                                                                                  ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|ButtonSync:BS                                                                                                                                                                                                                                                       ; work         ;
;    |Hex7seg:H0|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H0                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H1|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H1                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H2|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H2                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H3|                                                                                     ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H3                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H4|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H4                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H5|                                                                                     ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H5                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H6|                                                                                     ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H6                                                                                                                                                                                                                                                          ; work         ;
;    |Hex7seg:H7|                                                                                     ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Hex7seg:H7                                                                                                                                                                                                                                                          ; work         ;
;    |KeyFilter:Filter|                                                                               ; 45 (45)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|KeyFilter:Filter                                                                                                                                                                                                                                                    ; work         ;
;    |Mux16w_8to1:MuxInst|                                                                            ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst                                                                                                                                                                                                                                                 ; work         ;
;       |Mux8_1:u10|                                                                                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u10                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u10|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;          |Mux2_1:u7|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u10|Mux2_1:u7                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u11|                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u11                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u11|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u12|                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u12                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u12|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u13|                                                                                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u13                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u13|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;          |Mux2_1:u7|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u13|Mux2_1:u7                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u14|                                                                                  ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u14                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u14|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;          |Mux2_1:u7|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u14|Mux2_1:u7                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u15|                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u15                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u15|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u16|                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u16                                                                                                                                                                                                                                      ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u16|Mux2_1:u5                                                                                                                                                                                                                            ; work         ;
;       |Mux8_1:u1|                                                                                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u1                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u7|                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u1|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u2|                                                                                   ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u2                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u7|                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u2|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u3|                                                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u3                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u7|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u3|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u4|                                                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u4                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u7|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u4|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u5|                                                                                   ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u5                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u5|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u5|Mux2_1:u5                                                                                                                                                                                                                             ; work         ;
;          |Mux2_1:u7|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u5|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u6|                                                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u6                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u6|Mux2_1:u5                                                                                                                                                                                                                             ; work         ;
;          |Mux2_1:u7|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u6|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u7|                                                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u7                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u7|Mux2_1:u5                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u8|                                                                                   ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u8                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u8|Mux2_1:u5                                                                                                                                                                                                                             ; work         ;
;       |Mux8_1:u9|                                                                                   ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u9                                                                                                                                                                                                                                       ; work         ;
;          |Mux2_1:u5|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u9|Mux2_1:u5                                                                                                                                                                                                                             ; work         ;
;          |Mux2_1:u7|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u9|Mux2_1:u7                                                                                                                                                                                                                             ; work         ;
;    |Processor:ProcessorInst|                                                                        ; 269 (0)           ; 123 (0)      ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst                                                                                                                                                                                                                                             ; work         ;
;       |Controller:PControl|                                                                         ; 146 (7)           ; 79 (21)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl                                                                                                                                                                                                                         ; work         ;
;          |InstROM:InstROM_inst|                                                                     ; 72 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 72 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component                                                                                                                                                                    ; work         ;
;                |altsyncram_m1c1:auto_generated|                                                     ; 72 (0)            ; 43 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated                                                                                                                                     ; work         ;
;                   |altsyncram_0jd2:altsyncram1|                                                     ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|altsyncram_0jd2:altsyncram1                                                                                                         ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 72 (50)           ; 43 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                           ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                        ; work         ;
;          |StateMachine:SM|                                                                          ; 67 (67)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Controller:PControl|StateMachine:SM                                                                                                                                                                                                         ; work         ;
;       |Datapath:PDatapath|                                                                          ; 123 (0)           ; 44 (0)       ; 4352        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath                                                                                                                                                                                                                          ; work         ;
;          |ALU74381:A1|                                                                              ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|ALU74381:A1                                                                                                                                                                                                              ; work         ;
;          |DataRAM:DataRAM_inst|                                                                     ; 73 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 73 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component                                                                                                                                                                     ; work         ;
;                |altsyncram_hbk1:auto_generated|                                                     ; 73 (0)            ; 44 (0)       ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated                                                                                                                                      ; work         ;
;                   |altsyncram_4ja2:altsyncram1|                                                     ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|altsyncram_4ja2:altsyncram1                                                                                                          ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                       ; 73 (51)           ; 44 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                            ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                           ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                         ; work         ;
;          |RegisterFile:RegisterN|                                                                   ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component                                                                                                                                                                   ; work         ;
;                |altsyncram_blj2:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component|altsyncram_blj2:auto_generated                                                                                                                                    ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 158 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 157 (0)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 157 (1)           ; 97 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 156 (0)           ; 91 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 156 (117)         ; 91 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------+
; Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|altsyncram_0jd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; InstMem.mif ;
; Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|altsyncram_4ja2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; DataMem.mif ;
; Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component|altsyncram_blj2:auto_generated|ALTSYNCRAM                            ; M9K  ; True Dual Port ; 16           ; 16           ; 16           ; 16           ; 256  ; None        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst                                                                                                                             ; InstROM.v       ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst                                                                                                                              ; DataRAM.v       ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN                                                                                                                            ; RegisterFile.v  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |LabB|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LabB|Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State                                                                                                                                            ;
+----------------+-------------+-------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+------------+--------------+-------------+----------------+
; Name           ; State.JUMPB ; State.JUMPA ; State.HALT ; State.SUBB ; State.SUBA ; State.ADDB ; State.ADDA ; State.STOREB ; State.STOREA ; State.LOAD_B ; State.LOAD_A ; State.NOOP ; State.Decode ; State.Fetch ; State.00000000 ;
+----------------+-------------+-------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+------------+--------------+-------------+----------------+
; State.00000000 ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 0              ;
; State.Fetch    ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 1           ; 1              ;
; State.Decode   ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 1            ; 0           ; 1              ;
; State.NOOP     ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1          ; 0            ; 0           ; 1              ;
; State.LOAD_A   ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0          ; 0            ; 0           ; 1              ;
; State.LOAD_B   ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.STOREA   ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.STOREB   ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.ADDA     ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.ADDB     ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.SUBA     ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.SUBB     ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.HALT     ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.JUMPA    ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
; State.JUMPB    ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0           ; 1              ;
+----------------+-------------+-------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+--------------+------------+--------------+-------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------+
; State Machine - |LabB|ButtonSync:BS|State     ;
+-----------+-----------+-----------+-----------+
; Name      ; State.S_A ; State.S_C ; State.S_B ;
+-----------+-----------+-----------+-----------+
; State.S_A ; 0         ; 0         ; 0         ;
; State.S_B ; 1         ; 0         ; 1         ;
; State.S_C ; 1         ; 1         ; 0         ;
+-----------+-----------+-----------+-----------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+---------------------------------------------------------------------+--------------------+
; Register name                                                       ; Reason for Removal ;
+---------------------------------------------------------------------+--------------------+
; ButtonSync:BS|State.S_C                                             ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~2 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~3 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~4 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~5 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~6 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~7 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~8 ; Lost fanout        ;
; Processor:ProcessorInst|Controller:PControl|StateMachine:SM|State~9 ; Lost fanout        ;
; Total Number of Removed Registers = 9                               ;                    ;
+---------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 258   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 61    ;
; Number of registers using Asynchronous Clear ; 82    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 163   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |LabB|KeyFilter:Filter|Countdown[20]                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:ProcessorInst|Controller:PControl|PC[0]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |LabB|Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; Yes        ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u14|Mux2_1:u5|F                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u13|Mux2_1:u5|F                                                                                                                                                                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |LabB|Processor:ProcessorInst|Datapath:PDatapath|ALU74381:A1|Mux8                                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |LabB|Mux16w_8to1:MuxInst|Mux8_1:u3|Mux2_1:u7|F                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |LabB|ButtonSync:BS|Selector0                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|altsyncram_0jd2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|altsyncram_4ja2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component|altsyncram_blj2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; InstMem.mif          ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_m1c1      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; DataMem.mif          ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_hbk1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                             ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                          ;
; WIDTH_A                            ; 16                     ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                          ;
; WIDTH_B                            ; 16                     ; Signed Integer                                                                   ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                   ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                   ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                    ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_blj2        ; Untyped                                                                          ;
+------------------------------------+------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                 ;
; Entity Instance                           ; Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                ;
;     -- NUMWORDS_A                         ; 16                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                ;
;     -- NUMWORDS_B                         ; 16                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mux16w_8to1:MuxInst"                                                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Q        ; Input ; Warning  ; Input port expression (13 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "Q[15..13]" will be connected to GND. ;
; V[15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; W        ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; X        ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
; Y        ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst" ;
+---------------+-------+----------+-----------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                   ;
+---------------+-------+----------+-----------------------------------------------------------+
; address[6..5] ; Input ; Info     ; Stuck at GND                                              ;
+---------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:ProcessorInst|Controller:PControl"                                                                                ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; PC_Out ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (5 bits) it drives; bit(s) "PC_Out[7..5]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:ProcessorInst"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; PC_Out[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyFilter:Filter"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Strobe ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 0              ; ROM         ; 16    ; 128   ; Read/Write ; Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated ;
; 1              ; Data        ; 16    ; 256   ; Read/Write ; Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 143                         ;
; cycloneiii_ff         ; 161                         ;
;     CLR               ; 14                          ;
;     ENA               ; 56                          ;
;     ENA CLR           ; 8                           ;
;     ENA CLR SLD       ; 15                          ;
;     ENA SCLR          ; 15                          ;
;     SLD               ; 33                          ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 525                         ;
;     arith             ; 85                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 20                          ;
;     normal            ; 440                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 105                         ;
;         4 data inputs ; 262                         ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 10.60                       ;
; Average LUT depth     ; 4.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sat Sep 03 11:13:04 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LabB -c LabB
Info (12021): Found 1 design units, including 1 entities, in source file mux16w_8to1.v
    Info (12023): Found entity 1: Mux16w_8to1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.v
    Info (12023): Found entity 1: Mux8_1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: Mux2_1
Info (12021): Found 1 design units, including 1 entities, in source file hex7seg.v
    Info (12023): Found entity 1: Hex7seg
Info (12021): Found 1 design units, including 1 entities, in source file buttonsync.v
    Info (12023): Found entity 1: ButtonSync
Info (12021): Found 1 design units, including 1 entities, in source file keyfilter.v
    Info (12023): Found entity 1: KeyFilter
Info (12021): Found 1 design units, including 1 entities, in source file alu74381.v
    Info (12023): Found entity 1: ALU74381
Info (12021): Found 1 design units, including 1 entities, in source file labb.v
    Info (12023): Found entity 1: LabB
Info (12021): Found 1 design units, including 1 entities, in source file processor.v
    Info (12023): Found entity 1: Processor
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: Controller
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.v
    Info (12023): Found entity 1: StateMachine
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file instrom.v
    Info (12023): Found entity 1: InstROM
Info (12021): Found 1 design units, including 1 entities, in source file dataram.v
    Info (12023): Found entity 1: DataRAM
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12127): Elaborating entity "LabB" for the top level hierarchy
Info (12128): Elaborating entity "ButtonSync" for hierarchy "ButtonSync:BS"
Info (12128): Elaborating entity "KeyFilter" for hierarchy "KeyFilter:Filter"
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:ProcessorInst"
Warning (10034): Output port "PC_Out[7..5]" at Processor.v(9) has no driver
Info (12128): Elaborating entity "Controller" for hierarchy "Processor:ProcessorInst|Controller:PControl"
Info (12128): Elaborating entity "InstROM" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "InstMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m1c1.tdf
    Info (12023): Found entity 1: altsyncram_m1c1
Info (12128): Elaborating entity "altsyncram_m1c1" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0jd2.tdf
    Info (12023): Found entity 1: altsyncram_0jd2
Info (12128): Elaborating entity "altsyncram_0jd2" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|altsyncram_0jd2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928768"
    Info (12134): Parameter "NUMWORDS" = "128"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "7"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "Processor:ProcessorInst|Controller:PControl|InstROM:InstROM_inst|altsyncram:altsyncram_component|altsyncram_m1c1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "StateMachine" for hierarchy "Processor:ProcessorInst|Controller:PControl|StateMachine:SM"
Info (10264): Verilog HDL Case Statement information at StateMachine.v(86): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "Datapath" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath"
Info (12128): Elaborating entity "DataRAM" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Data"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbk1.tdf
    Info (12023): Found entity 1: altsyncram_hbk1
Info (12128): Elaborating entity "altsyncram_hbk1" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ja2.tdf
    Info (12023): Found entity 1: altsyncram_4ja2
Info (12128): Elaborating entity "altsyncram_4ja2" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|altsyncram_4ja2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "Processor:ProcessorInst|Datapath:PDatapath|DataRAM:DataRAM_inst|altsyncram:altsyncram_component|altsyncram_hbk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1147237473"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_blj2.tdf
    Info (12023): Found entity 1: altsyncram_blj2
Info (12128): Elaborating entity "altsyncram_blj2" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|RegisterFile:RegisterN|altsyncram:altsyncram_component|altsyncram_blj2:auto_generated"
Info (12128): Elaborating entity "ALU74381" for hierarchy "Processor:ProcessorInst|Datapath:PDatapath|ALU74381:A1"
Info (12128): Elaborating entity "Mux16w_8to1" for hierarchy "Mux16w_8to1:MuxInst"
Info (12128): Elaborating entity "Mux8_1" for hierarchy "Mux16w_8to1:MuxInst|Mux8_1:u1"
Info (12128): Elaborating entity "Mux2_1" for hierarchy "Mux16w_8to1:MuxInst|Mux8_1:u1|Mux2_1:u1"
Info (12128): Elaborating entity "Hex7seg" for hierarchy "Hex7seg:H0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.09.03.11:13:23 Progress: Loading sld7bb2859b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7bb2859b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/output_files/LabB.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 860 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 706 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 771 megabytes
    Info: Processing ended: Sat Sep 03 11:13:36 2016
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Griff/Documents/Griffin Homework/TCES 330/LabBJump/output_files/LabB.map.smsg.


