strict digraph "" {
	node [label="\N"];
	"182:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac3dbd0>",
		fillcolor=firebrick,
		label="182:NS
xon_gen <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac3dbd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_176:AL"	 [def_var="['xon_gen']",
		label="Leaf_176:AL"];
	"182:NS" -> "Leaf_176:AL"	 [cond="[]",
		lineno=None];
	"178:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70250>",
		fillcolor=firebrick,
		label="178:NS
xon_gen <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"178:NS" -> "Leaf_176:AL"	 [cond="[]",
		lineno=None];
	"181:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac70550>",
		fillcolor=springgreen,
		label="181:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"181:IF" -> "182:NS"	 [cond="['xon_cpu_dl1', 'xon_cpu_dl2']",
		label="(xon_cpu_dl1 && !xon_cpu_dl2)",
		lineno=181];
	"180:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70710>",
		fillcolor=firebrick,
		label="180:NS
xon_gen <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"180:NS" -> "Leaf_176:AL"	 [cond="[]",
		lineno=None];
	"179:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac70850>",
		fillcolor=springgreen,
		label="179:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"179:IF" -> "181:IF"	 [cond="['xon_gen_complete']",
		label="!(xon_gen_complete)",
		lineno=179];
	"179:IF" -> "180:NS"	 [cond="['xon_gen_complete']",
		label=xon_gen_complete,
		lineno=179];
	"177:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac70910>",
		fillcolor=springgreen,
		label="177:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"177:IF" -> "178:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=177];
	"177:IF" -> "179:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=177];
	"176:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5c9ac70990>",
		clk_sens=True,
		fillcolor=gold,
		label="176:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['xon_cpu_dl2', 'Reset', 'xon_cpu_dl1', 'xon_gen_complete']"];
	"176:AL" -> "177:IF"	 [cond="[]",
		lineno=None];
}
