// Seed: 4077715038
`timescale 1ps / 1ps
module module_0 (
    output id_0
    , id_1
);
  type_7(
      1, |id_2, id_3, 1, 1
  );
  assign id_1 = 1;
  logic id_5;
  logic id_6;
  assign id_0 = id_3;
endmodule
