#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  8 13:04:24 2022
# Process ID: 55080
# Current directory: /home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.runs/synth_1
# Command line: vivado -log AVR_Core.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AVR_Core.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.runs/synth_1/AVR_Core.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source AVR_Core.tcl -notrace
Command: synth_design -top AVR_Core -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56269 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1451.539 ; gain = 90.000 ; free physical = 23543 ; free virtual = 278404
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function log2 does not always return a value [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/AVRuCPackage.vhd:183]
INFO: [Synth 8-638] synthesizing module 'AVR_Core' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:54]
INFO: [Synth 8-3491] module 'pm_fetch_dec' declared at '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/pm_fetch_dec.vhd:26' bound to instance 'pm_fetch_dec_Inst' of component 'pm_fetch_dec' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:155]
INFO: [Synth 8-638] synthesizing module 'pm_fetch_dec' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/pm_fetch_dec.vhd:162]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/pm_fetch_dec.vhd:844]
INFO: [Synth 8-226] default block is never used [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/pm_fetch_dec.vhd:879]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'irq_vector_adr_reg' in module 'pm_fetch_dec' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/pm_fetch_dec.vhd:1239]
INFO: [Synth 8-256] done synthesizing module 'pm_fetch_dec' (1#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/pm_fetch_dec.vhd:162]
INFO: [Synth 8-3491] module 'reg_file' declared at '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/reg_file.vhd:14' bound to instance 'GPRF_Inst' of component 'reg_file' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:286]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/reg_file.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (2#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/reg_file.vhd:36]
INFO: [Synth 8-3491] module 'bit_processor' declared at '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/bit_processor.vhd:13' bound to instance 'BP_Inst' of component 'bit_processor' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:307]
INFO: [Synth 8-638] synthesizing module 'bit_processor' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/bit_processor.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'bit_processor' (3#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/bit_processor.vhd:45]
INFO: [Synth 8-3491] module 'io_adr_dec' declared at '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_adr_dec.vhd:13' bound to instance 'io_dec_Inst' of component 'io_adr_dec' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:347]
INFO: [Synth 8-638] synthesizing module 'io_adr_dec' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_adr_dec.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'io_adr_dec' (4#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_adr_dec.vhd:25]
INFO: [Synth 8-3491] module 'io_reg_file' declared at '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_reg_file.vhd:15' bound to instance 'IORegs_Inst' of component 'io_reg_file' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:359]
INFO: [Synth 8-638] synthesizing module 'io_reg_file' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'io_reg_file' (5#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_reg_file.vhd:38]
INFO: [Synth 8-3491] module 'alu_avr' declared at '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/alu_avr.vhd:14' bound to instance 'ALU_Inst' of component 'alu_avr' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:383]
INFO: [Synth 8-638] synthesizing module 'alu_avr' [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/alu_avr.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'alu_avr' (6#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/alu_avr.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'AVR_Core' (7#1) [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/avr_core.vhd:54]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port insert_nop
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port block_irq
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[7]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[6]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[5]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[4]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[3]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[2]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.172 ; gain = 146.633 ; free physical = 24172 ; free virtual = 279117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1508.172 ; gain = 146.633 ; free physical = 24088 ; free virtual = 279034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1516.172 ; gain = 154.633 ; free physical = 24080 ; free virtual = 279026
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.srcs/sources_1/imports/Core/io_reg_file.vhd:76]
INFO: [Synth 8-5546] ROM "alu_z_flag_out_int" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1532.188 ; gain = 170.648 ; free physical = 23968 ; free virtual = 278916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 33    
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 41    
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pm_fetch_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 49    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module reg_file 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module bit_processor 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 37    
Module io_adr_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module io_reg_file 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module alu_avr 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 9     
	   2 Input      1 Bit         XORs := 33    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ALU_Inst/alu_z_flag_out_int" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port insert_nop
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port block_irq
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[7]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[6]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[5]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[4]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[3]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[2]
WARNING: [Synth 8-3331] design pm_fetch_dec has unconnected port rampz_out[1]
INFO: [Synth 8-3886] merging instance 'pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_reg[2]' (FDCE) to 'pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_reg[0]' (FDCE) to 'pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_reg[1]' (FDCE) to 'pm_fetch_dec_Inst/cbi_sbi_io_adr_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_reg[4]' (FDCE) to 'pm_fetch_dec_Inst/adiw_sbiw_encoder_mux_out_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:03:35 . Memory (MB): peak = 1851.082 ; gain = 489.543 ; free physical = 23952 ; free virtual = 278907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:03:36 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23953 ; free virtual = 278907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:03:37 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    32|
|3     |LUT1   |    11|
|4     |LUT2   |   152|
|5     |LUT3   |   156|
|6     |LUT4   |    84|
|7     |LUT5   |   175|
|8     |LUT6   |   607|
|9     |MUXF7  |    58|
|10    |FDCE   |   460|
|11    |IBUF   |    51|
|12    |OBUF   |    62|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  1849|
|2     |  BP_Inst           |bit_processor |     8|
|3     |  GPRF_Inst         |reg_file      |   537|
|4     |  IORegs_Inst       |io_reg_file   |    72|
|5     |  pm_fetch_dec_Inst |pm_fetch_dec  |  1117|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23947 ; free virtual = 278902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.086 ; gain = 489.547 ; free physical = 23948 ; free virtual = 278903
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:03:38 . Memory (MB): peak = 1851.090 ; gain = 489.547 ; free physical = 23948 ; free virtual = 278903
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 141 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:03:44 . Memory (MB): peak = 1932.113 ; gain = 611.988 ; free physical = 23919 ; free virtual = 278874
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/avr_core/project_1/project_1.runs/synth_1/AVR_Core.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AVR_Core_utilization_synth.rpt -pb AVR_Core_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1956.129 ; gain = 0.000 ; free physical = 23918 ; free virtual = 278874
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 13:08:20 2022...
